Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  1 21:24:38 2018
| Host         : DESKTOP-V4T9AF7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_verification_circuit_timing_summary_routed.rpt -rpx top_level_verification_circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_verification_circuit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: gcd_ring1/ctrl2/ff_value_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: gcd_ring1/stage1_done_reg/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: verification_circuit1/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: verification_circuit1/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: verification_circuit1/FSM_sequential_state_reg_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.594        0.000                      0                   34        0.180        0.000                      0                   34        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.594        0.000                      0                   34        0.180        0.000                      0                   34        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 verification_circuit1/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/count_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.580ns (19.151%)  route 2.449ns (80.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    verification_circuit1/CLK
    SLICE_X1Y99          FDCE                                         r  verification_circuit1/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  verification_circuit1/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=8, routed)           0.927     6.711    verification_circuit1/state_reg[0]
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  verification_circuit1/start_gcd_int_inferred_i_1/O
                         net (fo=30, routed)          1.522     8.357    verification_circuit1/E[0]
    SLICE_X1Y100         FDCE                                         r  verification_circuit1/count_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    verification_circuit1/CLK
    SLICE_X1Y100         FDCE                                         r  verification_circuit1/count_int_reg[0]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y100         FDCE (Setup_fdce_C_CE)      -0.205    14.952    verification_circuit1/count_int_reg[0]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 verification_circuit1/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/count_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.580ns (19.151%)  route 2.449ns (80.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    verification_circuit1/CLK
    SLICE_X1Y99          FDCE                                         r  verification_circuit1/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  verification_circuit1/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=8, routed)           0.927     6.711    verification_circuit1/state_reg[0]
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  verification_circuit1/start_gcd_int_inferred_i_1/O
                         net (fo=30, routed)          1.522     8.357    verification_circuit1/E[0]
    SLICE_X1Y100         FDCE                                         r  verification_circuit1/count_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    verification_circuit1/CLK
    SLICE_X1Y100         FDCE                                         r  verification_circuit1/count_int_reg[1]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y100         FDCE (Setup_fdce_C_CE)      -0.205    14.952    verification_circuit1/count_int_reg[1]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 verification_circuit1/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/count_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.580ns (19.151%)  route 2.449ns (80.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    verification_circuit1/CLK
    SLICE_X1Y99          FDCE                                         r  verification_circuit1/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  verification_circuit1/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=8, routed)           0.927     6.711    verification_circuit1/state_reg[0]
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  verification_circuit1/start_gcd_int_inferred_i_1/O
                         net (fo=30, routed)          1.522     8.357    verification_circuit1/E[0]
    SLICE_X1Y100         FDCE                                         r  verification_circuit1/count_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    verification_circuit1/CLK
    SLICE_X1Y100         FDCE                                         r  verification_circuit1/count_int_reg[2]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y100         FDCE (Setup_fdce_C_CE)      -0.205    14.952    verification_circuit1/count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 verification_circuit1/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/count_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.580ns (20.427%)  route 2.259ns (79.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    verification_circuit1/CLK
    SLICE_X1Y99          FDCE                                         r  verification_circuit1/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  verification_circuit1/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=8, routed)           0.927     6.711    verification_circuit1/state_reg[0]
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  verification_circuit1/start_gcd_int_inferred_i_1/O
                         net (fo=30, routed)          1.333     8.168    verification_circuit1/E[0]
    SLICE_X0Y100         FDCE                                         r  verification_circuit1/count_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    verification_circuit1/CLK
    SLICE_X0Y100         FDCE                                         r  verification_circuit1/count_int_reg[3]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDCE (Setup_fdce_C_CE)      -0.205    14.952    verification_circuit1/count_int_reg[3]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 verification_circuit1/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/count_int_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.580ns (20.427%)  route 2.259ns (79.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    verification_circuit1/CLK
    SLICE_X1Y99          FDCE                                         r  verification_circuit1/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  verification_circuit1/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=8, routed)           0.927     6.711    verification_circuit1/state_reg[0]
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  verification_circuit1/start_gcd_int_inferred_i_1/O
                         net (fo=30, routed)          1.333     8.168    verification_circuit1/E[0]
    SLICE_X0Y100         FDCE                                         r  verification_circuit1/count_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    verification_circuit1/CLK
    SLICE_X0Y100         FDCE                                         r  verification_circuit1/count_int_reg[4]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDCE (Setup_fdce_C_CE)      -0.205    14.952    verification_circuit1/count_int_reg[4]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 verification_circuit1/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/count_int_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.580ns (20.427%)  route 2.259ns (79.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    verification_circuit1/CLK
    SLICE_X1Y99          FDCE                                         r  verification_circuit1/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  verification_circuit1/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=8, routed)           0.927     6.711    verification_circuit1/state_reg[0]
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  verification_circuit1/start_gcd_int_inferred_i_1/O
                         net (fo=30, routed)          1.333     8.168    verification_circuit1/E[0]
    SLICE_X0Y100         FDCE                                         r  verification_circuit1/count_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    verification_circuit1/CLK
    SLICE_X0Y100         FDCE                                         r  verification_circuit1/count_int_reg[5]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDCE (Setup_fdce_C_CE)      -0.205    14.952    verification_circuit1/count_int_reg[5]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             7.442ns  (required time - arrival time)
  Source:                 verification_circuit1/romC/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/correct_reg_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.828ns (36.119%)  route 1.464ns (63.881%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    verification_circuit1/romC/CLK
    SLICE_X3Y98          FDRE                                         r  verification_circuit1/romC/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  verification_circuit1/romC/data_reg[1]/Q
                         net (fo=2, routed)           0.477     6.262    verification_circuit1/in0[2]
    SLICE_X2Y98          LUT4 (Prop_lut4_I2_O)        0.124     6.386 r  verification_circuit1/i__i_2/O
                         net (fo=1, routed)           0.454     6.840    verification_circuit1/i__i_2_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.124     6.964 r  verification_circuit1/i__i_1/O
                         net (fo=1, routed)           0.154     7.118    verification_circuit1/i__i_1_n_0
    SLICE_X3Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.242 r  verification_circuit1//i_/O
                         net (fo=1, routed)           0.379     7.621    verification_circuit1/correct_reg_next
    SLICE_X3Y99          FDPE                                         r  verification_circuit1/correct_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.606    15.029    verification_circuit1/CLK
    SLICE_X3Y99          FDPE                                         r  verification_circuit1/correct_reg_reg/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y99          FDPE (Setup_fdpe_C_CE)      -0.205    15.063    verification_circuit1/correct_reg_reg
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  7.442    

Slack (MET) :             7.646ns  (required time - arrival time)
  Source:                 verification_circuit1/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/count_int_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.704ns (31.372%)  route 1.540ns (68.628%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.710     5.312    verification_circuit1/CLK
    SLICE_X1Y100         FDCE                                         r  verification_circuit1/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  verification_circuit1/count_int_reg[0]/Q
                         net (fo=7, routed)           0.738     6.506    verification_circuit1/count_int[0]
    SLICE_X0Y100         LUT6 (Prop_lut6_I3_O)        0.124     6.630 r  verification_circuit1/count_int[7]_i_2/O
                         net (fo=2, routed)           0.802     7.432    verification_circuit1/count_int[7]_i_2_n_0
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.124     7.556 r  verification_circuit1/count_int[6]_i_1/O
                         net (fo=1, routed)           0.000     7.556    verification_circuit1/count_int[6]_i_1_n_0
    SLICE_X0Y98          FDCE                                         r  verification_circuit1/count_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.606    15.029    verification_circuit1/CLK
    SLICE_X0Y98          FDCE                                         r  verification_circuit1/count_int_reg[6]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.029    15.202    verification_circuit1/count_int_reg[6]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  7.646    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 verification_circuit1/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/count_int_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.580ns (27.964%)  route 1.494ns (72.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    verification_circuit1/CLK
    SLICE_X1Y99          FDCE                                         r  verification_circuit1/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  verification_circuit1/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=8, routed)           0.927     6.711    verification_circuit1/state_reg[0]
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  verification_circuit1/start_gcd_int_inferred_i_1/O
                         net (fo=30, routed)          0.568     7.403    verification_circuit1/E[0]
    SLICE_X0Y98          FDCE                                         r  verification_circuit1/count_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.606    15.029    verification_circuit1/CLK
    SLICE_X0Y98          FDCE                                         r  verification_circuit1/count_int_reg[6]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDCE (Setup_fdce_C_CE)      -0.205    15.063    verification_circuit1/count_int_reg[6]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 verification_circuit1/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/count_int_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.580ns (27.964%)  route 1.494ns (72.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    verification_circuit1/CLK
    SLICE_X1Y99          FDCE                                         r  verification_circuit1/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  verification_circuit1/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=8, routed)           0.927     6.711    verification_circuit1/state_reg[0]
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  verification_circuit1/start_gcd_int_inferred_i_1/O
                         net (fo=30, routed)          0.568     7.403    verification_circuit1/E[0]
    SLICE_X0Y98          FDCE                                         r  verification_circuit1/count_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.606    15.029    verification_circuit1/CLK
    SLICE_X0Y98          FDCE                                         r  verification_circuit1/count_int_reg[7]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDCE (Setup_fdce_C_CE)      -0.205    15.063    verification_circuit1/count_int_reg[7]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  7.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 verification_circuit1/test_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/test_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.164%)  route 0.099ns (34.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    verification_circuit1/CLK
    SLICE_X0Y99          FDCE                                         r  verification_circuit1/test_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  verification_circuit1/test_addr_reg[0]/Q
                         net (fo=8, routed)           0.099     1.765    verification_circuit1/test_addr[0]
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  verification_circuit1/test_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    verification_circuit1/test_addr_next[1]
    SLICE_X1Y99          FDCE                                         r  verification_circuit1/test_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    verification_circuit1/CLK
    SLICE_X1Y99          FDCE                                         r  verification_circuit1/test_addr_reg[1]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X1Y99          FDCE (Hold_fdce_C_D)         0.092     1.629    verification_circuit1/test_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 verification_circuit1/count_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/count_int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.606%)  route 0.102ns (35.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.599     1.518    verification_circuit1/CLK
    SLICE_X1Y100         FDCE                                         r  verification_circuit1/count_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  verification_circuit1/count_int_reg[2]/Q
                         net (fo=5, routed)           0.102     1.761    verification_circuit1/count_int[2]
    SLICE_X0Y100         LUT5 (Prop_lut5_I0_O)        0.045     1.806 r  verification_circuit1/count_int[4]_i_1/O
                         net (fo=1, routed)           0.000     1.806    verification_circuit1/count_int[4]_i_1_n_0
    SLICE_X0Y100         FDCE                                         r  verification_circuit1/count_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    verification_circuit1/CLK
    SLICE_X0Y100         FDCE                                         r  verification_circuit1/count_int_reg[4]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.092     1.623    verification_circuit1/count_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 verification_circuit1/count_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/count_int_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.382%)  route 0.103ns (35.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.599     1.518    verification_circuit1/CLK
    SLICE_X1Y100         FDCE                                         r  verification_circuit1/count_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  verification_circuit1/count_int_reg[2]/Q
                         net (fo=5, routed)           0.103     1.762    verification_circuit1/count_int[2]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.045     1.807 r  verification_circuit1/count_int[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    verification_circuit1/count_int[3]_i_1_n_0
    SLICE_X0Y100         FDCE                                         r  verification_circuit1/count_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    verification_circuit1/CLK
    SLICE_X0Y100         FDCE                                         r  verification_circuit1/count_int_reg[3]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.091     1.622    verification_circuit1/count_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 verification_circuit1/test_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/test_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.946%)  route 0.105ns (36.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    verification_circuit1/CLK
    SLICE_X1Y99          FDCE                                         r  verification_circuit1/test_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  verification_circuit1/test_addr_reg[1]/Q
                         net (fo=8, routed)           0.105     1.770    verification_circuit1/test_addr[1]
    SLICE_X0Y99          LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  verification_circuit1/test_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    verification_circuit1/test_addr_next[0]
    SLICE_X0Y99          FDCE                                         r  verification_circuit1/test_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    verification_circuit1/CLK
    SLICE_X0Y99          FDCE                                         r  verification_circuit1/test_addr_reg[0]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X0Y99          FDCE (Hold_fdce_C_D)         0.092     1.629    verification_circuit1/test_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 synchronizer1/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synchronizer1/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    synchronizer1/CLK
    SLICE_X2Y99          FDRE                                         r  synchronizer1/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  synchronizer1/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.112     1.800    synchronizer1/shift_reg_reg_n_0_[0]
    SLICE_X2Y99          FDRE                                         r  synchronizer1/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    synchronizer1/CLK
    SLICE_X2Y99          FDRE                                         r  synchronizer1/shift_reg_reg[1]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.060     1.584    synchronizer1/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 verification_circuit1/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/test_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.774%)  route 0.142ns (43.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    verification_circuit1/CLK
    SLICE_X0Y99          FDCE                                         r  verification_circuit1/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  verification_circuit1/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=9, routed)           0.142     1.807    verification_circuit1/state_reg[2]
    SLICE_X1Y99          LUT4 (Prop_lut4_I0_O)        0.045     1.852 r  verification_circuit1/test_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.852    verification_circuit1/test_addr_next[2]
    SLICE_X1Y99          FDCE                                         r  verification_circuit1/test_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    verification_circuit1/CLK
    SLICE_X1Y99          FDCE                                         r  verification_circuit1/test_addr_reg[2]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X1Y99          FDCE (Hold_fdce_C_D)         0.092     1.629    verification_circuit1/test_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 verification_circuit1/test_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/romB/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.791%)  route 0.153ns (45.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    verification_circuit1/CLK
    SLICE_X0Y99          FDCE                                         r  verification_circuit1/test_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  verification_circuit1/test_addr_reg[0]/Q
                         net (fo=8, routed)           0.153     1.819    verification_circuit1/romB/out[0]
    SLICE_X1Y98          LUT2 (Prop_lut2_I0_O)        0.045     1.864 r  verification_circuit1/romB/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.864    verification_circuit1/romB/data[5]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  verification_circuit1/romB/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    verification_circuit1/romB/CLK
    SLICE_X1Y98          FDRE                                         r  verification_circuit1/romB/data_reg[5]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.091     1.631    verification_circuit1/romB/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 button_synchronizer1/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.166%)  route 0.138ns (39.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    button_synchronizer1/clock_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  button_synchronizer1/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  button_synchronizer1/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.138     1.827    verification_circuit1/Q[0]
    SLICE_X1Y99          LUT6 (Prop_lut6_I1_O)        0.045     1.872 r  verification_circuit1/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    verification_circuit1/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X1Y99          FDCE                                         r  verification_circuit1/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    verification_circuit1/CLK
    SLICE_X1Y99          FDCE                                         r  verification_circuit1/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X1Y99          FDCE (Hold_fdce_C_D)         0.091     1.631    verification_circuit1/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 verification_circuit1/count_int_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/count_int_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.231ns (37.723%)  route 0.381ns (62.278%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.599     1.518    verification_circuit1/CLK
    SLICE_X0Y100         FDCE                                         r  verification_circuit1/count_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  verification_circuit1/count_int_reg[3]/Q
                         net (fo=4, routed)           0.157     1.816    verification_circuit1/count_int[3]
    SLICE_X0Y100         LUT6 (Prop_lut6_I1_O)        0.045     1.861 r  verification_circuit1/count_int[7]_i_2/O
                         net (fo=2, routed)           0.224     2.086    verification_circuit1/count_int[7]_i_2_n_0
    SLICE_X0Y98          LUT3 (Prop_lut3_I0_O)        0.045     2.131 r  verification_circuit1/count_int[7]_i_1/O
                         net (fo=1, routed)           0.000     2.131    verification_circuit1/count_int[7]_i_1_n_0
    SLICE_X0Y98          FDCE                                         r  verification_circuit1/count_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    verification_circuit1/CLK
    SLICE_X0Y98          FDCE                                         r  verification_circuit1/count_int_reg[7]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y98          FDCE (Hold_fdce_C_D)         0.092     1.889    verification_circuit1/count_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 verification_circuit1/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.095%)  route 0.164ns (46.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    verification_circuit1/CLK
    SLICE_X1Y99          FDCE                                         r  verification_circuit1/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  verification_circuit1/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=8, routed)           0.164     1.830    verification_circuit1/state_reg[0]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.045     1.875 r  verification_circuit1//FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    verification_circuit1//FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X0Y99          FDCE                                         r  verification_circuit1/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    verification_circuit1/CLK
    SLICE_X0Y99          FDCE                                         r  verification_circuit1/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X0Y99          FDCE (Hold_fdce_C_D)         0.091     1.628    verification_circuit1/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     button_synchronizer1/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     button_synchronizer1/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     button_synchronizer1/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     synchronizer1/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     synchronizer1/shift_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y100    verification_circuit1/count_int_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y100    verification_circuit1/count_int_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y100    verification_circuit1/count_int_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    verification_circuit1/count_int_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    verification_circuit1/count_int_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    verification_circuit1/count_int_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    verification_circuit1/count_int_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    verification_circuit1/count_int_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    verification_circuit1/count_int_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    verification_circuit1/count_int_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    verification_circuit1/romB/data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     button_synchronizer1/shift_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     button_synchronizer1/shift_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     button_synchronizer1/shift_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     button_synchronizer1/shift_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     button_synchronizer1/shift_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     button_synchronizer1/shift_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     synchronizer1/shift_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     synchronizer1/shift_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    verification_circuit1/count_int_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    verification_circuit1/count_int_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    verification_circuit1/count_int_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    verification_circuit1/count_int_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    verification_circuit1/count_int_reg[4]/C



