
BLUETOOTH_P2P_SERVER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004514  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404514  00404514  00014514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20400000  0040451c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0003ab0c  204009d8  00404ef4  000209d8  2**2
                  ALLOC
  4 .stack        00002004  2043b4e4  0043fa00  000209d8  2**0
                  ALLOC
  5 .heap         00000200  2043d4e8  00441a04  000209d8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001b714  00000000  00000000  00020a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003a87  00000000  00000000  0003c173  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ca8  00000000  00000000  0003fbfa  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000212f8  00000000  00000000  000408a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000ebce  00000000  00000000  00061b9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008d02e  00000000  00000000  00070768  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00005d03  00000000  00000000  000fd796  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000cb8  00000000  00000000  00103499  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002754  00000000  00000000  00104154  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e8 d4 43 20 e5 0d 40 00 e1 0d 40 00 e1 0d 40 00     ..C ..@...@...@.
  400010:	e1 0d 40 00 e1 0d 40 00 e1 0d 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	e1 0d 40 00 e1 0d 40 00 00 00 00 00 e1 0d 40 00     ..@...@.......@.
  40003c:	1d 11 40 00 e1 0d 40 00 e1 0d 40 00 e1 0d 40 00     ..@...@...@...@.
  40004c:	e1 0d 40 00 e1 0d 40 00 e1 0d 40 00 e1 0d 40 00     ..@...@...@...@.
  40005c:	e1 0d 40 00 e1 0d 40 00 00 00 00 00 09 0c 40 00     ..@...@.......@.
  40006c:	1d 0c 40 00 31 0c 40 00 e1 0d 40 00 e1 0d 40 00     ..@.1.@...@...@.
  40007c:	e1 0d 40 00 45 0c 40 00 59 0c 40 00 e1 0d 40 00     ..@.E.@.Y.@...@.
  40008c:	e1 0d 40 00 e1 0d 40 00 e1 0d 40 00 e1 0d 40 00     ..@...@...@...@.
  40009c:	2d 11 40 00 e1 0d 40 00 e1 0d 40 00 e1 0d 40 00     -.@...@...@...@.
  4000ac:	e1 0d 40 00 e1 0d 40 00 89 05 40 00 e1 0d 40 00     ..@...@...@...@.
  4000bc:	e1 0d 40 00 e1 0d 40 00 e1 0d 40 00 e1 0d 40 00     ..@...@...@...@.
  4000cc:	e1 0d 40 00 00 00 00 00 e1 0d 40 00 00 00 00 00     ..@.......@.....
  4000dc:	e1 0d 40 00 9d 05 40 00 e1 0d 40 00 e1 0d 40 00     ..@...@...@...@.
  4000ec:	e1 0d 40 00 e1 0d 40 00 e1 0d 40 00 e1 0d 40 00     ..@...@...@...@.
  4000fc:	e1 0d 40 00 e1 0d 40 00 e1 0d 40 00 e1 0d 40 00     ..@...@...@...@.
  40010c:	e1 0d 40 00 e1 0d 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 e1 0d 40 00 e1 0d 40 00 e1 0d 40 00     ......@...@...@.
  40012c:	e1 0d 40 00 e1 0d 40 00 00 00 00 00 e1 0d 40 00     ..@...@.......@.
  40013c:	e1 0d 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d8 	.word	0x204009d8
  40015c:	00000000 	.word	0x00000000
  400160:	0040451c 	.word	0x0040451c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040451c 	.word	0x0040451c
  4001a0:	204009dc 	.word	0x204009dc
  4001a4:	0040451c 	.word	0x0040451c
  4001a8:	00000000 	.word	0x00000000

004001ac <ppbuf_insert_active>:

int ppbuf_insert_active(ppbuf_t *p, void *data, int size){
	int ret = 0;
	unsigned char *ptr;

	if(p == NULL || data == NULL || size == 0) {
  4001ac:	2a00      	cmp	r2, #0
  4001ae:	bf18      	it	ne
  4001b0:	2900      	cmpne	r1, #0
  4001b2:	d023      	beq.n	4001fc <ppbuf_insert_active+0x50>
int ppbuf_insert_active(ppbuf_t *p, void *data, int size){
  4001b4:	b570      	push	{r4, r5, r6, lr}
  4001b6:	460b      	mov	r3, r1
  4001b8:	4615      	mov	r5, r2
	if(p == NULL || data == NULL || size == 0) {
  4001ba:	b1c8      	cbz	r0, 4001f0 <ppbuf_insert_active+0x44>
		/* check your parameters */
		ret = -1;
	} else {
		if(size > (p->buffer_size - p->put_index)) {
  4001bc:	6886      	ldr	r6, [r0, #8]
  4001be:	68c2      	ldr	r2, [r0, #12]
  4001c0:	1ab1      	subs	r1, r6, r2
  4001c2:	428d      	cmp	r5, r1
  4001c4:	dc17      	bgt.n	4001f6 <ppbuf_insert_active+0x4a>
  4001c6:	4619      	mov	r1, r3
  4001c8:	4604      	mov	r4, r0
			/* not enough room for new samples */
			ret = -1;
		} else {
			/* take the current position */
			int mem_position = ((p->ping) * p->buffer_size) + p->put_index;
  4001ca:	7903      	ldrb	r3, [r0, #4]
  4001cc:	fb06 2303 	mla	r3, r6, r3, r2
			ptr = (unsigned char *)p->buffer_data; //uint8_t

			/* copy the contents */
			memcpy(&ptr[mem_position], data, size);
  4001d0:	6800      	ldr	r0, [r0, #0]
  4001d2:	462a      	mov	r2, r5
  4001d4:	4418      	add	r0, r3
  4001d6:	4b0b      	ldr	r3, [pc, #44]	; (400204 <ppbuf_insert_active+0x58>)
  4001d8:	4798      	blx	r3

			/* update put index */
			p->put_index += size;
  4001da:	68e2      	ldr	r2, [r4, #12]
  4001dc:	442a      	add	r2, r5
  4001de:	60e2      	str	r2, [r4, #12]
			p->full_signal = (p->put_index >= p->buffer_size?true:false);
  4001e0:	68a3      	ldr	r3, [r4, #8]
  4001e2:	429a      	cmp	r2, r3
  4001e4:	bfb4      	ite	lt
  4001e6:	2200      	movlt	r2, #0
  4001e8:	2201      	movge	r2, #1
  4001ea:	7522      	strb	r2, [r4, #20]

			/* swap will only generated when ppbuf_get_full_signal is called */
			ret = 0;
  4001ec:	2000      	movs	r0, #0
  4001ee:	bd70      	pop	{r4, r5, r6, pc}
		ret = -1;
  4001f0:	f04f 30ff 	mov.w	r0, #4294967295
  4001f4:	bd70      	pop	{r4, r5, r6, pc}
			ret = -1;
  4001f6:	f04f 30ff 	mov.w	r0, #4294967295
		}
	}
	return(ret);
}
  4001fa:	bd70      	pop	{r4, r5, r6, pc}
		ret = -1;
  4001fc:	f04f 30ff 	mov.w	r0, #4294967295
}
  400200:	4770      	bx	lr
  400202:	bf00      	nop
  400204:	0040158d 	.word	0x0040158d

00400208 <ppbuf_remove_inactive>:

int ppbuf_remove_inactive(ppbuf_t *p, void *data, int size){
	int ret = 0;
	unsigned char *ptr;

	if(p == NULL || data == NULL || size == 0) {
  400208:	2a00      	cmp	r2, #0
  40020a:	bf18      	it	ne
  40020c:	2900      	cmpne	r1, #0
  40020e:	d01d      	beq.n	40024c <ppbuf_remove_inactive+0x44>
int ppbuf_remove_inactive(ppbuf_t *p, void *data, int size){
  400210:	b570      	push	{r4, r5, r6, lr}
  400212:	460b      	mov	r3, r1
  400214:	4615      	mov	r5, r2
	if(p == NULL || data == NULL || size == 0) {
  400216:	b198      	cbz	r0, 400240 <ppbuf_remove_inactive+0x38>
		/* check your parameters */
		ret = -1;
	} else {
		if(size > (p->buffer_size - p->get_index)) {
  400218:	6886      	ldr	r6, [r0, #8]
  40021a:	6902      	ldr	r2, [r0, #16]
  40021c:	1ab1      	subs	r1, r6, r2
  40021e:	428d      	cmp	r5, r1
  400220:	dc11      	bgt.n	400246 <ppbuf_remove_inactive+0x3e>
  400222:	4604      	mov	r4, r0
			/* not enough data in sample buffer */
			ret = -1;
		} else {
			/* take the current position */
			int mem_position = ((p->pong) * p->buffer_size) + p->get_index;
  400224:	7941      	ldrb	r1, [r0, #5]
  400226:	fb06 2101 	mla	r1, r6, r1, r2
			ptr = (unsigned char *)p->buffer_data;

			/* copy the contents */
			memcpy(data,&ptr[mem_position], size);
  40022a:	6800      	ldr	r0, [r0, #0]
  40022c:	462a      	mov	r2, r5
  40022e:	4401      	add	r1, r0
  400230:	4618      	mov	r0, r3
  400232:	4b08      	ldr	r3, [pc, #32]	; (400254 <ppbuf_remove_inactive+0x4c>)
  400234:	4798      	blx	r3

			/* update put index */
			p->get_index += size;
  400236:	6923      	ldr	r3, [r4, #16]
  400238:	442b      	add	r3, r5
  40023a:	6123      	str	r3, [r4, #16]

			/* when buffer is empty we are not able to extract anymore data */
			ret = 0;
  40023c:	2000      	movs	r0, #0
  40023e:	bd70      	pop	{r4, r5, r6, pc}
		ret = -1;
  400240:	f04f 30ff 	mov.w	r0, #4294967295
  400244:	bd70      	pop	{r4, r5, r6, pc}
			ret = -1;
  400246:	f04f 30ff 	mov.w	r0, #4294967295
		}
	}
	return(ret);


}
  40024a:	bd70      	pop	{r4, r5, r6, pc}
		ret = -1;
  40024c:	f04f 30ff 	mov.w	r0, #4294967295
}
  400250:	4770      	bx	lr
  400252:	bf00      	nop
  400254:	0040158d 	.word	0x0040158d

00400258 <ppbuf_get_full_signal>:
	return(ret);
}

bool ppbuf_get_full_signal(ppbuf_t *p, bool consume) {
	/* take the last signaled full occurrence */
	bool ret = (p != NULL ? p->full_signal : false);
  400258:	b198      	cbz	r0, 400282 <ppbuf_get_full_signal+0x2a>
  40025a:	4603      	mov	r3, r0
  40025c:	7d00      	ldrb	r0, [r0, #20]
  40025e:	b178      	cbz	r0, 400280 <ppbuf_get_full_signal+0x28>

	if((consume != false) && (p != NULL) && (ret != false)) {
  400260:	b171      	cbz	r1, 400280 <ppbuf_get_full_signal+0x28>
bool ppbuf_get_full_signal(ppbuf_t *p, bool consume) {
  400262:	b410      	push	{r4}
		p->full_signal = false;
  400264:	2400      	movs	r4, #0
  400266:	751c      	strb	r4, [r3, #20]

		/* swap the buffer switches */
		p->ping = p->ping ^ p->pong;
  400268:	7958      	ldrb	r0, [r3, #5]
  40026a:	791a      	ldrb	r2, [r3, #4]
  40026c:	4042      	eors	r2, r0
		p->pong = p->pong ^ p->ping;
  40026e:	4050      	eors	r0, r2
  400270:	7158      	strb	r0, [r3, #5]
		p->ping = p->ping ^ p->pong;
  400272:	4042      	eors	r2, r0
  400274:	711a      	strb	r2, [r3, #4]

		/* resets the buffer position */
		p->get_index = 0;
  400276:	611c      	str	r4, [r3, #16]
		p->put_index = 0;
  400278:	60dc      	str	r4, [r3, #12]
	bool ret = (p != NULL ? p->full_signal : false);
  40027a:	4608      	mov	r0, r1
	}

	return(ret);
}
  40027c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400280:	4770      	bx	lr
  400282:	2000      	movs	r0, #0
  400284:	4770      	bx	lr
	...

00400288 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40028c:	b980      	cbnz	r0, 4002b0 <_read+0x28>
  40028e:	460c      	mov	r4, r1
  400290:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400292:	2a00      	cmp	r2, #0
  400294:	dd0f      	ble.n	4002b6 <_read+0x2e>
  400296:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400298:	4e08      	ldr	r6, [pc, #32]	; (4002bc <_read+0x34>)
  40029a:	4d09      	ldr	r5, [pc, #36]	; (4002c0 <_read+0x38>)
  40029c:	6830      	ldr	r0, [r6, #0]
  40029e:	4621      	mov	r1, r4
  4002a0:	682b      	ldr	r3, [r5, #0]
  4002a2:	4798      	blx	r3
		ptr++;
  4002a4:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4002a6:	42bc      	cmp	r4, r7
  4002a8:	d1f8      	bne.n	40029c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4002aa:	4640      	mov	r0, r8
  4002ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4002b0:	f04f 38ff 	mov.w	r8, #4294967295
  4002b4:	e7f9      	b.n	4002aa <_read+0x22>
	for (; len > 0; --len) {
  4002b6:	4680      	mov	r8, r0
  4002b8:	e7f7      	b.n	4002aa <_read+0x22>
  4002ba:	bf00      	nop
  4002bc:	2043b438 	.word	0x2043b438
  4002c0:	2043b430 	.word	0x2043b430

004002c4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4002c4:	3801      	subs	r0, #1
  4002c6:	2802      	cmp	r0, #2
  4002c8:	d815      	bhi.n	4002f6 <_write+0x32>
{
  4002ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4002ce:	460e      	mov	r6, r1
  4002d0:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4002d2:	b19a      	cbz	r2, 4002fc <_write+0x38>
  4002d4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4002d6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400310 <_write+0x4c>
  4002da:	4f0c      	ldr	r7, [pc, #48]	; (40030c <_write+0x48>)
  4002dc:	f8d8 0000 	ldr.w	r0, [r8]
  4002e0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4002e4:	683b      	ldr	r3, [r7, #0]
  4002e6:	4798      	blx	r3
  4002e8:	2800      	cmp	r0, #0
  4002ea:	db0a      	blt.n	400302 <_write+0x3e>
  4002ec:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4002ee:	3c01      	subs	r4, #1
  4002f0:	d1f4      	bne.n	4002dc <_write+0x18>
  4002f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4002f6:	f04f 30ff 	mov.w	r0, #4294967295
  4002fa:	4770      	bx	lr
	for (; len != 0; --len) {
  4002fc:	4610      	mov	r0, r2
  4002fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400302:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40030a:	bf00      	nop
  40030c:	2043b434 	.word	0x2043b434
  400310:	2043b438 	.word	0x2043b438

00400314 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400314:	b570      	push	{r4, r5, r6, lr}
  400316:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400318:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  40031a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  40031c:	4013      	ands	r3, r2
  40031e:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400320:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  400322:	4e1c      	ldr	r6, [pc, #112]	; (400394 <afec_process_callback+0x80>)
  400324:	4d1c      	ldr	r5, [pc, #112]	; (400398 <afec_process_callback+0x84>)
  400326:	42a8      	cmp	r0, r5
  400328:	bf14      	ite	ne
  40032a:	2000      	movne	r0, #0
  40032c:	2001      	moveq	r0, #1
  40032e:	0105      	lsls	r5, r0, #4
  400330:	e00b      	b.n	40034a <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400332:	2c0e      	cmp	r4, #14
  400334:	d81e      	bhi.n	400374 <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400336:	9a01      	ldr	r2, [sp, #4]
  400338:	f104 010c 	add.w	r1, r4, #12
  40033c:	2301      	movs	r3, #1
  40033e:	408b      	lsls	r3, r1
  400340:	4213      	tst	r3, r2
  400342:	d110      	bne.n	400366 <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400344:	3401      	adds	r4, #1
  400346:	2c10      	cmp	r4, #16
  400348:	d022      	beq.n	400390 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  40034a:	2c0b      	cmp	r4, #11
  40034c:	d8f1      	bhi.n	400332 <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  40034e:	9a01      	ldr	r2, [sp, #4]
  400350:	2301      	movs	r3, #1
  400352:	40a3      	lsls	r3, r4
  400354:	4213      	tst	r3, r2
  400356:	d0f5      	beq.n	400344 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400358:	192b      	adds	r3, r5, r4
  40035a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40035e:	2b00      	cmp	r3, #0
  400360:	d0f0      	beq.n	400344 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400362:	4798      	blx	r3
  400364:	e7ee      	b.n	400344 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400366:	192b      	adds	r3, r5, r4
  400368:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40036c:	2b00      	cmp	r3, #0
  40036e:	d0e9      	beq.n	400344 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400370:	4798      	blx	r3
  400372:	e7e7      	b.n	400344 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400374:	9a01      	ldr	r2, [sp, #4]
  400376:	f104 010f 	add.w	r1, r4, #15
  40037a:	2301      	movs	r3, #1
  40037c:	408b      	lsls	r3, r1
  40037e:	4213      	tst	r3, r2
  400380:	d0e0      	beq.n	400344 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400382:	192b      	adds	r3, r5, r4
  400384:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400388:	2b00      	cmp	r3, #0
  40038a:	d0db      	beq.n	400344 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  40038c:	4798      	blx	r3
  40038e:	e7d9      	b.n	400344 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400390:	b002      	add	sp, #8
  400392:	bd70      	pop	{r4, r5, r6, pc}
  400394:	2043b43c 	.word	0x2043b43c
  400398:	40064000 	.word	0x40064000

0040039c <afec_ch_set_config>:
{
  40039c:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  40039e:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  4003a0:	2301      	movs	r3, #1
  4003a2:	408b      	lsls	r3, r1
  4003a4:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  4003a8:	7815      	ldrb	r5, [r2, #0]
  4003aa:	2d00      	cmp	r5, #0
  4003ac:	bf08      	it	eq
  4003ae:	2300      	moveq	r3, #0
  4003b0:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  4003b2:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  4003b4:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  4003b6:	004b      	lsls	r3, r1, #1
  4003b8:	2103      	movs	r1, #3
  4003ba:	4099      	lsls	r1, r3
  4003bc:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  4003c0:	7851      	ldrb	r1, [r2, #1]
  4003c2:	4099      	lsls	r1, r3
  4003c4:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  4003c6:	6541      	str	r1, [r0, #84]	; 0x54
}
  4003c8:	bc30      	pop	{r4, r5}
  4003ca:	4770      	bx	lr

004003cc <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  4003cc:	784b      	ldrb	r3, [r1, #1]
  4003ce:	780a      	ldrb	r2, [r1, #0]
  4003d0:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  4003d2:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  4003d4:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  4003d6:	884b      	ldrh	r3, [r1, #2]
  4003d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4003dc:	6743      	str	r3, [r0, #116]	; 0x74
  4003de:	4770      	bx	lr

004003e0 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  4003e0:	2200      	movs	r2, #0
  4003e2:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  4003e4:	4b08      	ldr	r3, [pc, #32]	; (400408 <afec_get_config_defaults+0x28>)
  4003e6:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  4003e8:	4b08      	ldr	r3, [pc, #32]	; (40040c <afec_get_config_defaults+0x2c>)
  4003ea:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  4003ec:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4003f0:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  4003f2:	2302      	movs	r3, #2
  4003f4:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  4003f6:	2301      	movs	r3, #1
  4003f8:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  4003fa:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  4003fc:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  4003fe:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400400:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400402:	7583      	strb	r3, [r0, #22]
  400404:	4770      	bx	lr
  400406:	bf00      	nop
  400408:	11e1a300 	.word	0x11e1a300
  40040c:	005b8d80 	.word	0x005b8d80

00400410 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400410:	2300      	movs	r3, #0
  400412:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400414:	2301      	movs	r3, #1
  400416:	7043      	strb	r3, [r0, #1]
  400418:	4770      	bx	lr

0040041a <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  40041a:	2300      	movs	r3, #0
  40041c:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  40041e:	2320      	movs	r3, #32
  400420:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400422:	23ff      	movs	r3, #255	; 0xff
  400424:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400426:	f640 73ff 	movw	r3, #4095	; 0xfff
  40042a:	8083      	strh	r3, [r0, #4]
  40042c:	4770      	bx	lr
	...

00400430 <afec_init>:
	return afec->AFEC_ISR;
  400430:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400432:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  400436:	d001      	beq.n	40043c <afec_init+0xc>
		return STATUS_ERR_BUSY;
  400438:	2019      	movs	r0, #25
  40043a:	4770      	bx	lr
{
  40043c:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  40043e:	2301      	movs	r3, #1
  400440:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400442:	7ccb      	ldrb	r3, [r1, #19]
  400444:	2b00      	cmp	r3, #0
  400446:	bf18      	it	ne
  400448:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  40044c:	684b      	ldr	r3, [r1, #4]
  40044e:	688c      	ldr	r4, [r1, #8]
  400450:	fbb3 f3f4 	udiv	r3, r3, r4
  400454:	3b01      	subs	r3, #1
  400456:	021b      	lsls	r3, r3, #8
  400458:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40045a:	68cc      	ldr	r4, [r1, #12]
  40045c:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400460:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  400462:	7c0c      	ldrb	r4, [r1, #16]
  400464:	0624      	lsls	r4, r4, #24
  400466:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40046a:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  40046c:	7c4c      	ldrb	r4, [r1, #17]
  40046e:	0724      	lsls	r4, r4, #28
  400470:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400474:	4323      	orrs	r3, r4
  400476:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400478:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  40047a:	7d0b      	ldrb	r3, [r1, #20]
  40047c:	2b00      	cmp	r3, #0
  40047e:	bf14      	ite	ne
  400480:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400484:	2300      	moveq	r3, #0
  400486:	680a      	ldr	r2, [r1, #0]
  400488:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  40048a:	7d4a      	ldrb	r2, [r1, #21]
  40048c:	2a00      	cmp	r2, #0
  40048e:	bf14      	ite	ne
  400490:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400494:	2200      	moveq	r2, #0
			(config->resolution) |
  400496:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400498:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  40049a:	7d8b      	ldrb	r3, [r1, #22]
  40049c:	021b      	lsls	r3, r3, #8
  40049e:	f403 7340 	and.w	r3, r3, #768	; 0x300
  4004a2:	f043 030c 	orr.w	r3, r3, #12
  4004a6:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  4004aa:	4b0f      	ldr	r3, [pc, #60]	; (4004e8 <afec_init+0xb8>)
  4004ac:	4298      	cmp	r0, r3
  4004ae:	d006      	beq.n	4004be <afec_init+0x8e>
	if(afec == AFEC1) {
  4004b0:	4b0e      	ldr	r3, [pc, #56]	; (4004ec <afec_init+0xbc>)
  4004b2:	4298      	cmp	r0, r3
  4004b4:	d00d      	beq.n	4004d2 <afec_init+0xa2>
	return STATUS_OK;
  4004b6:	2000      	movs	r0, #0
}
  4004b8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4004bc:	4770      	bx	lr
  4004be:	4b0c      	ldr	r3, [pc, #48]	; (4004f0 <afec_init+0xc0>)
  4004c0:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  4004c4:	2200      	movs	r2, #0
  4004c6:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4004ca:	428b      	cmp	r3, r1
  4004cc:	d1fb      	bne.n	4004c6 <afec_init+0x96>
	return STATUS_OK;
  4004ce:	2000      	movs	r0, #0
  4004d0:	e7f2      	b.n	4004b8 <afec_init+0x88>
  4004d2:	4b08      	ldr	r3, [pc, #32]	; (4004f4 <afec_init+0xc4>)
  4004d4:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  4004d8:	2200      	movs	r2, #0
  4004da:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4004de:	428b      	cmp	r3, r1
  4004e0:	d1fb      	bne.n	4004da <afec_init+0xaa>
	return STATUS_OK;
  4004e2:	2000      	movs	r0, #0
  4004e4:	e7e8      	b.n	4004b8 <afec_init+0x88>
  4004e6:	bf00      	nop
  4004e8:	4003c000 	.word	0x4003c000
  4004ec:	40064000 	.word	0x40064000
  4004f0:	2043b438 	.word	0x2043b438
  4004f4:	2043b47c 	.word	0x2043b47c

004004f8 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  4004f8:	4b0c      	ldr	r3, [pc, #48]	; (40052c <afec_enable_interrupt+0x34>)
  4004fa:	4299      	cmp	r1, r3
  4004fc:	d007      	beq.n	40050e <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  4004fe:	290b      	cmp	r1, #11
  400500:	d80b      	bhi.n	40051a <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400502:	d006      	beq.n	400512 <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  400504:	2301      	movs	r3, #1
  400506:	fa03 f101 	lsl.w	r1, r3, r1
  40050a:	6241      	str	r1, [r0, #36]	; 0x24
  40050c:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  40050e:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400510:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400512:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400516:	6243      	str	r3, [r0, #36]	; 0x24
  400518:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  40051a:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  40051c:	bf94      	ite	ls
  40051e:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  400520:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400522:	2301      	movs	r3, #1
  400524:	fa03 f101 	lsl.w	r1, r3, r1
  400528:	6241      	str	r1, [r0, #36]	; 0x24
  40052a:	4770      	bx	lr
  40052c:	47000fff 	.word	0x47000fff

00400530 <afec_set_callback>:
{
  400530:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  400532:	4c11      	ldr	r4, [pc, #68]	; (400578 <afec_set_callback+0x48>)
  400534:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  400536:	bf0c      	ite	eq
  400538:	2410      	moveq	r4, #16
  40053a:	2400      	movne	r4, #0
  40053c:	440c      	add	r4, r1
  40053e:	4d0f      	ldr	r5, [pc, #60]	; (40057c <afec_set_callback+0x4c>)
  400540:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400544:	d10a      	bne.n	40055c <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400546:	4a0e      	ldr	r2, [pc, #56]	; (400580 <afec_set_callback+0x50>)
  400548:	f44f 7480 	mov.w	r4, #256	; 0x100
  40054c:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400550:	015b      	lsls	r3, r3, #5
  400552:	b2db      	uxtb	r3, r3
  400554:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400558:	6054      	str	r4, [r2, #4]
  40055a:	e009      	b.n	400570 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40055c:	4a08      	ldr	r2, [pc, #32]	; (400580 <afec_set_callback+0x50>)
  40055e:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400562:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400566:	015b      	lsls	r3, r3, #5
  400568:	b2db      	uxtb	r3, r3
  40056a:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40056e:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400570:	4b04      	ldr	r3, [pc, #16]	; (400584 <afec_set_callback+0x54>)
  400572:	4798      	blx	r3
  400574:	bd38      	pop	{r3, r4, r5, pc}
  400576:	bf00      	nop
  400578:	40064000 	.word	0x40064000
  40057c:	2043b43c 	.word	0x2043b43c
  400580:	e000e100 	.word	0xe000e100
  400584:	004004f9 	.word	0x004004f9

00400588 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400588:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  40058a:	4802      	ldr	r0, [pc, #8]	; (400594 <AFEC0_Handler+0xc>)
  40058c:	4b02      	ldr	r3, [pc, #8]	; (400598 <AFEC0_Handler+0x10>)
  40058e:	4798      	blx	r3
  400590:	bd08      	pop	{r3, pc}
  400592:	bf00      	nop
  400594:	4003c000 	.word	0x4003c000
  400598:	00400315 	.word	0x00400315

0040059c <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  40059c:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  40059e:	4802      	ldr	r0, [pc, #8]	; (4005a8 <AFEC1_Handler+0xc>)
  4005a0:	4b02      	ldr	r3, [pc, #8]	; (4005ac <AFEC1_Handler+0x10>)
  4005a2:	4798      	blx	r3
  4005a4:	bd08      	pop	{r3, pc}
  4005a6:	bf00      	nop
  4005a8:	40064000 	.word	0x40064000
  4005ac:	00400315 	.word	0x00400315

004005b0 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  4005b0:	b500      	push	{lr}
  4005b2:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  4005b4:	4b13      	ldr	r3, [pc, #76]	; (400604 <afec_enable+0x54>)
  4005b6:	4298      	cmp	r0, r3
  4005b8:	bf0c      	ite	eq
  4005ba:	2028      	moveq	r0, #40	; 0x28
  4005bc:	201d      	movne	r0, #29
  4005be:	4b12      	ldr	r3, [pc, #72]	; (400608 <afec_enable+0x58>)
  4005c0:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  4005c2:	4b12      	ldr	r3, [pc, #72]	; (40060c <afec_enable+0x5c>)
  4005c4:	789b      	ldrb	r3, [r3, #2]
  4005c6:	2bff      	cmp	r3, #255	; 0xff
  4005c8:	d01a      	beq.n	400600 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4005ca:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4005ce:	fab3 f383 	clz	r3, r3
  4005d2:	095b      	lsrs	r3, r3, #5
  4005d4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4005d6:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4005d8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4005dc:	2200      	movs	r2, #0
  4005de:	4b0c      	ldr	r3, [pc, #48]	; (400610 <afec_enable+0x60>)
  4005e0:	701a      	strb	r2, [r3, #0]
	return flags;
  4005e2:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  4005e4:	4a09      	ldr	r2, [pc, #36]	; (40060c <afec_enable+0x5c>)
  4005e6:	7893      	ldrb	r3, [r2, #2]
  4005e8:	3301      	adds	r3, #1
  4005ea:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4005ec:	b129      	cbz	r1, 4005fa <afec_enable+0x4a>
		cpu_irq_enable();
  4005ee:	2201      	movs	r2, #1
  4005f0:	4b07      	ldr	r3, [pc, #28]	; (400610 <afec_enable+0x60>)
  4005f2:	701a      	strb	r2, [r3, #0]
  4005f4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4005f8:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  4005fa:	b003      	add	sp, #12
  4005fc:	f85d fb04 	ldr.w	pc, [sp], #4
  400600:	e7fe      	b.n	400600 <afec_enable+0x50>
  400602:	bf00      	nop
  400604:	40064000 	.word	0x40064000
  400608:	00400d8d 	.word	0x00400d8d
  40060c:	2043b428 	.word	0x2043b428
  400610:	2040000a 	.word	0x2040000a

00400614 <dacc_get_interrupt_status>:
 *
 * \return The interrupt status.
 */
uint32_t dacc_get_interrupt_status(Dacc *p_dacc)
{
	return p_dacc->DACC_ISR;
  400614:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400616:	4770      	bx	lr

00400618 <dacc_write_conversion_data>:
 * \param ul_data The data to be transferred to analog value. 
 * \param channel The channel to convert the data ul_data
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data, uint32_t channel)
{
	p_dacc->DACC_CDR[channel] = ul_data;
  400618:	3206      	adds	r2, #6
  40061a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  40061e:	6051      	str	r1, [r2, #4]
  400620:	4770      	bx	lr

00400622 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400622:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400626:	6a08      	ldr	r0, [r1, #32]
}
  400628:	4770      	bx	lr

0040062a <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  40062a:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  40062c:	010b      	lsls	r3, r1, #4
  40062e:	4293      	cmp	r3, r2
  400630:	d914      	bls.n	40065c <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400632:	00c9      	lsls	r1, r1, #3
  400634:	084b      	lsrs	r3, r1, #1
  400636:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  40063a:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40063e:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400640:	1e5c      	subs	r4, r3, #1
  400642:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400646:	428c      	cmp	r4, r1
  400648:	d901      	bls.n	40064e <usart_set_async_baudrate+0x24>
		return 1;
  40064a:	2001      	movs	r0, #1
  40064c:	e017      	b.n	40067e <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40064e:	6841      	ldr	r1, [r0, #4]
  400650:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400654:	6041      	str	r1, [r0, #4]
  400656:	e00c      	b.n	400672 <usart_set_async_baudrate+0x48>
		return 1;
  400658:	2001      	movs	r0, #1
  40065a:	e010      	b.n	40067e <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40065c:	0859      	lsrs	r1, r3, #1
  40065e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400662:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400666:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400668:	1e5c      	subs	r4, r3, #1
  40066a:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40066e:	428c      	cmp	r4, r1
  400670:	d8f2      	bhi.n	400658 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400672:	0412      	lsls	r2, r2, #16
  400674:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400678:	431a      	orrs	r2, r3
  40067a:	6202      	str	r2, [r0, #32]

	return 0;
  40067c:	2000      	movs	r0, #0
}
  40067e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400682:	4770      	bx	lr

00400684 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400684:	4b08      	ldr	r3, [pc, #32]	; (4006a8 <usart_reset+0x24>)
  400686:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  40068a:	2300      	movs	r3, #0
  40068c:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40068e:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400690:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400692:	2388      	movs	r3, #136	; 0x88
  400694:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400696:	2324      	movs	r3, #36	; 0x24
  400698:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  40069a:	f44f 7380 	mov.w	r3, #256	; 0x100
  40069e:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4006a0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4006a4:	6003      	str	r3, [r0, #0]
  4006a6:	4770      	bx	lr
  4006a8:	55534100 	.word	0x55534100

004006ac <usart_init_rs232>:
{
  4006ac:	b570      	push	{r4, r5, r6, lr}
  4006ae:	4605      	mov	r5, r0
  4006b0:	460c      	mov	r4, r1
  4006b2:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4006b4:	4b0f      	ldr	r3, [pc, #60]	; (4006f4 <usart_init_rs232+0x48>)
  4006b6:	4798      	blx	r3
	ul_reg_val = 0;
  4006b8:	2200      	movs	r2, #0
  4006ba:	4b0f      	ldr	r3, [pc, #60]	; (4006f8 <usart_init_rs232+0x4c>)
  4006bc:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4006be:	b1a4      	cbz	r4, 4006ea <usart_init_rs232+0x3e>
  4006c0:	4632      	mov	r2, r6
  4006c2:	6821      	ldr	r1, [r4, #0]
  4006c4:	4628      	mov	r0, r5
  4006c6:	4b0d      	ldr	r3, [pc, #52]	; (4006fc <usart_init_rs232+0x50>)
  4006c8:	4798      	blx	r3
  4006ca:	4602      	mov	r2, r0
  4006cc:	b978      	cbnz	r0, 4006ee <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4006ce:	6863      	ldr	r3, [r4, #4]
  4006d0:	68a1      	ldr	r1, [r4, #8]
  4006d2:	430b      	orrs	r3, r1
  4006d4:	6921      	ldr	r1, [r4, #16]
  4006d6:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4006d8:	68e1      	ldr	r1, [r4, #12]
  4006da:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4006dc:	4906      	ldr	r1, [pc, #24]	; (4006f8 <usart_init_rs232+0x4c>)
  4006de:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4006e0:	6869      	ldr	r1, [r5, #4]
  4006e2:	430b      	orrs	r3, r1
  4006e4:	606b      	str	r3, [r5, #4]
}
  4006e6:	4610      	mov	r0, r2
  4006e8:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4006ea:	2201      	movs	r2, #1
  4006ec:	e7fb      	b.n	4006e6 <usart_init_rs232+0x3a>
  4006ee:	2201      	movs	r2, #1
  4006f0:	e7f9      	b.n	4006e6 <usart_init_rs232+0x3a>
  4006f2:	bf00      	nop
  4006f4:	00400685 	.word	0x00400685
  4006f8:	204009f4 	.word	0x204009f4
  4006fc:	0040062b 	.word	0x0040062b

00400700 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400700:	2340      	movs	r3, #64	; 0x40
  400702:	6003      	str	r3, [r0, #0]
  400704:	4770      	bx	lr

00400706 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400706:	2310      	movs	r3, #16
  400708:	6003      	str	r3, [r0, #0]
  40070a:	4770      	bx	lr

0040070c <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40070c:	6943      	ldr	r3, [r0, #20]
  40070e:	f013 0f02 	tst.w	r3, #2
  400712:	d004      	beq.n	40071e <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400714:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400718:	61c1      	str	r1, [r0, #28]
	return 0;
  40071a:	2000      	movs	r0, #0
  40071c:	4770      	bx	lr
		return 1;
  40071e:	2001      	movs	r0, #1
}
  400720:	4770      	bx	lr

00400722 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400722:	6943      	ldr	r3, [r0, #20]
  400724:	f013 0f01 	tst.w	r3, #1
  400728:	d005      	beq.n	400736 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40072a:	6983      	ldr	r3, [r0, #24]
  40072c:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400730:	600b      	str	r3, [r1, #0]
	return 0;
  400732:	2000      	movs	r0, #0
  400734:	4770      	bx	lr
		return 1;
  400736:	2001      	movs	r0, #1
}
  400738:	4770      	bx	lr
	...

0040073c <usart_serial_write_packet>:
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
  40073c:	2a00      	cmp	r2, #0
  40073e:	d054      	beq.n	4007ea <usart_serial_write_packet+0xae>
{
  400740:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400744:	4692      	mov	sl, r2
  400746:	4606      	mov	r6, r0
  400748:	460f      	mov	r7, r1
  40074a:	448a      	add	sl, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40074c:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 400808 <usart_serial_write_packet+0xcc>
		while (uart_write((Uart*)p_usart, c)!=0);
  400750:	4d27      	ldr	r5, [pc, #156]	; (4007f0 <usart_serial_write_packet+0xb4>)
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400752:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 40080c <usart_serial_write_packet+0xd0>
  400756:	e006      	b.n	400766 <usart_serial_write_packet+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400758:	4621      	mov	r1, r4
  40075a:	4640      	mov	r0, r8
  40075c:	47a8      	blx	r5
  40075e:	2800      	cmp	r0, #0
  400760:	d1fa      	bne.n	400758 <usart_serial_write_packet+0x1c>
	while (len) {
  400762:	45ba      	cmp	sl, r7
  400764:	d03e      	beq.n	4007e4 <usart_serial_write_packet+0xa8>
		usart_serial_putchar(usart, *data);
  400766:	f817 4b01 	ldrb.w	r4, [r7], #1
	if (UART0 == (Uart*)p_usart) {
  40076a:	4546      	cmp	r6, r8
  40076c:	d0f4      	beq.n	400758 <usart_serial_write_packet+0x1c>
	if (UART1 == (Uart*)p_usart) {
  40076e:	454e      	cmp	r6, r9
  400770:	d016      	beq.n	4007a0 <usart_serial_write_packet+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400772:	4b20      	ldr	r3, [pc, #128]	; (4007f4 <usart_serial_write_packet+0xb8>)
  400774:	429e      	cmp	r6, r3
  400776:	d019      	beq.n	4007ac <usart_serial_write_packet+0x70>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400778:	4b1f      	ldr	r3, [pc, #124]	; (4007f8 <usart_serial_write_packet+0xbc>)
  40077a:	429e      	cmp	r6, r3
  40077c:	d01c      	beq.n	4007b8 <usart_serial_write_packet+0x7c>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40077e:	4b1f      	ldr	r3, [pc, #124]	; (4007fc <usart_serial_write_packet+0xc0>)
  400780:	429e      	cmp	r6, r3
  400782:	d01f      	beq.n	4007c4 <usart_serial_write_packet+0x88>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400784:	4b1e      	ldr	r3, [pc, #120]	; (400800 <usart_serial_write_packet+0xc4>)
  400786:	429e      	cmp	r6, r3
  400788:	d024      	beq.n	4007d4 <usart_serial_write_packet+0x98>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40078a:	4b1e      	ldr	r3, [pc, #120]	; (400804 <usart_serial_write_packet+0xc8>)
  40078c:	429e      	cmp	r6, r3
  40078e:	d1e8      	bne.n	400762 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400790:	f8df b07c 	ldr.w	fp, [pc, #124]	; 400810 <usart_serial_write_packet+0xd4>
  400794:	4621      	mov	r1, r4
  400796:	481b      	ldr	r0, [pc, #108]	; (400804 <usart_serial_write_packet+0xc8>)
  400798:	47d8      	blx	fp
  40079a:	2800      	cmp	r0, #0
  40079c:	d1fa      	bne.n	400794 <usart_serial_write_packet+0x58>
  40079e:	e7e0      	b.n	400762 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  4007a0:	4621      	mov	r1, r4
  4007a2:	4648      	mov	r0, r9
  4007a4:	47a8      	blx	r5
  4007a6:	2800      	cmp	r0, #0
  4007a8:	d1fa      	bne.n	4007a0 <usart_serial_write_packet+0x64>
  4007aa:	e7da      	b.n	400762 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  4007ac:	4621      	mov	r1, r4
  4007ae:	4811      	ldr	r0, [pc, #68]	; (4007f4 <usart_serial_write_packet+0xb8>)
  4007b0:	47a8      	blx	r5
  4007b2:	2800      	cmp	r0, #0
  4007b4:	d1fa      	bne.n	4007ac <usart_serial_write_packet+0x70>
  4007b6:	e7d4      	b.n	400762 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  4007b8:	4621      	mov	r1, r4
  4007ba:	480f      	ldr	r0, [pc, #60]	; (4007f8 <usart_serial_write_packet+0xbc>)
  4007bc:	47a8      	blx	r5
  4007be:	2800      	cmp	r0, #0
  4007c0:	d1fa      	bne.n	4007b8 <usart_serial_write_packet+0x7c>
  4007c2:	e7ce      	b.n	400762 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  4007c4:	f8df b048 	ldr.w	fp, [pc, #72]	; 400810 <usart_serial_write_packet+0xd4>
  4007c8:	4621      	mov	r1, r4
  4007ca:	480c      	ldr	r0, [pc, #48]	; (4007fc <usart_serial_write_packet+0xc0>)
  4007cc:	47d8      	blx	fp
  4007ce:	2800      	cmp	r0, #0
  4007d0:	d1fa      	bne.n	4007c8 <usart_serial_write_packet+0x8c>
  4007d2:	e7c6      	b.n	400762 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  4007d4:	f8df b038 	ldr.w	fp, [pc, #56]	; 400810 <usart_serial_write_packet+0xd4>
  4007d8:	4621      	mov	r1, r4
  4007da:	4809      	ldr	r0, [pc, #36]	; (400800 <usart_serial_write_packet+0xc4>)
  4007dc:	47d8      	blx	fp
  4007de:	2800      	cmp	r0, #0
  4007e0:	d1fa      	bne.n	4007d8 <usart_serial_write_packet+0x9c>
  4007e2:	e7be      	b.n	400762 <usart_serial_write_packet+0x26>
		len--;
		data++;
	}
	return STATUS_OK;
}
  4007e4:	2000      	movs	r0, #0
  4007e6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4007ea:	2000      	movs	r0, #0
  4007ec:	4770      	bx	lr
  4007ee:	bf00      	nop
  4007f0:	00400815 	.word	0x00400815
  4007f4:	400e1a00 	.word	0x400e1a00
  4007f8:	400e1c00 	.word	0x400e1c00
  4007fc:	40024000 	.word	0x40024000
  400800:	40028000 	.word	0x40028000
  400804:	4002c000 	.word	0x4002c000
  400808:	400e0800 	.word	0x400e0800
  40080c:	400e0a00 	.word	0x400e0a00
  400810:	0040070d 	.word	0x0040070d

00400814 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400814:	6943      	ldr	r3, [r0, #20]
  400816:	f013 0f02 	tst.w	r3, #2
  40081a:	d002      	beq.n	400822 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40081c:	61c1      	str	r1, [r0, #28]
	return 0;
  40081e:	2000      	movs	r0, #0
  400820:	4770      	bx	lr
		return 1;
  400822:	2001      	movs	r0, #1
}
  400824:	4770      	bx	lr
	...

00400828 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400828:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40082a:	4810      	ldr	r0, [pc, #64]	; (40086c <sysclk_init+0x44>)
  40082c:	4b10      	ldr	r3, [pc, #64]	; (400870 <sysclk_init+0x48>)
  40082e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400830:	213e      	movs	r1, #62	; 0x3e
  400832:	2000      	movs	r0, #0
  400834:	4b0f      	ldr	r3, [pc, #60]	; (400874 <sysclk_init+0x4c>)
  400836:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400838:	4c0f      	ldr	r4, [pc, #60]	; (400878 <sysclk_init+0x50>)
  40083a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40083c:	2800      	cmp	r0, #0
  40083e:	d0fc      	beq.n	40083a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400840:	4b0e      	ldr	r3, [pc, #56]	; (40087c <sysclk_init+0x54>)
  400842:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400844:	4a0e      	ldr	r2, [pc, #56]	; (400880 <sysclk_init+0x58>)
  400846:	4b0f      	ldr	r3, [pc, #60]	; (400884 <sysclk_init+0x5c>)
  400848:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40084a:	4c0f      	ldr	r4, [pc, #60]	; (400888 <sysclk_init+0x60>)
  40084c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40084e:	2800      	cmp	r0, #0
  400850:	d0fc      	beq.n	40084c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400852:	2002      	movs	r0, #2
  400854:	4b0d      	ldr	r3, [pc, #52]	; (40088c <sysclk_init+0x64>)
  400856:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400858:	2000      	movs	r0, #0
  40085a:	4b0d      	ldr	r3, [pc, #52]	; (400890 <sysclk_init+0x68>)
  40085c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40085e:	4b0d      	ldr	r3, [pc, #52]	; (400894 <sysclk_init+0x6c>)
  400860:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400862:	4802      	ldr	r0, [pc, #8]	; (40086c <sysclk_init+0x44>)
  400864:	4b02      	ldr	r3, [pc, #8]	; (400870 <sysclk_init+0x48>)
  400866:	4798      	blx	r3
  400868:	bd10      	pop	{r4, pc}
  40086a:	bf00      	nop
  40086c:	11e1a300 	.word	0x11e1a300
  400870:	00400fb9 	.word	0x00400fb9
  400874:	00400d09 	.word	0x00400d09
  400878:	00400d5d 	.word	0x00400d5d
  40087c:	00400d6d 	.word	0x00400d6d
  400880:	20183f01 	.word	0x20183f01
  400884:	400e0600 	.word	0x400e0600
  400888:	00400d7d 	.word	0x00400d7d
  40088c:	00400c6d 	.word	0x00400c6d
  400890:	00400ca5 	.word	0x00400ca5
  400894:	00400ead 	.word	0x00400ead

00400898 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40089a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40089e:	4b5c      	ldr	r3, [pc, #368]	; (400a10 <board_init+0x178>)
  4008a0:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb");
  4008a2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4008a6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4008aa:	4b5a      	ldr	r3, [pc, #360]	; (400a14 <board_init+0x17c>)
  4008ac:	2200      	movs	r2, #0
  4008ae:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4008b2:	695a      	ldr	r2, [r3, #20]
  4008b4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4008b8:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4008ba:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4008be:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4008c2:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4008c6:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4008ca:	f007 0007 	and.w	r0, r7, #7
  4008ce:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4008d0:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4008d4:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4008d8:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4008dc:	f3bf 8f4f 	dsb	sy
  4008e0:	f04f 34ff 	mov.w	r4, #4294967295
  4008e4:	fa04 fc00 	lsl.w	ip, r4, r0
  4008e8:	fa06 f000 	lsl.w	r0, r6, r0
  4008ec:	fa04 f40e 	lsl.w	r4, r4, lr
  4008f0:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  4008f4:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  4008f6:	463a      	mov	r2, r7
  4008f8:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  4008fa:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  4008fe:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400902:	3a01      	subs	r2, #1
  400904:	4423      	add	r3, r4
  400906:	f1b2 3fff 	cmp.w	r2, #4294967295
  40090a:	d1f6      	bne.n	4008fa <board_init+0x62>
        } while(sets--);
  40090c:	3e01      	subs	r6, #1
  40090e:	4460      	add	r0, ip
  400910:	f1b6 3fff 	cmp.w	r6, #4294967295
  400914:	d1ef      	bne.n	4008f6 <board_init+0x5e>
  400916:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  40091a:	4b3e      	ldr	r3, [pc, #248]	; (400a14 <board_init+0x17c>)
  40091c:	695a      	ldr	r2, [r3, #20]
  40091e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400922:	615a      	str	r2, [r3, #20]
  400924:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400928:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40092c:	4a3a      	ldr	r2, [pc, #232]	; (400a18 <board_init+0x180>)
  40092e:	493b      	ldr	r1, [pc, #236]	; (400a1c <board_init+0x184>)
  400930:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400932:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400936:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400938:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40093c:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400940:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400944:	f022 0201 	bic.w	r2, r2, #1
  400948:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  40094c:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400950:	f022 0201 	bic.w	r2, r2, #1
  400954:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400958:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40095c:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400960:	200a      	movs	r0, #10
  400962:	4c2f      	ldr	r4, [pc, #188]	; (400a20 <board_init+0x188>)
  400964:	47a0      	blx	r4
  400966:	200b      	movs	r0, #11
  400968:	47a0      	blx	r4
  40096a:	200c      	movs	r0, #12
  40096c:	47a0      	blx	r4
  40096e:	2010      	movs	r0, #16
  400970:	47a0      	blx	r4
  400972:	2011      	movs	r0, #17
  400974:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400976:	4b2b      	ldr	r3, [pc, #172]	; (400a24 <board_init+0x18c>)
  400978:	f44f 7280 	mov.w	r2, #256	; 0x100
  40097c:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40097e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400982:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400984:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400988:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40098c:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40098e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400992:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400994:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400998:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  40099a:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  40099c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4009a0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4009a2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4009a6:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4009a8:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4009aa:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4009ae:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4009b0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4009b4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4009b8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4009bc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4009c0:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4009c2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4009c6:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4009c8:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4009ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4009ce:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4009d0:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4009d4:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4009d6:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4009d8:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4009dc:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4009de:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4009e0:	4a11      	ldr	r2, [pc, #68]	; (400a28 <board_init+0x190>)
  4009e2:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  4009e6:	f043 0310 	orr.w	r3, r3, #16
  4009ea:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  4009ee:	4b0f      	ldr	r3, [pc, #60]	; (400a2c <board_init+0x194>)
  4009f0:	2210      	movs	r2, #16
  4009f2:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4009f4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4009f8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4009fa:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4009fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400a00:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a02:	4311      	orrs	r1, r2
  400a04:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400a06:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a08:	4311      	orrs	r1, r2
  400a0a:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a0c:	605a      	str	r2, [r3, #4]
  400a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400a10:	400e1850 	.word	0x400e1850
  400a14:	e000ed00 	.word	0xe000ed00
  400a18:	400e0c00 	.word	0x400e0c00
  400a1c:	5a00080c 	.word	0x5a00080c
  400a20:	00400d8d 	.word	0x00400d8d
  400a24:	400e1200 	.word	0x400e1200
  400a28:	40088000 	.word	0x40088000
  400a2c:	400e1000 	.word	0x400e1000

00400a30 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400a30:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400a32:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400a36:	d03a      	beq.n	400aae <pio_set_peripheral+0x7e>
  400a38:	d813      	bhi.n	400a62 <pio_set_peripheral+0x32>
  400a3a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400a3e:	d025      	beq.n	400a8c <pio_set_peripheral+0x5c>
  400a40:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400a44:	d10a      	bne.n	400a5c <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a46:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400a48:	4313      	orrs	r3, r2
  400a4a:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400a4c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400a4e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400a50:	400b      	ands	r3, r1
  400a52:	ea23 0302 	bic.w	r3, r3, r2
  400a56:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400a58:	6042      	str	r2, [r0, #4]
  400a5a:	4770      	bx	lr
	switch (ul_type) {
  400a5c:	2900      	cmp	r1, #0
  400a5e:	d1fb      	bne.n	400a58 <pio_set_peripheral+0x28>
  400a60:	4770      	bx	lr
  400a62:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400a66:	d021      	beq.n	400aac <pio_set_peripheral+0x7c>
  400a68:	d809      	bhi.n	400a7e <pio_set_peripheral+0x4e>
  400a6a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400a6e:	d1f3      	bne.n	400a58 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a70:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400a72:	4313      	orrs	r3, r2
  400a74:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400a76:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400a78:	4313      	orrs	r3, r2
  400a7a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400a7c:	e7ec      	b.n	400a58 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400a7e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400a82:	d013      	beq.n	400aac <pio_set_peripheral+0x7c>
  400a84:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400a88:	d010      	beq.n	400aac <pio_set_peripheral+0x7c>
  400a8a:	e7e5      	b.n	400a58 <pio_set_peripheral+0x28>
{
  400a8c:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a8e:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400a90:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400a92:	43d3      	mvns	r3, r2
  400a94:	4021      	ands	r1, r4
  400a96:	461c      	mov	r4, r3
  400a98:	4019      	ands	r1, r3
  400a9a:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400a9c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400a9e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400aa0:	400b      	ands	r3, r1
  400aa2:	4023      	ands	r3, r4
  400aa4:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400aa6:	6042      	str	r2, [r0, #4]
}
  400aa8:	f85d 4b04 	ldr.w	r4, [sp], #4
  400aac:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400aae:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400ab0:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400ab2:	400b      	ands	r3, r1
  400ab4:	ea23 0302 	bic.w	r3, r3, r2
  400ab8:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400aba:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400abc:	4313      	orrs	r3, r2
  400abe:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400ac0:	e7ca      	b.n	400a58 <pio_set_peripheral+0x28>

00400ac2 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400ac2:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400ac4:	f012 0f01 	tst.w	r2, #1
  400ac8:	d10d      	bne.n	400ae6 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400aca:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400acc:	f012 0f0a 	tst.w	r2, #10
  400ad0:	d00b      	beq.n	400aea <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400ad2:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400ad4:	f012 0f02 	tst.w	r2, #2
  400ad8:	d109      	bne.n	400aee <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400ada:	f012 0f08 	tst.w	r2, #8
  400ade:	d008      	beq.n	400af2 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400ae0:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400ae4:	e005      	b.n	400af2 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400ae6:	6641      	str	r1, [r0, #100]	; 0x64
  400ae8:	e7f0      	b.n	400acc <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400aea:	6241      	str	r1, [r0, #36]	; 0x24
  400aec:	e7f2      	b.n	400ad4 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400aee:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400af2:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400af4:	6001      	str	r1, [r0, #0]
  400af6:	4770      	bx	lr

00400af8 <pio_set_output>:
{
  400af8:	b410      	push	{r4}
  400afa:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400afc:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400afe:	b94c      	cbnz	r4, 400b14 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400b00:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400b02:	b14b      	cbz	r3, 400b18 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400b04:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400b06:	b94a      	cbnz	r2, 400b1c <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400b08:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400b0a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400b0c:	6001      	str	r1, [r0, #0]
}
  400b0e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b12:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400b14:	6641      	str	r1, [r0, #100]	; 0x64
  400b16:	e7f4      	b.n	400b02 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400b18:	6541      	str	r1, [r0, #84]	; 0x54
  400b1a:	e7f4      	b.n	400b06 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400b1c:	6301      	str	r1, [r0, #48]	; 0x30
  400b1e:	e7f4      	b.n	400b0a <pio_set_output+0x12>

00400b20 <pio_configure>:
{
  400b20:	b570      	push	{r4, r5, r6, lr}
  400b22:	b082      	sub	sp, #8
  400b24:	4605      	mov	r5, r0
  400b26:	4616      	mov	r6, r2
  400b28:	461c      	mov	r4, r3
	switch (ul_type) {
  400b2a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400b2e:	d014      	beq.n	400b5a <pio_configure+0x3a>
  400b30:	d90a      	bls.n	400b48 <pio_configure+0x28>
  400b32:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400b36:	d024      	beq.n	400b82 <pio_configure+0x62>
  400b38:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400b3c:	d021      	beq.n	400b82 <pio_configure+0x62>
  400b3e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400b42:	d017      	beq.n	400b74 <pio_configure+0x54>
		return 0;
  400b44:	2000      	movs	r0, #0
  400b46:	e01a      	b.n	400b7e <pio_configure+0x5e>
	switch (ul_type) {
  400b48:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400b4c:	d005      	beq.n	400b5a <pio_configure+0x3a>
  400b4e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400b52:	d002      	beq.n	400b5a <pio_configure+0x3a>
  400b54:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400b58:	d1f4      	bne.n	400b44 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400b5a:	4632      	mov	r2, r6
  400b5c:	4628      	mov	r0, r5
  400b5e:	4b11      	ldr	r3, [pc, #68]	; (400ba4 <pio_configure+0x84>)
  400b60:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400b62:	f014 0f01 	tst.w	r4, #1
  400b66:	d102      	bne.n	400b6e <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400b68:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400b6a:	2001      	movs	r0, #1
  400b6c:	e007      	b.n	400b7e <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400b6e:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400b70:	2001      	movs	r0, #1
  400b72:	e004      	b.n	400b7e <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400b74:	461a      	mov	r2, r3
  400b76:	4631      	mov	r1, r6
  400b78:	4b0b      	ldr	r3, [pc, #44]	; (400ba8 <pio_configure+0x88>)
  400b7a:	4798      	blx	r3
	return 1;
  400b7c:	2001      	movs	r0, #1
}
  400b7e:	b002      	add	sp, #8
  400b80:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400b82:	f004 0301 	and.w	r3, r4, #1
  400b86:	9300      	str	r3, [sp, #0]
  400b88:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400b8c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400b90:	bf14      	ite	ne
  400b92:	2200      	movne	r2, #0
  400b94:	2201      	moveq	r2, #1
  400b96:	4631      	mov	r1, r6
  400b98:	4628      	mov	r0, r5
  400b9a:	4c04      	ldr	r4, [pc, #16]	; (400bac <pio_configure+0x8c>)
  400b9c:	47a0      	blx	r4
	return 1;
  400b9e:	2001      	movs	r0, #1
		break;
  400ba0:	e7ed      	b.n	400b7e <pio_configure+0x5e>
  400ba2:	bf00      	nop
  400ba4:	00400a31 	.word	0x00400a31
  400ba8:	00400ac3 	.word	0x00400ac3
  400bac:	00400af9 	.word	0x00400af9

00400bb0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400bb0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400bb2:	4770      	bx	lr

00400bb4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400bb4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400bb6:	4770      	bx	lr

00400bb8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400bb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400bbc:	4604      	mov	r4, r0
  400bbe:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400bc0:	4b0e      	ldr	r3, [pc, #56]	; (400bfc <pio_handler_process+0x44>)
  400bc2:	4798      	blx	r3
  400bc4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400bc6:	4620      	mov	r0, r4
  400bc8:	4b0d      	ldr	r3, [pc, #52]	; (400c00 <pio_handler_process+0x48>)
  400bca:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400bcc:	4005      	ands	r5, r0
  400bce:	d013      	beq.n	400bf8 <pio_handler_process+0x40>
  400bd0:	4c0c      	ldr	r4, [pc, #48]	; (400c04 <pio_handler_process+0x4c>)
  400bd2:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400bd6:	e003      	b.n	400be0 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400bd8:	42b4      	cmp	r4, r6
  400bda:	d00d      	beq.n	400bf8 <pio_handler_process+0x40>
  400bdc:	3410      	adds	r4, #16
		while (status != 0) {
  400bde:	b15d      	cbz	r5, 400bf8 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400be0:	6820      	ldr	r0, [r4, #0]
  400be2:	4540      	cmp	r0, r8
  400be4:	d1f8      	bne.n	400bd8 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400be6:	6861      	ldr	r1, [r4, #4]
  400be8:	4229      	tst	r1, r5
  400bea:	d0f5      	beq.n	400bd8 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400bec:	68e3      	ldr	r3, [r4, #12]
  400bee:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400bf0:	6863      	ldr	r3, [r4, #4]
  400bf2:	ea25 0503 	bic.w	r5, r5, r3
  400bf6:	e7ef      	b.n	400bd8 <pio_handler_process+0x20>
  400bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400bfc:	00400bb1 	.word	0x00400bb1
  400c00:	00400bb5 	.word	0x00400bb5
  400c04:	204009f8 	.word	0x204009f8

00400c08 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400c08:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400c0a:	210a      	movs	r1, #10
  400c0c:	4801      	ldr	r0, [pc, #4]	; (400c14 <PIOA_Handler+0xc>)
  400c0e:	4b02      	ldr	r3, [pc, #8]	; (400c18 <PIOA_Handler+0x10>)
  400c10:	4798      	blx	r3
  400c12:	bd08      	pop	{r3, pc}
  400c14:	400e0e00 	.word	0x400e0e00
  400c18:	00400bb9 	.word	0x00400bb9

00400c1c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400c1c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400c1e:	210b      	movs	r1, #11
  400c20:	4801      	ldr	r0, [pc, #4]	; (400c28 <PIOB_Handler+0xc>)
  400c22:	4b02      	ldr	r3, [pc, #8]	; (400c2c <PIOB_Handler+0x10>)
  400c24:	4798      	blx	r3
  400c26:	bd08      	pop	{r3, pc}
  400c28:	400e1000 	.word	0x400e1000
  400c2c:	00400bb9 	.word	0x00400bb9

00400c30 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400c30:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400c32:	210c      	movs	r1, #12
  400c34:	4801      	ldr	r0, [pc, #4]	; (400c3c <PIOC_Handler+0xc>)
  400c36:	4b02      	ldr	r3, [pc, #8]	; (400c40 <PIOC_Handler+0x10>)
  400c38:	4798      	blx	r3
  400c3a:	bd08      	pop	{r3, pc}
  400c3c:	400e1200 	.word	0x400e1200
  400c40:	00400bb9 	.word	0x00400bb9

00400c44 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400c44:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400c46:	2110      	movs	r1, #16
  400c48:	4801      	ldr	r0, [pc, #4]	; (400c50 <PIOD_Handler+0xc>)
  400c4a:	4b02      	ldr	r3, [pc, #8]	; (400c54 <PIOD_Handler+0x10>)
  400c4c:	4798      	blx	r3
  400c4e:	bd08      	pop	{r3, pc}
  400c50:	400e1400 	.word	0x400e1400
  400c54:	00400bb9 	.word	0x00400bb9

00400c58 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400c58:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400c5a:	2111      	movs	r1, #17
  400c5c:	4801      	ldr	r0, [pc, #4]	; (400c64 <PIOE_Handler+0xc>)
  400c5e:	4b02      	ldr	r3, [pc, #8]	; (400c68 <PIOE_Handler+0x10>)
  400c60:	4798      	blx	r3
  400c62:	bd08      	pop	{r3, pc}
  400c64:	400e1600 	.word	0x400e1600
  400c68:	00400bb9 	.word	0x00400bb9

00400c6c <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400c6c:	2803      	cmp	r0, #3
  400c6e:	d011      	beq.n	400c94 <pmc_mck_set_division+0x28>
  400c70:	2804      	cmp	r0, #4
  400c72:	d012      	beq.n	400c9a <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400c74:	2802      	cmp	r0, #2
  400c76:	bf0c      	ite	eq
  400c78:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400c7c:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400c7e:	4a08      	ldr	r2, [pc, #32]	; (400ca0 <pmc_mck_set_division+0x34>)
  400c80:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400c82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400c86:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400c88:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400c8a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400c8c:	f013 0f08 	tst.w	r3, #8
  400c90:	d0fb      	beq.n	400c8a <pmc_mck_set_division+0x1e>
}
  400c92:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400c94:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400c98:	e7f1      	b.n	400c7e <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400c9a:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400c9e:	e7ee      	b.n	400c7e <pmc_mck_set_division+0x12>
  400ca0:	400e0600 	.word	0x400e0600

00400ca4 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400ca4:	4a17      	ldr	r2, [pc, #92]	; (400d04 <pmc_switch_mck_to_pllack+0x60>)
  400ca6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ca8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400cac:	4318      	orrs	r0, r3
  400cae:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400cb0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400cb2:	f013 0f08 	tst.w	r3, #8
  400cb6:	d10a      	bne.n	400cce <pmc_switch_mck_to_pllack+0x2a>
  400cb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400cbc:	4911      	ldr	r1, [pc, #68]	; (400d04 <pmc_switch_mck_to_pllack+0x60>)
  400cbe:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400cc0:	f012 0f08 	tst.w	r2, #8
  400cc4:	d103      	bne.n	400cce <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400cc6:	3b01      	subs	r3, #1
  400cc8:	d1f9      	bne.n	400cbe <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400cca:	2001      	movs	r0, #1
  400ccc:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400cce:	4a0d      	ldr	r2, [pc, #52]	; (400d04 <pmc_switch_mck_to_pllack+0x60>)
  400cd0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400cd2:	f023 0303 	bic.w	r3, r3, #3
  400cd6:	f043 0302 	orr.w	r3, r3, #2
  400cda:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400cdc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400cde:	f013 0f08 	tst.w	r3, #8
  400ce2:	d10a      	bne.n	400cfa <pmc_switch_mck_to_pllack+0x56>
  400ce4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ce8:	4906      	ldr	r1, [pc, #24]	; (400d04 <pmc_switch_mck_to_pllack+0x60>)
  400cea:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400cec:	f012 0f08 	tst.w	r2, #8
  400cf0:	d105      	bne.n	400cfe <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400cf2:	3b01      	subs	r3, #1
  400cf4:	d1f9      	bne.n	400cea <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400cf6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400cf8:	4770      	bx	lr
	return 0;
  400cfa:	2000      	movs	r0, #0
  400cfc:	4770      	bx	lr
  400cfe:	2000      	movs	r0, #0
  400d00:	4770      	bx	lr
  400d02:	bf00      	nop
  400d04:	400e0600 	.word	0x400e0600

00400d08 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400d08:	b9a0      	cbnz	r0, 400d34 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d0a:	480e      	ldr	r0, [pc, #56]	; (400d44 <pmc_switch_mainck_to_xtal+0x3c>)
  400d0c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400d0e:	0209      	lsls	r1, r1, #8
  400d10:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400d12:	4a0d      	ldr	r2, [pc, #52]	; (400d48 <pmc_switch_mainck_to_xtal+0x40>)
  400d14:	401a      	ands	r2, r3
  400d16:	4b0d      	ldr	r3, [pc, #52]	; (400d4c <pmc_switch_mainck_to_xtal+0x44>)
  400d18:	4313      	orrs	r3, r2
  400d1a:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d1c:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400d1e:	4602      	mov	r2, r0
  400d20:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d22:	f013 0f01 	tst.w	r3, #1
  400d26:	d0fb      	beq.n	400d20 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400d28:	4a06      	ldr	r2, [pc, #24]	; (400d44 <pmc_switch_mainck_to_xtal+0x3c>)
  400d2a:	6a11      	ldr	r1, [r2, #32]
  400d2c:	4b08      	ldr	r3, [pc, #32]	; (400d50 <pmc_switch_mainck_to_xtal+0x48>)
  400d2e:	430b      	orrs	r3, r1
  400d30:	6213      	str	r3, [r2, #32]
  400d32:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400d34:	4903      	ldr	r1, [pc, #12]	; (400d44 <pmc_switch_mainck_to_xtal+0x3c>)
  400d36:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400d38:	4a06      	ldr	r2, [pc, #24]	; (400d54 <pmc_switch_mainck_to_xtal+0x4c>)
  400d3a:	401a      	ands	r2, r3
  400d3c:	4b06      	ldr	r3, [pc, #24]	; (400d58 <pmc_switch_mainck_to_xtal+0x50>)
  400d3e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400d40:	620b      	str	r3, [r1, #32]
  400d42:	4770      	bx	lr
  400d44:	400e0600 	.word	0x400e0600
  400d48:	ffc8fffc 	.word	0xffc8fffc
  400d4c:	00370001 	.word	0x00370001
  400d50:	01370000 	.word	0x01370000
  400d54:	fec8fffc 	.word	0xfec8fffc
  400d58:	01370002 	.word	0x01370002

00400d5c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400d5c:	4b02      	ldr	r3, [pc, #8]	; (400d68 <pmc_osc_is_ready_mainck+0xc>)
  400d5e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400d60:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400d64:	4770      	bx	lr
  400d66:	bf00      	nop
  400d68:	400e0600 	.word	0x400e0600

00400d6c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400d6c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400d70:	4b01      	ldr	r3, [pc, #4]	; (400d78 <pmc_disable_pllack+0xc>)
  400d72:	629a      	str	r2, [r3, #40]	; 0x28
  400d74:	4770      	bx	lr
  400d76:	bf00      	nop
  400d78:	400e0600 	.word	0x400e0600

00400d7c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400d7c:	4b02      	ldr	r3, [pc, #8]	; (400d88 <pmc_is_locked_pllack+0xc>)
  400d7e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400d80:	f000 0002 	and.w	r0, r0, #2
  400d84:	4770      	bx	lr
  400d86:	bf00      	nop
  400d88:	400e0600 	.word	0x400e0600

00400d8c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400d8c:	283f      	cmp	r0, #63	; 0x3f
  400d8e:	d81e      	bhi.n	400dce <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400d90:	281f      	cmp	r0, #31
  400d92:	d80c      	bhi.n	400dae <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400d94:	4b11      	ldr	r3, [pc, #68]	; (400ddc <pmc_enable_periph_clk+0x50>)
  400d96:	699a      	ldr	r2, [r3, #24]
  400d98:	2301      	movs	r3, #1
  400d9a:	4083      	lsls	r3, r0
  400d9c:	4393      	bics	r3, r2
  400d9e:	d018      	beq.n	400dd2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400da0:	2301      	movs	r3, #1
  400da2:	fa03 f000 	lsl.w	r0, r3, r0
  400da6:	4b0d      	ldr	r3, [pc, #52]	; (400ddc <pmc_enable_periph_clk+0x50>)
  400da8:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400daa:	2000      	movs	r0, #0
  400dac:	4770      	bx	lr
		ul_id -= 32;
  400dae:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400db0:	4b0a      	ldr	r3, [pc, #40]	; (400ddc <pmc_enable_periph_clk+0x50>)
  400db2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400db6:	2301      	movs	r3, #1
  400db8:	4083      	lsls	r3, r0
  400dba:	4393      	bics	r3, r2
  400dbc:	d00b      	beq.n	400dd6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400dbe:	2301      	movs	r3, #1
  400dc0:	fa03 f000 	lsl.w	r0, r3, r0
  400dc4:	4b05      	ldr	r3, [pc, #20]	; (400ddc <pmc_enable_periph_clk+0x50>)
  400dc6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400dca:	2000      	movs	r0, #0
  400dcc:	4770      	bx	lr
		return 1;
  400dce:	2001      	movs	r0, #1
  400dd0:	4770      	bx	lr
	return 0;
  400dd2:	2000      	movs	r0, #0
  400dd4:	4770      	bx	lr
  400dd6:	2000      	movs	r0, #0
}
  400dd8:	4770      	bx	lr
  400dda:	bf00      	nop
  400ddc:	400e0600 	.word	0x400e0600

00400de0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400de0:	e7fe      	b.n	400de0 <Dummy_Handler>
	...

00400de4 <Reset_Handler>:
{
  400de4:	b500      	push	{lr}
  400de6:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400de8:	4b25      	ldr	r3, [pc, #148]	; (400e80 <Reset_Handler+0x9c>)
  400dea:	4a26      	ldr	r2, [pc, #152]	; (400e84 <Reset_Handler+0xa0>)
  400dec:	429a      	cmp	r2, r3
  400dee:	d010      	beq.n	400e12 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400df0:	4b25      	ldr	r3, [pc, #148]	; (400e88 <Reset_Handler+0xa4>)
  400df2:	4a23      	ldr	r2, [pc, #140]	; (400e80 <Reset_Handler+0x9c>)
  400df4:	429a      	cmp	r2, r3
  400df6:	d20c      	bcs.n	400e12 <Reset_Handler+0x2e>
  400df8:	3b01      	subs	r3, #1
  400dfa:	1a9b      	subs	r3, r3, r2
  400dfc:	f023 0303 	bic.w	r3, r3, #3
  400e00:	3304      	adds	r3, #4
  400e02:	4413      	add	r3, r2
  400e04:	491f      	ldr	r1, [pc, #124]	; (400e84 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400e06:	f851 0b04 	ldr.w	r0, [r1], #4
  400e0a:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400e0e:	429a      	cmp	r2, r3
  400e10:	d1f9      	bne.n	400e06 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400e12:	4b1e      	ldr	r3, [pc, #120]	; (400e8c <Reset_Handler+0xa8>)
  400e14:	4a1e      	ldr	r2, [pc, #120]	; (400e90 <Reset_Handler+0xac>)
  400e16:	429a      	cmp	r2, r3
  400e18:	d20a      	bcs.n	400e30 <Reset_Handler+0x4c>
  400e1a:	3b01      	subs	r3, #1
  400e1c:	1a9b      	subs	r3, r3, r2
  400e1e:	f023 0303 	bic.w	r3, r3, #3
  400e22:	3304      	adds	r3, #4
  400e24:	4413      	add	r3, r2
                *pDest++ = 0;
  400e26:	2100      	movs	r1, #0
  400e28:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400e2c:	4293      	cmp	r3, r2
  400e2e:	d1fb      	bne.n	400e28 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400e30:	4a18      	ldr	r2, [pc, #96]	; (400e94 <Reset_Handler+0xb0>)
  400e32:	4b19      	ldr	r3, [pc, #100]	; (400e98 <Reset_Handler+0xb4>)
  400e34:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400e38:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400e3a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400e3e:	fab3 f383 	clz	r3, r3
  400e42:	095b      	lsrs	r3, r3, #5
  400e44:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400e46:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400e48:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400e4c:	2200      	movs	r2, #0
  400e4e:	4b13      	ldr	r3, [pc, #76]	; (400e9c <Reset_Handler+0xb8>)
  400e50:	701a      	strb	r2, [r3, #0]
	return flags;
  400e52:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400e54:	4a12      	ldr	r2, [pc, #72]	; (400ea0 <Reset_Handler+0xbc>)
  400e56:	6813      	ldr	r3, [r2, #0]
  400e58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400e5c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400e5e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400e62:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  400e66:	b129      	cbz	r1, 400e74 <Reset_Handler+0x90>
		cpu_irq_enable();
  400e68:	2201      	movs	r2, #1
  400e6a:	4b0c      	ldr	r3, [pc, #48]	; (400e9c <Reset_Handler+0xb8>)
  400e6c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400e6e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400e72:	b662      	cpsie	i
        __libc_init_array();
  400e74:	4b0b      	ldr	r3, [pc, #44]	; (400ea4 <Reset_Handler+0xc0>)
  400e76:	4798      	blx	r3
        main();
  400e78:	4b0b      	ldr	r3, [pc, #44]	; (400ea8 <Reset_Handler+0xc4>)
  400e7a:	4798      	blx	r3
  400e7c:	e7fe      	b.n	400e7c <Reset_Handler+0x98>
  400e7e:	bf00      	nop
  400e80:	20400000 	.word	0x20400000
  400e84:	0040451c 	.word	0x0040451c
  400e88:	204009d8 	.word	0x204009d8
  400e8c:	2043b4e4 	.word	0x2043b4e4
  400e90:	204009d8 	.word	0x204009d8
  400e94:	e000ed00 	.word	0xe000ed00
  400e98:	00400000 	.word	0x00400000
  400e9c:	2040000a 	.word	0x2040000a
  400ea0:	e000ed88 	.word	0xe000ed88
  400ea4:	00401515 	.word	0x00401515
  400ea8:	004013ad 	.word	0x004013ad

00400eac <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400eac:	4b3b      	ldr	r3, [pc, #236]	; (400f9c <SystemCoreClockUpdate+0xf0>)
  400eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400eb0:	f003 0303 	and.w	r3, r3, #3
  400eb4:	2b01      	cmp	r3, #1
  400eb6:	d01d      	beq.n	400ef4 <SystemCoreClockUpdate+0x48>
  400eb8:	b183      	cbz	r3, 400edc <SystemCoreClockUpdate+0x30>
  400eba:	2b02      	cmp	r3, #2
  400ebc:	d036      	beq.n	400f2c <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400ebe:	4b37      	ldr	r3, [pc, #220]	; (400f9c <SystemCoreClockUpdate+0xf0>)
  400ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ec2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ec6:	2b70      	cmp	r3, #112	; 0x70
  400ec8:	d05f      	beq.n	400f8a <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400eca:	4b34      	ldr	r3, [pc, #208]	; (400f9c <SystemCoreClockUpdate+0xf0>)
  400ecc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400ece:	4934      	ldr	r1, [pc, #208]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400ed0:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400ed4:	680b      	ldr	r3, [r1, #0]
  400ed6:	40d3      	lsrs	r3, r2
  400ed8:	600b      	str	r3, [r1, #0]
  400eda:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400edc:	4b31      	ldr	r3, [pc, #196]	; (400fa4 <SystemCoreClockUpdate+0xf8>)
  400ede:	695b      	ldr	r3, [r3, #20]
  400ee0:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400ee4:	bf14      	ite	ne
  400ee6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400eea:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400eee:	4b2c      	ldr	r3, [pc, #176]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400ef0:	601a      	str	r2, [r3, #0]
  400ef2:	e7e4      	b.n	400ebe <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400ef4:	4b29      	ldr	r3, [pc, #164]	; (400f9c <SystemCoreClockUpdate+0xf0>)
  400ef6:	6a1b      	ldr	r3, [r3, #32]
  400ef8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400efc:	d003      	beq.n	400f06 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400efe:	4a2a      	ldr	r2, [pc, #168]	; (400fa8 <SystemCoreClockUpdate+0xfc>)
  400f00:	4b27      	ldr	r3, [pc, #156]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400f02:	601a      	str	r2, [r3, #0]
  400f04:	e7db      	b.n	400ebe <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400f06:	4a29      	ldr	r2, [pc, #164]	; (400fac <SystemCoreClockUpdate+0x100>)
  400f08:	4b25      	ldr	r3, [pc, #148]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400f0a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400f0c:	4b23      	ldr	r3, [pc, #140]	; (400f9c <SystemCoreClockUpdate+0xf0>)
  400f0e:	6a1b      	ldr	r3, [r3, #32]
  400f10:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400f14:	2b10      	cmp	r3, #16
  400f16:	d005      	beq.n	400f24 <SystemCoreClockUpdate+0x78>
  400f18:	2b20      	cmp	r3, #32
  400f1a:	d1d0      	bne.n	400ebe <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400f1c:	4a22      	ldr	r2, [pc, #136]	; (400fa8 <SystemCoreClockUpdate+0xfc>)
  400f1e:	4b20      	ldr	r3, [pc, #128]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400f20:	601a      	str	r2, [r3, #0]
          break;
  400f22:	e7cc      	b.n	400ebe <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400f24:	4a22      	ldr	r2, [pc, #136]	; (400fb0 <SystemCoreClockUpdate+0x104>)
  400f26:	4b1e      	ldr	r3, [pc, #120]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400f28:	601a      	str	r2, [r3, #0]
          break;
  400f2a:	e7c8      	b.n	400ebe <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400f2c:	4b1b      	ldr	r3, [pc, #108]	; (400f9c <SystemCoreClockUpdate+0xf0>)
  400f2e:	6a1b      	ldr	r3, [r3, #32]
  400f30:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400f34:	d016      	beq.n	400f64 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400f36:	4a1c      	ldr	r2, [pc, #112]	; (400fa8 <SystemCoreClockUpdate+0xfc>)
  400f38:	4b19      	ldr	r3, [pc, #100]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400f3a:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400f3c:	4b17      	ldr	r3, [pc, #92]	; (400f9c <SystemCoreClockUpdate+0xf0>)
  400f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f40:	f003 0303 	and.w	r3, r3, #3
  400f44:	2b02      	cmp	r3, #2
  400f46:	d1ba      	bne.n	400ebe <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400f48:	4a14      	ldr	r2, [pc, #80]	; (400f9c <SystemCoreClockUpdate+0xf0>)
  400f4a:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400f4c:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400f4e:	4814      	ldr	r0, [pc, #80]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400f50:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400f54:	6803      	ldr	r3, [r0, #0]
  400f56:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400f5a:	b2d2      	uxtb	r2, r2
  400f5c:	fbb3 f3f2 	udiv	r3, r3, r2
  400f60:	6003      	str	r3, [r0, #0]
  400f62:	e7ac      	b.n	400ebe <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400f64:	4a11      	ldr	r2, [pc, #68]	; (400fac <SystemCoreClockUpdate+0x100>)
  400f66:	4b0e      	ldr	r3, [pc, #56]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400f68:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400f6a:	4b0c      	ldr	r3, [pc, #48]	; (400f9c <SystemCoreClockUpdate+0xf0>)
  400f6c:	6a1b      	ldr	r3, [r3, #32]
  400f6e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400f72:	2b10      	cmp	r3, #16
  400f74:	d005      	beq.n	400f82 <SystemCoreClockUpdate+0xd6>
  400f76:	2b20      	cmp	r3, #32
  400f78:	d1e0      	bne.n	400f3c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400f7a:	4a0b      	ldr	r2, [pc, #44]	; (400fa8 <SystemCoreClockUpdate+0xfc>)
  400f7c:	4b08      	ldr	r3, [pc, #32]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400f7e:	601a      	str	r2, [r3, #0]
          break;
  400f80:	e7dc      	b.n	400f3c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  400f82:	4a0b      	ldr	r2, [pc, #44]	; (400fb0 <SystemCoreClockUpdate+0x104>)
  400f84:	4b06      	ldr	r3, [pc, #24]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400f86:	601a      	str	r2, [r3, #0]
          break;
  400f88:	e7d8      	b.n	400f3c <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400f8a:	4a05      	ldr	r2, [pc, #20]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400f8c:	6813      	ldr	r3, [r2, #0]
  400f8e:	4909      	ldr	r1, [pc, #36]	; (400fb4 <SystemCoreClockUpdate+0x108>)
  400f90:	fba1 1303 	umull	r1, r3, r1, r3
  400f94:	085b      	lsrs	r3, r3, #1
  400f96:	6013      	str	r3, [r2, #0]
  400f98:	4770      	bx	lr
  400f9a:	bf00      	nop
  400f9c:	400e0600 	.word	0x400e0600
  400fa0:	2040000c 	.word	0x2040000c
  400fa4:	400e1810 	.word	0x400e1810
  400fa8:	00b71b00 	.word	0x00b71b00
  400fac:	003d0900 	.word	0x003d0900
  400fb0:	007a1200 	.word	0x007a1200
  400fb4:	aaaaaaab 	.word	0xaaaaaaab

00400fb8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400fb8:	4b16      	ldr	r3, [pc, #88]	; (401014 <system_init_flash+0x5c>)
  400fba:	4298      	cmp	r0, r3
  400fbc:	d913      	bls.n	400fe6 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400fbe:	4b16      	ldr	r3, [pc, #88]	; (401018 <system_init_flash+0x60>)
  400fc0:	4298      	cmp	r0, r3
  400fc2:	d915      	bls.n	400ff0 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400fc4:	4b15      	ldr	r3, [pc, #84]	; (40101c <system_init_flash+0x64>)
  400fc6:	4298      	cmp	r0, r3
  400fc8:	d916      	bls.n	400ff8 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400fca:	4b15      	ldr	r3, [pc, #84]	; (401020 <system_init_flash+0x68>)
  400fcc:	4298      	cmp	r0, r3
  400fce:	d917      	bls.n	401000 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400fd0:	4b14      	ldr	r3, [pc, #80]	; (401024 <system_init_flash+0x6c>)
  400fd2:	4298      	cmp	r0, r3
  400fd4:	d918      	bls.n	401008 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400fd6:	4b14      	ldr	r3, [pc, #80]	; (401028 <system_init_flash+0x70>)
  400fd8:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400fda:	bf94      	ite	ls
  400fdc:	4a13      	ldrls	r2, [pc, #76]	; (40102c <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400fde:	4a14      	ldrhi	r2, [pc, #80]	; (401030 <system_init_flash+0x78>)
  400fe0:	4b14      	ldr	r3, [pc, #80]	; (401034 <system_init_flash+0x7c>)
  400fe2:	601a      	str	r2, [r3, #0]
  400fe4:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400fe6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400fea:	4b12      	ldr	r3, [pc, #72]	; (401034 <system_init_flash+0x7c>)
  400fec:	601a      	str	r2, [r3, #0]
  400fee:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400ff0:	4a11      	ldr	r2, [pc, #68]	; (401038 <system_init_flash+0x80>)
  400ff2:	4b10      	ldr	r3, [pc, #64]	; (401034 <system_init_flash+0x7c>)
  400ff4:	601a      	str	r2, [r3, #0]
  400ff6:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400ff8:	4a10      	ldr	r2, [pc, #64]	; (40103c <system_init_flash+0x84>)
  400ffa:	4b0e      	ldr	r3, [pc, #56]	; (401034 <system_init_flash+0x7c>)
  400ffc:	601a      	str	r2, [r3, #0]
  400ffe:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401000:	4a0f      	ldr	r2, [pc, #60]	; (401040 <system_init_flash+0x88>)
  401002:	4b0c      	ldr	r3, [pc, #48]	; (401034 <system_init_flash+0x7c>)
  401004:	601a      	str	r2, [r3, #0]
  401006:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401008:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40100c:	4b09      	ldr	r3, [pc, #36]	; (401034 <system_init_flash+0x7c>)
  40100e:	601a      	str	r2, [r3, #0]
  401010:	4770      	bx	lr
  401012:	bf00      	nop
  401014:	015ef3bf 	.word	0x015ef3bf
  401018:	02bde77f 	.word	0x02bde77f
  40101c:	041cdb3f 	.word	0x041cdb3f
  401020:	057bceff 	.word	0x057bceff
  401024:	06dac2bf 	.word	0x06dac2bf
  401028:	0839b67f 	.word	0x0839b67f
  40102c:	04000500 	.word	0x04000500
  401030:	04000600 	.word	0x04000600
  401034:	400e0c00 	.word	0x400e0c00
  401038:	04000100 	.word	0x04000100
  40103c:	04000200 	.word	0x04000200
  401040:	04000300 	.word	0x04000300

00401044 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401044:	4b0a      	ldr	r3, [pc, #40]	; (401070 <_sbrk+0x2c>)
  401046:	681b      	ldr	r3, [r3, #0]
  401048:	b153      	cbz	r3, 401060 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40104a:	4b09      	ldr	r3, [pc, #36]	; (401070 <_sbrk+0x2c>)
  40104c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40104e:	181a      	adds	r2, r3, r0
  401050:	4908      	ldr	r1, [pc, #32]	; (401074 <_sbrk+0x30>)
  401052:	4291      	cmp	r1, r2
  401054:	db08      	blt.n	401068 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401056:	4610      	mov	r0, r2
  401058:	4a05      	ldr	r2, [pc, #20]	; (401070 <_sbrk+0x2c>)
  40105a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40105c:	4618      	mov	r0, r3
  40105e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401060:	4a05      	ldr	r2, [pc, #20]	; (401078 <_sbrk+0x34>)
  401062:	4b03      	ldr	r3, [pc, #12]	; (401070 <_sbrk+0x2c>)
  401064:	601a      	str	r2, [r3, #0]
  401066:	e7f0      	b.n	40104a <_sbrk+0x6>
		return (caddr_t) -1;	
  401068:	f04f 30ff 	mov.w	r0, #4294967295
}
  40106c:	4770      	bx	lr
  40106e:	bf00      	nop
  401070:	20400a68 	.word	0x20400a68
  401074:	2045fffc 	.word	0x2045fffc
  401078:	2043d6e8 	.word	0x2043d6e8

0040107c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  40107c:	f04f 30ff 	mov.w	r0, #4294967295
  401080:	4770      	bx	lr

00401082 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401082:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401086:	604b      	str	r3, [r1, #4]

	return 0;
}
  401088:	2000      	movs	r0, #0
  40108a:	4770      	bx	lr

0040108c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  40108c:	2001      	movs	r0, #1
  40108e:	4770      	bx	lr

00401090 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401090:	2000      	movs	r0, #0
  401092:	4770      	bx	lr

00401094 <AFEC_Temp_callback>:
 */

PPBUF_DECLARE(buffer,120000);
volatile uint32_t buf = 0;

static void AFEC_Temp_callback(void){	
  401094:	b510      	push	{r4, lr}
  401096:	b082      	sub	sp, #8
	afec->AFEC_CSELR = afec_ch;
  401098:	4b17      	ldr	r3, [pc, #92]	; (4010f8 <AFEC_Temp_callback+0x64>)
  40109a:	2201      	movs	r2, #1
  40109c:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  40109e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	/** The conversion data value */
	uint32_t g_ul_value = 0;

	g_ul_value = afec_channel_get_value(AFEC0, canal_generico_pino);
  4010a0:	9301      	str	r3, [sp, #4]
	

	// check swap
	if(ppbuf_get_full_signal(&buffer,false) == true) {
  4010a2:	2100      	movs	r1, #0
  4010a4:	4815      	ldr	r0, [pc, #84]	; (4010fc <AFEC_Temp_callback+0x68>)
  4010a6:	4b16      	ldr	r3, [pc, #88]	; (401100 <AFEC_Temp_callback+0x6c>)
  4010a8:	4798      	blx	r3
  4010aa:	b9c0      	cbnz	r0, 4010de <AFEC_Temp_callback+0x4a>
		ppbuf_get_full_signal(&buffer,true); // swap
	}
	
	ppbuf_insert_active(&buffer, &g_ul_value, sizeof(g_ul_value));
  4010ac:	4c13      	ldr	r4, [pc, #76]	; (4010fc <AFEC_Temp_callback+0x68>)
  4010ae:	2204      	movs	r2, #4
  4010b0:	eb0d 0102 	add.w	r1, sp, r2
  4010b4:	4620      	mov	r0, r4
  4010b6:	4b13      	ldr	r3, [pc, #76]	; (401104 <AFEC_Temp_callback+0x70>)
  4010b8:	4798      	blx	r3
		
	/* gets the data on the pong buffer */
	ppbuf_remove_inactive(&buffer, &buf, sizeof(buf));	
  4010ba:	2204      	movs	r2, #4
  4010bc:	4912      	ldr	r1, [pc, #72]	; (401108 <AFEC_Temp_callback+0x74>)
  4010be:	4620      	mov	r0, r4
  4010c0:	4b12      	ldr	r3, [pc, #72]	; (40110c <AFEC_Temp_callback+0x78>)
  4010c2:	4798      	blx	r3
	
    dacc_get_interrupt_status(DACC_BASE);
  4010c4:	4812      	ldr	r0, [pc, #72]	; (401110 <AFEC_Temp_callback+0x7c>)
  4010c6:	4b13      	ldr	r3, [pc, #76]	; (401114 <AFEC_Temp_callback+0x80>)
  4010c8:	4798      	blx	r3
	if ((buffer.ping == 0)){
  4010ca:	7923      	ldrb	r3, [r4, #4]
  4010cc:	b163      	cbz	r3, 4010e8 <AFEC_Temp_callback+0x54>
		dacc_write_conversion_data(DACC_BASE, buf/2, DACC_CHANNEL);
	}else{
		dacc_write_conversion_data(DACC_BASE, buf, DACC_CHANNEL);
  4010ce:	4b0e      	ldr	r3, [pc, #56]	; (401108 <AFEC_Temp_callback+0x74>)
  4010d0:	6819      	ldr	r1, [r3, #0]
  4010d2:	2200      	movs	r2, #0
  4010d4:	480e      	ldr	r0, [pc, #56]	; (401110 <AFEC_Temp_callback+0x7c>)
  4010d6:	4b10      	ldr	r3, [pc, #64]	; (401118 <AFEC_Temp_callback+0x84>)
  4010d8:	4798      	blx	r3
	}
}
  4010da:	b002      	add	sp, #8
  4010dc:	bd10      	pop	{r4, pc}
		ppbuf_get_full_signal(&buffer,true); // swap
  4010de:	2101      	movs	r1, #1
  4010e0:	4806      	ldr	r0, [pc, #24]	; (4010fc <AFEC_Temp_callback+0x68>)
  4010e2:	4b07      	ldr	r3, [pc, #28]	; (401100 <AFEC_Temp_callback+0x6c>)
  4010e4:	4798      	blx	r3
  4010e6:	e7e1      	b.n	4010ac <AFEC_Temp_callback+0x18>
		dacc_write_conversion_data(DACC_BASE, buf/2, DACC_CHANNEL);
  4010e8:	4b07      	ldr	r3, [pc, #28]	; (401108 <AFEC_Temp_callback+0x74>)
  4010ea:	6819      	ldr	r1, [r3, #0]
  4010ec:	2200      	movs	r2, #0
  4010ee:	0849      	lsrs	r1, r1, #1
  4010f0:	4807      	ldr	r0, [pc, #28]	; (401110 <AFEC_Temp_callback+0x7c>)
  4010f2:	4b09      	ldr	r3, [pc, #36]	; (401118 <AFEC_Temp_callback+0x84>)
  4010f4:	4798      	blx	r3
  4010f6:	e7f0      	b.n	4010da <AFEC_Temp_callback+0x46>
  4010f8:	4003c000 	.word	0x4003c000
  4010fc:	20400010 	.word	0x20400010
  401100:	00400259 	.word	0x00400259
  401104:	004001ad 	.word	0x004001ad
  401108:	20400a6c 	.word	0x20400a6c
  40110c:	00400209 	.word	0x00400209
  401110:	40040000 	.word	0x40040000
  401114:	00400615 	.word	0x00400615
  401118:	00400619 	.word	0x00400619

0040111c <SysTick_Handler>:
	g_systimer++;	
  40111c:	4a02      	ldr	r2, [pc, #8]	; (401128 <SysTick_Handler+0xc>)
  40111e:	6813      	ldr	r3, [r2, #0]
  401120:	3301      	adds	r3, #1
  401122:	6013      	str	r3, [r2, #0]
  401124:	4770      	bx	lr
  401126:	bf00      	nop
  401128:	20400a70 	.word	0x20400a70

0040112c <TC0_Handler>:
void TC0_Handler(void){
  40112c:	b500      	push	{lr}
  40112e:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC0, 0);
  401130:	2100      	movs	r1, #0
  401132:	4805      	ldr	r0, [pc, #20]	; (401148 <TC0_Handler+0x1c>)
  401134:	4b05      	ldr	r3, [pc, #20]	; (40114c <TC0_Handler+0x20>)
  401136:	4798      	blx	r3
  401138:	9001      	str	r0, [sp, #4]
	printf("kakaka \n");
  40113a:	4805      	ldr	r0, [pc, #20]	; (401150 <TC0_Handler+0x24>)
  40113c:	4b05      	ldr	r3, [pc, #20]	; (401154 <TC0_Handler+0x28>)
  40113e:	4798      	blx	r3
	UNUSED(ul_dummy);
  401140:	9b01      	ldr	r3, [sp, #4]
}
  401142:	b003      	add	sp, #12
  401144:	f85d fb04 	ldr.w	pc, [sp], #4
  401148:	4000c000 	.word	0x4000c000
  40114c:	00400623 	.word	0x00400623
  401150:	004042f4 	.word	0x004042f4
  401154:	00401565 	.word	0x00401565

00401158 <usart_put_string>:

void usart_put_string(Usart *usart, char str[]) {
  401158:	b538      	push	{r3, r4, r5, lr}
  40115a:	4605      	mov	r5, r0
  40115c:	460c      	mov	r4, r1
	usart_serial_write_packet(usart, str, strlen(str));
  40115e:	4608      	mov	r0, r1
  401160:	4b03      	ldr	r3, [pc, #12]	; (401170 <usart_put_string+0x18>)
  401162:	4798      	blx	r3
  401164:	4602      	mov	r2, r0
  401166:	4621      	mov	r1, r4
  401168:	4628      	mov	r0, r5
  40116a:	4b02      	ldr	r3, [pc, #8]	; (401174 <usart_put_string+0x1c>)
  40116c:	4798      	blx	r3
  40116e:	bd38      	pop	{r3, r4, r5, pc}
  401170:	00401781 	.word	0x00401781
  401174:	0040073d 	.word	0x0040073d

00401178 <usart_get_string>:
}

int usart_get_string(Usart *usart, char buffer[], int bufferlen, int timeout_ms) {
  401178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40117c:	b085      	sub	sp, #20
  40117e:	9001      	str	r0, [sp, #4]
  401180:	468b      	mov	fp, r1
  401182:	461f      	mov	r7, r3
	long timestart = g_systimer;
  401184:	4b10      	ldr	r3, [pc, #64]	; (4011c8 <usart_get_string+0x50>)
  401186:	681e      	ldr	r6, [r3, #0]
  401188:	f101 3aff 	add.w	sl, r1, #4294967295
  40118c:	f102 38ff 	add.w	r8, r2, #4294967295
	uint32_t rx;
	uint32_t counter = 0;
  401190:	2400      	movs	r4, #0
	
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  401192:	461d      	mov	r5, r3
		if(usart_read(usart, &rx) == 0) {
  401194:	f8df 9034 	ldr.w	r9, [pc, #52]	; 4011cc <usart_get_string+0x54>
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  401198:	682b      	ldr	r3, [r5, #0]
  40119a:	1b9b      	subs	r3, r3, r6
  40119c:	42bb      	cmp	r3, r7
  40119e:	da0c      	bge.n	4011ba <usart_get_string+0x42>
  4011a0:	4544      	cmp	r4, r8
  4011a2:	d00a      	beq.n	4011ba <usart_get_string+0x42>
		if(usart_read(usart, &rx) == 0) {
  4011a4:	a903      	add	r1, sp, #12
  4011a6:	9801      	ldr	r0, [sp, #4]
  4011a8:	47c8      	blx	r9
  4011aa:	2800      	cmp	r0, #0
  4011ac:	d1f4      	bne.n	401198 <usart_get_string+0x20>
			timestart = g_systimer; // reset timeout
  4011ae:	682e      	ldr	r6, [r5, #0]
			buffer[counter++] = rx;
  4011b0:	3401      	adds	r4, #1
  4011b2:	9b03      	ldr	r3, [sp, #12]
  4011b4:	f80a 3f01 	strb.w	r3, [sl, #1]!
  4011b8:	e7ee      	b.n	401198 <usart_get_string+0x20>
		}
	}
	buffer[counter] = 0x00;
  4011ba:	2300      	movs	r3, #0
  4011bc:	f80b 3004 	strb.w	r3, [fp, r4]
	return counter;
}
  4011c0:	4620      	mov	r0, r4
  4011c2:	b005      	add	sp, #20
  4011c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4011c8:	20400a70 	.word	0x20400a70
  4011cc:	00400723 	.word	0x00400723

004011d0 <usart_send_command>:

void usart_send_command(Usart *usart, char buffer_rx[], int bufferlen, char buffer_tx[], int timeout) {
  4011d0:	b570      	push	{r4, r5, r6, lr}
  4011d2:	4604      	mov	r4, r0
  4011d4:	460d      	mov	r5, r1
  4011d6:	4616      	mov	r6, r2
	usart_put_string(usart, buffer_tx);
  4011d8:	4619      	mov	r1, r3
  4011da:	4b04      	ldr	r3, [pc, #16]	; (4011ec <usart_send_command+0x1c>)
  4011dc:	4798      	blx	r3
	usart_get_string(usart, buffer_rx, bufferlen, timeout);
  4011de:	9b04      	ldr	r3, [sp, #16]
  4011e0:	4632      	mov	r2, r6
  4011e2:	4629      	mov	r1, r5
  4011e4:	4620      	mov	r0, r4
  4011e6:	4c02      	ldr	r4, [pc, #8]	; (4011f0 <usart_send_command+0x20>)
  4011e8:	47a0      	blx	r4
  4011ea:	bd70      	pop	{r4, r5, r6, pc}
  4011ec:	00401159 	.word	0x00401159
  4011f0:	00401179 	.word	0x00401179

004011f4 <usart_log>:
}

void usart_log(char* name, char* log) {
  4011f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4011f6:	4607      	mov	r7, r0
  4011f8:	460e      	mov	r6, r1
	usart_put_string(USART1, "[");
  4011fa:	4d09      	ldr	r5, [pc, #36]	; (401220 <usart_log+0x2c>)
  4011fc:	4909      	ldr	r1, [pc, #36]	; (401224 <usart_log+0x30>)
  4011fe:	4628      	mov	r0, r5
  401200:	4c09      	ldr	r4, [pc, #36]	; (401228 <usart_log+0x34>)
  401202:	47a0      	blx	r4
	usart_put_string(USART1, name);
  401204:	4639      	mov	r1, r7
  401206:	4628      	mov	r0, r5
  401208:	47a0      	blx	r4
	usart_put_string(USART1, "] ");
  40120a:	4908      	ldr	r1, [pc, #32]	; (40122c <usart_log+0x38>)
  40120c:	4628      	mov	r0, r5
  40120e:	47a0      	blx	r4
	usart_put_string(USART1, log);
  401210:	4631      	mov	r1, r6
  401212:	4628      	mov	r0, r5
  401214:	47a0      	blx	r4
	usart_put_string(USART1, "\r\n");
  401216:	4906      	ldr	r1, [pc, #24]	; (401230 <usart_log+0x3c>)
  401218:	4628      	mov	r0, r5
  40121a:	47a0      	blx	r4
  40121c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40121e:	bf00      	nop
  401220:	40028000 	.word	0x40028000
  401224:	00404380 	.word	0x00404380
  401228:	00401159 	.word	0x00401159
  40122c:	00404384 	.word	0x00404384
  401230:	00404350 	.word	0x00404350

00401234 <config_console>:
}

void config_console(void) {
  401234:	b570      	push	{r4, r5, r6, lr}
  401236:	b086      	sub	sp, #24
	usart_settings.baudrate = opt->baudrate;
  401238:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40123c:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  40123e:	23c0      	movs	r3, #192	; 0xc0
  401240:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  401242:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401246:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  401248:	2300      	movs	r3, #0
  40124a:	9303      	str	r3, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40124c:	9304      	str	r3, [sp, #16]
  40124e:	200e      	movs	r0, #14
  401250:	4b09      	ldr	r3, [pc, #36]	; (401278 <config_console+0x44>)
  401252:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  401254:	4c09      	ldr	r4, [pc, #36]	; (40127c <config_console+0x48>)
  401256:	4a0a      	ldr	r2, [pc, #40]	; (401280 <config_console+0x4c>)
  401258:	4669      	mov	r1, sp
  40125a:	4620      	mov	r0, r4
  40125c:	4b09      	ldr	r3, [pc, #36]	; (401284 <config_console+0x50>)
  40125e:	4798      	blx	r3
		usart_enable_tx(p_usart);
  401260:	4620      	mov	r0, r4
  401262:	4e09      	ldr	r6, [pc, #36]	; (401288 <config_console+0x54>)
  401264:	47b0      	blx	r6
		usart_enable_rx(p_usart);
  401266:	4620      	mov	r0, r4
  401268:	4d08      	ldr	r5, [pc, #32]	; (40128c <config_console+0x58>)
  40126a:	47a8      	blx	r5
	config.baudrate = 115200;
	config.charlength = US_MR_CHRL_8_BIT;
	config.paritytype = US_MR_PAR_NO;
	config.stopbits = false;
	usart_serial_init(USART1, &config);
	usart_enable_tx(USART1);
  40126c:	4620      	mov	r0, r4
  40126e:	47b0      	blx	r6
	usart_enable_rx(USART1);
  401270:	4620      	mov	r0, r4
  401272:	47a8      	blx	r5
}
  401274:	b006      	add	sp, #24
  401276:	bd70      	pop	{r4, r5, r6, pc}
  401278:	00400d8d 	.word	0x00400d8d
  40127c:	40028000 	.word	0x40028000
  401280:	08f0d180 	.word	0x08f0d180
  401284:	004006ad 	.word	0x004006ad
  401288:	00400701 	.word	0x00400701
  40128c:	00400707 	.word	0x00400707

00401290 <hm10_config_server>:

void hm10_config_server(void) {
  401290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401294:	b086      	sub	sp, #24
	usart_settings.baudrate = opt->baudrate;
  401296:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  40129a:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  40129c:	23c0      	movs	r3, #192	; 0xc0
  40129e:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  4012a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4012a4:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  4012a6:	2500      	movs	r5, #0
  4012a8:	9503      	str	r5, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4012aa:	9504      	str	r5, [sp, #16]
  4012ac:	200d      	movs	r0, #13
  4012ae:	4e13      	ldr	r6, [pc, #76]	; (4012fc <hm10_config_server+0x6c>)
  4012b0:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  4012b2:	4c13      	ldr	r4, [pc, #76]	; (401300 <hm10_config_server+0x70>)
  4012b4:	4a13      	ldr	r2, [pc, #76]	; (401304 <hm10_config_server+0x74>)
  4012b6:	4669      	mov	r1, sp
  4012b8:	4620      	mov	r0, r4
  4012ba:	4b13      	ldr	r3, [pc, #76]	; (401308 <hm10_config_server+0x78>)
  4012bc:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4012be:	4620      	mov	r0, r4
  4012c0:	f8df 8054 	ldr.w	r8, [pc, #84]	; 401318 <hm10_config_server+0x88>
  4012c4:	47c0      	blx	r8
		usart_enable_rx(p_usart);
  4012c6:	4620      	mov	r0, r4
  4012c8:	4f10      	ldr	r7, [pc, #64]	; (40130c <hm10_config_server+0x7c>)
  4012ca:	47b8      	blx	r7
	config.baudrate = 9600;
	config.charlength = US_MR_CHRL_8_BIT;
	config.paritytype = US_MR_PAR_NO;
	config.stopbits = false;
	usart_serial_init(USART0, &config);
	usart_enable_tx(USART0);
  4012cc:	4620      	mov	r0, r4
  4012ce:	47c0      	blx	r8
	usart_enable_rx(USART0);
  4012d0:	4620      	mov	r0, r4
  4012d2:	47b8      	blx	r7
  4012d4:	200b      	movs	r0, #11
  4012d6:	47b0      	blx	r6
	sysclk_enable_peripheral_clock(ID_PIOB);
	//usart_init_rs232(USART0, &config, sysclk_get_peripheral_hz());


	// RX - PB0  TX - PB1
	pio_configure(PIOB, PIO_PERIPH_C, (1 << 0), PIO_DEFAULT);
  4012d8:	4e0d      	ldr	r6, [pc, #52]	; (401310 <hm10_config_server+0x80>)
  4012da:	462b      	mov	r3, r5
  4012dc:	2201      	movs	r2, #1
  4012de:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4012e2:	4630      	mov	r0, r6
  4012e4:	4c0b      	ldr	r4, [pc, #44]	; (401314 <hm10_config_server+0x84>)
  4012e6:	47a0      	blx	r4
	pio_configure(PIOB, PIO_PERIPH_C, (1 << 1), PIO_DEFAULT);
  4012e8:	462b      	mov	r3, r5
  4012ea:	2202      	movs	r2, #2
  4012ec:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4012f0:	4630      	mov	r0, r6
  4012f2:	47a0      	blx	r4
	//usart_enable_interrupt(USART0, US_IER_RXRDY);
	//NVIC_SetPriority(ID_USART0, 1);
	//NVIC_EnableIRQ(ID_USART0);


}
  4012f4:	b006      	add	sp, #24
  4012f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4012fa:	bf00      	nop
  4012fc:	00400d8d 	.word	0x00400d8d
  401300:	40024000 	.word	0x40024000
  401304:	08f0d180 	.word	0x08f0d180
  401308:	004006ad 	.word	0x004006ad
  40130c:	00400707 	.word	0x00400707
  401310:	400e1000 	.word	0x400e1000
  401314:	00400b21 	.word	0x00400b21
  401318:	00400701 	.word	0x00400701

0040131c <hm10_server_init>:
		}
	}
}*/


int hm10_server_init(void) {
  40131c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40131e:	b0a3      	sub	sp, #140	; 0x8c
	char buffer_rx[128];
	usart_send_command(USART0, buffer_rx, 1000, "AT", 200);
  401320:	4e1a      	ldr	r6, [pc, #104]	; (40138c <hm10_server_init+0x70>)
  401322:	4d1b      	ldr	r5, [pc, #108]	; (401390 <hm10_server_init+0x74>)
  401324:	27c8      	movs	r7, #200	; 0xc8
  401326:	9700      	str	r7, [sp, #0]
  401328:	4633      	mov	r3, r6
  40132a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40132e:	a902      	add	r1, sp, #8
  401330:	4628      	mov	r0, r5
  401332:	4c18      	ldr	r4, [pc, #96]	; (401394 <hm10_server_init+0x78>)
  401334:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT", 200);
  401336:	9700      	str	r7, [sp, #0]
  401338:	4633      	mov	r3, r6
  40133a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40133e:	a902      	add	r1, sp, #8
  401340:	4628      	mov	r0, r5
  401342:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT", 200);
  401344:	9700      	str	r7, [sp, #0]
  401346:	4633      	mov	r3, r6
  401348:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40134c:	a902      	add	r1, sp, #8
  40134e:	4628      	mov	r0, r5
  401350:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT+RESET", 400);	
  401352:	f44f 76c8 	mov.w	r6, #400	; 0x190
  401356:	9600      	str	r6, [sp, #0]
  401358:	4b0f      	ldr	r3, [pc, #60]	; (401398 <hm10_server_init+0x7c>)
  40135a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40135e:	a902      	add	r1, sp, #8
  401360:	4628      	mov	r0, r5
  401362:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT+NAMEServer", 400);
  401364:	9600      	str	r6, [sp, #0]
  401366:	4b0d      	ldr	r3, [pc, #52]	; (40139c <hm10_server_init+0x80>)
  401368:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40136c:	a902      	add	r1, sp, #8
  40136e:	4628      	mov	r0, r5
  401370:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT+ROLE0", 400);
  401372:	9600      	str	r6, [sp, #0]
  401374:	4b0a      	ldr	r3, [pc, #40]	; (4013a0 <hm10_server_init+0x84>)
  401376:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40137a:	a902      	add	r1, sp, #8
  40137c:	4628      	mov	r0, r5
  40137e:	47a0      	blx	r4
	usart_log("hm10_server_init", buffer_rx);
  401380:	a902      	add	r1, sp, #8
  401382:	4808      	ldr	r0, [pc, #32]	; (4013a4 <hm10_server_init+0x88>)
  401384:	4b08      	ldr	r3, [pc, #32]	; (4013a8 <hm10_server_init+0x8c>)
  401386:	4798      	blx	r3
}
  401388:	b023      	add	sp, #140	; 0x8c
  40138a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40138c:	00404300 	.word	0x00404300
  401390:	40024000 	.word	0x40024000
  401394:	004011d1 	.word	0x004011d1
  401398:	00404304 	.word	0x00404304
  40139c:	00404310 	.word	0x00404310
  4013a0:	00404320 	.word	0x00404320
  4013a4:	0040432c 	.word	0x0040432c
  4013a8:	004011f5 	.word	0x004011f5

004013ac <main>:
	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
}

int main (void)
{
  4013ac:	b500      	push	{lr}
  4013ae:	f2ad 4d2c 	subw	sp, sp, #1068	; 0x42c
	board_init();
  4013b2:	4b3a      	ldr	r3, [pc, #232]	; (40149c <main+0xf0>)
  4013b4:	4798      	blx	r3
	sysclk_init();
  4013b6:	4b3a      	ldr	r3, [pc, #232]	; (4014a0 <main+0xf4>)
  4013b8:	4798      	blx	r3
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  4013ba:	4b3a      	ldr	r3, [pc, #232]	; (4014a4 <main+0xf8>)
  4013bc:	4a3a      	ldr	r2, [pc, #232]	; (4014a8 <main+0xfc>)
  4013be:	605a      	str	r2, [r3, #4]
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4013c0:	21e0      	movs	r1, #224	; 0xe0
  4013c2:	4a3a      	ldr	r2, [pc, #232]	; (4014ac <main+0x100>)
  4013c4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  4013c8:	2500      	movs	r5, #0
  4013ca:	609d      	str	r5, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  4013cc:	2207      	movs	r2, #7
  4013ce:	601a      	str	r2, [r3, #0]
	delay_init();
	SysTick_Config(sysclk_get_cpu_hz() / 1000); // 1 ms
	config_console();
  4013d0:	4b37      	ldr	r3, [pc, #220]	; (4014b0 <main+0x104>)
  4013d2:	4798      	blx	r3
	
	
	
	usart_put_string(USART1, "Inicializando...\r\n");
  4013d4:	4e37      	ldr	r6, [pc, #220]	; (4014b4 <main+0x108>)
  4013d6:	4938      	ldr	r1, [pc, #224]	; (4014b8 <main+0x10c>)
  4013d8:	4630      	mov	r0, r6
  4013da:	4c38      	ldr	r4, [pc, #224]	; (4014bc <main+0x110>)
  4013dc:	47a0      	blx	r4
	usart_put_string(USART1, "Config HC05 Server...\r\n");
  4013de:	4938      	ldr	r1, [pc, #224]	; (4014c0 <main+0x114>)
  4013e0:	4630      	mov	r0, r6
  4013e2:	47a0      	blx	r4
	hm10_config_server();
  4013e4:	4b37      	ldr	r3, [pc, #220]	; (4014c4 <main+0x118>)
  4013e6:	4798      	blx	r3
	hm10_server_init();
  4013e8:	4b37      	ldr	r3, [pc, #220]	; (4014c8 <main+0x11c>)
  4013ea:	4798      	blx	r3
  4013ec:	200a      	movs	r0, #10
  4013ee:	4c37      	ldr	r4, [pc, #220]	; (4014cc <main+0x120>)
  4013f0:	47a0      	blx	r4
  4013f2:	200b      	movs	r0, #11
  4013f4:	47a0      	blx	r4
  4013f6:	200c      	movs	r0, #12
  4013f8:	47a0      	blx	r4
  4013fa:	2010      	movs	r0, #16
  4013fc:	47a0      	blx	r4
  4013fe:	2011      	movs	r0, #17
  401400:	47a0      	blx	r4
	afec_enable(AFEC0);
  401402:	4c33      	ldr	r4, [pc, #204]	; (4014d0 <main+0x124>)
  401404:	4620      	mov	r0, r4
  401406:	4b33      	ldr	r3, [pc, #204]	; (4014d4 <main+0x128>)
  401408:	4798      	blx	r3
	afec_get_config_defaults(&afec_cfg);
  40140a:	a804      	add	r0, sp, #16
  40140c:	4b32      	ldr	r3, [pc, #200]	; (4014d8 <main+0x12c>)
  40140e:	4798      	blx	r3
	afec_init(AFEC0, &afec_cfg);
  401410:	a904      	add	r1, sp, #16
  401412:	4620      	mov	r0, r4
  401414:	4b31      	ldr	r3, [pc, #196]	; (4014dc <main+0x130>)
  401416:	4798      	blx	r3
	reg = afec->AFEC_MR;
  401418:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  40141a:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
  40141e:	f043 0303 	orr.w	r3, r3, #3
	afec->AFEC_MR = reg;
  401422:	6063      	str	r3, [r4, #4]
	AFEC0->AFEC_MR |= 3;
  401424:	6863      	ldr	r3, [r4, #4]
  401426:	f043 0303 	orr.w	r3, r3, #3
  40142a:	6063      	str	r3, [r4, #4]
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_1,	AFEC_Temp_callback, 1); 
  40142c:	2301      	movs	r3, #1
  40142e:	4a2c      	ldr	r2, [pc, #176]	; (4014e0 <main+0x134>)
  401430:	4619      	mov	r1, r3
  401432:	4620      	mov	r0, r4
  401434:	4e2b      	ldr	r6, [pc, #172]	; (4014e4 <main+0x138>)
  401436:	47b0      	blx	r6
	afec_ch_get_config_defaults(&afec_ch_cfg);
  401438:	a801      	add	r0, sp, #4
  40143a:	4b2b      	ldr	r3, [pc, #172]	; (4014e8 <main+0x13c>)
  40143c:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  40143e:	f88d 5005 	strb.w	r5, [sp, #5]
	afec_ch_set_config(AFEC0, canal_generico_pino, &afec_ch_cfg);
  401442:	aa01      	add	r2, sp, #4
  401444:	2101      	movs	r1, #1
  401446:	4620      	mov	r0, r4
  401448:	4b28      	ldr	r3, [pc, #160]	; (4014ec <main+0x140>)
  40144a:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  40144c:	2301      	movs	r3, #1
  40144e:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  401450:	f44f 7300 	mov.w	r3, #512	; 0x200
  401454:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  401456:	a802      	add	r0, sp, #8
  401458:	4b25      	ldr	r3, [pc, #148]	; (4014f0 <main+0x144>)
  40145a:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  40145c:	a902      	add	r1, sp, #8
  40145e:	4620      	mov	r0, r4
  401460:	4b24      	ldr	r3, [pc, #144]	; (4014f4 <main+0x148>)
  401462:	4798      	blx	r3
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  401464:	2302      	movs	r3, #2
  401466:	6163      	str	r3, [r4, #20]
	while(1) {
		//usart_put_string(USART0, "Tchau\n");
		//usart_get_string(USART0, buffer, 1024, 1000);

		
		usart_get_string(USART0, temp_volume, 1024, 100);
  401468:	4e23      	ldr	r6, [pc, #140]	; (4014f8 <main+0x14c>)
		if(temp_volume[0] == "v"){
			usart_log("esfuff", 1);
  40146a:	4d24      	ldr	r5, [pc, #144]	; (4014fc <main+0x150>)
  40146c:	e006      	b.n	40147c <main+0xd0>
		}
		usart_log("Volume", temp_volume);
  40146e:	a90a      	add	r1, sp, #40	; 0x28
  401470:	4823      	ldr	r0, [pc, #140]	; (401500 <main+0x154>)
  401472:	47a8      	blx	r5
		//volume = int(temp_buffer);
		delay_ms(1);
  401474:	f24c 508e 	movw	r0, #50574	; 0xc58e
  401478:	4b22      	ldr	r3, [pc, #136]	; (401504 <main+0x158>)
  40147a:	4798      	blx	r3
		usart_get_string(USART0, temp_volume, 1024, 100);
  40147c:	2364      	movs	r3, #100	; 0x64
  40147e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401482:	a90a      	add	r1, sp, #40	; 0x28
  401484:	4630      	mov	r0, r6
  401486:	4c20      	ldr	r4, [pc, #128]	; (401508 <main+0x15c>)
  401488:	47a0      	blx	r4
		if(temp_volume[0] == "v"){
  40148a:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
  40148e:	4b1f      	ldr	r3, [pc, #124]	; (40150c <main+0x160>)
  401490:	429a      	cmp	r2, r3
  401492:	d1ec      	bne.n	40146e <main+0xc2>
			usart_log("esfuff", 1);
  401494:	2101      	movs	r1, #1
  401496:	481e      	ldr	r0, [pc, #120]	; (401510 <main+0x164>)
  401498:	47a8      	blx	r5
  40149a:	e7e8      	b.n	40146e <main+0xc2>
  40149c:	00400899 	.word	0x00400899
  4014a0:	00400829 	.word	0x00400829
  4014a4:	e000e010 	.word	0xe000e010
  4014a8:	000493df 	.word	0x000493df
  4014ac:	e000ed00 	.word	0xe000ed00
  4014b0:	00401235 	.word	0x00401235
  4014b4:	40028000 	.word	0x40028000
  4014b8:	00404340 	.word	0x00404340
  4014bc:	00401159 	.word	0x00401159
  4014c0:	00404354 	.word	0x00404354
  4014c4:	00401291 	.word	0x00401291
  4014c8:	0040131d 	.word	0x0040131d
  4014cc:	00400d8d 	.word	0x00400d8d
  4014d0:	4003c000 	.word	0x4003c000
  4014d4:	004005b1 	.word	0x004005b1
  4014d8:	004003e1 	.word	0x004003e1
  4014dc:	00400431 	.word	0x00400431
  4014e0:	00401095 	.word	0x00401095
  4014e4:	00400531 	.word	0x00400531
  4014e8:	00400411 	.word	0x00400411
  4014ec:	0040039d 	.word	0x0040039d
  4014f0:	0040041b 	.word	0x0040041b
  4014f4:	004003cd 	.word	0x004003cd
  4014f8:	40024000 	.word	0x40024000
  4014fc:	004011f5 	.word	0x004011f5
  401500:	00404378 	.word	0x00404378
  401504:	20400001 	.word	0x20400001
  401508:	00401179 	.word	0x00401179
  40150c:	0040436c 	.word	0x0040436c
  401510:	00404370 	.word	0x00404370

00401514 <__libc_init_array>:
  401514:	b570      	push	{r4, r5, r6, lr}
  401516:	4e0f      	ldr	r6, [pc, #60]	; (401554 <__libc_init_array+0x40>)
  401518:	4d0f      	ldr	r5, [pc, #60]	; (401558 <__libc_init_array+0x44>)
  40151a:	1b76      	subs	r6, r6, r5
  40151c:	10b6      	asrs	r6, r6, #2
  40151e:	bf18      	it	ne
  401520:	2400      	movne	r4, #0
  401522:	d005      	beq.n	401530 <__libc_init_array+0x1c>
  401524:	3401      	adds	r4, #1
  401526:	f855 3b04 	ldr.w	r3, [r5], #4
  40152a:	4798      	blx	r3
  40152c:	42a6      	cmp	r6, r4
  40152e:	d1f9      	bne.n	401524 <__libc_init_array+0x10>
  401530:	4e0a      	ldr	r6, [pc, #40]	; (40155c <__libc_init_array+0x48>)
  401532:	4d0b      	ldr	r5, [pc, #44]	; (401560 <__libc_init_array+0x4c>)
  401534:	1b76      	subs	r6, r6, r5
  401536:	f002 ffdb 	bl	4044f0 <_init>
  40153a:	10b6      	asrs	r6, r6, #2
  40153c:	bf18      	it	ne
  40153e:	2400      	movne	r4, #0
  401540:	d006      	beq.n	401550 <__libc_init_array+0x3c>
  401542:	3401      	adds	r4, #1
  401544:	f855 3b04 	ldr.w	r3, [r5], #4
  401548:	4798      	blx	r3
  40154a:	42a6      	cmp	r6, r4
  40154c:	d1f9      	bne.n	401542 <__libc_init_array+0x2e>
  40154e:	bd70      	pop	{r4, r5, r6, pc}
  401550:	bd70      	pop	{r4, r5, r6, pc}
  401552:	bf00      	nop
  401554:	004044fc 	.word	0x004044fc
  401558:	004044fc 	.word	0x004044fc
  40155c:	00404504 	.word	0x00404504
  401560:	004044fc 	.word	0x004044fc

00401564 <iprintf>:
  401564:	b40f      	push	{r0, r1, r2, r3}
  401566:	b500      	push	{lr}
  401568:	4907      	ldr	r1, [pc, #28]	; (401588 <iprintf+0x24>)
  40156a:	b083      	sub	sp, #12
  40156c:	ab04      	add	r3, sp, #16
  40156e:	6808      	ldr	r0, [r1, #0]
  401570:	f853 2b04 	ldr.w	r2, [r3], #4
  401574:	6881      	ldr	r1, [r0, #8]
  401576:	9301      	str	r3, [sp, #4]
  401578:	f000 f9b0 	bl	4018dc <_vfiprintf_r>
  40157c:	b003      	add	sp, #12
  40157e:	f85d eb04 	ldr.w	lr, [sp], #4
  401582:	b004      	add	sp, #16
  401584:	4770      	bx	lr
  401586:	bf00      	nop
  401588:	20400028 	.word	0x20400028

0040158c <memcpy>:
  40158c:	4684      	mov	ip, r0
  40158e:	ea41 0300 	orr.w	r3, r1, r0
  401592:	f013 0303 	ands.w	r3, r3, #3
  401596:	d16d      	bne.n	401674 <memcpy+0xe8>
  401598:	3a40      	subs	r2, #64	; 0x40
  40159a:	d341      	bcc.n	401620 <memcpy+0x94>
  40159c:	f851 3b04 	ldr.w	r3, [r1], #4
  4015a0:	f840 3b04 	str.w	r3, [r0], #4
  4015a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4015a8:	f840 3b04 	str.w	r3, [r0], #4
  4015ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4015b0:	f840 3b04 	str.w	r3, [r0], #4
  4015b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4015b8:	f840 3b04 	str.w	r3, [r0], #4
  4015bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4015c0:	f840 3b04 	str.w	r3, [r0], #4
  4015c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4015c8:	f840 3b04 	str.w	r3, [r0], #4
  4015cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4015d0:	f840 3b04 	str.w	r3, [r0], #4
  4015d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4015d8:	f840 3b04 	str.w	r3, [r0], #4
  4015dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4015e0:	f840 3b04 	str.w	r3, [r0], #4
  4015e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4015e8:	f840 3b04 	str.w	r3, [r0], #4
  4015ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4015f0:	f840 3b04 	str.w	r3, [r0], #4
  4015f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4015f8:	f840 3b04 	str.w	r3, [r0], #4
  4015fc:	f851 3b04 	ldr.w	r3, [r1], #4
  401600:	f840 3b04 	str.w	r3, [r0], #4
  401604:	f851 3b04 	ldr.w	r3, [r1], #4
  401608:	f840 3b04 	str.w	r3, [r0], #4
  40160c:	f851 3b04 	ldr.w	r3, [r1], #4
  401610:	f840 3b04 	str.w	r3, [r0], #4
  401614:	f851 3b04 	ldr.w	r3, [r1], #4
  401618:	f840 3b04 	str.w	r3, [r0], #4
  40161c:	3a40      	subs	r2, #64	; 0x40
  40161e:	d2bd      	bcs.n	40159c <memcpy+0x10>
  401620:	3230      	adds	r2, #48	; 0x30
  401622:	d311      	bcc.n	401648 <memcpy+0xbc>
  401624:	f851 3b04 	ldr.w	r3, [r1], #4
  401628:	f840 3b04 	str.w	r3, [r0], #4
  40162c:	f851 3b04 	ldr.w	r3, [r1], #4
  401630:	f840 3b04 	str.w	r3, [r0], #4
  401634:	f851 3b04 	ldr.w	r3, [r1], #4
  401638:	f840 3b04 	str.w	r3, [r0], #4
  40163c:	f851 3b04 	ldr.w	r3, [r1], #4
  401640:	f840 3b04 	str.w	r3, [r0], #4
  401644:	3a10      	subs	r2, #16
  401646:	d2ed      	bcs.n	401624 <memcpy+0x98>
  401648:	320c      	adds	r2, #12
  40164a:	d305      	bcc.n	401658 <memcpy+0xcc>
  40164c:	f851 3b04 	ldr.w	r3, [r1], #4
  401650:	f840 3b04 	str.w	r3, [r0], #4
  401654:	3a04      	subs	r2, #4
  401656:	d2f9      	bcs.n	40164c <memcpy+0xc0>
  401658:	3204      	adds	r2, #4
  40165a:	d008      	beq.n	40166e <memcpy+0xe2>
  40165c:	07d2      	lsls	r2, r2, #31
  40165e:	bf1c      	itt	ne
  401660:	f811 3b01 	ldrbne.w	r3, [r1], #1
  401664:	f800 3b01 	strbne.w	r3, [r0], #1
  401668:	d301      	bcc.n	40166e <memcpy+0xe2>
  40166a:	880b      	ldrh	r3, [r1, #0]
  40166c:	8003      	strh	r3, [r0, #0]
  40166e:	4660      	mov	r0, ip
  401670:	4770      	bx	lr
  401672:	bf00      	nop
  401674:	2a08      	cmp	r2, #8
  401676:	d313      	bcc.n	4016a0 <memcpy+0x114>
  401678:	078b      	lsls	r3, r1, #30
  40167a:	d08d      	beq.n	401598 <memcpy+0xc>
  40167c:	f010 0303 	ands.w	r3, r0, #3
  401680:	d08a      	beq.n	401598 <memcpy+0xc>
  401682:	f1c3 0304 	rsb	r3, r3, #4
  401686:	1ad2      	subs	r2, r2, r3
  401688:	07db      	lsls	r3, r3, #31
  40168a:	bf1c      	itt	ne
  40168c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  401690:	f800 3b01 	strbne.w	r3, [r0], #1
  401694:	d380      	bcc.n	401598 <memcpy+0xc>
  401696:	f831 3b02 	ldrh.w	r3, [r1], #2
  40169a:	f820 3b02 	strh.w	r3, [r0], #2
  40169e:	e77b      	b.n	401598 <memcpy+0xc>
  4016a0:	3a04      	subs	r2, #4
  4016a2:	d3d9      	bcc.n	401658 <memcpy+0xcc>
  4016a4:	3a01      	subs	r2, #1
  4016a6:	f811 3b01 	ldrb.w	r3, [r1], #1
  4016aa:	f800 3b01 	strb.w	r3, [r0], #1
  4016ae:	d2f9      	bcs.n	4016a4 <memcpy+0x118>
  4016b0:	780b      	ldrb	r3, [r1, #0]
  4016b2:	7003      	strb	r3, [r0, #0]
  4016b4:	784b      	ldrb	r3, [r1, #1]
  4016b6:	7043      	strb	r3, [r0, #1]
  4016b8:	788b      	ldrb	r3, [r1, #2]
  4016ba:	7083      	strb	r3, [r0, #2]
  4016bc:	4660      	mov	r0, ip
  4016be:	4770      	bx	lr

004016c0 <memset>:
  4016c0:	b470      	push	{r4, r5, r6}
  4016c2:	0786      	lsls	r6, r0, #30
  4016c4:	d046      	beq.n	401754 <memset+0x94>
  4016c6:	1e54      	subs	r4, r2, #1
  4016c8:	2a00      	cmp	r2, #0
  4016ca:	d041      	beq.n	401750 <memset+0x90>
  4016cc:	b2ca      	uxtb	r2, r1
  4016ce:	4603      	mov	r3, r0
  4016d0:	e002      	b.n	4016d8 <memset+0x18>
  4016d2:	f114 34ff 	adds.w	r4, r4, #4294967295
  4016d6:	d33b      	bcc.n	401750 <memset+0x90>
  4016d8:	f803 2b01 	strb.w	r2, [r3], #1
  4016dc:	079d      	lsls	r5, r3, #30
  4016de:	d1f8      	bne.n	4016d2 <memset+0x12>
  4016e0:	2c03      	cmp	r4, #3
  4016e2:	d92e      	bls.n	401742 <memset+0x82>
  4016e4:	b2cd      	uxtb	r5, r1
  4016e6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4016ea:	2c0f      	cmp	r4, #15
  4016ec:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4016f0:	d919      	bls.n	401726 <memset+0x66>
  4016f2:	f103 0210 	add.w	r2, r3, #16
  4016f6:	4626      	mov	r6, r4
  4016f8:	3e10      	subs	r6, #16
  4016fa:	2e0f      	cmp	r6, #15
  4016fc:	f842 5c10 	str.w	r5, [r2, #-16]
  401700:	f842 5c0c 	str.w	r5, [r2, #-12]
  401704:	f842 5c08 	str.w	r5, [r2, #-8]
  401708:	f842 5c04 	str.w	r5, [r2, #-4]
  40170c:	f102 0210 	add.w	r2, r2, #16
  401710:	d8f2      	bhi.n	4016f8 <memset+0x38>
  401712:	f1a4 0210 	sub.w	r2, r4, #16
  401716:	f022 020f 	bic.w	r2, r2, #15
  40171a:	f004 040f 	and.w	r4, r4, #15
  40171e:	3210      	adds	r2, #16
  401720:	2c03      	cmp	r4, #3
  401722:	4413      	add	r3, r2
  401724:	d90d      	bls.n	401742 <memset+0x82>
  401726:	461e      	mov	r6, r3
  401728:	4622      	mov	r2, r4
  40172a:	3a04      	subs	r2, #4
  40172c:	2a03      	cmp	r2, #3
  40172e:	f846 5b04 	str.w	r5, [r6], #4
  401732:	d8fa      	bhi.n	40172a <memset+0x6a>
  401734:	1f22      	subs	r2, r4, #4
  401736:	f022 0203 	bic.w	r2, r2, #3
  40173a:	3204      	adds	r2, #4
  40173c:	4413      	add	r3, r2
  40173e:	f004 0403 	and.w	r4, r4, #3
  401742:	b12c      	cbz	r4, 401750 <memset+0x90>
  401744:	b2c9      	uxtb	r1, r1
  401746:	441c      	add	r4, r3
  401748:	f803 1b01 	strb.w	r1, [r3], #1
  40174c:	429c      	cmp	r4, r3
  40174e:	d1fb      	bne.n	401748 <memset+0x88>
  401750:	bc70      	pop	{r4, r5, r6}
  401752:	4770      	bx	lr
  401754:	4614      	mov	r4, r2
  401756:	4603      	mov	r3, r0
  401758:	e7c2      	b.n	4016e0 <memset+0x20>
  40175a:	bf00      	nop
	...

00401780 <strlen>:
  401780:	f890 f000 	pld	[r0]
  401784:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401788:	f020 0107 	bic.w	r1, r0, #7
  40178c:	f06f 0c00 	mvn.w	ip, #0
  401790:	f010 0407 	ands.w	r4, r0, #7
  401794:	f891 f020 	pld	[r1, #32]
  401798:	f040 8049 	bne.w	40182e <strlen+0xae>
  40179c:	f04f 0400 	mov.w	r4, #0
  4017a0:	f06f 0007 	mvn.w	r0, #7
  4017a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4017a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4017ac:	f100 0008 	add.w	r0, r0, #8
  4017b0:	fa82 f24c 	uadd8	r2, r2, ip
  4017b4:	faa4 f28c 	sel	r2, r4, ip
  4017b8:	fa83 f34c 	uadd8	r3, r3, ip
  4017bc:	faa2 f38c 	sel	r3, r2, ip
  4017c0:	bb4b      	cbnz	r3, 401816 <strlen+0x96>
  4017c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4017c6:	fa82 f24c 	uadd8	r2, r2, ip
  4017ca:	f100 0008 	add.w	r0, r0, #8
  4017ce:	faa4 f28c 	sel	r2, r4, ip
  4017d2:	fa83 f34c 	uadd8	r3, r3, ip
  4017d6:	faa2 f38c 	sel	r3, r2, ip
  4017da:	b9e3      	cbnz	r3, 401816 <strlen+0x96>
  4017dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4017e0:	fa82 f24c 	uadd8	r2, r2, ip
  4017e4:	f100 0008 	add.w	r0, r0, #8
  4017e8:	faa4 f28c 	sel	r2, r4, ip
  4017ec:	fa83 f34c 	uadd8	r3, r3, ip
  4017f0:	faa2 f38c 	sel	r3, r2, ip
  4017f4:	b97b      	cbnz	r3, 401816 <strlen+0x96>
  4017f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4017fa:	f101 0120 	add.w	r1, r1, #32
  4017fe:	fa82 f24c 	uadd8	r2, r2, ip
  401802:	f100 0008 	add.w	r0, r0, #8
  401806:	faa4 f28c 	sel	r2, r4, ip
  40180a:	fa83 f34c 	uadd8	r3, r3, ip
  40180e:	faa2 f38c 	sel	r3, r2, ip
  401812:	2b00      	cmp	r3, #0
  401814:	d0c6      	beq.n	4017a4 <strlen+0x24>
  401816:	2a00      	cmp	r2, #0
  401818:	bf04      	itt	eq
  40181a:	3004      	addeq	r0, #4
  40181c:	461a      	moveq	r2, r3
  40181e:	ba12      	rev	r2, r2
  401820:	fab2 f282 	clz	r2, r2
  401824:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401828:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40182c:	4770      	bx	lr
  40182e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401832:	f004 0503 	and.w	r5, r4, #3
  401836:	f1c4 0000 	rsb	r0, r4, #0
  40183a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40183e:	f014 0f04 	tst.w	r4, #4
  401842:	f891 f040 	pld	[r1, #64]	; 0x40
  401846:	fa0c f505 	lsl.w	r5, ip, r5
  40184a:	ea62 0205 	orn	r2, r2, r5
  40184e:	bf1c      	itt	ne
  401850:	ea63 0305 	ornne	r3, r3, r5
  401854:	4662      	movne	r2, ip
  401856:	f04f 0400 	mov.w	r4, #0
  40185a:	e7a9      	b.n	4017b0 <strlen+0x30>

0040185c <__sprint_r.part.0>:
  40185c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401860:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  401862:	049c      	lsls	r4, r3, #18
  401864:	4693      	mov	fp, r2
  401866:	d52f      	bpl.n	4018c8 <__sprint_r.part.0+0x6c>
  401868:	6893      	ldr	r3, [r2, #8]
  40186a:	6812      	ldr	r2, [r2, #0]
  40186c:	b353      	cbz	r3, 4018c4 <__sprint_r.part.0+0x68>
  40186e:	460e      	mov	r6, r1
  401870:	4607      	mov	r7, r0
  401872:	f102 0908 	add.w	r9, r2, #8
  401876:	e919 0420 	ldmdb	r9, {r5, sl}
  40187a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40187e:	d017      	beq.n	4018b0 <__sprint_r.part.0+0x54>
  401880:	3d04      	subs	r5, #4
  401882:	2400      	movs	r4, #0
  401884:	e001      	b.n	40188a <__sprint_r.part.0+0x2e>
  401886:	45a0      	cmp	r8, r4
  401888:	d010      	beq.n	4018ac <__sprint_r.part.0+0x50>
  40188a:	4632      	mov	r2, r6
  40188c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401890:	4638      	mov	r0, r7
  401892:	f001 f8bb 	bl	402a0c <_fputwc_r>
  401896:	1c43      	adds	r3, r0, #1
  401898:	f104 0401 	add.w	r4, r4, #1
  40189c:	d1f3      	bne.n	401886 <__sprint_r.part.0+0x2a>
  40189e:	2300      	movs	r3, #0
  4018a0:	f8cb 3008 	str.w	r3, [fp, #8]
  4018a4:	f8cb 3004 	str.w	r3, [fp, #4]
  4018a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4018ac:	f8db 3008 	ldr.w	r3, [fp, #8]
  4018b0:	f02a 0a03 	bic.w	sl, sl, #3
  4018b4:	eba3 030a 	sub.w	r3, r3, sl
  4018b8:	f8cb 3008 	str.w	r3, [fp, #8]
  4018bc:	f109 0908 	add.w	r9, r9, #8
  4018c0:	2b00      	cmp	r3, #0
  4018c2:	d1d8      	bne.n	401876 <__sprint_r.part.0+0x1a>
  4018c4:	2000      	movs	r0, #0
  4018c6:	e7ea      	b.n	40189e <__sprint_r.part.0+0x42>
  4018c8:	f001 fa0a 	bl	402ce0 <__sfvwrite_r>
  4018cc:	2300      	movs	r3, #0
  4018ce:	f8cb 3008 	str.w	r3, [fp, #8]
  4018d2:	f8cb 3004 	str.w	r3, [fp, #4]
  4018d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4018da:	bf00      	nop

004018dc <_vfiprintf_r>:
  4018dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4018e0:	b0ad      	sub	sp, #180	; 0xb4
  4018e2:	461d      	mov	r5, r3
  4018e4:	468b      	mov	fp, r1
  4018e6:	4690      	mov	r8, r2
  4018e8:	9307      	str	r3, [sp, #28]
  4018ea:	9006      	str	r0, [sp, #24]
  4018ec:	b118      	cbz	r0, 4018f6 <_vfiprintf_r+0x1a>
  4018ee:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4018f0:	2b00      	cmp	r3, #0
  4018f2:	f000 80f3 	beq.w	401adc <_vfiprintf_r+0x200>
  4018f6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4018fa:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4018fe:	07df      	lsls	r7, r3, #31
  401900:	b281      	uxth	r1, r0
  401902:	d402      	bmi.n	40190a <_vfiprintf_r+0x2e>
  401904:	058e      	lsls	r6, r1, #22
  401906:	f140 80fc 	bpl.w	401b02 <_vfiprintf_r+0x226>
  40190a:	048c      	lsls	r4, r1, #18
  40190c:	d40a      	bmi.n	401924 <_vfiprintf_r+0x48>
  40190e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401912:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  401916:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40191a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40191e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  401922:	b289      	uxth	r1, r1
  401924:	0708      	lsls	r0, r1, #28
  401926:	f140 80b3 	bpl.w	401a90 <_vfiprintf_r+0x1b4>
  40192a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40192e:	2b00      	cmp	r3, #0
  401930:	f000 80ae 	beq.w	401a90 <_vfiprintf_r+0x1b4>
  401934:	f001 031a 	and.w	r3, r1, #26
  401938:	2b0a      	cmp	r3, #10
  40193a:	f000 80b5 	beq.w	401aa8 <_vfiprintf_r+0x1cc>
  40193e:	2300      	movs	r3, #0
  401940:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  401944:	930b      	str	r3, [sp, #44]	; 0x2c
  401946:	9311      	str	r3, [sp, #68]	; 0x44
  401948:	9310      	str	r3, [sp, #64]	; 0x40
  40194a:	9303      	str	r3, [sp, #12]
  40194c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401950:	46ca      	mov	sl, r9
  401952:	f8cd b010 	str.w	fp, [sp, #16]
  401956:	f898 3000 	ldrb.w	r3, [r8]
  40195a:	4644      	mov	r4, r8
  40195c:	b1fb      	cbz	r3, 40199e <_vfiprintf_r+0xc2>
  40195e:	2b25      	cmp	r3, #37	; 0x25
  401960:	d102      	bne.n	401968 <_vfiprintf_r+0x8c>
  401962:	e01c      	b.n	40199e <_vfiprintf_r+0xc2>
  401964:	2b25      	cmp	r3, #37	; 0x25
  401966:	d003      	beq.n	401970 <_vfiprintf_r+0x94>
  401968:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40196c:	2b00      	cmp	r3, #0
  40196e:	d1f9      	bne.n	401964 <_vfiprintf_r+0x88>
  401970:	eba4 0508 	sub.w	r5, r4, r8
  401974:	b19d      	cbz	r5, 40199e <_vfiprintf_r+0xc2>
  401976:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401978:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40197a:	f8ca 8000 	str.w	r8, [sl]
  40197e:	3301      	adds	r3, #1
  401980:	442a      	add	r2, r5
  401982:	2b07      	cmp	r3, #7
  401984:	f8ca 5004 	str.w	r5, [sl, #4]
  401988:	9211      	str	r2, [sp, #68]	; 0x44
  40198a:	9310      	str	r3, [sp, #64]	; 0x40
  40198c:	dd7a      	ble.n	401a84 <_vfiprintf_r+0x1a8>
  40198e:	2a00      	cmp	r2, #0
  401990:	f040 84b0 	bne.w	4022f4 <_vfiprintf_r+0xa18>
  401994:	9b03      	ldr	r3, [sp, #12]
  401996:	9210      	str	r2, [sp, #64]	; 0x40
  401998:	442b      	add	r3, r5
  40199a:	46ca      	mov	sl, r9
  40199c:	9303      	str	r3, [sp, #12]
  40199e:	7823      	ldrb	r3, [r4, #0]
  4019a0:	2b00      	cmp	r3, #0
  4019a2:	f000 83e0 	beq.w	402166 <_vfiprintf_r+0x88a>
  4019a6:	2000      	movs	r0, #0
  4019a8:	f04f 0300 	mov.w	r3, #0
  4019ac:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4019b0:	f104 0801 	add.w	r8, r4, #1
  4019b4:	7862      	ldrb	r2, [r4, #1]
  4019b6:	4605      	mov	r5, r0
  4019b8:	4606      	mov	r6, r0
  4019ba:	4603      	mov	r3, r0
  4019bc:	f04f 34ff 	mov.w	r4, #4294967295
  4019c0:	f108 0801 	add.w	r8, r8, #1
  4019c4:	f1a2 0120 	sub.w	r1, r2, #32
  4019c8:	2958      	cmp	r1, #88	; 0x58
  4019ca:	f200 82de 	bhi.w	401f8a <_vfiprintf_r+0x6ae>
  4019ce:	e8df f011 	tbh	[pc, r1, lsl #1]
  4019d2:	0221      	.short	0x0221
  4019d4:	02dc02dc 	.word	0x02dc02dc
  4019d8:	02dc0229 	.word	0x02dc0229
  4019dc:	02dc02dc 	.word	0x02dc02dc
  4019e0:	02dc02dc 	.word	0x02dc02dc
  4019e4:	028902dc 	.word	0x028902dc
  4019e8:	02dc0295 	.word	0x02dc0295
  4019ec:	02bd00a2 	.word	0x02bd00a2
  4019f0:	019f02dc 	.word	0x019f02dc
  4019f4:	01a401a4 	.word	0x01a401a4
  4019f8:	01a401a4 	.word	0x01a401a4
  4019fc:	01a401a4 	.word	0x01a401a4
  401a00:	01a401a4 	.word	0x01a401a4
  401a04:	02dc01a4 	.word	0x02dc01a4
  401a08:	02dc02dc 	.word	0x02dc02dc
  401a0c:	02dc02dc 	.word	0x02dc02dc
  401a10:	02dc02dc 	.word	0x02dc02dc
  401a14:	02dc02dc 	.word	0x02dc02dc
  401a18:	01b202dc 	.word	0x01b202dc
  401a1c:	02dc02dc 	.word	0x02dc02dc
  401a20:	02dc02dc 	.word	0x02dc02dc
  401a24:	02dc02dc 	.word	0x02dc02dc
  401a28:	02dc02dc 	.word	0x02dc02dc
  401a2c:	02dc02dc 	.word	0x02dc02dc
  401a30:	02dc0197 	.word	0x02dc0197
  401a34:	02dc02dc 	.word	0x02dc02dc
  401a38:	02dc02dc 	.word	0x02dc02dc
  401a3c:	02dc019b 	.word	0x02dc019b
  401a40:	025302dc 	.word	0x025302dc
  401a44:	02dc02dc 	.word	0x02dc02dc
  401a48:	02dc02dc 	.word	0x02dc02dc
  401a4c:	02dc02dc 	.word	0x02dc02dc
  401a50:	02dc02dc 	.word	0x02dc02dc
  401a54:	02dc02dc 	.word	0x02dc02dc
  401a58:	021b025a 	.word	0x021b025a
  401a5c:	02dc02dc 	.word	0x02dc02dc
  401a60:	026e02dc 	.word	0x026e02dc
  401a64:	02dc021b 	.word	0x02dc021b
  401a68:	027302dc 	.word	0x027302dc
  401a6c:	01f502dc 	.word	0x01f502dc
  401a70:	02090182 	.word	0x02090182
  401a74:	02dc02d7 	.word	0x02dc02d7
  401a78:	02dc029a 	.word	0x02dc029a
  401a7c:	02dc00a7 	.word	0x02dc00a7
  401a80:	022e02dc 	.word	0x022e02dc
  401a84:	f10a 0a08 	add.w	sl, sl, #8
  401a88:	9b03      	ldr	r3, [sp, #12]
  401a8a:	442b      	add	r3, r5
  401a8c:	9303      	str	r3, [sp, #12]
  401a8e:	e786      	b.n	40199e <_vfiprintf_r+0xc2>
  401a90:	4659      	mov	r1, fp
  401a92:	9806      	ldr	r0, [sp, #24]
  401a94:	f000 fdac 	bl	4025f0 <__swsetup_r>
  401a98:	bb18      	cbnz	r0, 401ae2 <_vfiprintf_r+0x206>
  401a9a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  401a9e:	f001 031a 	and.w	r3, r1, #26
  401aa2:	2b0a      	cmp	r3, #10
  401aa4:	f47f af4b 	bne.w	40193e <_vfiprintf_r+0x62>
  401aa8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  401aac:	2b00      	cmp	r3, #0
  401aae:	f6ff af46 	blt.w	40193e <_vfiprintf_r+0x62>
  401ab2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401ab6:	07db      	lsls	r3, r3, #31
  401ab8:	d405      	bmi.n	401ac6 <_vfiprintf_r+0x1ea>
  401aba:	058f      	lsls	r7, r1, #22
  401abc:	d403      	bmi.n	401ac6 <_vfiprintf_r+0x1ea>
  401abe:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401ac2:	f001 fac3 	bl	40304c <__retarget_lock_release_recursive>
  401ac6:	462b      	mov	r3, r5
  401ac8:	4642      	mov	r2, r8
  401aca:	4659      	mov	r1, fp
  401acc:	9806      	ldr	r0, [sp, #24]
  401ace:	f000 fd4d 	bl	40256c <__sbprintf>
  401ad2:	9003      	str	r0, [sp, #12]
  401ad4:	9803      	ldr	r0, [sp, #12]
  401ad6:	b02d      	add	sp, #180	; 0xb4
  401ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401adc:	f000 fef4 	bl	4028c8 <__sinit>
  401ae0:	e709      	b.n	4018f6 <_vfiprintf_r+0x1a>
  401ae2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401ae6:	07d9      	lsls	r1, r3, #31
  401ae8:	d404      	bmi.n	401af4 <_vfiprintf_r+0x218>
  401aea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401aee:	059a      	lsls	r2, r3, #22
  401af0:	f140 84aa 	bpl.w	402448 <_vfiprintf_r+0xb6c>
  401af4:	f04f 33ff 	mov.w	r3, #4294967295
  401af8:	9303      	str	r3, [sp, #12]
  401afa:	9803      	ldr	r0, [sp, #12]
  401afc:	b02d      	add	sp, #180	; 0xb4
  401afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401b02:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401b06:	f001 fa9f 	bl	403048 <__retarget_lock_acquire_recursive>
  401b0a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  401b0e:	b281      	uxth	r1, r0
  401b10:	e6fb      	b.n	40190a <_vfiprintf_r+0x2e>
  401b12:	4276      	negs	r6, r6
  401b14:	9207      	str	r2, [sp, #28]
  401b16:	f043 0304 	orr.w	r3, r3, #4
  401b1a:	f898 2000 	ldrb.w	r2, [r8]
  401b1e:	e74f      	b.n	4019c0 <_vfiprintf_r+0xe4>
  401b20:	9608      	str	r6, [sp, #32]
  401b22:	069e      	lsls	r6, r3, #26
  401b24:	f100 8450 	bmi.w	4023c8 <_vfiprintf_r+0xaec>
  401b28:	9907      	ldr	r1, [sp, #28]
  401b2a:	06dd      	lsls	r5, r3, #27
  401b2c:	460a      	mov	r2, r1
  401b2e:	f100 83ef 	bmi.w	402310 <_vfiprintf_r+0xa34>
  401b32:	0658      	lsls	r0, r3, #25
  401b34:	f140 83ec 	bpl.w	402310 <_vfiprintf_r+0xa34>
  401b38:	880e      	ldrh	r6, [r1, #0]
  401b3a:	3104      	adds	r1, #4
  401b3c:	2700      	movs	r7, #0
  401b3e:	2201      	movs	r2, #1
  401b40:	9107      	str	r1, [sp, #28]
  401b42:	f04f 0100 	mov.w	r1, #0
  401b46:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  401b4a:	2500      	movs	r5, #0
  401b4c:	1c61      	adds	r1, r4, #1
  401b4e:	f000 8116 	beq.w	401d7e <_vfiprintf_r+0x4a2>
  401b52:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  401b56:	9102      	str	r1, [sp, #8]
  401b58:	ea56 0107 	orrs.w	r1, r6, r7
  401b5c:	f040 8114 	bne.w	401d88 <_vfiprintf_r+0x4ac>
  401b60:	2c00      	cmp	r4, #0
  401b62:	f040 835c 	bne.w	40221e <_vfiprintf_r+0x942>
  401b66:	2a00      	cmp	r2, #0
  401b68:	f040 83b7 	bne.w	4022da <_vfiprintf_r+0x9fe>
  401b6c:	f013 0301 	ands.w	r3, r3, #1
  401b70:	9305      	str	r3, [sp, #20]
  401b72:	f000 8457 	beq.w	402424 <_vfiprintf_r+0xb48>
  401b76:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  401b7a:	2330      	movs	r3, #48	; 0x30
  401b7c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  401b80:	9b05      	ldr	r3, [sp, #20]
  401b82:	42a3      	cmp	r3, r4
  401b84:	bfb8      	it	lt
  401b86:	4623      	movlt	r3, r4
  401b88:	9301      	str	r3, [sp, #4]
  401b8a:	b10d      	cbz	r5, 401b90 <_vfiprintf_r+0x2b4>
  401b8c:	3301      	adds	r3, #1
  401b8e:	9301      	str	r3, [sp, #4]
  401b90:	9b02      	ldr	r3, [sp, #8]
  401b92:	f013 0302 	ands.w	r3, r3, #2
  401b96:	9309      	str	r3, [sp, #36]	; 0x24
  401b98:	d002      	beq.n	401ba0 <_vfiprintf_r+0x2c4>
  401b9a:	9b01      	ldr	r3, [sp, #4]
  401b9c:	3302      	adds	r3, #2
  401b9e:	9301      	str	r3, [sp, #4]
  401ba0:	9b02      	ldr	r3, [sp, #8]
  401ba2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401ba6:	930a      	str	r3, [sp, #40]	; 0x28
  401ba8:	f040 8217 	bne.w	401fda <_vfiprintf_r+0x6fe>
  401bac:	9b08      	ldr	r3, [sp, #32]
  401bae:	9a01      	ldr	r2, [sp, #4]
  401bb0:	1a9d      	subs	r5, r3, r2
  401bb2:	2d00      	cmp	r5, #0
  401bb4:	f340 8211 	ble.w	401fda <_vfiprintf_r+0x6fe>
  401bb8:	2d10      	cmp	r5, #16
  401bba:	f340 8490 	ble.w	4024de <_vfiprintf_r+0xc02>
  401bbe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401bc0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401bc2:	4ec4      	ldr	r6, [pc, #784]	; (401ed4 <_vfiprintf_r+0x5f8>)
  401bc4:	46d6      	mov	lr, sl
  401bc6:	2710      	movs	r7, #16
  401bc8:	46a2      	mov	sl, r4
  401bca:	4619      	mov	r1, r3
  401bcc:	9c06      	ldr	r4, [sp, #24]
  401bce:	e007      	b.n	401be0 <_vfiprintf_r+0x304>
  401bd0:	f101 0c02 	add.w	ip, r1, #2
  401bd4:	f10e 0e08 	add.w	lr, lr, #8
  401bd8:	4601      	mov	r1, r0
  401bda:	3d10      	subs	r5, #16
  401bdc:	2d10      	cmp	r5, #16
  401bde:	dd11      	ble.n	401c04 <_vfiprintf_r+0x328>
  401be0:	1c48      	adds	r0, r1, #1
  401be2:	3210      	adds	r2, #16
  401be4:	2807      	cmp	r0, #7
  401be6:	9211      	str	r2, [sp, #68]	; 0x44
  401be8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  401bec:	9010      	str	r0, [sp, #64]	; 0x40
  401bee:	ddef      	ble.n	401bd0 <_vfiprintf_r+0x2f4>
  401bf0:	2a00      	cmp	r2, #0
  401bf2:	f040 81e4 	bne.w	401fbe <_vfiprintf_r+0x6e2>
  401bf6:	3d10      	subs	r5, #16
  401bf8:	2d10      	cmp	r5, #16
  401bfa:	4611      	mov	r1, r2
  401bfc:	f04f 0c01 	mov.w	ip, #1
  401c00:	46ce      	mov	lr, r9
  401c02:	dced      	bgt.n	401be0 <_vfiprintf_r+0x304>
  401c04:	4654      	mov	r4, sl
  401c06:	4661      	mov	r1, ip
  401c08:	46f2      	mov	sl, lr
  401c0a:	442a      	add	r2, r5
  401c0c:	2907      	cmp	r1, #7
  401c0e:	9211      	str	r2, [sp, #68]	; 0x44
  401c10:	f8ca 6000 	str.w	r6, [sl]
  401c14:	f8ca 5004 	str.w	r5, [sl, #4]
  401c18:	9110      	str	r1, [sp, #64]	; 0x40
  401c1a:	f300 82ec 	bgt.w	4021f6 <_vfiprintf_r+0x91a>
  401c1e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401c22:	f10a 0a08 	add.w	sl, sl, #8
  401c26:	1c48      	adds	r0, r1, #1
  401c28:	2d00      	cmp	r5, #0
  401c2a:	f040 81de 	bne.w	401fea <_vfiprintf_r+0x70e>
  401c2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401c30:	2b00      	cmp	r3, #0
  401c32:	f000 81f8 	beq.w	402026 <_vfiprintf_r+0x74a>
  401c36:	3202      	adds	r2, #2
  401c38:	a90e      	add	r1, sp, #56	; 0x38
  401c3a:	2302      	movs	r3, #2
  401c3c:	2807      	cmp	r0, #7
  401c3e:	9211      	str	r2, [sp, #68]	; 0x44
  401c40:	9010      	str	r0, [sp, #64]	; 0x40
  401c42:	e88a 000a 	stmia.w	sl, {r1, r3}
  401c46:	f340 81ea 	ble.w	40201e <_vfiprintf_r+0x742>
  401c4a:	2a00      	cmp	r2, #0
  401c4c:	f040 838c 	bne.w	402368 <_vfiprintf_r+0xa8c>
  401c50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401c52:	2b80      	cmp	r3, #128	; 0x80
  401c54:	f04f 0001 	mov.w	r0, #1
  401c58:	4611      	mov	r1, r2
  401c5a:	46ca      	mov	sl, r9
  401c5c:	f040 81e7 	bne.w	40202e <_vfiprintf_r+0x752>
  401c60:	9b08      	ldr	r3, [sp, #32]
  401c62:	9d01      	ldr	r5, [sp, #4]
  401c64:	1b5e      	subs	r6, r3, r5
  401c66:	2e00      	cmp	r6, #0
  401c68:	f340 81e1 	ble.w	40202e <_vfiprintf_r+0x752>
  401c6c:	2e10      	cmp	r6, #16
  401c6e:	4d9a      	ldr	r5, [pc, #616]	; (401ed8 <_vfiprintf_r+0x5fc>)
  401c70:	f340 8450 	ble.w	402514 <_vfiprintf_r+0xc38>
  401c74:	46d4      	mov	ip, sl
  401c76:	2710      	movs	r7, #16
  401c78:	46a2      	mov	sl, r4
  401c7a:	9c06      	ldr	r4, [sp, #24]
  401c7c:	e007      	b.n	401c8e <_vfiprintf_r+0x3b2>
  401c7e:	f101 0e02 	add.w	lr, r1, #2
  401c82:	f10c 0c08 	add.w	ip, ip, #8
  401c86:	4601      	mov	r1, r0
  401c88:	3e10      	subs	r6, #16
  401c8a:	2e10      	cmp	r6, #16
  401c8c:	dd11      	ble.n	401cb2 <_vfiprintf_r+0x3d6>
  401c8e:	1c48      	adds	r0, r1, #1
  401c90:	3210      	adds	r2, #16
  401c92:	2807      	cmp	r0, #7
  401c94:	9211      	str	r2, [sp, #68]	; 0x44
  401c96:	e88c 00a0 	stmia.w	ip, {r5, r7}
  401c9a:	9010      	str	r0, [sp, #64]	; 0x40
  401c9c:	ddef      	ble.n	401c7e <_vfiprintf_r+0x3a2>
  401c9e:	2a00      	cmp	r2, #0
  401ca0:	f040 829d 	bne.w	4021de <_vfiprintf_r+0x902>
  401ca4:	3e10      	subs	r6, #16
  401ca6:	2e10      	cmp	r6, #16
  401ca8:	f04f 0e01 	mov.w	lr, #1
  401cac:	4611      	mov	r1, r2
  401cae:	46cc      	mov	ip, r9
  401cb0:	dced      	bgt.n	401c8e <_vfiprintf_r+0x3b2>
  401cb2:	4654      	mov	r4, sl
  401cb4:	46e2      	mov	sl, ip
  401cb6:	4432      	add	r2, r6
  401cb8:	f1be 0f07 	cmp.w	lr, #7
  401cbc:	9211      	str	r2, [sp, #68]	; 0x44
  401cbe:	e88a 0060 	stmia.w	sl, {r5, r6}
  401cc2:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  401cc6:	f300 8369 	bgt.w	40239c <_vfiprintf_r+0xac0>
  401cca:	f10a 0a08 	add.w	sl, sl, #8
  401cce:	f10e 0001 	add.w	r0, lr, #1
  401cd2:	4671      	mov	r1, lr
  401cd4:	e1ab      	b.n	40202e <_vfiprintf_r+0x752>
  401cd6:	9608      	str	r6, [sp, #32]
  401cd8:	f013 0220 	ands.w	r2, r3, #32
  401cdc:	f040 838c 	bne.w	4023f8 <_vfiprintf_r+0xb1c>
  401ce0:	f013 0110 	ands.w	r1, r3, #16
  401ce4:	f040 831a 	bne.w	40231c <_vfiprintf_r+0xa40>
  401ce8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  401cec:	f000 8316 	beq.w	40231c <_vfiprintf_r+0xa40>
  401cf0:	9807      	ldr	r0, [sp, #28]
  401cf2:	460a      	mov	r2, r1
  401cf4:	4601      	mov	r1, r0
  401cf6:	3104      	adds	r1, #4
  401cf8:	8806      	ldrh	r6, [r0, #0]
  401cfa:	9107      	str	r1, [sp, #28]
  401cfc:	2700      	movs	r7, #0
  401cfe:	e720      	b.n	401b42 <_vfiprintf_r+0x266>
  401d00:	9608      	str	r6, [sp, #32]
  401d02:	f043 0310 	orr.w	r3, r3, #16
  401d06:	e7e7      	b.n	401cd8 <_vfiprintf_r+0x3fc>
  401d08:	9608      	str	r6, [sp, #32]
  401d0a:	f043 0310 	orr.w	r3, r3, #16
  401d0e:	e708      	b.n	401b22 <_vfiprintf_r+0x246>
  401d10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401d14:	f898 2000 	ldrb.w	r2, [r8]
  401d18:	e652      	b.n	4019c0 <_vfiprintf_r+0xe4>
  401d1a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401d1e:	2600      	movs	r6, #0
  401d20:	f818 2b01 	ldrb.w	r2, [r8], #1
  401d24:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401d28:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  401d2c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401d30:	2909      	cmp	r1, #9
  401d32:	d9f5      	bls.n	401d20 <_vfiprintf_r+0x444>
  401d34:	e646      	b.n	4019c4 <_vfiprintf_r+0xe8>
  401d36:	9608      	str	r6, [sp, #32]
  401d38:	2800      	cmp	r0, #0
  401d3a:	f040 8408 	bne.w	40254e <_vfiprintf_r+0xc72>
  401d3e:	f043 0310 	orr.w	r3, r3, #16
  401d42:	069e      	lsls	r6, r3, #26
  401d44:	f100 834c 	bmi.w	4023e0 <_vfiprintf_r+0xb04>
  401d48:	06dd      	lsls	r5, r3, #27
  401d4a:	f100 82f3 	bmi.w	402334 <_vfiprintf_r+0xa58>
  401d4e:	0658      	lsls	r0, r3, #25
  401d50:	f140 82f0 	bpl.w	402334 <_vfiprintf_r+0xa58>
  401d54:	9d07      	ldr	r5, [sp, #28]
  401d56:	f9b5 6000 	ldrsh.w	r6, [r5]
  401d5a:	462a      	mov	r2, r5
  401d5c:	17f7      	asrs	r7, r6, #31
  401d5e:	3204      	adds	r2, #4
  401d60:	4630      	mov	r0, r6
  401d62:	4639      	mov	r1, r7
  401d64:	9207      	str	r2, [sp, #28]
  401d66:	2800      	cmp	r0, #0
  401d68:	f171 0200 	sbcs.w	r2, r1, #0
  401d6c:	f2c0 835d 	blt.w	40242a <_vfiprintf_r+0xb4e>
  401d70:	1c61      	adds	r1, r4, #1
  401d72:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401d76:	f04f 0201 	mov.w	r2, #1
  401d7a:	f47f aeea 	bne.w	401b52 <_vfiprintf_r+0x276>
  401d7e:	ea56 0107 	orrs.w	r1, r6, r7
  401d82:	f000 824d 	beq.w	402220 <_vfiprintf_r+0x944>
  401d86:	9302      	str	r3, [sp, #8]
  401d88:	2a01      	cmp	r2, #1
  401d8a:	f000 828c 	beq.w	4022a6 <_vfiprintf_r+0x9ca>
  401d8e:	2a02      	cmp	r2, #2
  401d90:	f040 825c 	bne.w	40224c <_vfiprintf_r+0x970>
  401d94:	980b      	ldr	r0, [sp, #44]	; 0x2c
  401d96:	46cb      	mov	fp, r9
  401d98:	0933      	lsrs	r3, r6, #4
  401d9a:	f006 010f 	and.w	r1, r6, #15
  401d9e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401da2:	093a      	lsrs	r2, r7, #4
  401da4:	461e      	mov	r6, r3
  401da6:	4617      	mov	r7, r2
  401da8:	5c43      	ldrb	r3, [r0, r1]
  401daa:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  401dae:	ea56 0307 	orrs.w	r3, r6, r7
  401db2:	d1f1      	bne.n	401d98 <_vfiprintf_r+0x4bc>
  401db4:	eba9 030b 	sub.w	r3, r9, fp
  401db8:	9305      	str	r3, [sp, #20]
  401dba:	e6e1      	b.n	401b80 <_vfiprintf_r+0x2a4>
  401dbc:	2800      	cmp	r0, #0
  401dbe:	f040 83c0 	bne.w	402542 <_vfiprintf_r+0xc66>
  401dc2:	0699      	lsls	r1, r3, #26
  401dc4:	f100 8367 	bmi.w	402496 <_vfiprintf_r+0xbba>
  401dc8:	06da      	lsls	r2, r3, #27
  401dca:	f100 80f1 	bmi.w	401fb0 <_vfiprintf_r+0x6d4>
  401dce:	065b      	lsls	r3, r3, #25
  401dd0:	f140 80ee 	bpl.w	401fb0 <_vfiprintf_r+0x6d4>
  401dd4:	9a07      	ldr	r2, [sp, #28]
  401dd6:	6813      	ldr	r3, [r2, #0]
  401dd8:	3204      	adds	r2, #4
  401dda:	9207      	str	r2, [sp, #28]
  401ddc:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  401de0:	801a      	strh	r2, [r3, #0]
  401de2:	e5b8      	b.n	401956 <_vfiprintf_r+0x7a>
  401de4:	9807      	ldr	r0, [sp, #28]
  401de6:	4a3d      	ldr	r2, [pc, #244]	; (401edc <_vfiprintf_r+0x600>)
  401de8:	9608      	str	r6, [sp, #32]
  401dea:	920b      	str	r2, [sp, #44]	; 0x2c
  401dec:	6806      	ldr	r6, [r0, #0]
  401dee:	2278      	movs	r2, #120	; 0x78
  401df0:	2130      	movs	r1, #48	; 0x30
  401df2:	3004      	adds	r0, #4
  401df4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401df8:	f043 0302 	orr.w	r3, r3, #2
  401dfc:	9007      	str	r0, [sp, #28]
  401dfe:	2700      	movs	r7, #0
  401e00:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401e04:	2202      	movs	r2, #2
  401e06:	e69c      	b.n	401b42 <_vfiprintf_r+0x266>
  401e08:	9608      	str	r6, [sp, #32]
  401e0a:	2800      	cmp	r0, #0
  401e0c:	d099      	beq.n	401d42 <_vfiprintf_r+0x466>
  401e0e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401e12:	e796      	b.n	401d42 <_vfiprintf_r+0x466>
  401e14:	f898 2000 	ldrb.w	r2, [r8]
  401e18:	2d00      	cmp	r5, #0
  401e1a:	f47f add1 	bne.w	4019c0 <_vfiprintf_r+0xe4>
  401e1e:	2001      	movs	r0, #1
  401e20:	2520      	movs	r5, #32
  401e22:	e5cd      	b.n	4019c0 <_vfiprintf_r+0xe4>
  401e24:	f043 0301 	orr.w	r3, r3, #1
  401e28:	f898 2000 	ldrb.w	r2, [r8]
  401e2c:	e5c8      	b.n	4019c0 <_vfiprintf_r+0xe4>
  401e2e:	9608      	str	r6, [sp, #32]
  401e30:	2800      	cmp	r0, #0
  401e32:	f040 8393 	bne.w	40255c <_vfiprintf_r+0xc80>
  401e36:	4929      	ldr	r1, [pc, #164]	; (401edc <_vfiprintf_r+0x600>)
  401e38:	910b      	str	r1, [sp, #44]	; 0x2c
  401e3a:	069f      	lsls	r7, r3, #26
  401e3c:	f100 82e8 	bmi.w	402410 <_vfiprintf_r+0xb34>
  401e40:	9807      	ldr	r0, [sp, #28]
  401e42:	06de      	lsls	r6, r3, #27
  401e44:	4601      	mov	r1, r0
  401e46:	f100 8270 	bmi.w	40232a <_vfiprintf_r+0xa4e>
  401e4a:	065d      	lsls	r5, r3, #25
  401e4c:	f140 826d 	bpl.w	40232a <_vfiprintf_r+0xa4e>
  401e50:	3104      	adds	r1, #4
  401e52:	8806      	ldrh	r6, [r0, #0]
  401e54:	9107      	str	r1, [sp, #28]
  401e56:	2700      	movs	r7, #0
  401e58:	07d8      	lsls	r0, r3, #31
  401e5a:	f140 8222 	bpl.w	4022a2 <_vfiprintf_r+0x9c6>
  401e5e:	ea56 0107 	orrs.w	r1, r6, r7
  401e62:	f000 821e 	beq.w	4022a2 <_vfiprintf_r+0x9c6>
  401e66:	2130      	movs	r1, #48	; 0x30
  401e68:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401e6c:	f043 0302 	orr.w	r3, r3, #2
  401e70:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401e74:	2202      	movs	r2, #2
  401e76:	e664      	b.n	401b42 <_vfiprintf_r+0x266>
  401e78:	9608      	str	r6, [sp, #32]
  401e7a:	2800      	cmp	r0, #0
  401e7c:	f040 836b 	bne.w	402556 <_vfiprintf_r+0xc7a>
  401e80:	4917      	ldr	r1, [pc, #92]	; (401ee0 <_vfiprintf_r+0x604>)
  401e82:	910b      	str	r1, [sp, #44]	; 0x2c
  401e84:	e7d9      	b.n	401e3a <_vfiprintf_r+0x55e>
  401e86:	9907      	ldr	r1, [sp, #28]
  401e88:	9608      	str	r6, [sp, #32]
  401e8a:	680a      	ldr	r2, [r1, #0]
  401e8c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401e90:	f04f 0000 	mov.w	r0, #0
  401e94:	460a      	mov	r2, r1
  401e96:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  401e9a:	3204      	adds	r2, #4
  401e9c:	2001      	movs	r0, #1
  401e9e:	9001      	str	r0, [sp, #4]
  401ea0:	9207      	str	r2, [sp, #28]
  401ea2:	9005      	str	r0, [sp, #20]
  401ea4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401ea8:	9302      	str	r3, [sp, #8]
  401eaa:	2400      	movs	r4, #0
  401eac:	e670      	b.n	401b90 <_vfiprintf_r+0x2b4>
  401eae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401eb2:	f898 2000 	ldrb.w	r2, [r8]
  401eb6:	e583      	b.n	4019c0 <_vfiprintf_r+0xe4>
  401eb8:	f898 2000 	ldrb.w	r2, [r8]
  401ebc:	2a6c      	cmp	r2, #108	; 0x6c
  401ebe:	bf03      	ittte	eq
  401ec0:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  401ec4:	f043 0320 	orreq.w	r3, r3, #32
  401ec8:	f108 0801 	addeq.w	r8, r8, #1
  401ecc:	f043 0310 	orrne.w	r3, r3, #16
  401ed0:	e576      	b.n	4019c0 <_vfiprintf_r+0xe4>
  401ed2:	bf00      	nop
  401ed4:	004043bc 	.word	0x004043bc
  401ed8:	004043cc 	.word	0x004043cc
  401edc:	004043a0 	.word	0x004043a0
  401ee0:	0040438c 	.word	0x0040438c
  401ee4:	9907      	ldr	r1, [sp, #28]
  401ee6:	680e      	ldr	r6, [r1, #0]
  401ee8:	460a      	mov	r2, r1
  401eea:	2e00      	cmp	r6, #0
  401eec:	f102 0204 	add.w	r2, r2, #4
  401ef0:	f6ff ae0f 	blt.w	401b12 <_vfiprintf_r+0x236>
  401ef4:	9207      	str	r2, [sp, #28]
  401ef6:	f898 2000 	ldrb.w	r2, [r8]
  401efa:	e561      	b.n	4019c0 <_vfiprintf_r+0xe4>
  401efc:	f898 2000 	ldrb.w	r2, [r8]
  401f00:	2001      	movs	r0, #1
  401f02:	252b      	movs	r5, #43	; 0x2b
  401f04:	e55c      	b.n	4019c0 <_vfiprintf_r+0xe4>
  401f06:	9907      	ldr	r1, [sp, #28]
  401f08:	9608      	str	r6, [sp, #32]
  401f0a:	f8d1 b000 	ldr.w	fp, [r1]
  401f0e:	f04f 0200 	mov.w	r2, #0
  401f12:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401f16:	1d0e      	adds	r6, r1, #4
  401f18:	f1bb 0f00 	cmp.w	fp, #0
  401f1c:	f000 82e5 	beq.w	4024ea <_vfiprintf_r+0xc0e>
  401f20:	1c67      	adds	r7, r4, #1
  401f22:	f000 82c4 	beq.w	4024ae <_vfiprintf_r+0xbd2>
  401f26:	4622      	mov	r2, r4
  401f28:	2100      	movs	r1, #0
  401f2a:	4658      	mov	r0, fp
  401f2c:	9301      	str	r3, [sp, #4]
  401f2e:	f001 fbcf 	bl	4036d0 <memchr>
  401f32:	9b01      	ldr	r3, [sp, #4]
  401f34:	2800      	cmp	r0, #0
  401f36:	f000 82e5 	beq.w	402504 <_vfiprintf_r+0xc28>
  401f3a:	eba0 020b 	sub.w	r2, r0, fp
  401f3e:	9205      	str	r2, [sp, #20]
  401f40:	9607      	str	r6, [sp, #28]
  401f42:	9302      	str	r3, [sp, #8]
  401f44:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401f48:	2400      	movs	r4, #0
  401f4a:	e619      	b.n	401b80 <_vfiprintf_r+0x2a4>
  401f4c:	f898 2000 	ldrb.w	r2, [r8]
  401f50:	2a2a      	cmp	r2, #42	; 0x2a
  401f52:	f108 0701 	add.w	r7, r8, #1
  401f56:	f000 82e9 	beq.w	40252c <_vfiprintf_r+0xc50>
  401f5a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401f5e:	2909      	cmp	r1, #9
  401f60:	46b8      	mov	r8, r7
  401f62:	f04f 0400 	mov.w	r4, #0
  401f66:	f63f ad2d 	bhi.w	4019c4 <_vfiprintf_r+0xe8>
  401f6a:	f818 2b01 	ldrb.w	r2, [r8], #1
  401f6e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401f72:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  401f76:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401f7a:	2909      	cmp	r1, #9
  401f7c:	d9f5      	bls.n	401f6a <_vfiprintf_r+0x68e>
  401f7e:	e521      	b.n	4019c4 <_vfiprintf_r+0xe8>
  401f80:	f043 0320 	orr.w	r3, r3, #32
  401f84:	f898 2000 	ldrb.w	r2, [r8]
  401f88:	e51a      	b.n	4019c0 <_vfiprintf_r+0xe4>
  401f8a:	9608      	str	r6, [sp, #32]
  401f8c:	2800      	cmp	r0, #0
  401f8e:	f040 82db 	bne.w	402548 <_vfiprintf_r+0xc6c>
  401f92:	2a00      	cmp	r2, #0
  401f94:	f000 80e7 	beq.w	402166 <_vfiprintf_r+0x88a>
  401f98:	2101      	movs	r1, #1
  401f9a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401f9e:	f04f 0200 	mov.w	r2, #0
  401fa2:	9101      	str	r1, [sp, #4]
  401fa4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401fa8:	9105      	str	r1, [sp, #20]
  401faa:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401fae:	e77b      	b.n	401ea8 <_vfiprintf_r+0x5cc>
  401fb0:	9a07      	ldr	r2, [sp, #28]
  401fb2:	6813      	ldr	r3, [r2, #0]
  401fb4:	3204      	adds	r2, #4
  401fb6:	9207      	str	r2, [sp, #28]
  401fb8:	9a03      	ldr	r2, [sp, #12]
  401fba:	601a      	str	r2, [r3, #0]
  401fbc:	e4cb      	b.n	401956 <_vfiprintf_r+0x7a>
  401fbe:	aa0f      	add	r2, sp, #60	; 0x3c
  401fc0:	9904      	ldr	r1, [sp, #16]
  401fc2:	4620      	mov	r0, r4
  401fc4:	f7ff fc4a 	bl	40185c <__sprint_r.part.0>
  401fc8:	2800      	cmp	r0, #0
  401fca:	f040 8139 	bne.w	402240 <_vfiprintf_r+0x964>
  401fce:	9910      	ldr	r1, [sp, #64]	; 0x40
  401fd0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401fd2:	f101 0c01 	add.w	ip, r1, #1
  401fd6:	46ce      	mov	lr, r9
  401fd8:	e5ff      	b.n	401bda <_vfiprintf_r+0x2fe>
  401fda:	9910      	ldr	r1, [sp, #64]	; 0x40
  401fdc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401fde:	1c48      	adds	r0, r1, #1
  401fe0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401fe4:	2d00      	cmp	r5, #0
  401fe6:	f43f ae22 	beq.w	401c2e <_vfiprintf_r+0x352>
  401fea:	3201      	adds	r2, #1
  401fec:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  401ff0:	2101      	movs	r1, #1
  401ff2:	2807      	cmp	r0, #7
  401ff4:	9211      	str	r2, [sp, #68]	; 0x44
  401ff6:	9010      	str	r0, [sp, #64]	; 0x40
  401ff8:	f8ca 5000 	str.w	r5, [sl]
  401ffc:	f8ca 1004 	str.w	r1, [sl, #4]
  402000:	f340 8108 	ble.w	402214 <_vfiprintf_r+0x938>
  402004:	2a00      	cmp	r2, #0
  402006:	f040 81bc 	bne.w	402382 <_vfiprintf_r+0xaa6>
  40200a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40200c:	2b00      	cmp	r3, #0
  40200e:	f43f ae1f 	beq.w	401c50 <_vfiprintf_r+0x374>
  402012:	ab0e      	add	r3, sp, #56	; 0x38
  402014:	2202      	movs	r2, #2
  402016:	4608      	mov	r0, r1
  402018:	931c      	str	r3, [sp, #112]	; 0x70
  40201a:	921d      	str	r2, [sp, #116]	; 0x74
  40201c:	46ca      	mov	sl, r9
  40201e:	4601      	mov	r1, r0
  402020:	f10a 0a08 	add.w	sl, sl, #8
  402024:	3001      	adds	r0, #1
  402026:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402028:	2b80      	cmp	r3, #128	; 0x80
  40202a:	f43f ae19 	beq.w	401c60 <_vfiprintf_r+0x384>
  40202e:	9b05      	ldr	r3, [sp, #20]
  402030:	1ae4      	subs	r4, r4, r3
  402032:	2c00      	cmp	r4, #0
  402034:	dd2e      	ble.n	402094 <_vfiprintf_r+0x7b8>
  402036:	2c10      	cmp	r4, #16
  402038:	4db3      	ldr	r5, [pc, #716]	; (402308 <_vfiprintf_r+0xa2c>)
  40203a:	dd1e      	ble.n	40207a <_vfiprintf_r+0x79e>
  40203c:	46d6      	mov	lr, sl
  40203e:	2610      	movs	r6, #16
  402040:	9f06      	ldr	r7, [sp, #24]
  402042:	f8dd a010 	ldr.w	sl, [sp, #16]
  402046:	e006      	b.n	402056 <_vfiprintf_r+0x77a>
  402048:	1c88      	adds	r0, r1, #2
  40204a:	f10e 0e08 	add.w	lr, lr, #8
  40204e:	4619      	mov	r1, r3
  402050:	3c10      	subs	r4, #16
  402052:	2c10      	cmp	r4, #16
  402054:	dd10      	ble.n	402078 <_vfiprintf_r+0x79c>
  402056:	1c4b      	adds	r3, r1, #1
  402058:	3210      	adds	r2, #16
  40205a:	2b07      	cmp	r3, #7
  40205c:	9211      	str	r2, [sp, #68]	; 0x44
  40205e:	e88e 0060 	stmia.w	lr, {r5, r6}
  402062:	9310      	str	r3, [sp, #64]	; 0x40
  402064:	ddf0      	ble.n	402048 <_vfiprintf_r+0x76c>
  402066:	2a00      	cmp	r2, #0
  402068:	d165      	bne.n	402136 <_vfiprintf_r+0x85a>
  40206a:	3c10      	subs	r4, #16
  40206c:	2c10      	cmp	r4, #16
  40206e:	f04f 0001 	mov.w	r0, #1
  402072:	4611      	mov	r1, r2
  402074:	46ce      	mov	lr, r9
  402076:	dcee      	bgt.n	402056 <_vfiprintf_r+0x77a>
  402078:	46f2      	mov	sl, lr
  40207a:	4422      	add	r2, r4
  40207c:	2807      	cmp	r0, #7
  40207e:	9211      	str	r2, [sp, #68]	; 0x44
  402080:	f8ca 5000 	str.w	r5, [sl]
  402084:	f8ca 4004 	str.w	r4, [sl, #4]
  402088:	9010      	str	r0, [sp, #64]	; 0x40
  40208a:	f300 8085 	bgt.w	402198 <_vfiprintf_r+0x8bc>
  40208e:	f10a 0a08 	add.w	sl, sl, #8
  402092:	3001      	adds	r0, #1
  402094:	9905      	ldr	r1, [sp, #20]
  402096:	f8ca b000 	str.w	fp, [sl]
  40209a:	440a      	add	r2, r1
  40209c:	2807      	cmp	r0, #7
  40209e:	9211      	str	r2, [sp, #68]	; 0x44
  4020a0:	f8ca 1004 	str.w	r1, [sl, #4]
  4020a4:	9010      	str	r0, [sp, #64]	; 0x40
  4020a6:	f340 8082 	ble.w	4021ae <_vfiprintf_r+0x8d2>
  4020aa:	2a00      	cmp	r2, #0
  4020ac:	f040 8118 	bne.w	4022e0 <_vfiprintf_r+0xa04>
  4020b0:	9b02      	ldr	r3, [sp, #8]
  4020b2:	9210      	str	r2, [sp, #64]	; 0x40
  4020b4:	0758      	lsls	r0, r3, #29
  4020b6:	d535      	bpl.n	402124 <_vfiprintf_r+0x848>
  4020b8:	9b08      	ldr	r3, [sp, #32]
  4020ba:	9901      	ldr	r1, [sp, #4]
  4020bc:	1a5c      	subs	r4, r3, r1
  4020be:	2c00      	cmp	r4, #0
  4020c0:	f340 80e7 	ble.w	402292 <_vfiprintf_r+0x9b6>
  4020c4:	46ca      	mov	sl, r9
  4020c6:	2c10      	cmp	r4, #16
  4020c8:	f340 8218 	ble.w	4024fc <_vfiprintf_r+0xc20>
  4020cc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4020ce:	4e8f      	ldr	r6, [pc, #572]	; (40230c <_vfiprintf_r+0xa30>)
  4020d0:	9f06      	ldr	r7, [sp, #24]
  4020d2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4020d6:	2510      	movs	r5, #16
  4020d8:	e006      	b.n	4020e8 <_vfiprintf_r+0x80c>
  4020da:	1c88      	adds	r0, r1, #2
  4020dc:	f10a 0a08 	add.w	sl, sl, #8
  4020e0:	4619      	mov	r1, r3
  4020e2:	3c10      	subs	r4, #16
  4020e4:	2c10      	cmp	r4, #16
  4020e6:	dd11      	ble.n	40210c <_vfiprintf_r+0x830>
  4020e8:	1c4b      	adds	r3, r1, #1
  4020ea:	3210      	adds	r2, #16
  4020ec:	2b07      	cmp	r3, #7
  4020ee:	9211      	str	r2, [sp, #68]	; 0x44
  4020f0:	f8ca 6000 	str.w	r6, [sl]
  4020f4:	f8ca 5004 	str.w	r5, [sl, #4]
  4020f8:	9310      	str	r3, [sp, #64]	; 0x40
  4020fa:	ddee      	ble.n	4020da <_vfiprintf_r+0x7fe>
  4020fc:	bb42      	cbnz	r2, 402150 <_vfiprintf_r+0x874>
  4020fe:	3c10      	subs	r4, #16
  402100:	2c10      	cmp	r4, #16
  402102:	f04f 0001 	mov.w	r0, #1
  402106:	4611      	mov	r1, r2
  402108:	46ca      	mov	sl, r9
  40210a:	dced      	bgt.n	4020e8 <_vfiprintf_r+0x80c>
  40210c:	4422      	add	r2, r4
  40210e:	2807      	cmp	r0, #7
  402110:	9211      	str	r2, [sp, #68]	; 0x44
  402112:	f8ca 6000 	str.w	r6, [sl]
  402116:	f8ca 4004 	str.w	r4, [sl, #4]
  40211a:	9010      	str	r0, [sp, #64]	; 0x40
  40211c:	dd51      	ble.n	4021c2 <_vfiprintf_r+0x8e6>
  40211e:	2a00      	cmp	r2, #0
  402120:	f040 819b 	bne.w	40245a <_vfiprintf_r+0xb7e>
  402124:	9b03      	ldr	r3, [sp, #12]
  402126:	9a08      	ldr	r2, [sp, #32]
  402128:	9901      	ldr	r1, [sp, #4]
  40212a:	428a      	cmp	r2, r1
  40212c:	bfac      	ite	ge
  40212e:	189b      	addge	r3, r3, r2
  402130:	185b      	addlt	r3, r3, r1
  402132:	9303      	str	r3, [sp, #12]
  402134:	e04e      	b.n	4021d4 <_vfiprintf_r+0x8f8>
  402136:	aa0f      	add	r2, sp, #60	; 0x3c
  402138:	4651      	mov	r1, sl
  40213a:	4638      	mov	r0, r7
  40213c:	f7ff fb8e 	bl	40185c <__sprint_r.part.0>
  402140:	2800      	cmp	r0, #0
  402142:	f040 813f 	bne.w	4023c4 <_vfiprintf_r+0xae8>
  402146:	9910      	ldr	r1, [sp, #64]	; 0x40
  402148:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40214a:	1c48      	adds	r0, r1, #1
  40214c:	46ce      	mov	lr, r9
  40214e:	e77f      	b.n	402050 <_vfiprintf_r+0x774>
  402150:	aa0f      	add	r2, sp, #60	; 0x3c
  402152:	4659      	mov	r1, fp
  402154:	4638      	mov	r0, r7
  402156:	f7ff fb81 	bl	40185c <__sprint_r.part.0>
  40215a:	b960      	cbnz	r0, 402176 <_vfiprintf_r+0x89a>
  40215c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40215e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402160:	1c48      	adds	r0, r1, #1
  402162:	46ca      	mov	sl, r9
  402164:	e7bd      	b.n	4020e2 <_vfiprintf_r+0x806>
  402166:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402168:	f8dd b010 	ldr.w	fp, [sp, #16]
  40216c:	2b00      	cmp	r3, #0
  40216e:	f040 81d4 	bne.w	40251a <_vfiprintf_r+0xc3e>
  402172:	2300      	movs	r3, #0
  402174:	9310      	str	r3, [sp, #64]	; 0x40
  402176:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40217a:	f013 0f01 	tst.w	r3, #1
  40217e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402182:	d102      	bne.n	40218a <_vfiprintf_r+0x8ae>
  402184:	059a      	lsls	r2, r3, #22
  402186:	f140 80de 	bpl.w	402346 <_vfiprintf_r+0xa6a>
  40218a:	065b      	lsls	r3, r3, #25
  40218c:	f53f acb2 	bmi.w	401af4 <_vfiprintf_r+0x218>
  402190:	9803      	ldr	r0, [sp, #12]
  402192:	b02d      	add	sp, #180	; 0xb4
  402194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402198:	2a00      	cmp	r2, #0
  40219a:	f040 8106 	bne.w	4023aa <_vfiprintf_r+0xace>
  40219e:	9a05      	ldr	r2, [sp, #20]
  4021a0:	921d      	str	r2, [sp, #116]	; 0x74
  4021a2:	2301      	movs	r3, #1
  4021a4:	9211      	str	r2, [sp, #68]	; 0x44
  4021a6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  4021aa:	9310      	str	r3, [sp, #64]	; 0x40
  4021ac:	46ca      	mov	sl, r9
  4021ae:	f10a 0a08 	add.w	sl, sl, #8
  4021b2:	9b02      	ldr	r3, [sp, #8]
  4021b4:	0759      	lsls	r1, r3, #29
  4021b6:	d504      	bpl.n	4021c2 <_vfiprintf_r+0x8e6>
  4021b8:	9b08      	ldr	r3, [sp, #32]
  4021ba:	9901      	ldr	r1, [sp, #4]
  4021bc:	1a5c      	subs	r4, r3, r1
  4021be:	2c00      	cmp	r4, #0
  4021c0:	dc81      	bgt.n	4020c6 <_vfiprintf_r+0x7ea>
  4021c2:	9b03      	ldr	r3, [sp, #12]
  4021c4:	9908      	ldr	r1, [sp, #32]
  4021c6:	9801      	ldr	r0, [sp, #4]
  4021c8:	4281      	cmp	r1, r0
  4021ca:	bfac      	ite	ge
  4021cc:	185b      	addge	r3, r3, r1
  4021ce:	181b      	addlt	r3, r3, r0
  4021d0:	9303      	str	r3, [sp, #12]
  4021d2:	bb72      	cbnz	r2, 402232 <_vfiprintf_r+0x956>
  4021d4:	2300      	movs	r3, #0
  4021d6:	9310      	str	r3, [sp, #64]	; 0x40
  4021d8:	46ca      	mov	sl, r9
  4021da:	f7ff bbbc 	b.w	401956 <_vfiprintf_r+0x7a>
  4021de:	aa0f      	add	r2, sp, #60	; 0x3c
  4021e0:	9904      	ldr	r1, [sp, #16]
  4021e2:	4620      	mov	r0, r4
  4021e4:	f7ff fb3a 	bl	40185c <__sprint_r.part.0>
  4021e8:	bb50      	cbnz	r0, 402240 <_vfiprintf_r+0x964>
  4021ea:	9910      	ldr	r1, [sp, #64]	; 0x40
  4021ec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4021ee:	f101 0e01 	add.w	lr, r1, #1
  4021f2:	46cc      	mov	ip, r9
  4021f4:	e548      	b.n	401c88 <_vfiprintf_r+0x3ac>
  4021f6:	2a00      	cmp	r2, #0
  4021f8:	f040 8140 	bne.w	40247c <_vfiprintf_r+0xba0>
  4021fc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  402200:	2900      	cmp	r1, #0
  402202:	f000 811b 	beq.w	40243c <_vfiprintf_r+0xb60>
  402206:	2201      	movs	r2, #1
  402208:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40220c:	4610      	mov	r0, r2
  40220e:	921d      	str	r2, [sp, #116]	; 0x74
  402210:	911c      	str	r1, [sp, #112]	; 0x70
  402212:	46ca      	mov	sl, r9
  402214:	4601      	mov	r1, r0
  402216:	f10a 0a08 	add.w	sl, sl, #8
  40221a:	3001      	adds	r0, #1
  40221c:	e507      	b.n	401c2e <_vfiprintf_r+0x352>
  40221e:	9b02      	ldr	r3, [sp, #8]
  402220:	2a01      	cmp	r2, #1
  402222:	f000 8098 	beq.w	402356 <_vfiprintf_r+0xa7a>
  402226:	2a02      	cmp	r2, #2
  402228:	d10d      	bne.n	402246 <_vfiprintf_r+0x96a>
  40222a:	9302      	str	r3, [sp, #8]
  40222c:	2600      	movs	r6, #0
  40222e:	2700      	movs	r7, #0
  402230:	e5b0      	b.n	401d94 <_vfiprintf_r+0x4b8>
  402232:	aa0f      	add	r2, sp, #60	; 0x3c
  402234:	9904      	ldr	r1, [sp, #16]
  402236:	9806      	ldr	r0, [sp, #24]
  402238:	f7ff fb10 	bl	40185c <__sprint_r.part.0>
  40223c:	2800      	cmp	r0, #0
  40223e:	d0c9      	beq.n	4021d4 <_vfiprintf_r+0x8f8>
  402240:	f8dd b010 	ldr.w	fp, [sp, #16]
  402244:	e797      	b.n	402176 <_vfiprintf_r+0x89a>
  402246:	9302      	str	r3, [sp, #8]
  402248:	2600      	movs	r6, #0
  40224a:	2700      	movs	r7, #0
  40224c:	4649      	mov	r1, r9
  40224e:	e000      	b.n	402252 <_vfiprintf_r+0x976>
  402250:	4659      	mov	r1, fp
  402252:	08f2      	lsrs	r2, r6, #3
  402254:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  402258:	08f8      	lsrs	r0, r7, #3
  40225a:	f006 0307 	and.w	r3, r6, #7
  40225e:	4607      	mov	r7, r0
  402260:	4616      	mov	r6, r2
  402262:	3330      	adds	r3, #48	; 0x30
  402264:	ea56 0207 	orrs.w	r2, r6, r7
  402268:	f801 3c01 	strb.w	r3, [r1, #-1]
  40226c:	f101 3bff 	add.w	fp, r1, #4294967295
  402270:	d1ee      	bne.n	402250 <_vfiprintf_r+0x974>
  402272:	9a02      	ldr	r2, [sp, #8]
  402274:	07d6      	lsls	r6, r2, #31
  402276:	f57f ad9d 	bpl.w	401db4 <_vfiprintf_r+0x4d8>
  40227a:	2b30      	cmp	r3, #48	; 0x30
  40227c:	f43f ad9a 	beq.w	401db4 <_vfiprintf_r+0x4d8>
  402280:	3902      	subs	r1, #2
  402282:	2330      	movs	r3, #48	; 0x30
  402284:	f80b 3c01 	strb.w	r3, [fp, #-1]
  402288:	eba9 0301 	sub.w	r3, r9, r1
  40228c:	9305      	str	r3, [sp, #20]
  40228e:	468b      	mov	fp, r1
  402290:	e476      	b.n	401b80 <_vfiprintf_r+0x2a4>
  402292:	9b03      	ldr	r3, [sp, #12]
  402294:	9a08      	ldr	r2, [sp, #32]
  402296:	428a      	cmp	r2, r1
  402298:	bfac      	ite	ge
  40229a:	189b      	addge	r3, r3, r2
  40229c:	185b      	addlt	r3, r3, r1
  40229e:	9303      	str	r3, [sp, #12]
  4022a0:	e798      	b.n	4021d4 <_vfiprintf_r+0x8f8>
  4022a2:	2202      	movs	r2, #2
  4022a4:	e44d      	b.n	401b42 <_vfiprintf_r+0x266>
  4022a6:	2f00      	cmp	r7, #0
  4022a8:	bf08      	it	eq
  4022aa:	2e0a      	cmpeq	r6, #10
  4022ac:	d352      	bcc.n	402354 <_vfiprintf_r+0xa78>
  4022ae:	46cb      	mov	fp, r9
  4022b0:	4630      	mov	r0, r6
  4022b2:	4639      	mov	r1, r7
  4022b4:	220a      	movs	r2, #10
  4022b6:	2300      	movs	r3, #0
  4022b8:	f001 fe94 	bl	403fe4 <__aeabi_uldivmod>
  4022bc:	3230      	adds	r2, #48	; 0x30
  4022be:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4022c2:	4630      	mov	r0, r6
  4022c4:	4639      	mov	r1, r7
  4022c6:	2300      	movs	r3, #0
  4022c8:	220a      	movs	r2, #10
  4022ca:	f001 fe8b 	bl	403fe4 <__aeabi_uldivmod>
  4022ce:	4606      	mov	r6, r0
  4022d0:	460f      	mov	r7, r1
  4022d2:	ea56 0307 	orrs.w	r3, r6, r7
  4022d6:	d1eb      	bne.n	4022b0 <_vfiprintf_r+0x9d4>
  4022d8:	e56c      	b.n	401db4 <_vfiprintf_r+0x4d8>
  4022da:	9405      	str	r4, [sp, #20]
  4022dc:	46cb      	mov	fp, r9
  4022de:	e44f      	b.n	401b80 <_vfiprintf_r+0x2a4>
  4022e0:	aa0f      	add	r2, sp, #60	; 0x3c
  4022e2:	9904      	ldr	r1, [sp, #16]
  4022e4:	9806      	ldr	r0, [sp, #24]
  4022e6:	f7ff fab9 	bl	40185c <__sprint_r.part.0>
  4022ea:	2800      	cmp	r0, #0
  4022ec:	d1a8      	bne.n	402240 <_vfiprintf_r+0x964>
  4022ee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4022f0:	46ca      	mov	sl, r9
  4022f2:	e75e      	b.n	4021b2 <_vfiprintf_r+0x8d6>
  4022f4:	aa0f      	add	r2, sp, #60	; 0x3c
  4022f6:	9904      	ldr	r1, [sp, #16]
  4022f8:	9806      	ldr	r0, [sp, #24]
  4022fa:	f7ff faaf 	bl	40185c <__sprint_r.part.0>
  4022fe:	2800      	cmp	r0, #0
  402300:	d19e      	bne.n	402240 <_vfiprintf_r+0x964>
  402302:	46ca      	mov	sl, r9
  402304:	f7ff bbc0 	b.w	401a88 <_vfiprintf_r+0x1ac>
  402308:	004043cc 	.word	0x004043cc
  40230c:	004043bc 	.word	0x004043bc
  402310:	3104      	adds	r1, #4
  402312:	6816      	ldr	r6, [r2, #0]
  402314:	9107      	str	r1, [sp, #28]
  402316:	2201      	movs	r2, #1
  402318:	2700      	movs	r7, #0
  40231a:	e412      	b.n	401b42 <_vfiprintf_r+0x266>
  40231c:	9807      	ldr	r0, [sp, #28]
  40231e:	4601      	mov	r1, r0
  402320:	3104      	adds	r1, #4
  402322:	6806      	ldr	r6, [r0, #0]
  402324:	9107      	str	r1, [sp, #28]
  402326:	2700      	movs	r7, #0
  402328:	e40b      	b.n	401b42 <_vfiprintf_r+0x266>
  40232a:	680e      	ldr	r6, [r1, #0]
  40232c:	3104      	adds	r1, #4
  40232e:	9107      	str	r1, [sp, #28]
  402330:	2700      	movs	r7, #0
  402332:	e591      	b.n	401e58 <_vfiprintf_r+0x57c>
  402334:	9907      	ldr	r1, [sp, #28]
  402336:	680e      	ldr	r6, [r1, #0]
  402338:	460a      	mov	r2, r1
  40233a:	17f7      	asrs	r7, r6, #31
  40233c:	3204      	adds	r2, #4
  40233e:	9207      	str	r2, [sp, #28]
  402340:	4630      	mov	r0, r6
  402342:	4639      	mov	r1, r7
  402344:	e50f      	b.n	401d66 <_vfiprintf_r+0x48a>
  402346:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40234a:	f000 fe7f 	bl	40304c <__retarget_lock_release_recursive>
  40234e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402352:	e71a      	b.n	40218a <_vfiprintf_r+0x8ae>
  402354:	9b02      	ldr	r3, [sp, #8]
  402356:	9302      	str	r3, [sp, #8]
  402358:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40235c:	3630      	adds	r6, #48	; 0x30
  40235e:	2301      	movs	r3, #1
  402360:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  402364:	9305      	str	r3, [sp, #20]
  402366:	e40b      	b.n	401b80 <_vfiprintf_r+0x2a4>
  402368:	aa0f      	add	r2, sp, #60	; 0x3c
  40236a:	9904      	ldr	r1, [sp, #16]
  40236c:	9806      	ldr	r0, [sp, #24]
  40236e:	f7ff fa75 	bl	40185c <__sprint_r.part.0>
  402372:	2800      	cmp	r0, #0
  402374:	f47f af64 	bne.w	402240 <_vfiprintf_r+0x964>
  402378:	9910      	ldr	r1, [sp, #64]	; 0x40
  40237a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40237c:	1c48      	adds	r0, r1, #1
  40237e:	46ca      	mov	sl, r9
  402380:	e651      	b.n	402026 <_vfiprintf_r+0x74a>
  402382:	aa0f      	add	r2, sp, #60	; 0x3c
  402384:	9904      	ldr	r1, [sp, #16]
  402386:	9806      	ldr	r0, [sp, #24]
  402388:	f7ff fa68 	bl	40185c <__sprint_r.part.0>
  40238c:	2800      	cmp	r0, #0
  40238e:	f47f af57 	bne.w	402240 <_vfiprintf_r+0x964>
  402392:	9910      	ldr	r1, [sp, #64]	; 0x40
  402394:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402396:	1c48      	adds	r0, r1, #1
  402398:	46ca      	mov	sl, r9
  40239a:	e448      	b.n	401c2e <_vfiprintf_r+0x352>
  40239c:	2a00      	cmp	r2, #0
  40239e:	f040 8091 	bne.w	4024c4 <_vfiprintf_r+0xbe8>
  4023a2:	2001      	movs	r0, #1
  4023a4:	4611      	mov	r1, r2
  4023a6:	46ca      	mov	sl, r9
  4023a8:	e641      	b.n	40202e <_vfiprintf_r+0x752>
  4023aa:	aa0f      	add	r2, sp, #60	; 0x3c
  4023ac:	9904      	ldr	r1, [sp, #16]
  4023ae:	9806      	ldr	r0, [sp, #24]
  4023b0:	f7ff fa54 	bl	40185c <__sprint_r.part.0>
  4023b4:	2800      	cmp	r0, #0
  4023b6:	f47f af43 	bne.w	402240 <_vfiprintf_r+0x964>
  4023ba:	9810      	ldr	r0, [sp, #64]	; 0x40
  4023bc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4023be:	3001      	adds	r0, #1
  4023c0:	46ca      	mov	sl, r9
  4023c2:	e667      	b.n	402094 <_vfiprintf_r+0x7b8>
  4023c4:	46d3      	mov	fp, sl
  4023c6:	e6d6      	b.n	402176 <_vfiprintf_r+0x89a>
  4023c8:	9e07      	ldr	r6, [sp, #28]
  4023ca:	3607      	adds	r6, #7
  4023cc:	f026 0207 	bic.w	r2, r6, #7
  4023d0:	f102 0108 	add.w	r1, r2, #8
  4023d4:	e9d2 6700 	ldrd	r6, r7, [r2]
  4023d8:	9107      	str	r1, [sp, #28]
  4023da:	2201      	movs	r2, #1
  4023dc:	f7ff bbb1 	b.w	401b42 <_vfiprintf_r+0x266>
  4023e0:	9e07      	ldr	r6, [sp, #28]
  4023e2:	3607      	adds	r6, #7
  4023e4:	f026 0607 	bic.w	r6, r6, #7
  4023e8:	e9d6 0100 	ldrd	r0, r1, [r6]
  4023ec:	f106 0208 	add.w	r2, r6, #8
  4023f0:	9207      	str	r2, [sp, #28]
  4023f2:	4606      	mov	r6, r0
  4023f4:	460f      	mov	r7, r1
  4023f6:	e4b6      	b.n	401d66 <_vfiprintf_r+0x48a>
  4023f8:	9e07      	ldr	r6, [sp, #28]
  4023fa:	3607      	adds	r6, #7
  4023fc:	f026 0207 	bic.w	r2, r6, #7
  402400:	f102 0108 	add.w	r1, r2, #8
  402404:	e9d2 6700 	ldrd	r6, r7, [r2]
  402408:	9107      	str	r1, [sp, #28]
  40240a:	2200      	movs	r2, #0
  40240c:	f7ff bb99 	b.w	401b42 <_vfiprintf_r+0x266>
  402410:	9e07      	ldr	r6, [sp, #28]
  402412:	3607      	adds	r6, #7
  402414:	f026 0107 	bic.w	r1, r6, #7
  402418:	f101 0008 	add.w	r0, r1, #8
  40241c:	9007      	str	r0, [sp, #28]
  40241e:	e9d1 6700 	ldrd	r6, r7, [r1]
  402422:	e519      	b.n	401e58 <_vfiprintf_r+0x57c>
  402424:	46cb      	mov	fp, r9
  402426:	f7ff bbab 	b.w	401b80 <_vfiprintf_r+0x2a4>
  40242a:	252d      	movs	r5, #45	; 0x2d
  40242c:	4276      	negs	r6, r6
  40242e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  402432:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402436:	2201      	movs	r2, #1
  402438:	f7ff bb88 	b.w	401b4c <_vfiprintf_r+0x270>
  40243c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40243e:	b9b3      	cbnz	r3, 40246e <_vfiprintf_r+0xb92>
  402440:	4611      	mov	r1, r2
  402442:	2001      	movs	r0, #1
  402444:	46ca      	mov	sl, r9
  402446:	e5f2      	b.n	40202e <_vfiprintf_r+0x752>
  402448:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40244c:	f000 fdfe 	bl	40304c <__retarget_lock_release_recursive>
  402450:	f04f 33ff 	mov.w	r3, #4294967295
  402454:	9303      	str	r3, [sp, #12]
  402456:	f7ff bb50 	b.w	401afa <_vfiprintf_r+0x21e>
  40245a:	aa0f      	add	r2, sp, #60	; 0x3c
  40245c:	9904      	ldr	r1, [sp, #16]
  40245e:	9806      	ldr	r0, [sp, #24]
  402460:	f7ff f9fc 	bl	40185c <__sprint_r.part.0>
  402464:	2800      	cmp	r0, #0
  402466:	f47f aeeb 	bne.w	402240 <_vfiprintf_r+0x964>
  40246a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40246c:	e6a9      	b.n	4021c2 <_vfiprintf_r+0x8e6>
  40246e:	ab0e      	add	r3, sp, #56	; 0x38
  402470:	2202      	movs	r2, #2
  402472:	931c      	str	r3, [sp, #112]	; 0x70
  402474:	921d      	str	r2, [sp, #116]	; 0x74
  402476:	2001      	movs	r0, #1
  402478:	46ca      	mov	sl, r9
  40247a:	e5d0      	b.n	40201e <_vfiprintf_r+0x742>
  40247c:	aa0f      	add	r2, sp, #60	; 0x3c
  40247e:	9904      	ldr	r1, [sp, #16]
  402480:	9806      	ldr	r0, [sp, #24]
  402482:	f7ff f9eb 	bl	40185c <__sprint_r.part.0>
  402486:	2800      	cmp	r0, #0
  402488:	f47f aeda 	bne.w	402240 <_vfiprintf_r+0x964>
  40248c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40248e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402490:	1c48      	adds	r0, r1, #1
  402492:	46ca      	mov	sl, r9
  402494:	e5a4      	b.n	401fe0 <_vfiprintf_r+0x704>
  402496:	9a07      	ldr	r2, [sp, #28]
  402498:	9903      	ldr	r1, [sp, #12]
  40249a:	6813      	ldr	r3, [r2, #0]
  40249c:	17cd      	asrs	r5, r1, #31
  40249e:	4608      	mov	r0, r1
  4024a0:	3204      	adds	r2, #4
  4024a2:	4629      	mov	r1, r5
  4024a4:	9207      	str	r2, [sp, #28]
  4024a6:	e9c3 0100 	strd	r0, r1, [r3]
  4024aa:	f7ff ba54 	b.w	401956 <_vfiprintf_r+0x7a>
  4024ae:	4658      	mov	r0, fp
  4024b0:	9607      	str	r6, [sp, #28]
  4024b2:	9302      	str	r3, [sp, #8]
  4024b4:	f7ff f964 	bl	401780 <strlen>
  4024b8:	2400      	movs	r4, #0
  4024ba:	9005      	str	r0, [sp, #20]
  4024bc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4024c0:	f7ff bb5e 	b.w	401b80 <_vfiprintf_r+0x2a4>
  4024c4:	aa0f      	add	r2, sp, #60	; 0x3c
  4024c6:	9904      	ldr	r1, [sp, #16]
  4024c8:	9806      	ldr	r0, [sp, #24]
  4024ca:	f7ff f9c7 	bl	40185c <__sprint_r.part.0>
  4024ce:	2800      	cmp	r0, #0
  4024d0:	f47f aeb6 	bne.w	402240 <_vfiprintf_r+0x964>
  4024d4:	9910      	ldr	r1, [sp, #64]	; 0x40
  4024d6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4024d8:	1c48      	adds	r0, r1, #1
  4024da:	46ca      	mov	sl, r9
  4024dc:	e5a7      	b.n	40202e <_vfiprintf_r+0x752>
  4024de:	9910      	ldr	r1, [sp, #64]	; 0x40
  4024e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4024e2:	4e20      	ldr	r6, [pc, #128]	; (402564 <_vfiprintf_r+0xc88>)
  4024e4:	3101      	adds	r1, #1
  4024e6:	f7ff bb90 	b.w	401c0a <_vfiprintf_r+0x32e>
  4024ea:	2c06      	cmp	r4, #6
  4024ec:	bf28      	it	cs
  4024ee:	2406      	movcs	r4, #6
  4024f0:	9405      	str	r4, [sp, #20]
  4024f2:	9607      	str	r6, [sp, #28]
  4024f4:	9401      	str	r4, [sp, #4]
  4024f6:	f8df b070 	ldr.w	fp, [pc, #112]	; 402568 <_vfiprintf_r+0xc8c>
  4024fa:	e4d5      	b.n	401ea8 <_vfiprintf_r+0x5cc>
  4024fc:	9810      	ldr	r0, [sp, #64]	; 0x40
  4024fe:	4e19      	ldr	r6, [pc, #100]	; (402564 <_vfiprintf_r+0xc88>)
  402500:	3001      	adds	r0, #1
  402502:	e603      	b.n	40210c <_vfiprintf_r+0x830>
  402504:	9405      	str	r4, [sp, #20]
  402506:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40250a:	9607      	str	r6, [sp, #28]
  40250c:	9302      	str	r3, [sp, #8]
  40250e:	4604      	mov	r4, r0
  402510:	f7ff bb36 	b.w	401b80 <_vfiprintf_r+0x2a4>
  402514:	4686      	mov	lr, r0
  402516:	f7ff bbce 	b.w	401cb6 <_vfiprintf_r+0x3da>
  40251a:	9806      	ldr	r0, [sp, #24]
  40251c:	aa0f      	add	r2, sp, #60	; 0x3c
  40251e:	4659      	mov	r1, fp
  402520:	f7ff f99c 	bl	40185c <__sprint_r.part.0>
  402524:	2800      	cmp	r0, #0
  402526:	f43f ae24 	beq.w	402172 <_vfiprintf_r+0x896>
  40252a:	e624      	b.n	402176 <_vfiprintf_r+0x89a>
  40252c:	9907      	ldr	r1, [sp, #28]
  40252e:	f898 2001 	ldrb.w	r2, [r8, #1]
  402532:	680c      	ldr	r4, [r1, #0]
  402534:	3104      	adds	r1, #4
  402536:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  40253a:	46b8      	mov	r8, r7
  40253c:	9107      	str	r1, [sp, #28]
  40253e:	f7ff ba3f 	b.w	4019c0 <_vfiprintf_r+0xe4>
  402542:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402546:	e43c      	b.n	401dc2 <_vfiprintf_r+0x4e6>
  402548:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40254c:	e521      	b.n	401f92 <_vfiprintf_r+0x6b6>
  40254e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402552:	f7ff bbf4 	b.w	401d3e <_vfiprintf_r+0x462>
  402556:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40255a:	e491      	b.n	401e80 <_vfiprintf_r+0x5a4>
  40255c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402560:	e469      	b.n	401e36 <_vfiprintf_r+0x55a>
  402562:	bf00      	nop
  402564:	004043bc 	.word	0x004043bc
  402568:	004043b4 	.word	0x004043b4

0040256c <__sbprintf>:
  40256c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402570:	460c      	mov	r4, r1
  402572:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  402576:	8989      	ldrh	r1, [r1, #12]
  402578:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40257a:	89e5      	ldrh	r5, [r4, #14]
  40257c:	9619      	str	r6, [sp, #100]	; 0x64
  40257e:	f021 0102 	bic.w	r1, r1, #2
  402582:	4606      	mov	r6, r0
  402584:	69e0      	ldr	r0, [r4, #28]
  402586:	f8ad 100c 	strh.w	r1, [sp, #12]
  40258a:	4617      	mov	r7, r2
  40258c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  402590:	6a62      	ldr	r2, [r4, #36]	; 0x24
  402592:	f8ad 500e 	strh.w	r5, [sp, #14]
  402596:	4698      	mov	r8, r3
  402598:	ad1a      	add	r5, sp, #104	; 0x68
  40259a:	2300      	movs	r3, #0
  40259c:	9007      	str	r0, [sp, #28]
  40259e:	a816      	add	r0, sp, #88	; 0x58
  4025a0:	9209      	str	r2, [sp, #36]	; 0x24
  4025a2:	9306      	str	r3, [sp, #24]
  4025a4:	9500      	str	r5, [sp, #0]
  4025a6:	9504      	str	r5, [sp, #16]
  4025a8:	9102      	str	r1, [sp, #8]
  4025aa:	9105      	str	r1, [sp, #20]
  4025ac:	f000 fd48 	bl	403040 <__retarget_lock_init_recursive>
  4025b0:	4643      	mov	r3, r8
  4025b2:	463a      	mov	r2, r7
  4025b4:	4669      	mov	r1, sp
  4025b6:	4630      	mov	r0, r6
  4025b8:	f7ff f990 	bl	4018dc <_vfiprintf_r>
  4025bc:	1e05      	subs	r5, r0, #0
  4025be:	db07      	blt.n	4025d0 <__sbprintf+0x64>
  4025c0:	4630      	mov	r0, r6
  4025c2:	4669      	mov	r1, sp
  4025c4:	f000 f928 	bl	402818 <_fflush_r>
  4025c8:	2800      	cmp	r0, #0
  4025ca:	bf18      	it	ne
  4025cc:	f04f 35ff 	movne.w	r5, #4294967295
  4025d0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4025d4:	065b      	lsls	r3, r3, #25
  4025d6:	d503      	bpl.n	4025e0 <__sbprintf+0x74>
  4025d8:	89a3      	ldrh	r3, [r4, #12]
  4025da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4025de:	81a3      	strh	r3, [r4, #12]
  4025e0:	9816      	ldr	r0, [sp, #88]	; 0x58
  4025e2:	f000 fd2f 	bl	403044 <__retarget_lock_close_recursive>
  4025e6:	4628      	mov	r0, r5
  4025e8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4025ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004025f0 <__swsetup_r>:
  4025f0:	b538      	push	{r3, r4, r5, lr}
  4025f2:	4b30      	ldr	r3, [pc, #192]	; (4026b4 <__swsetup_r+0xc4>)
  4025f4:	681b      	ldr	r3, [r3, #0]
  4025f6:	4605      	mov	r5, r0
  4025f8:	460c      	mov	r4, r1
  4025fa:	b113      	cbz	r3, 402602 <__swsetup_r+0x12>
  4025fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4025fe:	2a00      	cmp	r2, #0
  402600:	d038      	beq.n	402674 <__swsetup_r+0x84>
  402602:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402606:	b293      	uxth	r3, r2
  402608:	0718      	lsls	r0, r3, #28
  40260a:	d50c      	bpl.n	402626 <__swsetup_r+0x36>
  40260c:	6920      	ldr	r0, [r4, #16]
  40260e:	b1a8      	cbz	r0, 40263c <__swsetup_r+0x4c>
  402610:	f013 0201 	ands.w	r2, r3, #1
  402614:	d01e      	beq.n	402654 <__swsetup_r+0x64>
  402616:	6963      	ldr	r3, [r4, #20]
  402618:	2200      	movs	r2, #0
  40261a:	425b      	negs	r3, r3
  40261c:	61a3      	str	r3, [r4, #24]
  40261e:	60a2      	str	r2, [r4, #8]
  402620:	b1f0      	cbz	r0, 402660 <__swsetup_r+0x70>
  402622:	2000      	movs	r0, #0
  402624:	bd38      	pop	{r3, r4, r5, pc}
  402626:	06d9      	lsls	r1, r3, #27
  402628:	d53c      	bpl.n	4026a4 <__swsetup_r+0xb4>
  40262a:	0758      	lsls	r0, r3, #29
  40262c:	d426      	bmi.n	40267c <__swsetup_r+0x8c>
  40262e:	6920      	ldr	r0, [r4, #16]
  402630:	f042 0308 	orr.w	r3, r2, #8
  402634:	81a3      	strh	r3, [r4, #12]
  402636:	b29b      	uxth	r3, r3
  402638:	2800      	cmp	r0, #0
  40263a:	d1e9      	bne.n	402610 <__swsetup_r+0x20>
  40263c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402640:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402644:	d0e4      	beq.n	402610 <__swsetup_r+0x20>
  402646:	4628      	mov	r0, r5
  402648:	4621      	mov	r1, r4
  40264a:	f000 fd2f 	bl	4030ac <__smakebuf_r>
  40264e:	89a3      	ldrh	r3, [r4, #12]
  402650:	6920      	ldr	r0, [r4, #16]
  402652:	e7dd      	b.n	402610 <__swsetup_r+0x20>
  402654:	0799      	lsls	r1, r3, #30
  402656:	bf58      	it	pl
  402658:	6962      	ldrpl	r2, [r4, #20]
  40265a:	60a2      	str	r2, [r4, #8]
  40265c:	2800      	cmp	r0, #0
  40265e:	d1e0      	bne.n	402622 <__swsetup_r+0x32>
  402660:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402664:	061a      	lsls	r2, r3, #24
  402666:	d5dd      	bpl.n	402624 <__swsetup_r+0x34>
  402668:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40266c:	81a3      	strh	r3, [r4, #12]
  40266e:	f04f 30ff 	mov.w	r0, #4294967295
  402672:	bd38      	pop	{r3, r4, r5, pc}
  402674:	4618      	mov	r0, r3
  402676:	f000 f927 	bl	4028c8 <__sinit>
  40267a:	e7c2      	b.n	402602 <__swsetup_r+0x12>
  40267c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40267e:	b151      	cbz	r1, 402696 <__swsetup_r+0xa6>
  402680:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402684:	4299      	cmp	r1, r3
  402686:	d004      	beq.n	402692 <__swsetup_r+0xa2>
  402688:	4628      	mov	r0, r5
  40268a:	f000 fa43 	bl	402b14 <_free_r>
  40268e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402692:	2300      	movs	r3, #0
  402694:	6323      	str	r3, [r4, #48]	; 0x30
  402696:	2300      	movs	r3, #0
  402698:	6920      	ldr	r0, [r4, #16]
  40269a:	6063      	str	r3, [r4, #4]
  40269c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4026a0:	6020      	str	r0, [r4, #0]
  4026a2:	e7c5      	b.n	402630 <__swsetup_r+0x40>
  4026a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4026a8:	2309      	movs	r3, #9
  4026aa:	602b      	str	r3, [r5, #0]
  4026ac:	f04f 30ff 	mov.w	r0, #4294967295
  4026b0:	81a2      	strh	r2, [r4, #12]
  4026b2:	bd38      	pop	{r3, r4, r5, pc}
  4026b4:	20400028 	.word	0x20400028

004026b8 <register_fini>:
  4026b8:	4b02      	ldr	r3, [pc, #8]	; (4026c4 <register_fini+0xc>)
  4026ba:	b113      	cbz	r3, 4026c2 <register_fini+0xa>
  4026bc:	4802      	ldr	r0, [pc, #8]	; (4026c8 <register_fini+0x10>)
  4026be:	f000 b805 	b.w	4026cc <atexit>
  4026c2:	4770      	bx	lr
  4026c4:	00000000 	.word	0x00000000
  4026c8:	00402939 	.word	0x00402939

004026cc <atexit>:
  4026cc:	2300      	movs	r3, #0
  4026ce:	4601      	mov	r1, r0
  4026d0:	461a      	mov	r2, r3
  4026d2:	4618      	mov	r0, r3
  4026d4:	f001 bb5e 	b.w	403d94 <__register_exitproc>

004026d8 <__sflush_r>:
  4026d8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4026dc:	b29a      	uxth	r2, r3
  4026de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4026e2:	460d      	mov	r5, r1
  4026e4:	0711      	lsls	r1, r2, #28
  4026e6:	4680      	mov	r8, r0
  4026e8:	d43a      	bmi.n	402760 <__sflush_r+0x88>
  4026ea:	686a      	ldr	r2, [r5, #4]
  4026ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4026f0:	2a00      	cmp	r2, #0
  4026f2:	81ab      	strh	r3, [r5, #12]
  4026f4:	dd6f      	ble.n	4027d6 <__sflush_r+0xfe>
  4026f6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4026f8:	2c00      	cmp	r4, #0
  4026fa:	d049      	beq.n	402790 <__sflush_r+0xb8>
  4026fc:	2200      	movs	r2, #0
  4026fe:	b29b      	uxth	r3, r3
  402700:	f8d8 6000 	ldr.w	r6, [r8]
  402704:	f8c8 2000 	str.w	r2, [r8]
  402708:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40270c:	d067      	beq.n	4027de <__sflush_r+0x106>
  40270e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402710:	075f      	lsls	r7, r3, #29
  402712:	d505      	bpl.n	402720 <__sflush_r+0x48>
  402714:	6869      	ldr	r1, [r5, #4]
  402716:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402718:	1a52      	subs	r2, r2, r1
  40271a:	b10b      	cbz	r3, 402720 <__sflush_r+0x48>
  40271c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40271e:	1ad2      	subs	r2, r2, r3
  402720:	2300      	movs	r3, #0
  402722:	69e9      	ldr	r1, [r5, #28]
  402724:	4640      	mov	r0, r8
  402726:	47a0      	blx	r4
  402728:	1c44      	adds	r4, r0, #1
  40272a:	d03c      	beq.n	4027a6 <__sflush_r+0xce>
  40272c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402730:	692a      	ldr	r2, [r5, #16]
  402732:	602a      	str	r2, [r5, #0]
  402734:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402738:	2200      	movs	r2, #0
  40273a:	81ab      	strh	r3, [r5, #12]
  40273c:	04db      	lsls	r3, r3, #19
  40273e:	606a      	str	r2, [r5, #4]
  402740:	d447      	bmi.n	4027d2 <__sflush_r+0xfa>
  402742:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402744:	f8c8 6000 	str.w	r6, [r8]
  402748:	b311      	cbz	r1, 402790 <__sflush_r+0xb8>
  40274a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40274e:	4299      	cmp	r1, r3
  402750:	d002      	beq.n	402758 <__sflush_r+0x80>
  402752:	4640      	mov	r0, r8
  402754:	f000 f9de 	bl	402b14 <_free_r>
  402758:	2000      	movs	r0, #0
  40275a:	6328      	str	r0, [r5, #48]	; 0x30
  40275c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402760:	692e      	ldr	r6, [r5, #16]
  402762:	b1ae      	cbz	r6, 402790 <__sflush_r+0xb8>
  402764:	682c      	ldr	r4, [r5, #0]
  402766:	602e      	str	r6, [r5, #0]
  402768:	0791      	lsls	r1, r2, #30
  40276a:	bf0c      	ite	eq
  40276c:	696b      	ldreq	r3, [r5, #20]
  40276e:	2300      	movne	r3, #0
  402770:	1ba4      	subs	r4, r4, r6
  402772:	60ab      	str	r3, [r5, #8]
  402774:	e00a      	b.n	40278c <__sflush_r+0xb4>
  402776:	4623      	mov	r3, r4
  402778:	4632      	mov	r2, r6
  40277a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40277c:	69e9      	ldr	r1, [r5, #28]
  40277e:	4640      	mov	r0, r8
  402780:	47b8      	blx	r7
  402782:	2800      	cmp	r0, #0
  402784:	eba4 0400 	sub.w	r4, r4, r0
  402788:	4406      	add	r6, r0
  40278a:	dd04      	ble.n	402796 <__sflush_r+0xbe>
  40278c:	2c00      	cmp	r4, #0
  40278e:	dcf2      	bgt.n	402776 <__sflush_r+0x9e>
  402790:	2000      	movs	r0, #0
  402792:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402796:	89ab      	ldrh	r3, [r5, #12]
  402798:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40279c:	81ab      	strh	r3, [r5, #12]
  40279e:	f04f 30ff 	mov.w	r0, #4294967295
  4027a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4027a6:	f8d8 4000 	ldr.w	r4, [r8]
  4027aa:	2c1d      	cmp	r4, #29
  4027ac:	d8f3      	bhi.n	402796 <__sflush_r+0xbe>
  4027ae:	4b19      	ldr	r3, [pc, #100]	; (402814 <__sflush_r+0x13c>)
  4027b0:	40e3      	lsrs	r3, r4
  4027b2:	43db      	mvns	r3, r3
  4027b4:	f013 0301 	ands.w	r3, r3, #1
  4027b8:	d1ed      	bne.n	402796 <__sflush_r+0xbe>
  4027ba:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4027be:	606b      	str	r3, [r5, #4]
  4027c0:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4027c4:	6929      	ldr	r1, [r5, #16]
  4027c6:	81ab      	strh	r3, [r5, #12]
  4027c8:	04da      	lsls	r2, r3, #19
  4027ca:	6029      	str	r1, [r5, #0]
  4027cc:	d5b9      	bpl.n	402742 <__sflush_r+0x6a>
  4027ce:	2c00      	cmp	r4, #0
  4027d0:	d1b7      	bne.n	402742 <__sflush_r+0x6a>
  4027d2:	6528      	str	r0, [r5, #80]	; 0x50
  4027d4:	e7b5      	b.n	402742 <__sflush_r+0x6a>
  4027d6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4027d8:	2a00      	cmp	r2, #0
  4027da:	dc8c      	bgt.n	4026f6 <__sflush_r+0x1e>
  4027dc:	e7d8      	b.n	402790 <__sflush_r+0xb8>
  4027de:	2301      	movs	r3, #1
  4027e0:	69e9      	ldr	r1, [r5, #28]
  4027e2:	4640      	mov	r0, r8
  4027e4:	47a0      	blx	r4
  4027e6:	1c43      	adds	r3, r0, #1
  4027e8:	4602      	mov	r2, r0
  4027ea:	d002      	beq.n	4027f2 <__sflush_r+0x11a>
  4027ec:	89ab      	ldrh	r3, [r5, #12]
  4027ee:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4027f0:	e78e      	b.n	402710 <__sflush_r+0x38>
  4027f2:	f8d8 3000 	ldr.w	r3, [r8]
  4027f6:	2b00      	cmp	r3, #0
  4027f8:	d0f8      	beq.n	4027ec <__sflush_r+0x114>
  4027fa:	2b1d      	cmp	r3, #29
  4027fc:	d001      	beq.n	402802 <__sflush_r+0x12a>
  4027fe:	2b16      	cmp	r3, #22
  402800:	d102      	bne.n	402808 <__sflush_r+0x130>
  402802:	f8c8 6000 	str.w	r6, [r8]
  402806:	e7c3      	b.n	402790 <__sflush_r+0xb8>
  402808:	89ab      	ldrh	r3, [r5, #12]
  40280a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40280e:	81ab      	strh	r3, [r5, #12]
  402810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402814:	20400001 	.word	0x20400001

00402818 <_fflush_r>:
  402818:	b538      	push	{r3, r4, r5, lr}
  40281a:	460d      	mov	r5, r1
  40281c:	4604      	mov	r4, r0
  40281e:	b108      	cbz	r0, 402824 <_fflush_r+0xc>
  402820:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402822:	b1bb      	cbz	r3, 402854 <_fflush_r+0x3c>
  402824:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  402828:	b188      	cbz	r0, 40284e <_fflush_r+0x36>
  40282a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40282c:	07db      	lsls	r3, r3, #31
  40282e:	d401      	bmi.n	402834 <_fflush_r+0x1c>
  402830:	0581      	lsls	r1, r0, #22
  402832:	d517      	bpl.n	402864 <_fflush_r+0x4c>
  402834:	4620      	mov	r0, r4
  402836:	4629      	mov	r1, r5
  402838:	f7ff ff4e 	bl	4026d8 <__sflush_r>
  40283c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40283e:	07da      	lsls	r2, r3, #31
  402840:	4604      	mov	r4, r0
  402842:	d402      	bmi.n	40284a <_fflush_r+0x32>
  402844:	89ab      	ldrh	r3, [r5, #12]
  402846:	059b      	lsls	r3, r3, #22
  402848:	d507      	bpl.n	40285a <_fflush_r+0x42>
  40284a:	4620      	mov	r0, r4
  40284c:	bd38      	pop	{r3, r4, r5, pc}
  40284e:	4604      	mov	r4, r0
  402850:	4620      	mov	r0, r4
  402852:	bd38      	pop	{r3, r4, r5, pc}
  402854:	f000 f838 	bl	4028c8 <__sinit>
  402858:	e7e4      	b.n	402824 <_fflush_r+0xc>
  40285a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40285c:	f000 fbf6 	bl	40304c <__retarget_lock_release_recursive>
  402860:	4620      	mov	r0, r4
  402862:	bd38      	pop	{r3, r4, r5, pc}
  402864:	6da8      	ldr	r0, [r5, #88]	; 0x58
  402866:	f000 fbef 	bl	403048 <__retarget_lock_acquire_recursive>
  40286a:	e7e3      	b.n	402834 <_fflush_r+0x1c>

0040286c <_cleanup_r>:
  40286c:	4901      	ldr	r1, [pc, #4]	; (402874 <_cleanup_r+0x8>)
  40286e:	f000 bbaf 	b.w	402fd0 <_fwalk_reent>
  402872:	bf00      	nop
  402874:	00403e7d 	.word	0x00403e7d

00402878 <std.isra.0>:
  402878:	b510      	push	{r4, lr}
  40287a:	2300      	movs	r3, #0
  40287c:	4604      	mov	r4, r0
  40287e:	8181      	strh	r1, [r0, #12]
  402880:	81c2      	strh	r2, [r0, #14]
  402882:	6003      	str	r3, [r0, #0]
  402884:	6043      	str	r3, [r0, #4]
  402886:	6083      	str	r3, [r0, #8]
  402888:	6643      	str	r3, [r0, #100]	; 0x64
  40288a:	6103      	str	r3, [r0, #16]
  40288c:	6143      	str	r3, [r0, #20]
  40288e:	6183      	str	r3, [r0, #24]
  402890:	4619      	mov	r1, r3
  402892:	2208      	movs	r2, #8
  402894:	305c      	adds	r0, #92	; 0x5c
  402896:	f7fe ff13 	bl	4016c0 <memset>
  40289a:	4807      	ldr	r0, [pc, #28]	; (4028b8 <std.isra.0+0x40>)
  40289c:	4907      	ldr	r1, [pc, #28]	; (4028bc <std.isra.0+0x44>)
  40289e:	4a08      	ldr	r2, [pc, #32]	; (4028c0 <std.isra.0+0x48>)
  4028a0:	4b08      	ldr	r3, [pc, #32]	; (4028c4 <std.isra.0+0x4c>)
  4028a2:	6220      	str	r0, [r4, #32]
  4028a4:	61e4      	str	r4, [r4, #28]
  4028a6:	6261      	str	r1, [r4, #36]	; 0x24
  4028a8:	62a2      	str	r2, [r4, #40]	; 0x28
  4028aa:	62e3      	str	r3, [r4, #44]	; 0x2c
  4028ac:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4028b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4028b4:	f000 bbc4 	b.w	403040 <__retarget_lock_init_recursive>
  4028b8:	00403bc1 	.word	0x00403bc1
  4028bc:	00403be5 	.word	0x00403be5
  4028c0:	00403c21 	.word	0x00403c21
  4028c4:	00403c41 	.word	0x00403c41

004028c8 <__sinit>:
  4028c8:	b510      	push	{r4, lr}
  4028ca:	4604      	mov	r4, r0
  4028cc:	4812      	ldr	r0, [pc, #72]	; (402918 <__sinit+0x50>)
  4028ce:	f000 fbbb 	bl	403048 <__retarget_lock_acquire_recursive>
  4028d2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4028d4:	b9d2      	cbnz	r2, 40290c <__sinit+0x44>
  4028d6:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4028da:	4810      	ldr	r0, [pc, #64]	; (40291c <__sinit+0x54>)
  4028dc:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4028e0:	2103      	movs	r1, #3
  4028e2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4028e6:	63e0      	str	r0, [r4, #60]	; 0x3c
  4028e8:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4028ec:	6860      	ldr	r0, [r4, #4]
  4028ee:	2104      	movs	r1, #4
  4028f0:	f7ff ffc2 	bl	402878 <std.isra.0>
  4028f4:	2201      	movs	r2, #1
  4028f6:	2109      	movs	r1, #9
  4028f8:	68a0      	ldr	r0, [r4, #8]
  4028fa:	f7ff ffbd 	bl	402878 <std.isra.0>
  4028fe:	2202      	movs	r2, #2
  402900:	2112      	movs	r1, #18
  402902:	68e0      	ldr	r0, [r4, #12]
  402904:	f7ff ffb8 	bl	402878 <std.isra.0>
  402908:	2301      	movs	r3, #1
  40290a:	63a3      	str	r3, [r4, #56]	; 0x38
  40290c:	4802      	ldr	r0, [pc, #8]	; (402918 <__sinit+0x50>)
  40290e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402912:	f000 bb9b 	b.w	40304c <__retarget_lock_release_recursive>
  402916:	bf00      	nop
  402918:	2043b4c8 	.word	0x2043b4c8
  40291c:	0040286d 	.word	0x0040286d

00402920 <__sfp_lock_acquire>:
  402920:	4801      	ldr	r0, [pc, #4]	; (402928 <__sfp_lock_acquire+0x8>)
  402922:	f000 bb91 	b.w	403048 <__retarget_lock_acquire_recursive>
  402926:	bf00      	nop
  402928:	2043b4dc 	.word	0x2043b4dc

0040292c <__sfp_lock_release>:
  40292c:	4801      	ldr	r0, [pc, #4]	; (402934 <__sfp_lock_release+0x8>)
  40292e:	f000 bb8d 	b.w	40304c <__retarget_lock_release_recursive>
  402932:	bf00      	nop
  402934:	2043b4dc 	.word	0x2043b4dc

00402938 <__libc_fini_array>:
  402938:	b538      	push	{r3, r4, r5, lr}
  40293a:	4c0a      	ldr	r4, [pc, #40]	; (402964 <__libc_fini_array+0x2c>)
  40293c:	4d0a      	ldr	r5, [pc, #40]	; (402968 <__libc_fini_array+0x30>)
  40293e:	1b64      	subs	r4, r4, r5
  402940:	10a4      	asrs	r4, r4, #2
  402942:	d00a      	beq.n	40295a <__libc_fini_array+0x22>
  402944:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402948:	3b01      	subs	r3, #1
  40294a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40294e:	3c01      	subs	r4, #1
  402950:	f855 3904 	ldr.w	r3, [r5], #-4
  402954:	4798      	blx	r3
  402956:	2c00      	cmp	r4, #0
  402958:	d1f9      	bne.n	40294e <__libc_fini_array+0x16>
  40295a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40295e:	f001 bdd1 	b.w	404504 <_fini>
  402962:	bf00      	nop
  402964:	00404514 	.word	0x00404514
  402968:	00404510 	.word	0x00404510

0040296c <__fputwc>:
  40296c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402970:	b082      	sub	sp, #8
  402972:	4680      	mov	r8, r0
  402974:	4689      	mov	r9, r1
  402976:	4614      	mov	r4, r2
  402978:	f000 fb54 	bl	403024 <__locale_mb_cur_max>
  40297c:	2801      	cmp	r0, #1
  40297e:	d036      	beq.n	4029ee <__fputwc+0x82>
  402980:	464a      	mov	r2, r9
  402982:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402986:	a901      	add	r1, sp, #4
  402988:	4640      	mov	r0, r8
  40298a:	f001 f9b5 	bl	403cf8 <_wcrtomb_r>
  40298e:	1c42      	adds	r2, r0, #1
  402990:	4606      	mov	r6, r0
  402992:	d025      	beq.n	4029e0 <__fputwc+0x74>
  402994:	b3a8      	cbz	r0, 402a02 <__fputwc+0x96>
  402996:	f89d e004 	ldrb.w	lr, [sp, #4]
  40299a:	2500      	movs	r5, #0
  40299c:	f10d 0a04 	add.w	sl, sp, #4
  4029a0:	e009      	b.n	4029b6 <__fputwc+0x4a>
  4029a2:	6823      	ldr	r3, [r4, #0]
  4029a4:	1c5a      	adds	r2, r3, #1
  4029a6:	6022      	str	r2, [r4, #0]
  4029a8:	f883 e000 	strb.w	lr, [r3]
  4029ac:	3501      	adds	r5, #1
  4029ae:	42b5      	cmp	r5, r6
  4029b0:	d227      	bcs.n	402a02 <__fputwc+0x96>
  4029b2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4029b6:	68a3      	ldr	r3, [r4, #8]
  4029b8:	3b01      	subs	r3, #1
  4029ba:	2b00      	cmp	r3, #0
  4029bc:	60a3      	str	r3, [r4, #8]
  4029be:	daf0      	bge.n	4029a2 <__fputwc+0x36>
  4029c0:	69a7      	ldr	r7, [r4, #24]
  4029c2:	42bb      	cmp	r3, r7
  4029c4:	4671      	mov	r1, lr
  4029c6:	4622      	mov	r2, r4
  4029c8:	4640      	mov	r0, r8
  4029ca:	db02      	blt.n	4029d2 <__fputwc+0x66>
  4029cc:	f1be 0f0a 	cmp.w	lr, #10
  4029d0:	d1e7      	bne.n	4029a2 <__fputwc+0x36>
  4029d2:	f001 f939 	bl	403c48 <__swbuf_r>
  4029d6:	1c43      	adds	r3, r0, #1
  4029d8:	d1e8      	bne.n	4029ac <__fputwc+0x40>
  4029da:	b002      	add	sp, #8
  4029dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4029e0:	89a3      	ldrh	r3, [r4, #12]
  4029e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4029e6:	81a3      	strh	r3, [r4, #12]
  4029e8:	b002      	add	sp, #8
  4029ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4029ee:	f109 33ff 	add.w	r3, r9, #4294967295
  4029f2:	2bfe      	cmp	r3, #254	; 0xfe
  4029f4:	d8c4      	bhi.n	402980 <__fputwc+0x14>
  4029f6:	fa5f fe89 	uxtb.w	lr, r9
  4029fa:	4606      	mov	r6, r0
  4029fc:	f88d e004 	strb.w	lr, [sp, #4]
  402a00:	e7cb      	b.n	40299a <__fputwc+0x2e>
  402a02:	4648      	mov	r0, r9
  402a04:	b002      	add	sp, #8
  402a06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a0a:	bf00      	nop

00402a0c <_fputwc_r>:
  402a0c:	b530      	push	{r4, r5, lr}
  402a0e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  402a10:	f013 0f01 	tst.w	r3, #1
  402a14:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402a18:	4614      	mov	r4, r2
  402a1a:	b083      	sub	sp, #12
  402a1c:	4605      	mov	r5, r0
  402a1e:	b29a      	uxth	r2, r3
  402a20:	d101      	bne.n	402a26 <_fputwc_r+0x1a>
  402a22:	0590      	lsls	r0, r2, #22
  402a24:	d51c      	bpl.n	402a60 <_fputwc_r+0x54>
  402a26:	0490      	lsls	r0, r2, #18
  402a28:	d406      	bmi.n	402a38 <_fputwc_r+0x2c>
  402a2a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402a2c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402a30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  402a34:	81a3      	strh	r3, [r4, #12]
  402a36:	6662      	str	r2, [r4, #100]	; 0x64
  402a38:	4628      	mov	r0, r5
  402a3a:	4622      	mov	r2, r4
  402a3c:	f7ff ff96 	bl	40296c <__fputwc>
  402a40:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402a42:	07da      	lsls	r2, r3, #31
  402a44:	4605      	mov	r5, r0
  402a46:	d402      	bmi.n	402a4e <_fputwc_r+0x42>
  402a48:	89a3      	ldrh	r3, [r4, #12]
  402a4a:	059b      	lsls	r3, r3, #22
  402a4c:	d502      	bpl.n	402a54 <_fputwc_r+0x48>
  402a4e:	4628      	mov	r0, r5
  402a50:	b003      	add	sp, #12
  402a52:	bd30      	pop	{r4, r5, pc}
  402a54:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402a56:	f000 faf9 	bl	40304c <__retarget_lock_release_recursive>
  402a5a:	4628      	mov	r0, r5
  402a5c:	b003      	add	sp, #12
  402a5e:	bd30      	pop	{r4, r5, pc}
  402a60:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402a62:	9101      	str	r1, [sp, #4]
  402a64:	f000 faf0 	bl	403048 <__retarget_lock_acquire_recursive>
  402a68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402a6c:	9901      	ldr	r1, [sp, #4]
  402a6e:	b29a      	uxth	r2, r3
  402a70:	e7d9      	b.n	402a26 <_fputwc_r+0x1a>
  402a72:	bf00      	nop

00402a74 <_malloc_trim_r>:
  402a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402a76:	4f24      	ldr	r7, [pc, #144]	; (402b08 <_malloc_trim_r+0x94>)
  402a78:	460c      	mov	r4, r1
  402a7a:	4606      	mov	r6, r0
  402a7c:	f000 fedc 	bl	403838 <__malloc_lock>
  402a80:	68bb      	ldr	r3, [r7, #8]
  402a82:	685d      	ldr	r5, [r3, #4]
  402a84:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402a88:	310f      	adds	r1, #15
  402a8a:	f025 0503 	bic.w	r5, r5, #3
  402a8e:	4429      	add	r1, r5
  402a90:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402a94:	f021 010f 	bic.w	r1, r1, #15
  402a98:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402a9c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402aa0:	db07      	blt.n	402ab2 <_malloc_trim_r+0x3e>
  402aa2:	2100      	movs	r1, #0
  402aa4:	4630      	mov	r0, r6
  402aa6:	f001 f879 	bl	403b9c <_sbrk_r>
  402aaa:	68bb      	ldr	r3, [r7, #8]
  402aac:	442b      	add	r3, r5
  402aae:	4298      	cmp	r0, r3
  402ab0:	d004      	beq.n	402abc <_malloc_trim_r+0x48>
  402ab2:	4630      	mov	r0, r6
  402ab4:	f000 fec6 	bl	403844 <__malloc_unlock>
  402ab8:	2000      	movs	r0, #0
  402aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402abc:	4261      	negs	r1, r4
  402abe:	4630      	mov	r0, r6
  402ac0:	f001 f86c 	bl	403b9c <_sbrk_r>
  402ac4:	3001      	adds	r0, #1
  402ac6:	d00d      	beq.n	402ae4 <_malloc_trim_r+0x70>
  402ac8:	4b10      	ldr	r3, [pc, #64]	; (402b0c <_malloc_trim_r+0x98>)
  402aca:	68ba      	ldr	r2, [r7, #8]
  402acc:	6819      	ldr	r1, [r3, #0]
  402ace:	1b2d      	subs	r5, r5, r4
  402ad0:	f045 0501 	orr.w	r5, r5, #1
  402ad4:	4630      	mov	r0, r6
  402ad6:	1b09      	subs	r1, r1, r4
  402ad8:	6055      	str	r5, [r2, #4]
  402ada:	6019      	str	r1, [r3, #0]
  402adc:	f000 feb2 	bl	403844 <__malloc_unlock>
  402ae0:	2001      	movs	r0, #1
  402ae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402ae4:	2100      	movs	r1, #0
  402ae6:	4630      	mov	r0, r6
  402ae8:	f001 f858 	bl	403b9c <_sbrk_r>
  402aec:	68ba      	ldr	r2, [r7, #8]
  402aee:	1a83      	subs	r3, r0, r2
  402af0:	2b0f      	cmp	r3, #15
  402af2:	ddde      	ble.n	402ab2 <_malloc_trim_r+0x3e>
  402af4:	4c06      	ldr	r4, [pc, #24]	; (402b10 <_malloc_trim_r+0x9c>)
  402af6:	4905      	ldr	r1, [pc, #20]	; (402b0c <_malloc_trim_r+0x98>)
  402af8:	6824      	ldr	r4, [r4, #0]
  402afa:	f043 0301 	orr.w	r3, r3, #1
  402afe:	1b00      	subs	r0, r0, r4
  402b00:	6053      	str	r3, [r2, #4]
  402b02:	6008      	str	r0, [r1, #0]
  402b04:	e7d5      	b.n	402ab2 <_malloc_trim_r+0x3e>
  402b06:	bf00      	nop
  402b08:	204005c8 	.word	0x204005c8
  402b0c:	2043b3f4 	.word	0x2043b3f4
  402b10:	204009d0 	.word	0x204009d0

00402b14 <_free_r>:
  402b14:	2900      	cmp	r1, #0
  402b16:	d044      	beq.n	402ba2 <_free_r+0x8e>
  402b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402b1c:	460d      	mov	r5, r1
  402b1e:	4680      	mov	r8, r0
  402b20:	f000 fe8a 	bl	403838 <__malloc_lock>
  402b24:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402b28:	4969      	ldr	r1, [pc, #420]	; (402cd0 <_free_r+0x1bc>)
  402b2a:	f027 0301 	bic.w	r3, r7, #1
  402b2e:	f1a5 0408 	sub.w	r4, r5, #8
  402b32:	18e2      	adds	r2, r4, r3
  402b34:	688e      	ldr	r6, [r1, #8]
  402b36:	6850      	ldr	r0, [r2, #4]
  402b38:	42b2      	cmp	r2, r6
  402b3a:	f020 0003 	bic.w	r0, r0, #3
  402b3e:	d05e      	beq.n	402bfe <_free_r+0xea>
  402b40:	07fe      	lsls	r6, r7, #31
  402b42:	6050      	str	r0, [r2, #4]
  402b44:	d40b      	bmi.n	402b5e <_free_r+0x4a>
  402b46:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402b4a:	1be4      	subs	r4, r4, r7
  402b4c:	f101 0e08 	add.w	lr, r1, #8
  402b50:	68a5      	ldr	r5, [r4, #8]
  402b52:	4575      	cmp	r5, lr
  402b54:	443b      	add	r3, r7
  402b56:	d06d      	beq.n	402c34 <_free_r+0x120>
  402b58:	68e7      	ldr	r7, [r4, #12]
  402b5a:	60ef      	str	r7, [r5, #12]
  402b5c:	60bd      	str	r5, [r7, #8]
  402b5e:	1815      	adds	r5, r2, r0
  402b60:	686d      	ldr	r5, [r5, #4]
  402b62:	07ed      	lsls	r5, r5, #31
  402b64:	d53e      	bpl.n	402be4 <_free_r+0xd0>
  402b66:	f043 0201 	orr.w	r2, r3, #1
  402b6a:	6062      	str	r2, [r4, #4]
  402b6c:	50e3      	str	r3, [r4, r3]
  402b6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402b72:	d217      	bcs.n	402ba4 <_free_r+0x90>
  402b74:	08db      	lsrs	r3, r3, #3
  402b76:	1c58      	adds	r0, r3, #1
  402b78:	109a      	asrs	r2, r3, #2
  402b7a:	684d      	ldr	r5, [r1, #4]
  402b7c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402b80:	60a7      	str	r7, [r4, #8]
  402b82:	2301      	movs	r3, #1
  402b84:	4093      	lsls	r3, r2
  402b86:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  402b8a:	432b      	orrs	r3, r5
  402b8c:	3a08      	subs	r2, #8
  402b8e:	60e2      	str	r2, [r4, #12]
  402b90:	604b      	str	r3, [r1, #4]
  402b92:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402b96:	60fc      	str	r4, [r7, #12]
  402b98:	4640      	mov	r0, r8
  402b9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402b9e:	f000 be51 	b.w	403844 <__malloc_unlock>
  402ba2:	4770      	bx	lr
  402ba4:	0a5a      	lsrs	r2, r3, #9
  402ba6:	2a04      	cmp	r2, #4
  402ba8:	d852      	bhi.n	402c50 <_free_r+0x13c>
  402baa:	099a      	lsrs	r2, r3, #6
  402bac:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402bb0:	00ff      	lsls	r7, r7, #3
  402bb2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402bb6:	19c8      	adds	r0, r1, r7
  402bb8:	59ca      	ldr	r2, [r1, r7]
  402bba:	3808      	subs	r0, #8
  402bbc:	4290      	cmp	r0, r2
  402bbe:	d04f      	beq.n	402c60 <_free_r+0x14c>
  402bc0:	6851      	ldr	r1, [r2, #4]
  402bc2:	f021 0103 	bic.w	r1, r1, #3
  402bc6:	428b      	cmp	r3, r1
  402bc8:	d232      	bcs.n	402c30 <_free_r+0x11c>
  402bca:	6892      	ldr	r2, [r2, #8]
  402bcc:	4290      	cmp	r0, r2
  402bce:	d1f7      	bne.n	402bc0 <_free_r+0xac>
  402bd0:	68c3      	ldr	r3, [r0, #12]
  402bd2:	60a0      	str	r0, [r4, #8]
  402bd4:	60e3      	str	r3, [r4, #12]
  402bd6:	609c      	str	r4, [r3, #8]
  402bd8:	60c4      	str	r4, [r0, #12]
  402bda:	4640      	mov	r0, r8
  402bdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402be0:	f000 be30 	b.w	403844 <__malloc_unlock>
  402be4:	6895      	ldr	r5, [r2, #8]
  402be6:	4f3b      	ldr	r7, [pc, #236]	; (402cd4 <_free_r+0x1c0>)
  402be8:	42bd      	cmp	r5, r7
  402bea:	4403      	add	r3, r0
  402bec:	d040      	beq.n	402c70 <_free_r+0x15c>
  402bee:	68d0      	ldr	r0, [r2, #12]
  402bf0:	60e8      	str	r0, [r5, #12]
  402bf2:	f043 0201 	orr.w	r2, r3, #1
  402bf6:	6085      	str	r5, [r0, #8]
  402bf8:	6062      	str	r2, [r4, #4]
  402bfa:	50e3      	str	r3, [r4, r3]
  402bfc:	e7b7      	b.n	402b6e <_free_r+0x5a>
  402bfe:	07ff      	lsls	r7, r7, #31
  402c00:	4403      	add	r3, r0
  402c02:	d407      	bmi.n	402c14 <_free_r+0x100>
  402c04:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402c08:	1aa4      	subs	r4, r4, r2
  402c0a:	4413      	add	r3, r2
  402c0c:	68a0      	ldr	r0, [r4, #8]
  402c0e:	68e2      	ldr	r2, [r4, #12]
  402c10:	60c2      	str	r2, [r0, #12]
  402c12:	6090      	str	r0, [r2, #8]
  402c14:	4a30      	ldr	r2, [pc, #192]	; (402cd8 <_free_r+0x1c4>)
  402c16:	6812      	ldr	r2, [r2, #0]
  402c18:	f043 0001 	orr.w	r0, r3, #1
  402c1c:	4293      	cmp	r3, r2
  402c1e:	6060      	str	r0, [r4, #4]
  402c20:	608c      	str	r4, [r1, #8]
  402c22:	d3b9      	bcc.n	402b98 <_free_r+0x84>
  402c24:	4b2d      	ldr	r3, [pc, #180]	; (402cdc <_free_r+0x1c8>)
  402c26:	4640      	mov	r0, r8
  402c28:	6819      	ldr	r1, [r3, #0]
  402c2a:	f7ff ff23 	bl	402a74 <_malloc_trim_r>
  402c2e:	e7b3      	b.n	402b98 <_free_r+0x84>
  402c30:	4610      	mov	r0, r2
  402c32:	e7cd      	b.n	402bd0 <_free_r+0xbc>
  402c34:	1811      	adds	r1, r2, r0
  402c36:	6849      	ldr	r1, [r1, #4]
  402c38:	07c9      	lsls	r1, r1, #31
  402c3a:	d444      	bmi.n	402cc6 <_free_r+0x1b2>
  402c3c:	6891      	ldr	r1, [r2, #8]
  402c3e:	68d2      	ldr	r2, [r2, #12]
  402c40:	60ca      	str	r2, [r1, #12]
  402c42:	4403      	add	r3, r0
  402c44:	f043 0001 	orr.w	r0, r3, #1
  402c48:	6091      	str	r1, [r2, #8]
  402c4a:	6060      	str	r0, [r4, #4]
  402c4c:	50e3      	str	r3, [r4, r3]
  402c4e:	e7a3      	b.n	402b98 <_free_r+0x84>
  402c50:	2a14      	cmp	r2, #20
  402c52:	d816      	bhi.n	402c82 <_free_r+0x16e>
  402c54:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402c58:	00ff      	lsls	r7, r7, #3
  402c5a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402c5e:	e7aa      	b.n	402bb6 <_free_r+0xa2>
  402c60:	10aa      	asrs	r2, r5, #2
  402c62:	2301      	movs	r3, #1
  402c64:	684d      	ldr	r5, [r1, #4]
  402c66:	4093      	lsls	r3, r2
  402c68:	432b      	orrs	r3, r5
  402c6a:	604b      	str	r3, [r1, #4]
  402c6c:	4603      	mov	r3, r0
  402c6e:	e7b0      	b.n	402bd2 <_free_r+0xbe>
  402c70:	f043 0201 	orr.w	r2, r3, #1
  402c74:	614c      	str	r4, [r1, #20]
  402c76:	610c      	str	r4, [r1, #16]
  402c78:	60e5      	str	r5, [r4, #12]
  402c7a:	60a5      	str	r5, [r4, #8]
  402c7c:	6062      	str	r2, [r4, #4]
  402c7e:	50e3      	str	r3, [r4, r3]
  402c80:	e78a      	b.n	402b98 <_free_r+0x84>
  402c82:	2a54      	cmp	r2, #84	; 0x54
  402c84:	d806      	bhi.n	402c94 <_free_r+0x180>
  402c86:	0b1a      	lsrs	r2, r3, #12
  402c88:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402c8c:	00ff      	lsls	r7, r7, #3
  402c8e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402c92:	e790      	b.n	402bb6 <_free_r+0xa2>
  402c94:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402c98:	d806      	bhi.n	402ca8 <_free_r+0x194>
  402c9a:	0bda      	lsrs	r2, r3, #15
  402c9c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402ca0:	00ff      	lsls	r7, r7, #3
  402ca2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402ca6:	e786      	b.n	402bb6 <_free_r+0xa2>
  402ca8:	f240 5054 	movw	r0, #1364	; 0x554
  402cac:	4282      	cmp	r2, r0
  402cae:	d806      	bhi.n	402cbe <_free_r+0x1aa>
  402cb0:	0c9a      	lsrs	r2, r3, #18
  402cb2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402cb6:	00ff      	lsls	r7, r7, #3
  402cb8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402cbc:	e77b      	b.n	402bb6 <_free_r+0xa2>
  402cbe:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402cc2:	257e      	movs	r5, #126	; 0x7e
  402cc4:	e777      	b.n	402bb6 <_free_r+0xa2>
  402cc6:	f043 0101 	orr.w	r1, r3, #1
  402cca:	6061      	str	r1, [r4, #4]
  402ccc:	6013      	str	r3, [r2, #0]
  402cce:	e763      	b.n	402b98 <_free_r+0x84>
  402cd0:	204005c8 	.word	0x204005c8
  402cd4:	204005d0 	.word	0x204005d0
  402cd8:	204009d4 	.word	0x204009d4
  402cdc:	2043b424 	.word	0x2043b424

00402ce0 <__sfvwrite_r>:
  402ce0:	6893      	ldr	r3, [r2, #8]
  402ce2:	2b00      	cmp	r3, #0
  402ce4:	d073      	beq.n	402dce <__sfvwrite_r+0xee>
  402ce6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402cea:	898b      	ldrh	r3, [r1, #12]
  402cec:	b083      	sub	sp, #12
  402cee:	460c      	mov	r4, r1
  402cf0:	0719      	lsls	r1, r3, #28
  402cf2:	9000      	str	r0, [sp, #0]
  402cf4:	4616      	mov	r6, r2
  402cf6:	d526      	bpl.n	402d46 <__sfvwrite_r+0x66>
  402cf8:	6922      	ldr	r2, [r4, #16]
  402cfa:	b322      	cbz	r2, 402d46 <__sfvwrite_r+0x66>
  402cfc:	f013 0002 	ands.w	r0, r3, #2
  402d00:	6835      	ldr	r5, [r6, #0]
  402d02:	d02c      	beq.n	402d5e <__sfvwrite_r+0x7e>
  402d04:	f04f 0900 	mov.w	r9, #0
  402d08:	4fb0      	ldr	r7, [pc, #704]	; (402fcc <__sfvwrite_r+0x2ec>)
  402d0a:	46c8      	mov	r8, r9
  402d0c:	46b2      	mov	sl, r6
  402d0e:	45b8      	cmp	r8, r7
  402d10:	4643      	mov	r3, r8
  402d12:	464a      	mov	r2, r9
  402d14:	bf28      	it	cs
  402d16:	463b      	movcs	r3, r7
  402d18:	9800      	ldr	r0, [sp, #0]
  402d1a:	f1b8 0f00 	cmp.w	r8, #0
  402d1e:	d050      	beq.n	402dc2 <__sfvwrite_r+0xe2>
  402d20:	69e1      	ldr	r1, [r4, #28]
  402d22:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402d24:	47b0      	blx	r6
  402d26:	2800      	cmp	r0, #0
  402d28:	dd58      	ble.n	402ddc <__sfvwrite_r+0xfc>
  402d2a:	f8da 3008 	ldr.w	r3, [sl, #8]
  402d2e:	1a1b      	subs	r3, r3, r0
  402d30:	4481      	add	r9, r0
  402d32:	eba8 0800 	sub.w	r8, r8, r0
  402d36:	f8ca 3008 	str.w	r3, [sl, #8]
  402d3a:	2b00      	cmp	r3, #0
  402d3c:	d1e7      	bne.n	402d0e <__sfvwrite_r+0x2e>
  402d3e:	2000      	movs	r0, #0
  402d40:	b003      	add	sp, #12
  402d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d46:	4621      	mov	r1, r4
  402d48:	9800      	ldr	r0, [sp, #0]
  402d4a:	f7ff fc51 	bl	4025f0 <__swsetup_r>
  402d4e:	2800      	cmp	r0, #0
  402d50:	f040 8133 	bne.w	402fba <__sfvwrite_r+0x2da>
  402d54:	89a3      	ldrh	r3, [r4, #12]
  402d56:	6835      	ldr	r5, [r6, #0]
  402d58:	f013 0002 	ands.w	r0, r3, #2
  402d5c:	d1d2      	bne.n	402d04 <__sfvwrite_r+0x24>
  402d5e:	f013 0901 	ands.w	r9, r3, #1
  402d62:	d145      	bne.n	402df0 <__sfvwrite_r+0x110>
  402d64:	464f      	mov	r7, r9
  402d66:	9601      	str	r6, [sp, #4]
  402d68:	b337      	cbz	r7, 402db8 <__sfvwrite_r+0xd8>
  402d6a:	059a      	lsls	r2, r3, #22
  402d6c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402d70:	f140 8083 	bpl.w	402e7a <__sfvwrite_r+0x19a>
  402d74:	4547      	cmp	r7, r8
  402d76:	46c3      	mov	fp, r8
  402d78:	f0c0 80ab 	bcc.w	402ed2 <__sfvwrite_r+0x1f2>
  402d7c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402d80:	f040 80ac 	bne.w	402edc <__sfvwrite_r+0x1fc>
  402d84:	6820      	ldr	r0, [r4, #0]
  402d86:	46ba      	mov	sl, r7
  402d88:	465a      	mov	r2, fp
  402d8a:	4649      	mov	r1, r9
  402d8c:	f000 fcf0 	bl	403770 <memmove>
  402d90:	68a2      	ldr	r2, [r4, #8]
  402d92:	6823      	ldr	r3, [r4, #0]
  402d94:	eba2 0208 	sub.w	r2, r2, r8
  402d98:	445b      	add	r3, fp
  402d9a:	60a2      	str	r2, [r4, #8]
  402d9c:	6023      	str	r3, [r4, #0]
  402d9e:	9a01      	ldr	r2, [sp, #4]
  402da0:	6893      	ldr	r3, [r2, #8]
  402da2:	eba3 030a 	sub.w	r3, r3, sl
  402da6:	44d1      	add	r9, sl
  402da8:	eba7 070a 	sub.w	r7, r7, sl
  402dac:	6093      	str	r3, [r2, #8]
  402dae:	2b00      	cmp	r3, #0
  402db0:	d0c5      	beq.n	402d3e <__sfvwrite_r+0x5e>
  402db2:	89a3      	ldrh	r3, [r4, #12]
  402db4:	2f00      	cmp	r7, #0
  402db6:	d1d8      	bne.n	402d6a <__sfvwrite_r+0x8a>
  402db8:	f8d5 9000 	ldr.w	r9, [r5]
  402dbc:	686f      	ldr	r7, [r5, #4]
  402dbe:	3508      	adds	r5, #8
  402dc0:	e7d2      	b.n	402d68 <__sfvwrite_r+0x88>
  402dc2:	f8d5 9000 	ldr.w	r9, [r5]
  402dc6:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402dca:	3508      	adds	r5, #8
  402dcc:	e79f      	b.n	402d0e <__sfvwrite_r+0x2e>
  402dce:	2000      	movs	r0, #0
  402dd0:	4770      	bx	lr
  402dd2:	4621      	mov	r1, r4
  402dd4:	9800      	ldr	r0, [sp, #0]
  402dd6:	f7ff fd1f 	bl	402818 <_fflush_r>
  402dda:	b370      	cbz	r0, 402e3a <__sfvwrite_r+0x15a>
  402ddc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402de0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402de4:	f04f 30ff 	mov.w	r0, #4294967295
  402de8:	81a3      	strh	r3, [r4, #12]
  402dea:	b003      	add	sp, #12
  402dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402df0:	4681      	mov	r9, r0
  402df2:	4633      	mov	r3, r6
  402df4:	464e      	mov	r6, r9
  402df6:	46a8      	mov	r8, r5
  402df8:	469a      	mov	sl, r3
  402dfa:	464d      	mov	r5, r9
  402dfc:	b34e      	cbz	r6, 402e52 <__sfvwrite_r+0x172>
  402dfe:	b380      	cbz	r0, 402e62 <__sfvwrite_r+0x182>
  402e00:	6820      	ldr	r0, [r4, #0]
  402e02:	6923      	ldr	r3, [r4, #16]
  402e04:	6962      	ldr	r2, [r4, #20]
  402e06:	45b1      	cmp	r9, r6
  402e08:	46cb      	mov	fp, r9
  402e0a:	bf28      	it	cs
  402e0c:	46b3      	movcs	fp, r6
  402e0e:	4298      	cmp	r0, r3
  402e10:	465f      	mov	r7, fp
  402e12:	d904      	bls.n	402e1e <__sfvwrite_r+0x13e>
  402e14:	68a3      	ldr	r3, [r4, #8]
  402e16:	4413      	add	r3, r2
  402e18:	459b      	cmp	fp, r3
  402e1a:	f300 80a6 	bgt.w	402f6a <__sfvwrite_r+0x28a>
  402e1e:	4593      	cmp	fp, r2
  402e20:	db4b      	blt.n	402eba <__sfvwrite_r+0x1da>
  402e22:	4613      	mov	r3, r2
  402e24:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402e26:	69e1      	ldr	r1, [r4, #28]
  402e28:	9800      	ldr	r0, [sp, #0]
  402e2a:	462a      	mov	r2, r5
  402e2c:	47b8      	blx	r7
  402e2e:	1e07      	subs	r7, r0, #0
  402e30:	ddd4      	ble.n	402ddc <__sfvwrite_r+0xfc>
  402e32:	ebb9 0907 	subs.w	r9, r9, r7
  402e36:	d0cc      	beq.n	402dd2 <__sfvwrite_r+0xf2>
  402e38:	2001      	movs	r0, #1
  402e3a:	f8da 3008 	ldr.w	r3, [sl, #8]
  402e3e:	1bdb      	subs	r3, r3, r7
  402e40:	443d      	add	r5, r7
  402e42:	1bf6      	subs	r6, r6, r7
  402e44:	f8ca 3008 	str.w	r3, [sl, #8]
  402e48:	2b00      	cmp	r3, #0
  402e4a:	f43f af78 	beq.w	402d3e <__sfvwrite_r+0x5e>
  402e4e:	2e00      	cmp	r6, #0
  402e50:	d1d5      	bne.n	402dfe <__sfvwrite_r+0x11e>
  402e52:	f108 0308 	add.w	r3, r8, #8
  402e56:	e913 0060 	ldmdb	r3, {r5, r6}
  402e5a:	4698      	mov	r8, r3
  402e5c:	3308      	adds	r3, #8
  402e5e:	2e00      	cmp	r6, #0
  402e60:	d0f9      	beq.n	402e56 <__sfvwrite_r+0x176>
  402e62:	4632      	mov	r2, r6
  402e64:	210a      	movs	r1, #10
  402e66:	4628      	mov	r0, r5
  402e68:	f000 fc32 	bl	4036d0 <memchr>
  402e6c:	2800      	cmp	r0, #0
  402e6e:	f000 80a1 	beq.w	402fb4 <__sfvwrite_r+0x2d4>
  402e72:	3001      	adds	r0, #1
  402e74:	eba0 0905 	sub.w	r9, r0, r5
  402e78:	e7c2      	b.n	402e00 <__sfvwrite_r+0x120>
  402e7a:	6820      	ldr	r0, [r4, #0]
  402e7c:	6923      	ldr	r3, [r4, #16]
  402e7e:	4298      	cmp	r0, r3
  402e80:	d802      	bhi.n	402e88 <__sfvwrite_r+0x1a8>
  402e82:	6963      	ldr	r3, [r4, #20]
  402e84:	429f      	cmp	r7, r3
  402e86:	d25d      	bcs.n	402f44 <__sfvwrite_r+0x264>
  402e88:	45b8      	cmp	r8, r7
  402e8a:	bf28      	it	cs
  402e8c:	46b8      	movcs	r8, r7
  402e8e:	4642      	mov	r2, r8
  402e90:	4649      	mov	r1, r9
  402e92:	f000 fc6d 	bl	403770 <memmove>
  402e96:	68a3      	ldr	r3, [r4, #8]
  402e98:	6822      	ldr	r2, [r4, #0]
  402e9a:	eba3 0308 	sub.w	r3, r3, r8
  402e9e:	4442      	add	r2, r8
  402ea0:	60a3      	str	r3, [r4, #8]
  402ea2:	6022      	str	r2, [r4, #0]
  402ea4:	b10b      	cbz	r3, 402eaa <__sfvwrite_r+0x1ca>
  402ea6:	46c2      	mov	sl, r8
  402ea8:	e779      	b.n	402d9e <__sfvwrite_r+0xbe>
  402eaa:	4621      	mov	r1, r4
  402eac:	9800      	ldr	r0, [sp, #0]
  402eae:	f7ff fcb3 	bl	402818 <_fflush_r>
  402eb2:	2800      	cmp	r0, #0
  402eb4:	d192      	bne.n	402ddc <__sfvwrite_r+0xfc>
  402eb6:	46c2      	mov	sl, r8
  402eb8:	e771      	b.n	402d9e <__sfvwrite_r+0xbe>
  402eba:	465a      	mov	r2, fp
  402ebc:	4629      	mov	r1, r5
  402ebe:	f000 fc57 	bl	403770 <memmove>
  402ec2:	68a2      	ldr	r2, [r4, #8]
  402ec4:	6823      	ldr	r3, [r4, #0]
  402ec6:	eba2 020b 	sub.w	r2, r2, fp
  402eca:	445b      	add	r3, fp
  402ecc:	60a2      	str	r2, [r4, #8]
  402ece:	6023      	str	r3, [r4, #0]
  402ed0:	e7af      	b.n	402e32 <__sfvwrite_r+0x152>
  402ed2:	6820      	ldr	r0, [r4, #0]
  402ed4:	46b8      	mov	r8, r7
  402ed6:	46ba      	mov	sl, r7
  402ed8:	46bb      	mov	fp, r7
  402eda:	e755      	b.n	402d88 <__sfvwrite_r+0xa8>
  402edc:	6962      	ldr	r2, [r4, #20]
  402ede:	6820      	ldr	r0, [r4, #0]
  402ee0:	6921      	ldr	r1, [r4, #16]
  402ee2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402ee6:	eba0 0a01 	sub.w	sl, r0, r1
  402eea:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402eee:	f10a 0001 	add.w	r0, sl, #1
  402ef2:	ea4f 0868 	mov.w	r8, r8, asr #1
  402ef6:	4438      	add	r0, r7
  402ef8:	4540      	cmp	r0, r8
  402efa:	4642      	mov	r2, r8
  402efc:	bf84      	itt	hi
  402efe:	4680      	movhi	r8, r0
  402f00:	4642      	movhi	r2, r8
  402f02:	055b      	lsls	r3, r3, #21
  402f04:	d544      	bpl.n	402f90 <__sfvwrite_r+0x2b0>
  402f06:	4611      	mov	r1, r2
  402f08:	9800      	ldr	r0, [sp, #0]
  402f0a:	f000 f919 	bl	403140 <_malloc_r>
  402f0e:	4683      	mov	fp, r0
  402f10:	2800      	cmp	r0, #0
  402f12:	d055      	beq.n	402fc0 <__sfvwrite_r+0x2e0>
  402f14:	4652      	mov	r2, sl
  402f16:	6921      	ldr	r1, [r4, #16]
  402f18:	f7fe fb38 	bl	40158c <memcpy>
  402f1c:	89a3      	ldrh	r3, [r4, #12]
  402f1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402f22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402f26:	81a3      	strh	r3, [r4, #12]
  402f28:	eb0b 000a 	add.w	r0, fp, sl
  402f2c:	eba8 030a 	sub.w	r3, r8, sl
  402f30:	f8c4 b010 	str.w	fp, [r4, #16]
  402f34:	f8c4 8014 	str.w	r8, [r4, #20]
  402f38:	6020      	str	r0, [r4, #0]
  402f3a:	60a3      	str	r3, [r4, #8]
  402f3c:	46b8      	mov	r8, r7
  402f3e:	46ba      	mov	sl, r7
  402f40:	46bb      	mov	fp, r7
  402f42:	e721      	b.n	402d88 <__sfvwrite_r+0xa8>
  402f44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  402f48:	42b9      	cmp	r1, r7
  402f4a:	bf28      	it	cs
  402f4c:	4639      	movcs	r1, r7
  402f4e:	464a      	mov	r2, r9
  402f50:	fb91 f1f3 	sdiv	r1, r1, r3
  402f54:	9800      	ldr	r0, [sp, #0]
  402f56:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402f58:	fb03 f301 	mul.w	r3, r3, r1
  402f5c:	69e1      	ldr	r1, [r4, #28]
  402f5e:	47b0      	blx	r6
  402f60:	f1b0 0a00 	subs.w	sl, r0, #0
  402f64:	f73f af1b 	bgt.w	402d9e <__sfvwrite_r+0xbe>
  402f68:	e738      	b.n	402ddc <__sfvwrite_r+0xfc>
  402f6a:	461a      	mov	r2, r3
  402f6c:	4629      	mov	r1, r5
  402f6e:	9301      	str	r3, [sp, #4]
  402f70:	f000 fbfe 	bl	403770 <memmove>
  402f74:	6822      	ldr	r2, [r4, #0]
  402f76:	9b01      	ldr	r3, [sp, #4]
  402f78:	9800      	ldr	r0, [sp, #0]
  402f7a:	441a      	add	r2, r3
  402f7c:	6022      	str	r2, [r4, #0]
  402f7e:	4621      	mov	r1, r4
  402f80:	f7ff fc4a 	bl	402818 <_fflush_r>
  402f84:	9b01      	ldr	r3, [sp, #4]
  402f86:	2800      	cmp	r0, #0
  402f88:	f47f af28 	bne.w	402ddc <__sfvwrite_r+0xfc>
  402f8c:	461f      	mov	r7, r3
  402f8e:	e750      	b.n	402e32 <__sfvwrite_r+0x152>
  402f90:	9800      	ldr	r0, [sp, #0]
  402f92:	f000 fc5d 	bl	403850 <_realloc_r>
  402f96:	4683      	mov	fp, r0
  402f98:	2800      	cmp	r0, #0
  402f9a:	d1c5      	bne.n	402f28 <__sfvwrite_r+0x248>
  402f9c:	9d00      	ldr	r5, [sp, #0]
  402f9e:	6921      	ldr	r1, [r4, #16]
  402fa0:	4628      	mov	r0, r5
  402fa2:	f7ff fdb7 	bl	402b14 <_free_r>
  402fa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402faa:	220c      	movs	r2, #12
  402fac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402fb0:	602a      	str	r2, [r5, #0]
  402fb2:	e715      	b.n	402de0 <__sfvwrite_r+0x100>
  402fb4:	f106 0901 	add.w	r9, r6, #1
  402fb8:	e722      	b.n	402e00 <__sfvwrite_r+0x120>
  402fba:	f04f 30ff 	mov.w	r0, #4294967295
  402fbe:	e6bf      	b.n	402d40 <__sfvwrite_r+0x60>
  402fc0:	9a00      	ldr	r2, [sp, #0]
  402fc2:	230c      	movs	r3, #12
  402fc4:	6013      	str	r3, [r2, #0]
  402fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402fca:	e709      	b.n	402de0 <__sfvwrite_r+0x100>
  402fcc:	7ffffc00 	.word	0x7ffffc00

00402fd0 <_fwalk_reent>:
  402fd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402fd4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402fd8:	d01f      	beq.n	40301a <_fwalk_reent+0x4a>
  402fda:	4688      	mov	r8, r1
  402fdc:	4606      	mov	r6, r0
  402fde:	f04f 0900 	mov.w	r9, #0
  402fe2:	687d      	ldr	r5, [r7, #4]
  402fe4:	68bc      	ldr	r4, [r7, #8]
  402fe6:	3d01      	subs	r5, #1
  402fe8:	d411      	bmi.n	40300e <_fwalk_reent+0x3e>
  402fea:	89a3      	ldrh	r3, [r4, #12]
  402fec:	2b01      	cmp	r3, #1
  402fee:	f105 35ff 	add.w	r5, r5, #4294967295
  402ff2:	d908      	bls.n	403006 <_fwalk_reent+0x36>
  402ff4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402ff8:	3301      	adds	r3, #1
  402ffa:	4621      	mov	r1, r4
  402ffc:	4630      	mov	r0, r6
  402ffe:	d002      	beq.n	403006 <_fwalk_reent+0x36>
  403000:	47c0      	blx	r8
  403002:	ea49 0900 	orr.w	r9, r9, r0
  403006:	1c6b      	adds	r3, r5, #1
  403008:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40300c:	d1ed      	bne.n	402fea <_fwalk_reent+0x1a>
  40300e:	683f      	ldr	r7, [r7, #0]
  403010:	2f00      	cmp	r7, #0
  403012:	d1e6      	bne.n	402fe2 <_fwalk_reent+0x12>
  403014:	4648      	mov	r0, r9
  403016:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40301a:	46b9      	mov	r9, r7
  40301c:	4648      	mov	r0, r9
  40301e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403022:	bf00      	nop

00403024 <__locale_mb_cur_max>:
  403024:	4b04      	ldr	r3, [pc, #16]	; (403038 <__locale_mb_cur_max+0x14>)
  403026:	4a05      	ldr	r2, [pc, #20]	; (40303c <__locale_mb_cur_max+0x18>)
  403028:	681b      	ldr	r3, [r3, #0]
  40302a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40302c:	2b00      	cmp	r3, #0
  40302e:	bf08      	it	eq
  403030:	4613      	moveq	r3, r2
  403032:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  403036:	4770      	bx	lr
  403038:	20400028 	.word	0x20400028
  40303c:	2040045c 	.word	0x2040045c

00403040 <__retarget_lock_init_recursive>:
  403040:	4770      	bx	lr
  403042:	bf00      	nop

00403044 <__retarget_lock_close_recursive>:
  403044:	4770      	bx	lr
  403046:	bf00      	nop

00403048 <__retarget_lock_acquire_recursive>:
  403048:	4770      	bx	lr
  40304a:	bf00      	nop

0040304c <__retarget_lock_release_recursive>:
  40304c:	4770      	bx	lr
  40304e:	bf00      	nop

00403050 <__swhatbuf_r>:
  403050:	b570      	push	{r4, r5, r6, lr}
  403052:	460c      	mov	r4, r1
  403054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403058:	2900      	cmp	r1, #0
  40305a:	b090      	sub	sp, #64	; 0x40
  40305c:	4615      	mov	r5, r2
  40305e:	461e      	mov	r6, r3
  403060:	db14      	blt.n	40308c <__swhatbuf_r+0x3c>
  403062:	aa01      	add	r2, sp, #4
  403064:	f000 ff6c 	bl	403f40 <_fstat_r>
  403068:	2800      	cmp	r0, #0
  40306a:	db0f      	blt.n	40308c <__swhatbuf_r+0x3c>
  40306c:	9a02      	ldr	r2, [sp, #8]
  40306e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  403072:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  403076:	fab2 f282 	clz	r2, r2
  40307a:	0952      	lsrs	r2, r2, #5
  40307c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403080:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403084:	6032      	str	r2, [r6, #0]
  403086:	602b      	str	r3, [r5, #0]
  403088:	b010      	add	sp, #64	; 0x40
  40308a:	bd70      	pop	{r4, r5, r6, pc}
  40308c:	89a2      	ldrh	r2, [r4, #12]
  40308e:	2300      	movs	r3, #0
  403090:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  403094:	6033      	str	r3, [r6, #0]
  403096:	d004      	beq.n	4030a2 <__swhatbuf_r+0x52>
  403098:	2240      	movs	r2, #64	; 0x40
  40309a:	4618      	mov	r0, r3
  40309c:	602a      	str	r2, [r5, #0]
  40309e:	b010      	add	sp, #64	; 0x40
  4030a0:	bd70      	pop	{r4, r5, r6, pc}
  4030a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4030a6:	602b      	str	r3, [r5, #0]
  4030a8:	b010      	add	sp, #64	; 0x40
  4030aa:	bd70      	pop	{r4, r5, r6, pc}

004030ac <__smakebuf_r>:
  4030ac:	898a      	ldrh	r2, [r1, #12]
  4030ae:	0792      	lsls	r2, r2, #30
  4030b0:	460b      	mov	r3, r1
  4030b2:	d506      	bpl.n	4030c2 <__smakebuf_r+0x16>
  4030b4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4030b8:	2101      	movs	r1, #1
  4030ba:	601a      	str	r2, [r3, #0]
  4030bc:	611a      	str	r2, [r3, #16]
  4030be:	6159      	str	r1, [r3, #20]
  4030c0:	4770      	bx	lr
  4030c2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4030c4:	b083      	sub	sp, #12
  4030c6:	ab01      	add	r3, sp, #4
  4030c8:	466a      	mov	r2, sp
  4030ca:	460c      	mov	r4, r1
  4030cc:	4606      	mov	r6, r0
  4030ce:	f7ff ffbf 	bl	403050 <__swhatbuf_r>
  4030d2:	9900      	ldr	r1, [sp, #0]
  4030d4:	4605      	mov	r5, r0
  4030d6:	4630      	mov	r0, r6
  4030d8:	f000 f832 	bl	403140 <_malloc_r>
  4030dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4030e0:	b1d8      	cbz	r0, 40311a <__smakebuf_r+0x6e>
  4030e2:	9a01      	ldr	r2, [sp, #4]
  4030e4:	4f15      	ldr	r7, [pc, #84]	; (40313c <__smakebuf_r+0x90>)
  4030e6:	9900      	ldr	r1, [sp, #0]
  4030e8:	63f7      	str	r7, [r6, #60]	; 0x3c
  4030ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4030ee:	81a3      	strh	r3, [r4, #12]
  4030f0:	6020      	str	r0, [r4, #0]
  4030f2:	6120      	str	r0, [r4, #16]
  4030f4:	6161      	str	r1, [r4, #20]
  4030f6:	b91a      	cbnz	r2, 403100 <__smakebuf_r+0x54>
  4030f8:	432b      	orrs	r3, r5
  4030fa:	81a3      	strh	r3, [r4, #12]
  4030fc:	b003      	add	sp, #12
  4030fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403100:	4630      	mov	r0, r6
  403102:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403106:	f000 ff2f 	bl	403f68 <_isatty_r>
  40310a:	b1a0      	cbz	r0, 403136 <__smakebuf_r+0x8a>
  40310c:	89a3      	ldrh	r3, [r4, #12]
  40310e:	f023 0303 	bic.w	r3, r3, #3
  403112:	f043 0301 	orr.w	r3, r3, #1
  403116:	b21b      	sxth	r3, r3
  403118:	e7ee      	b.n	4030f8 <__smakebuf_r+0x4c>
  40311a:	059a      	lsls	r2, r3, #22
  40311c:	d4ee      	bmi.n	4030fc <__smakebuf_r+0x50>
  40311e:	f023 0303 	bic.w	r3, r3, #3
  403122:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403126:	f043 0302 	orr.w	r3, r3, #2
  40312a:	2101      	movs	r1, #1
  40312c:	81a3      	strh	r3, [r4, #12]
  40312e:	6022      	str	r2, [r4, #0]
  403130:	6122      	str	r2, [r4, #16]
  403132:	6161      	str	r1, [r4, #20]
  403134:	e7e2      	b.n	4030fc <__smakebuf_r+0x50>
  403136:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40313a:	e7dd      	b.n	4030f8 <__smakebuf_r+0x4c>
  40313c:	0040286d 	.word	0x0040286d

00403140 <_malloc_r>:
  403140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403144:	f101 060b 	add.w	r6, r1, #11
  403148:	2e16      	cmp	r6, #22
  40314a:	b083      	sub	sp, #12
  40314c:	4605      	mov	r5, r0
  40314e:	f240 809e 	bls.w	40328e <_malloc_r+0x14e>
  403152:	f036 0607 	bics.w	r6, r6, #7
  403156:	f100 80bd 	bmi.w	4032d4 <_malloc_r+0x194>
  40315a:	42b1      	cmp	r1, r6
  40315c:	f200 80ba 	bhi.w	4032d4 <_malloc_r+0x194>
  403160:	f000 fb6a 	bl	403838 <__malloc_lock>
  403164:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403168:	f0c0 8293 	bcc.w	403692 <_malloc_r+0x552>
  40316c:	0a73      	lsrs	r3, r6, #9
  40316e:	f000 80b8 	beq.w	4032e2 <_malloc_r+0x1a2>
  403172:	2b04      	cmp	r3, #4
  403174:	f200 8179 	bhi.w	40346a <_malloc_r+0x32a>
  403178:	09b3      	lsrs	r3, r6, #6
  40317a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40317e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403182:	00c3      	lsls	r3, r0, #3
  403184:	4fbf      	ldr	r7, [pc, #764]	; (403484 <_malloc_r+0x344>)
  403186:	443b      	add	r3, r7
  403188:	f1a3 0108 	sub.w	r1, r3, #8
  40318c:	685c      	ldr	r4, [r3, #4]
  40318e:	42a1      	cmp	r1, r4
  403190:	d106      	bne.n	4031a0 <_malloc_r+0x60>
  403192:	e00c      	b.n	4031ae <_malloc_r+0x6e>
  403194:	2a00      	cmp	r2, #0
  403196:	f280 80aa 	bge.w	4032ee <_malloc_r+0x1ae>
  40319a:	68e4      	ldr	r4, [r4, #12]
  40319c:	42a1      	cmp	r1, r4
  40319e:	d006      	beq.n	4031ae <_malloc_r+0x6e>
  4031a0:	6863      	ldr	r3, [r4, #4]
  4031a2:	f023 0303 	bic.w	r3, r3, #3
  4031a6:	1b9a      	subs	r2, r3, r6
  4031a8:	2a0f      	cmp	r2, #15
  4031aa:	ddf3      	ble.n	403194 <_malloc_r+0x54>
  4031ac:	4670      	mov	r0, lr
  4031ae:	693c      	ldr	r4, [r7, #16]
  4031b0:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403498 <_malloc_r+0x358>
  4031b4:	4574      	cmp	r4, lr
  4031b6:	f000 81ab 	beq.w	403510 <_malloc_r+0x3d0>
  4031ba:	6863      	ldr	r3, [r4, #4]
  4031bc:	f023 0303 	bic.w	r3, r3, #3
  4031c0:	1b9a      	subs	r2, r3, r6
  4031c2:	2a0f      	cmp	r2, #15
  4031c4:	f300 8190 	bgt.w	4034e8 <_malloc_r+0x3a8>
  4031c8:	2a00      	cmp	r2, #0
  4031ca:	f8c7 e014 	str.w	lr, [r7, #20]
  4031ce:	f8c7 e010 	str.w	lr, [r7, #16]
  4031d2:	f280 809d 	bge.w	403310 <_malloc_r+0x1d0>
  4031d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4031da:	f080 8161 	bcs.w	4034a0 <_malloc_r+0x360>
  4031de:	08db      	lsrs	r3, r3, #3
  4031e0:	f103 0c01 	add.w	ip, r3, #1
  4031e4:	1099      	asrs	r1, r3, #2
  4031e6:	687a      	ldr	r2, [r7, #4]
  4031e8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4031ec:	f8c4 8008 	str.w	r8, [r4, #8]
  4031f0:	2301      	movs	r3, #1
  4031f2:	408b      	lsls	r3, r1
  4031f4:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4031f8:	4313      	orrs	r3, r2
  4031fa:	3908      	subs	r1, #8
  4031fc:	60e1      	str	r1, [r4, #12]
  4031fe:	607b      	str	r3, [r7, #4]
  403200:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403204:	f8c8 400c 	str.w	r4, [r8, #12]
  403208:	1082      	asrs	r2, r0, #2
  40320a:	2401      	movs	r4, #1
  40320c:	4094      	lsls	r4, r2
  40320e:	429c      	cmp	r4, r3
  403210:	f200 808b 	bhi.w	40332a <_malloc_r+0x1ea>
  403214:	421c      	tst	r4, r3
  403216:	d106      	bne.n	403226 <_malloc_r+0xe6>
  403218:	f020 0003 	bic.w	r0, r0, #3
  40321c:	0064      	lsls	r4, r4, #1
  40321e:	421c      	tst	r4, r3
  403220:	f100 0004 	add.w	r0, r0, #4
  403224:	d0fa      	beq.n	40321c <_malloc_r+0xdc>
  403226:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40322a:	46cc      	mov	ip, r9
  40322c:	4680      	mov	r8, r0
  40322e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403232:	459c      	cmp	ip, r3
  403234:	d107      	bne.n	403246 <_malloc_r+0x106>
  403236:	e16d      	b.n	403514 <_malloc_r+0x3d4>
  403238:	2a00      	cmp	r2, #0
  40323a:	f280 817b 	bge.w	403534 <_malloc_r+0x3f4>
  40323e:	68db      	ldr	r3, [r3, #12]
  403240:	459c      	cmp	ip, r3
  403242:	f000 8167 	beq.w	403514 <_malloc_r+0x3d4>
  403246:	6859      	ldr	r1, [r3, #4]
  403248:	f021 0103 	bic.w	r1, r1, #3
  40324c:	1b8a      	subs	r2, r1, r6
  40324e:	2a0f      	cmp	r2, #15
  403250:	ddf2      	ble.n	403238 <_malloc_r+0xf8>
  403252:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403256:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40325a:	9300      	str	r3, [sp, #0]
  40325c:	199c      	adds	r4, r3, r6
  40325e:	4628      	mov	r0, r5
  403260:	f046 0601 	orr.w	r6, r6, #1
  403264:	f042 0501 	orr.w	r5, r2, #1
  403268:	605e      	str	r6, [r3, #4]
  40326a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40326e:	f8cc 8008 	str.w	r8, [ip, #8]
  403272:	617c      	str	r4, [r7, #20]
  403274:	613c      	str	r4, [r7, #16]
  403276:	f8c4 e00c 	str.w	lr, [r4, #12]
  40327a:	f8c4 e008 	str.w	lr, [r4, #8]
  40327e:	6065      	str	r5, [r4, #4]
  403280:	505a      	str	r2, [r3, r1]
  403282:	f000 fadf 	bl	403844 <__malloc_unlock>
  403286:	9b00      	ldr	r3, [sp, #0]
  403288:	f103 0408 	add.w	r4, r3, #8
  40328c:	e01e      	b.n	4032cc <_malloc_r+0x18c>
  40328e:	2910      	cmp	r1, #16
  403290:	d820      	bhi.n	4032d4 <_malloc_r+0x194>
  403292:	f000 fad1 	bl	403838 <__malloc_lock>
  403296:	2610      	movs	r6, #16
  403298:	2318      	movs	r3, #24
  40329a:	2002      	movs	r0, #2
  40329c:	4f79      	ldr	r7, [pc, #484]	; (403484 <_malloc_r+0x344>)
  40329e:	443b      	add	r3, r7
  4032a0:	f1a3 0208 	sub.w	r2, r3, #8
  4032a4:	685c      	ldr	r4, [r3, #4]
  4032a6:	4294      	cmp	r4, r2
  4032a8:	f000 813d 	beq.w	403526 <_malloc_r+0x3e6>
  4032ac:	6863      	ldr	r3, [r4, #4]
  4032ae:	68e1      	ldr	r1, [r4, #12]
  4032b0:	68a6      	ldr	r6, [r4, #8]
  4032b2:	f023 0303 	bic.w	r3, r3, #3
  4032b6:	4423      	add	r3, r4
  4032b8:	4628      	mov	r0, r5
  4032ba:	685a      	ldr	r2, [r3, #4]
  4032bc:	60f1      	str	r1, [r6, #12]
  4032be:	f042 0201 	orr.w	r2, r2, #1
  4032c2:	608e      	str	r6, [r1, #8]
  4032c4:	605a      	str	r2, [r3, #4]
  4032c6:	f000 fabd 	bl	403844 <__malloc_unlock>
  4032ca:	3408      	adds	r4, #8
  4032cc:	4620      	mov	r0, r4
  4032ce:	b003      	add	sp, #12
  4032d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032d4:	2400      	movs	r4, #0
  4032d6:	230c      	movs	r3, #12
  4032d8:	4620      	mov	r0, r4
  4032da:	602b      	str	r3, [r5, #0]
  4032dc:	b003      	add	sp, #12
  4032de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032e2:	2040      	movs	r0, #64	; 0x40
  4032e4:	f44f 7300 	mov.w	r3, #512	; 0x200
  4032e8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4032ec:	e74a      	b.n	403184 <_malloc_r+0x44>
  4032ee:	4423      	add	r3, r4
  4032f0:	68e1      	ldr	r1, [r4, #12]
  4032f2:	685a      	ldr	r2, [r3, #4]
  4032f4:	68a6      	ldr	r6, [r4, #8]
  4032f6:	f042 0201 	orr.w	r2, r2, #1
  4032fa:	60f1      	str	r1, [r6, #12]
  4032fc:	4628      	mov	r0, r5
  4032fe:	608e      	str	r6, [r1, #8]
  403300:	605a      	str	r2, [r3, #4]
  403302:	f000 fa9f 	bl	403844 <__malloc_unlock>
  403306:	3408      	adds	r4, #8
  403308:	4620      	mov	r0, r4
  40330a:	b003      	add	sp, #12
  40330c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403310:	4423      	add	r3, r4
  403312:	4628      	mov	r0, r5
  403314:	685a      	ldr	r2, [r3, #4]
  403316:	f042 0201 	orr.w	r2, r2, #1
  40331a:	605a      	str	r2, [r3, #4]
  40331c:	f000 fa92 	bl	403844 <__malloc_unlock>
  403320:	3408      	adds	r4, #8
  403322:	4620      	mov	r0, r4
  403324:	b003      	add	sp, #12
  403326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40332a:	68bc      	ldr	r4, [r7, #8]
  40332c:	6863      	ldr	r3, [r4, #4]
  40332e:	f023 0803 	bic.w	r8, r3, #3
  403332:	45b0      	cmp	r8, r6
  403334:	d304      	bcc.n	403340 <_malloc_r+0x200>
  403336:	eba8 0306 	sub.w	r3, r8, r6
  40333a:	2b0f      	cmp	r3, #15
  40333c:	f300 8085 	bgt.w	40344a <_malloc_r+0x30a>
  403340:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40349c <_malloc_r+0x35c>
  403344:	4b50      	ldr	r3, [pc, #320]	; (403488 <_malloc_r+0x348>)
  403346:	f8d9 2000 	ldr.w	r2, [r9]
  40334a:	681b      	ldr	r3, [r3, #0]
  40334c:	3201      	adds	r2, #1
  40334e:	4433      	add	r3, r6
  403350:	eb04 0a08 	add.w	sl, r4, r8
  403354:	f000 8155 	beq.w	403602 <_malloc_r+0x4c2>
  403358:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40335c:	330f      	adds	r3, #15
  40335e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403362:	f02b 0b0f 	bic.w	fp, fp, #15
  403366:	4659      	mov	r1, fp
  403368:	4628      	mov	r0, r5
  40336a:	f000 fc17 	bl	403b9c <_sbrk_r>
  40336e:	1c41      	adds	r1, r0, #1
  403370:	4602      	mov	r2, r0
  403372:	f000 80fc 	beq.w	40356e <_malloc_r+0x42e>
  403376:	4582      	cmp	sl, r0
  403378:	f200 80f7 	bhi.w	40356a <_malloc_r+0x42a>
  40337c:	4b43      	ldr	r3, [pc, #268]	; (40348c <_malloc_r+0x34c>)
  40337e:	6819      	ldr	r1, [r3, #0]
  403380:	4459      	add	r1, fp
  403382:	6019      	str	r1, [r3, #0]
  403384:	f000 814d 	beq.w	403622 <_malloc_r+0x4e2>
  403388:	f8d9 0000 	ldr.w	r0, [r9]
  40338c:	3001      	adds	r0, #1
  40338e:	bf1b      	ittet	ne
  403390:	eba2 0a0a 	subne.w	sl, r2, sl
  403394:	4451      	addne	r1, sl
  403396:	f8c9 2000 	streq.w	r2, [r9]
  40339a:	6019      	strne	r1, [r3, #0]
  40339c:	f012 0107 	ands.w	r1, r2, #7
  4033a0:	f000 8115 	beq.w	4035ce <_malloc_r+0x48e>
  4033a4:	f1c1 0008 	rsb	r0, r1, #8
  4033a8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4033ac:	4402      	add	r2, r0
  4033ae:	3108      	adds	r1, #8
  4033b0:	eb02 090b 	add.w	r9, r2, fp
  4033b4:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4033b8:	eba1 0909 	sub.w	r9, r1, r9
  4033bc:	4649      	mov	r1, r9
  4033be:	4628      	mov	r0, r5
  4033c0:	9301      	str	r3, [sp, #4]
  4033c2:	9200      	str	r2, [sp, #0]
  4033c4:	f000 fbea 	bl	403b9c <_sbrk_r>
  4033c8:	1c43      	adds	r3, r0, #1
  4033ca:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4033ce:	f000 8143 	beq.w	403658 <_malloc_r+0x518>
  4033d2:	1a80      	subs	r0, r0, r2
  4033d4:	4448      	add	r0, r9
  4033d6:	f040 0001 	orr.w	r0, r0, #1
  4033da:	6819      	ldr	r1, [r3, #0]
  4033dc:	60ba      	str	r2, [r7, #8]
  4033de:	4449      	add	r1, r9
  4033e0:	42bc      	cmp	r4, r7
  4033e2:	6050      	str	r0, [r2, #4]
  4033e4:	6019      	str	r1, [r3, #0]
  4033e6:	d017      	beq.n	403418 <_malloc_r+0x2d8>
  4033e8:	f1b8 0f0f 	cmp.w	r8, #15
  4033ec:	f240 80fb 	bls.w	4035e6 <_malloc_r+0x4a6>
  4033f0:	6860      	ldr	r0, [r4, #4]
  4033f2:	f1a8 020c 	sub.w	r2, r8, #12
  4033f6:	f022 0207 	bic.w	r2, r2, #7
  4033fa:	eb04 0e02 	add.w	lr, r4, r2
  4033fe:	f000 0001 	and.w	r0, r0, #1
  403402:	f04f 0c05 	mov.w	ip, #5
  403406:	4310      	orrs	r0, r2
  403408:	2a0f      	cmp	r2, #15
  40340a:	6060      	str	r0, [r4, #4]
  40340c:	f8ce c004 	str.w	ip, [lr, #4]
  403410:	f8ce c008 	str.w	ip, [lr, #8]
  403414:	f200 8117 	bhi.w	403646 <_malloc_r+0x506>
  403418:	4b1d      	ldr	r3, [pc, #116]	; (403490 <_malloc_r+0x350>)
  40341a:	68bc      	ldr	r4, [r7, #8]
  40341c:	681a      	ldr	r2, [r3, #0]
  40341e:	4291      	cmp	r1, r2
  403420:	bf88      	it	hi
  403422:	6019      	strhi	r1, [r3, #0]
  403424:	4b1b      	ldr	r3, [pc, #108]	; (403494 <_malloc_r+0x354>)
  403426:	681a      	ldr	r2, [r3, #0]
  403428:	4291      	cmp	r1, r2
  40342a:	6862      	ldr	r2, [r4, #4]
  40342c:	bf88      	it	hi
  40342e:	6019      	strhi	r1, [r3, #0]
  403430:	f022 0203 	bic.w	r2, r2, #3
  403434:	4296      	cmp	r6, r2
  403436:	eba2 0306 	sub.w	r3, r2, r6
  40343a:	d801      	bhi.n	403440 <_malloc_r+0x300>
  40343c:	2b0f      	cmp	r3, #15
  40343e:	dc04      	bgt.n	40344a <_malloc_r+0x30a>
  403440:	4628      	mov	r0, r5
  403442:	f000 f9ff 	bl	403844 <__malloc_unlock>
  403446:	2400      	movs	r4, #0
  403448:	e740      	b.n	4032cc <_malloc_r+0x18c>
  40344a:	19a2      	adds	r2, r4, r6
  40344c:	f043 0301 	orr.w	r3, r3, #1
  403450:	f046 0601 	orr.w	r6, r6, #1
  403454:	6066      	str	r6, [r4, #4]
  403456:	4628      	mov	r0, r5
  403458:	60ba      	str	r2, [r7, #8]
  40345a:	6053      	str	r3, [r2, #4]
  40345c:	f000 f9f2 	bl	403844 <__malloc_unlock>
  403460:	3408      	adds	r4, #8
  403462:	4620      	mov	r0, r4
  403464:	b003      	add	sp, #12
  403466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40346a:	2b14      	cmp	r3, #20
  40346c:	d971      	bls.n	403552 <_malloc_r+0x412>
  40346e:	2b54      	cmp	r3, #84	; 0x54
  403470:	f200 80a3 	bhi.w	4035ba <_malloc_r+0x47a>
  403474:	0b33      	lsrs	r3, r6, #12
  403476:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40347a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40347e:	00c3      	lsls	r3, r0, #3
  403480:	e680      	b.n	403184 <_malloc_r+0x44>
  403482:	bf00      	nop
  403484:	204005c8 	.word	0x204005c8
  403488:	2043b424 	.word	0x2043b424
  40348c:	2043b3f4 	.word	0x2043b3f4
  403490:	2043b41c 	.word	0x2043b41c
  403494:	2043b420 	.word	0x2043b420
  403498:	204005d0 	.word	0x204005d0
  40349c:	204009d0 	.word	0x204009d0
  4034a0:	0a5a      	lsrs	r2, r3, #9
  4034a2:	2a04      	cmp	r2, #4
  4034a4:	d95b      	bls.n	40355e <_malloc_r+0x41e>
  4034a6:	2a14      	cmp	r2, #20
  4034a8:	f200 80ae 	bhi.w	403608 <_malloc_r+0x4c8>
  4034ac:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4034b0:	00c9      	lsls	r1, r1, #3
  4034b2:	325b      	adds	r2, #91	; 0x5b
  4034b4:	eb07 0c01 	add.w	ip, r7, r1
  4034b8:	5879      	ldr	r1, [r7, r1]
  4034ba:	f1ac 0c08 	sub.w	ip, ip, #8
  4034be:	458c      	cmp	ip, r1
  4034c0:	f000 8088 	beq.w	4035d4 <_malloc_r+0x494>
  4034c4:	684a      	ldr	r2, [r1, #4]
  4034c6:	f022 0203 	bic.w	r2, r2, #3
  4034ca:	4293      	cmp	r3, r2
  4034cc:	d273      	bcs.n	4035b6 <_malloc_r+0x476>
  4034ce:	6889      	ldr	r1, [r1, #8]
  4034d0:	458c      	cmp	ip, r1
  4034d2:	d1f7      	bne.n	4034c4 <_malloc_r+0x384>
  4034d4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4034d8:	687b      	ldr	r3, [r7, #4]
  4034da:	60e2      	str	r2, [r4, #12]
  4034dc:	f8c4 c008 	str.w	ip, [r4, #8]
  4034e0:	6094      	str	r4, [r2, #8]
  4034e2:	f8cc 400c 	str.w	r4, [ip, #12]
  4034e6:	e68f      	b.n	403208 <_malloc_r+0xc8>
  4034e8:	19a1      	adds	r1, r4, r6
  4034ea:	f046 0c01 	orr.w	ip, r6, #1
  4034ee:	f042 0601 	orr.w	r6, r2, #1
  4034f2:	f8c4 c004 	str.w	ip, [r4, #4]
  4034f6:	4628      	mov	r0, r5
  4034f8:	6179      	str	r1, [r7, #20]
  4034fa:	6139      	str	r1, [r7, #16]
  4034fc:	f8c1 e00c 	str.w	lr, [r1, #12]
  403500:	f8c1 e008 	str.w	lr, [r1, #8]
  403504:	604e      	str	r6, [r1, #4]
  403506:	50e2      	str	r2, [r4, r3]
  403508:	f000 f99c 	bl	403844 <__malloc_unlock>
  40350c:	3408      	adds	r4, #8
  40350e:	e6dd      	b.n	4032cc <_malloc_r+0x18c>
  403510:	687b      	ldr	r3, [r7, #4]
  403512:	e679      	b.n	403208 <_malloc_r+0xc8>
  403514:	f108 0801 	add.w	r8, r8, #1
  403518:	f018 0f03 	tst.w	r8, #3
  40351c:	f10c 0c08 	add.w	ip, ip, #8
  403520:	f47f ae85 	bne.w	40322e <_malloc_r+0xee>
  403524:	e02d      	b.n	403582 <_malloc_r+0x442>
  403526:	68dc      	ldr	r4, [r3, #12]
  403528:	42a3      	cmp	r3, r4
  40352a:	bf08      	it	eq
  40352c:	3002      	addeq	r0, #2
  40352e:	f43f ae3e 	beq.w	4031ae <_malloc_r+0x6e>
  403532:	e6bb      	b.n	4032ac <_malloc_r+0x16c>
  403534:	4419      	add	r1, r3
  403536:	461c      	mov	r4, r3
  403538:	684a      	ldr	r2, [r1, #4]
  40353a:	68db      	ldr	r3, [r3, #12]
  40353c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403540:	f042 0201 	orr.w	r2, r2, #1
  403544:	604a      	str	r2, [r1, #4]
  403546:	4628      	mov	r0, r5
  403548:	60f3      	str	r3, [r6, #12]
  40354a:	609e      	str	r6, [r3, #8]
  40354c:	f000 f97a 	bl	403844 <__malloc_unlock>
  403550:	e6bc      	b.n	4032cc <_malloc_r+0x18c>
  403552:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403556:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40355a:	00c3      	lsls	r3, r0, #3
  40355c:	e612      	b.n	403184 <_malloc_r+0x44>
  40355e:	099a      	lsrs	r2, r3, #6
  403560:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403564:	00c9      	lsls	r1, r1, #3
  403566:	3238      	adds	r2, #56	; 0x38
  403568:	e7a4      	b.n	4034b4 <_malloc_r+0x374>
  40356a:	42bc      	cmp	r4, r7
  40356c:	d054      	beq.n	403618 <_malloc_r+0x4d8>
  40356e:	68bc      	ldr	r4, [r7, #8]
  403570:	6862      	ldr	r2, [r4, #4]
  403572:	f022 0203 	bic.w	r2, r2, #3
  403576:	e75d      	b.n	403434 <_malloc_r+0x2f4>
  403578:	f859 3908 	ldr.w	r3, [r9], #-8
  40357c:	4599      	cmp	r9, r3
  40357e:	f040 8086 	bne.w	40368e <_malloc_r+0x54e>
  403582:	f010 0f03 	tst.w	r0, #3
  403586:	f100 30ff 	add.w	r0, r0, #4294967295
  40358a:	d1f5      	bne.n	403578 <_malloc_r+0x438>
  40358c:	687b      	ldr	r3, [r7, #4]
  40358e:	ea23 0304 	bic.w	r3, r3, r4
  403592:	607b      	str	r3, [r7, #4]
  403594:	0064      	lsls	r4, r4, #1
  403596:	429c      	cmp	r4, r3
  403598:	f63f aec7 	bhi.w	40332a <_malloc_r+0x1ea>
  40359c:	2c00      	cmp	r4, #0
  40359e:	f43f aec4 	beq.w	40332a <_malloc_r+0x1ea>
  4035a2:	421c      	tst	r4, r3
  4035a4:	4640      	mov	r0, r8
  4035a6:	f47f ae3e 	bne.w	403226 <_malloc_r+0xe6>
  4035aa:	0064      	lsls	r4, r4, #1
  4035ac:	421c      	tst	r4, r3
  4035ae:	f100 0004 	add.w	r0, r0, #4
  4035b2:	d0fa      	beq.n	4035aa <_malloc_r+0x46a>
  4035b4:	e637      	b.n	403226 <_malloc_r+0xe6>
  4035b6:	468c      	mov	ip, r1
  4035b8:	e78c      	b.n	4034d4 <_malloc_r+0x394>
  4035ba:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4035be:	d815      	bhi.n	4035ec <_malloc_r+0x4ac>
  4035c0:	0bf3      	lsrs	r3, r6, #15
  4035c2:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4035c6:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4035ca:	00c3      	lsls	r3, r0, #3
  4035cc:	e5da      	b.n	403184 <_malloc_r+0x44>
  4035ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4035d2:	e6ed      	b.n	4033b0 <_malloc_r+0x270>
  4035d4:	687b      	ldr	r3, [r7, #4]
  4035d6:	1092      	asrs	r2, r2, #2
  4035d8:	2101      	movs	r1, #1
  4035da:	fa01 f202 	lsl.w	r2, r1, r2
  4035de:	4313      	orrs	r3, r2
  4035e0:	607b      	str	r3, [r7, #4]
  4035e2:	4662      	mov	r2, ip
  4035e4:	e779      	b.n	4034da <_malloc_r+0x39a>
  4035e6:	2301      	movs	r3, #1
  4035e8:	6053      	str	r3, [r2, #4]
  4035ea:	e729      	b.n	403440 <_malloc_r+0x300>
  4035ec:	f240 5254 	movw	r2, #1364	; 0x554
  4035f0:	4293      	cmp	r3, r2
  4035f2:	d822      	bhi.n	40363a <_malloc_r+0x4fa>
  4035f4:	0cb3      	lsrs	r3, r6, #18
  4035f6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4035fa:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4035fe:	00c3      	lsls	r3, r0, #3
  403600:	e5c0      	b.n	403184 <_malloc_r+0x44>
  403602:	f103 0b10 	add.w	fp, r3, #16
  403606:	e6ae      	b.n	403366 <_malloc_r+0x226>
  403608:	2a54      	cmp	r2, #84	; 0x54
  40360a:	d829      	bhi.n	403660 <_malloc_r+0x520>
  40360c:	0b1a      	lsrs	r2, r3, #12
  40360e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403612:	00c9      	lsls	r1, r1, #3
  403614:	326e      	adds	r2, #110	; 0x6e
  403616:	e74d      	b.n	4034b4 <_malloc_r+0x374>
  403618:	4b20      	ldr	r3, [pc, #128]	; (40369c <_malloc_r+0x55c>)
  40361a:	6819      	ldr	r1, [r3, #0]
  40361c:	4459      	add	r1, fp
  40361e:	6019      	str	r1, [r3, #0]
  403620:	e6b2      	b.n	403388 <_malloc_r+0x248>
  403622:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403626:	2800      	cmp	r0, #0
  403628:	f47f aeae 	bne.w	403388 <_malloc_r+0x248>
  40362c:	eb08 030b 	add.w	r3, r8, fp
  403630:	68ba      	ldr	r2, [r7, #8]
  403632:	f043 0301 	orr.w	r3, r3, #1
  403636:	6053      	str	r3, [r2, #4]
  403638:	e6ee      	b.n	403418 <_malloc_r+0x2d8>
  40363a:	207f      	movs	r0, #127	; 0x7f
  40363c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403640:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403644:	e59e      	b.n	403184 <_malloc_r+0x44>
  403646:	f104 0108 	add.w	r1, r4, #8
  40364a:	4628      	mov	r0, r5
  40364c:	9300      	str	r3, [sp, #0]
  40364e:	f7ff fa61 	bl	402b14 <_free_r>
  403652:	9b00      	ldr	r3, [sp, #0]
  403654:	6819      	ldr	r1, [r3, #0]
  403656:	e6df      	b.n	403418 <_malloc_r+0x2d8>
  403658:	2001      	movs	r0, #1
  40365a:	f04f 0900 	mov.w	r9, #0
  40365e:	e6bc      	b.n	4033da <_malloc_r+0x29a>
  403660:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403664:	d805      	bhi.n	403672 <_malloc_r+0x532>
  403666:	0bda      	lsrs	r2, r3, #15
  403668:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40366c:	00c9      	lsls	r1, r1, #3
  40366e:	3277      	adds	r2, #119	; 0x77
  403670:	e720      	b.n	4034b4 <_malloc_r+0x374>
  403672:	f240 5154 	movw	r1, #1364	; 0x554
  403676:	428a      	cmp	r2, r1
  403678:	d805      	bhi.n	403686 <_malloc_r+0x546>
  40367a:	0c9a      	lsrs	r2, r3, #18
  40367c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403680:	00c9      	lsls	r1, r1, #3
  403682:	327c      	adds	r2, #124	; 0x7c
  403684:	e716      	b.n	4034b4 <_malloc_r+0x374>
  403686:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40368a:	227e      	movs	r2, #126	; 0x7e
  40368c:	e712      	b.n	4034b4 <_malloc_r+0x374>
  40368e:	687b      	ldr	r3, [r7, #4]
  403690:	e780      	b.n	403594 <_malloc_r+0x454>
  403692:	08f0      	lsrs	r0, r6, #3
  403694:	f106 0308 	add.w	r3, r6, #8
  403698:	e600      	b.n	40329c <_malloc_r+0x15c>
  40369a:	bf00      	nop
  40369c:	2043b3f4 	.word	0x2043b3f4

004036a0 <__ascii_mbtowc>:
  4036a0:	b082      	sub	sp, #8
  4036a2:	b149      	cbz	r1, 4036b8 <__ascii_mbtowc+0x18>
  4036a4:	b15a      	cbz	r2, 4036be <__ascii_mbtowc+0x1e>
  4036a6:	b16b      	cbz	r3, 4036c4 <__ascii_mbtowc+0x24>
  4036a8:	7813      	ldrb	r3, [r2, #0]
  4036aa:	600b      	str	r3, [r1, #0]
  4036ac:	7812      	ldrb	r2, [r2, #0]
  4036ae:	1c10      	adds	r0, r2, #0
  4036b0:	bf18      	it	ne
  4036b2:	2001      	movne	r0, #1
  4036b4:	b002      	add	sp, #8
  4036b6:	4770      	bx	lr
  4036b8:	a901      	add	r1, sp, #4
  4036ba:	2a00      	cmp	r2, #0
  4036bc:	d1f3      	bne.n	4036a6 <__ascii_mbtowc+0x6>
  4036be:	4610      	mov	r0, r2
  4036c0:	b002      	add	sp, #8
  4036c2:	4770      	bx	lr
  4036c4:	f06f 0001 	mvn.w	r0, #1
  4036c8:	e7f4      	b.n	4036b4 <__ascii_mbtowc+0x14>
  4036ca:	bf00      	nop
  4036cc:	0000      	movs	r0, r0
	...

004036d0 <memchr>:
  4036d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4036d4:	2a10      	cmp	r2, #16
  4036d6:	db2b      	blt.n	403730 <memchr+0x60>
  4036d8:	f010 0f07 	tst.w	r0, #7
  4036dc:	d008      	beq.n	4036f0 <memchr+0x20>
  4036de:	f810 3b01 	ldrb.w	r3, [r0], #1
  4036e2:	3a01      	subs	r2, #1
  4036e4:	428b      	cmp	r3, r1
  4036e6:	d02d      	beq.n	403744 <memchr+0x74>
  4036e8:	f010 0f07 	tst.w	r0, #7
  4036ec:	b342      	cbz	r2, 403740 <memchr+0x70>
  4036ee:	d1f6      	bne.n	4036de <memchr+0xe>
  4036f0:	b4f0      	push	{r4, r5, r6, r7}
  4036f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4036f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4036fa:	f022 0407 	bic.w	r4, r2, #7
  4036fe:	f07f 0700 	mvns.w	r7, #0
  403702:	2300      	movs	r3, #0
  403704:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403708:	3c08      	subs	r4, #8
  40370a:	ea85 0501 	eor.w	r5, r5, r1
  40370e:	ea86 0601 	eor.w	r6, r6, r1
  403712:	fa85 f547 	uadd8	r5, r5, r7
  403716:	faa3 f587 	sel	r5, r3, r7
  40371a:	fa86 f647 	uadd8	r6, r6, r7
  40371e:	faa5 f687 	sel	r6, r5, r7
  403722:	b98e      	cbnz	r6, 403748 <memchr+0x78>
  403724:	d1ee      	bne.n	403704 <memchr+0x34>
  403726:	bcf0      	pop	{r4, r5, r6, r7}
  403728:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40372c:	f002 0207 	and.w	r2, r2, #7
  403730:	b132      	cbz	r2, 403740 <memchr+0x70>
  403732:	f810 3b01 	ldrb.w	r3, [r0], #1
  403736:	3a01      	subs	r2, #1
  403738:	ea83 0301 	eor.w	r3, r3, r1
  40373c:	b113      	cbz	r3, 403744 <memchr+0x74>
  40373e:	d1f8      	bne.n	403732 <memchr+0x62>
  403740:	2000      	movs	r0, #0
  403742:	4770      	bx	lr
  403744:	3801      	subs	r0, #1
  403746:	4770      	bx	lr
  403748:	2d00      	cmp	r5, #0
  40374a:	bf06      	itte	eq
  40374c:	4635      	moveq	r5, r6
  40374e:	3803      	subeq	r0, #3
  403750:	3807      	subne	r0, #7
  403752:	f015 0f01 	tst.w	r5, #1
  403756:	d107      	bne.n	403768 <memchr+0x98>
  403758:	3001      	adds	r0, #1
  40375a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40375e:	bf02      	ittt	eq
  403760:	3001      	addeq	r0, #1
  403762:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403766:	3001      	addeq	r0, #1
  403768:	bcf0      	pop	{r4, r5, r6, r7}
  40376a:	3801      	subs	r0, #1
  40376c:	4770      	bx	lr
  40376e:	bf00      	nop

00403770 <memmove>:
  403770:	4288      	cmp	r0, r1
  403772:	b5f0      	push	{r4, r5, r6, r7, lr}
  403774:	d90d      	bls.n	403792 <memmove+0x22>
  403776:	188b      	adds	r3, r1, r2
  403778:	4298      	cmp	r0, r3
  40377a:	d20a      	bcs.n	403792 <memmove+0x22>
  40377c:	1884      	adds	r4, r0, r2
  40377e:	2a00      	cmp	r2, #0
  403780:	d051      	beq.n	403826 <memmove+0xb6>
  403782:	4622      	mov	r2, r4
  403784:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403788:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40378c:	4299      	cmp	r1, r3
  40378e:	d1f9      	bne.n	403784 <memmove+0x14>
  403790:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403792:	2a0f      	cmp	r2, #15
  403794:	d948      	bls.n	403828 <memmove+0xb8>
  403796:	ea41 0300 	orr.w	r3, r1, r0
  40379a:	079b      	lsls	r3, r3, #30
  40379c:	d146      	bne.n	40382c <memmove+0xbc>
  40379e:	f100 0410 	add.w	r4, r0, #16
  4037a2:	f101 0310 	add.w	r3, r1, #16
  4037a6:	4615      	mov	r5, r2
  4037a8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4037ac:	f844 6c10 	str.w	r6, [r4, #-16]
  4037b0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4037b4:	f844 6c0c 	str.w	r6, [r4, #-12]
  4037b8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4037bc:	f844 6c08 	str.w	r6, [r4, #-8]
  4037c0:	3d10      	subs	r5, #16
  4037c2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4037c6:	f844 6c04 	str.w	r6, [r4, #-4]
  4037ca:	2d0f      	cmp	r5, #15
  4037cc:	f103 0310 	add.w	r3, r3, #16
  4037d0:	f104 0410 	add.w	r4, r4, #16
  4037d4:	d8e8      	bhi.n	4037a8 <memmove+0x38>
  4037d6:	f1a2 0310 	sub.w	r3, r2, #16
  4037da:	f023 030f 	bic.w	r3, r3, #15
  4037de:	f002 0e0f 	and.w	lr, r2, #15
  4037e2:	3310      	adds	r3, #16
  4037e4:	f1be 0f03 	cmp.w	lr, #3
  4037e8:	4419      	add	r1, r3
  4037ea:	4403      	add	r3, r0
  4037ec:	d921      	bls.n	403832 <memmove+0xc2>
  4037ee:	1f1e      	subs	r6, r3, #4
  4037f0:	460d      	mov	r5, r1
  4037f2:	4674      	mov	r4, lr
  4037f4:	3c04      	subs	r4, #4
  4037f6:	f855 7b04 	ldr.w	r7, [r5], #4
  4037fa:	f846 7f04 	str.w	r7, [r6, #4]!
  4037fe:	2c03      	cmp	r4, #3
  403800:	d8f8      	bhi.n	4037f4 <memmove+0x84>
  403802:	f1ae 0404 	sub.w	r4, lr, #4
  403806:	f024 0403 	bic.w	r4, r4, #3
  40380a:	3404      	adds	r4, #4
  40380c:	4421      	add	r1, r4
  40380e:	4423      	add	r3, r4
  403810:	f002 0203 	and.w	r2, r2, #3
  403814:	b162      	cbz	r2, 403830 <memmove+0xc0>
  403816:	3b01      	subs	r3, #1
  403818:	440a      	add	r2, r1
  40381a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40381e:	f803 4f01 	strb.w	r4, [r3, #1]!
  403822:	428a      	cmp	r2, r1
  403824:	d1f9      	bne.n	40381a <memmove+0xaa>
  403826:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403828:	4603      	mov	r3, r0
  40382a:	e7f3      	b.n	403814 <memmove+0xa4>
  40382c:	4603      	mov	r3, r0
  40382e:	e7f2      	b.n	403816 <memmove+0xa6>
  403830:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403832:	4672      	mov	r2, lr
  403834:	e7ee      	b.n	403814 <memmove+0xa4>
  403836:	bf00      	nop

00403838 <__malloc_lock>:
  403838:	4801      	ldr	r0, [pc, #4]	; (403840 <__malloc_lock+0x8>)
  40383a:	f7ff bc05 	b.w	403048 <__retarget_lock_acquire_recursive>
  40383e:	bf00      	nop
  403840:	2043b4cc 	.word	0x2043b4cc

00403844 <__malloc_unlock>:
  403844:	4801      	ldr	r0, [pc, #4]	; (40384c <__malloc_unlock+0x8>)
  403846:	f7ff bc01 	b.w	40304c <__retarget_lock_release_recursive>
  40384a:	bf00      	nop
  40384c:	2043b4cc 	.word	0x2043b4cc

00403850 <_realloc_r>:
  403850:	2900      	cmp	r1, #0
  403852:	f000 8095 	beq.w	403980 <_realloc_r+0x130>
  403856:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40385a:	460d      	mov	r5, r1
  40385c:	4616      	mov	r6, r2
  40385e:	b083      	sub	sp, #12
  403860:	4680      	mov	r8, r0
  403862:	f106 070b 	add.w	r7, r6, #11
  403866:	f7ff ffe7 	bl	403838 <__malloc_lock>
  40386a:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40386e:	2f16      	cmp	r7, #22
  403870:	f02e 0403 	bic.w	r4, lr, #3
  403874:	f1a5 0908 	sub.w	r9, r5, #8
  403878:	d83c      	bhi.n	4038f4 <_realloc_r+0xa4>
  40387a:	2210      	movs	r2, #16
  40387c:	4617      	mov	r7, r2
  40387e:	42be      	cmp	r6, r7
  403880:	d83d      	bhi.n	4038fe <_realloc_r+0xae>
  403882:	4294      	cmp	r4, r2
  403884:	da43      	bge.n	40390e <_realloc_r+0xbe>
  403886:	4bc4      	ldr	r3, [pc, #784]	; (403b98 <_realloc_r+0x348>)
  403888:	6899      	ldr	r1, [r3, #8]
  40388a:	eb09 0004 	add.w	r0, r9, r4
  40388e:	4288      	cmp	r0, r1
  403890:	f000 80b4 	beq.w	4039fc <_realloc_r+0x1ac>
  403894:	6843      	ldr	r3, [r0, #4]
  403896:	f023 0101 	bic.w	r1, r3, #1
  40389a:	4401      	add	r1, r0
  40389c:	6849      	ldr	r1, [r1, #4]
  40389e:	07c9      	lsls	r1, r1, #31
  4038a0:	d54c      	bpl.n	40393c <_realloc_r+0xec>
  4038a2:	f01e 0f01 	tst.w	lr, #1
  4038a6:	f000 809b 	beq.w	4039e0 <_realloc_r+0x190>
  4038aa:	4631      	mov	r1, r6
  4038ac:	4640      	mov	r0, r8
  4038ae:	f7ff fc47 	bl	403140 <_malloc_r>
  4038b2:	4606      	mov	r6, r0
  4038b4:	2800      	cmp	r0, #0
  4038b6:	d03a      	beq.n	40392e <_realloc_r+0xde>
  4038b8:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4038bc:	f023 0301 	bic.w	r3, r3, #1
  4038c0:	444b      	add	r3, r9
  4038c2:	f1a0 0208 	sub.w	r2, r0, #8
  4038c6:	429a      	cmp	r2, r3
  4038c8:	f000 8121 	beq.w	403b0e <_realloc_r+0x2be>
  4038cc:	1f22      	subs	r2, r4, #4
  4038ce:	2a24      	cmp	r2, #36	; 0x24
  4038d0:	f200 8107 	bhi.w	403ae2 <_realloc_r+0x292>
  4038d4:	2a13      	cmp	r2, #19
  4038d6:	f200 80db 	bhi.w	403a90 <_realloc_r+0x240>
  4038da:	4603      	mov	r3, r0
  4038dc:	462a      	mov	r2, r5
  4038de:	6811      	ldr	r1, [r2, #0]
  4038e0:	6019      	str	r1, [r3, #0]
  4038e2:	6851      	ldr	r1, [r2, #4]
  4038e4:	6059      	str	r1, [r3, #4]
  4038e6:	6892      	ldr	r2, [r2, #8]
  4038e8:	609a      	str	r2, [r3, #8]
  4038ea:	4629      	mov	r1, r5
  4038ec:	4640      	mov	r0, r8
  4038ee:	f7ff f911 	bl	402b14 <_free_r>
  4038f2:	e01c      	b.n	40392e <_realloc_r+0xde>
  4038f4:	f027 0707 	bic.w	r7, r7, #7
  4038f8:	2f00      	cmp	r7, #0
  4038fa:	463a      	mov	r2, r7
  4038fc:	dabf      	bge.n	40387e <_realloc_r+0x2e>
  4038fe:	2600      	movs	r6, #0
  403900:	230c      	movs	r3, #12
  403902:	4630      	mov	r0, r6
  403904:	f8c8 3000 	str.w	r3, [r8]
  403908:	b003      	add	sp, #12
  40390a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40390e:	462e      	mov	r6, r5
  403910:	1be3      	subs	r3, r4, r7
  403912:	2b0f      	cmp	r3, #15
  403914:	d81e      	bhi.n	403954 <_realloc_r+0x104>
  403916:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40391a:	f003 0301 	and.w	r3, r3, #1
  40391e:	4323      	orrs	r3, r4
  403920:	444c      	add	r4, r9
  403922:	f8c9 3004 	str.w	r3, [r9, #4]
  403926:	6863      	ldr	r3, [r4, #4]
  403928:	f043 0301 	orr.w	r3, r3, #1
  40392c:	6063      	str	r3, [r4, #4]
  40392e:	4640      	mov	r0, r8
  403930:	f7ff ff88 	bl	403844 <__malloc_unlock>
  403934:	4630      	mov	r0, r6
  403936:	b003      	add	sp, #12
  403938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40393c:	f023 0303 	bic.w	r3, r3, #3
  403940:	18e1      	adds	r1, r4, r3
  403942:	4291      	cmp	r1, r2
  403944:	db1f      	blt.n	403986 <_realloc_r+0x136>
  403946:	68c3      	ldr	r3, [r0, #12]
  403948:	6882      	ldr	r2, [r0, #8]
  40394a:	462e      	mov	r6, r5
  40394c:	60d3      	str	r3, [r2, #12]
  40394e:	460c      	mov	r4, r1
  403950:	609a      	str	r2, [r3, #8]
  403952:	e7dd      	b.n	403910 <_realloc_r+0xc0>
  403954:	f8d9 2004 	ldr.w	r2, [r9, #4]
  403958:	eb09 0107 	add.w	r1, r9, r7
  40395c:	f002 0201 	and.w	r2, r2, #1
  403960:	444c      	add	r4, r9
  403962:	f043 0301 	orr.w	r3, r3, #1
  403966:	4317      	orrs	r7, r2
  403968:	f8c9 7004 	str.w	r7, [r9, #4]
  40396c:	604b      	str	r3, [r1, #4]
  40396e:	6863      	ldr	r3, [r4, #4]
  403970:	f043 0301 	orr.w	r3, r3, #1
  403974:	3108      	adds	r1, #8
  403976:	6063      	str	r3, [r4, #4]
  403978:	4640      	mov	r0, r8
  40397a:	f7ff f8cb 	bl	402b14 <_free_r>
  40397e:	e7d6      	b.n	40392e <_realloc_r+0xde>
  403980:	4611      	mov	r1, r2
  403982:	f7ff bbdd 	b.w	403140 <_malloc_r>
  403986:	f01e 0f01 	tst.w	lr, #1
  40398a:	d18e      	bne.n	4038aa <_realloc_r+0x5a>
  40398c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403990:	eba9 0a01 	sub.w	sl, r9, r1
  403994:	f8da 1004 	ldr.w	r1, [sl, #4]
  403998:	f021 0103 	bic.w	r1, r1, #3
  40399c:	440b      	add	r3, r1
  40399e:	4423      	add	r3, r4
  4039a0:	4293      	cmp	r3, r2
  4039a2:	db25      	blt.n	4039f0 <_realloc_r+0x1a0>
  4039a4:	68c2      	ldr	r2, [r0, #12]
  4039a6:	6881      	ldr	r1, [r0, #8]
  4039a8:	4656      	mov	r6, sl
  4039aa:	60ca      	str	r2, [r1, #12]
  4039ac:	6091      	str	r1, [r2, #8]
  4039ae:	f8da 100c 	ldr.w	r1, [sl, #12]
  4039b2:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4039b6:	1f22      	subs	r2, r4, #4
  4039b8:	2a24      	cmp	r2, #36	; 0x24
  4039ba:	60c1      	str	r1, [r0, #12]
  4039bc:	6088      	str	r0, [r1, #8]
  4039be:	f200 8094 	bhi.w	403aea <_realloc_r+0x29a>
  4039c2:	2a13      	cmp	r2, #19
  4039c4:	d96f      	bls.n	403aa6 <_realloc_r+0x256>
  4039c6:	6829      	ldr	r1, [r5, #0]
  4039c8:	f8ca 1008 	str.w	r1, [sl, #8]
  4039cc:	6869      	ldr	r1, [r5, #4]
  4039ce:	f8ca 100c 	str.w	r1, [sl, #12]
  4039d2:	2a1b      	cmp	r2, #27
  4039d4:	f200 80a2 	bhi.w	403b1c <_realloc_r+0x2cc>
  4039d8:	3508      	adds	r5, #8
  4039da:	f10a 0210 	add.w	r2, sl, #16
  4039de:	e063      	b.n	403aa8 <_realloc_r+0x258>
  4039e0:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4039e4:	eba9 0a03 	sub.w	sl, r9, r3
  4039e8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4039ec:	f021 0103 	bic.w	r1, r1, #3
  4039f0:	1863      	adds	r3, r4, r1
  4039f2:	4293      	cmp	r3, r2
  4039f4:	f6ff af59 	blt.w	4038aa <_realloc_r+0x5a>
  4039f8:	4656      	mov	r6, sl
  4039fa:	e7d8      	b.n	4039ae <_realloc_r+0x15e>
  4039fc:	6841      	ldr	r1, [r0, #4]
  4039fe:	f021 0b03 	bic.w	fp, r1, #3
  403a02:	44a3      	add	fp, r4
  403a04:	f107 0010 	add.w	r0, r7, #16
  403a08:	4583      	cmp	fp, r0
  403a0a:	da56      	bge.n	403aba <_realloc_r+0x26a>
  403a0c:	f01e 0f01 	tst.w	lr, #1
  403a10:	f47f af4b 	bne.w	4038aa <_realloc_r+0x5a>
  403a14:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403a18:	eba9 0a01 	sub.w	sl, r9, r1
  403a1c:	f8da 1004 	ldr.w	r1, [sl, #4]
  403a20:	f021 0103 	bic.w	r1, r1, #3
  403a24:	448b      	add	fp, r1
  403a26:	4558      	cmp	r0, fp
  403a28:	dce2      	bgt.n	4039f0 <_realloc_r+0x1a0>
  403a2a:	4656      	mov	r6, sl
  403a2c:	f8da 100c 	ldr.w	r1, [sl, #12]
  403a30:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403a34:	1f22      	subs	r2, r4, #4
  403a36:	2a24      	cmp	r2, #36	; 0x24
  403a38:	60c1      	str	r1, [r0, #12]
  403a3a:	6088      	str	r0, [r1, #8]
  403a3c:	f200 808f 	bhi.w	403b5e <_realloc_r+0x30e>
  403a40:	2a13      	cmp	r2, #19
  403a42:	f240 808a 	bls.w	403b5a <_realloc_r+0x30a>
  403a46:	6829      	ldr	r1, [r5, #0]
  403a48:	f8ca 1008 	str.w	r1, [sl, #8]
  403a4c:	6869      	ldr	r1, [r5, #4]
  403a4e:	f8ca 100c 	str.w	r1, [sl, #12]
  403a52:	2a1b      	cmp	r2, #27
  403a54:	f200 808a 	bhi.w	403b6c <_realloc_r+0x31c>
  403a58:	3508      	adds	r5, #8
  403a5a:	f10a 0210 	add.w	r2, sl, #16
  403a5e:	6829      	ldr	r1, [r5, #0]
  403a60:	6011      	str	r1, [r2, #0]
  403a62:	6869      	ldr	r1, [r5, #4]
  403a64:	6051      	str	r1, [r2, #4]
  403a66:	68a9      	ldr	r1, [r5, #8]
  403a68:	6091      	str	r1, [r2, #8]
  403a6a:	eb0a 0107 	add.w	r1, sl, r7
  403a6e:	ebab 0207 	sub.w	r2, fp, r7
  403a72:	f042 0201 	orr.w	r2, r2, #1
  403a76:	6099      	str	r1, [r3, #8]
  403a78:	604a      	str	r2, [r1, #4]
  403a7a:	f8da 3004 	ldr.w	r3, [sl, #4]
  403a7e:	f003 0301 	and.w	r3, r3, #1
  403a82:	431f      	orrs	r7, r3
  403a84:	4640      	mov	r0, r8
  403a86:	f8ca 7004 	str.w	r7, [sl, #4]
  403a8a:	f7ff fedb 	bl	403844 <__malloc_unlock>
  403a8e:	e751      	b.n	403934 <_realloc_r+0xe4>
  403a90:	682b      	ldr	r3, [r5, #0]
  403a92:	6003      	str	r3, [r0, #0]
  403a94:	686b      	ldr	r3, [r5, #4]
  403a96:	6043      	str	r3, [r0, #4]
  403a98:	2a1b      	cmp	r2, #27
  403a9a:	d82d      	bhi.n	403af8 <_realloc_r+0x2a8>
  403a9c:	f100 0308 	add.w	r3, r0, #8
  403aa0:	f105 0208 	add.w	r2, r5, #8
  403aa4:	e71b      	b.n	4038de <_realloc_r+0x8e>
  403aa6:	4632      	mov	r2, r6
  403aa8:	6829      	ldr	r1, [r5, #0]
  403aaa:	6011      	str	r1, [r2, #0]
  403aac:	6869      	ldr	r1, [r5, #4]
  403aae:	6051      	str	r1, [r2, #4]
  403ab0:	68a9      	ldr	r1, [r5, #8]
  403ab2:	6091      	str	r1, [r2, #8]
  403ab4:	461c      	mov	r4, r3
  403ab6:	46d1      	mov	r9, sl
  403ab8:	e72a      	b.n	403910 <_realloc_r+0xc0>
  403aba:	eb09 0107 	add.w	r1, r9, r7
  403abe:	ebab 0b07 	sub.w	fp, fp, r7
  403ac2:	f04b 0201 	orr.w	r2, fp, #1
  403ac6:	6099      	str	r1, [r3, #8]
  403ac8:	604a      	str	r2, [r1, #4]
  403aca:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403ace:	f003 0301 	and.w	r3, r3, #1
  403ad2:	431f      	orrs	r7, r3
  403ad4:	4640      	mov	r0, r8
  403ad6:	f845 7c04 	str.w	r7, [r5, #-4]
  403ada:	f7ff feb3 	bl	403844 <__malloc_unlock>
  403ade:	462e      	mov	r6, r5
  403ae0:	e728      	b.n	403934 <_realloc_r+0xe4>
  403ae2:	4629      	mov	r1, r5
  403ae4:	f7ff fe44 	bl	403770 <memmove>
  403ae8:	e6ff      	b.n	4038ea <_realloc_r+0x9a>
  403aea:	4629      	mov	r1, r5
  403aec:	4630      	mov	r0, r6
  403aee:	461c      	mov	r4, r3
  403af0:	46d1      	mov	r9, sl
  403af2:	f7ff fe3d 	bl	403770 <memmove>
  403af6:	e70b      	b.n	403910 <_realloc_r+0xc0>
  403af8:	68ab      	ldr	r3, [r5, #8]
  403afa:	6083      	str	r3, [r0, #8]
  403afc:	68eb      	ldr	r3, [r5, #12]
  403afe:	60c3      	str	r3, [r0, #12]
  403b00:	2a24      	cmp	r2, #36	; 0x24
  403b02:	d017      	beq.n	403b34 <_realloc_r+0x2e4>
  403b04:	f100 0310 	add.w	r3, r0, #16
  403b08:	f105 0210 	add.w	r2, r5, #16
  403b0c:	e6e7      	b.n	4038de <_realloc_r+0x8e>
  403b0e:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403b12:	f023 0303 	bic.w	r3, r3, #3
  403b16:	441c      	add	r4, r3
  403b18:	462e      	mov	r6, r5
  403b1a:	e6f9      	b.n	403910 <_realloc_r+0xc0>
  403b1c:	68a9      	ldr	r1, [r5, #8]
  403b1e:	f8ca 1010 	str.w	r1, [sl, #16]
  403b22:	68e9      	ldr	r1, [r5, #12]
  403b24:	f8ca 1014 	str.w	r1, [sl, #20]
  403b28:	2a24      	cmp	r2, #36	; 0x24
  403b2a:	d00c      	beq.n	403b46 <_realloc_r+0x2f6>
  403b2c:	3510      	adds	r5, #16
  403b2e:	f10a 0218 	add.w	r2, sl, #24
  403b32:	e7b9      	b.n	403aa8 <_realloc_r+0x258>
  403b34:	692b      	ldr	r3, [r5, #16]
  403b36:	6103      	str	r3, [r0, #16]
  403b38:	696b      	ldr	r3, [r5, #20]
  403b3a:	6143      	str	r3, [r0, #20]
  403b3c:	f105 0218 	add.w	r2, r5, #24
  403b40:	f100 0318 	add.w	r3, r0, #24
  403b44:	e6cb      	b.n	4038de <_realloc_r+0x8e>
  403b46:	692a      	ldr	r2, [r5, #16]
  403b48:	f8ca 2018 	str.w	r2, [sl, #24]
  403b4c:	696a      	ldr	r2, [r5, #20]
  403b4e:	f8ca 201c 	str.w	r2, [sl, #28]
  403b52:	3518      	adds	r5, #24
  403b54:	f10a 0220 	add.w	r2, sl, #32
  403b58:	e7a6      	b.n	403aa8 <_realloc_r+0x258>
  403b5a:	4632      	mov	r2, r6
  403b5c:	e77f      	b.n	403a5e <_realloc_r+0x20e>
  403b5e:	4629      	mov	r1, r5
  403b60:	4630      	mov	r0, r6
  403b62:	9301      	str	r3, [sp, #4]
  403b64:	f7ff fe04 	bl	403770 <memmove>
  403b68:	9b01      	ldr	r3, [sp, #4]
  403b6a:	e77e      	b.n	403a6a <_realloc_r+0x21a>
  403b6c:	68a9      	ldr	r1, [r5, #8]
  403b6e:	f8ca 1010 	str.w	r1, [sl, #16]
  403b72:	68e9      	ldr	r1, [r5, #12]
  403b74:	f8ca 1014 	str.w	r1, [sl, #20]
  403b78:	2a24      	cmp	r2, #36	; 0x24
  403b7a:	d003      	beq.n	403b84 <_realloc_r+0x334>
  403b7c:	3510      	adds	r5, #16
  403b7e:	f10a 0218 	add.w	r2, sl, #24
  403b82:	e76c      	b.n	403a5e <_realloc_r+0x20e>
  403b84:	692a      	ldr	r2, [r5, #16]
  403b86:	f8ca 2018 	str.w	r2, [sl, #24]
  403b8a:	696a      	ldr	r2, [r5, #20]
  403b8c:	f8ca 201c 	str.w	r2, [sl, #28]
  403b90:	3518      	adds	r5, #24
  403b92:	f10a 0220 	add.w	r2, sl, #32
  403b96:	e762      	b.n	403a5e <_realloc_r+0x20e>
  403b98:	204005c8 	.word	0x204005c8

00403b9c <_sbrk_r>:
  403b9c:	b538      	push	{r3, r4, r5, lr}
  403b9e:	4c07      	ldr	r4, [pc, #28]	; (403bbc <_sbrk_r+0x20>)
  403ba0:	2300      	movs	r3, #0
  403ba2:	4605      	mov	r5, r0
  403ba4:	4608      	mov	r0, r1
  403ba6:	6023      	str	r3, [r4, #0]
  403ba8:	f7fd fa4c 	bl	401044 <_sbrk>
  403bac:	1c43      	adds	r3, r0, #1
  403bae:	d000      	beq.n	403bb2 <_sbrk_r+0x16>
  403bb0:	bd38      	pop	{r3, r4, r5, pc}
  403bb2:	6823      	ldr	r3, [r4, #0]
  403bb4:	2b00      	cmp	r3, #0
  403bb6:	d0fb      	beq.n	403bb0 <_sbrk_r+0x14>
  403bb8:	602b      	str	r3, [r5, #0]
  403bba:	bd38      	pop	{r3, r4, r5, pc}
  403bbc:	2043b4e0 	.word	0x2043b4e0

00403bc0 <__sread>:
  403bc0:	b510      	push	{r4, lr}
  403bc2:	460c      	mov	r4, r1
  403bc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403bc8:	f000 f9f6 	bl	403fb8 <_read_r>
  403bcc:	2800      	cmp	r0, #0
  403bce:	db03      	blt.n	403bd8 <__sread+0x18>
  403bd0:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403bd2:	4403      	add	r3, r0
  403bd4:	6523      	str	r3, [r4, #80]	; 0x50
  403bd6:	bd10      	pop	{r4, pc}
  403bd8:	89a3      	ldrh	r3, [r4, #12]
  403bda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403bde:	81a3      	strh	r3, [r4, #12]
  403be0:	bd10      	pop	{r4, pc}
  403be2:	bf00      	nop

00403be4 <__swrite>:
  403be4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403be8:	4616      	mov	r6, r2
  403bea:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403bee:	461f      	mov	r7, r3
  403bf0:	05d3      	lsls	r3, r2, #23
  403bf2:	460c      	mov	r4, r1
  403bf4:	4605      	mov	r5, r0
  403bf6:	d507      	bpl.n	403c08 <__swrite+0x24>
  403bf8:	2200      	movs	r2, #0
  403bfa:	2302      	movs	r3, #2
  403bfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403c00:	f000 f9c4 	bl	403f8c <_lseek_r>
  403c04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403c08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403c0c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403c10:	81a2      	strh	r2, [r4, #12]
  403c12:	463b      	mov	r3, r7
  403c14:	4632      	mov	r2, r6
  403c16:	4628      	mov	r0, r5
  403c18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403c1c:	f000 b8a4 	b.w	403d68 <_write_r>

00403c20 <__sseek>:
  403c20:	b510      	push	{r4, lr}
  403c22:	460c      	mov	r4, r1
  403c24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403c28:	f000 f9b0 	bl	403f8c <_lseek_r>
  403c2c:	89a3      	ldrh	r3, [r4, #12]
  403c2e:	1c42      	adds	r2, r0, #1
  403c30:	bf0e      	itee	eq
  403c32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403c36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403c3a:	6520      	strne	r0, [r4, #80]	; 0x50
  403c3c:	81a3      	strh	r3, [r4, #12]
  403c3e:	bd10      	pop	{r4, pc}

00403c40 <__sclose>:
  403c40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403c44:	f000 b908 	b.w	403e58 <_close_r>

00403c48 <__swbuf_r>:
  403c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403c4a:	460d      	mov	r5, r1
  403c4c:	4614      	mov	r4, r2
  403c4e:	4606      	mov	r6, r0
  403c50:	b110      	cbz	r0, 403c58 <__swbuf_r+0x10>
  403c52:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403c54:	2b00      	cmp	r3, #0
  403c56:	d04b      	beq.n	403cf0 <__swbuf_r+0xa8>
  403c58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403c5c:	69a3      	ldr	r3, [r4, #24]
  403c5e:	60a3      	str	r3, [r4, #8]
  403c60:	b291      	uxth	r1, r2
  403c62:	0708      	lsls	r0, r1, #28
  403c64:	d539      	bpl.n	403cda <__swbuf_r+0x92>
  403c66:	6923      	ldr	r3, [r4, #16]
  403c68:	2b00      	cmp	r3, #0
  403c6a:	d036      	beq.n	403cda <__swbuf_r+0x92>
  403c6c:	b2ed      	uxtb	r5, r5
  403c6e:	0489      	lsls	r1, r1, #18
  403c70:	462f      	mov	r7, r5
  403c72:	d515      	bpl.n	403ca0 <__swbuf_r+0x58>
  403c74:	6822      	ldr	r2, [r4, #0]
  403c76:	6961      	ldr	r1, [r4, #20]
  403c78:	1ad3      	subs	r3, r2, r3
  403c7a:	428b      	cmp	r3, r1
  403c7c:	da1c      	bge.n	403cb8 <__swbuf_r+0x70>
  403c7e:	3301      	adds	r3, #1
  403c80:	68a1      	ldr	r1, [r4, #8]
  403c82:	1c50      	adds	r0, r2, #1
  403c84:	3901      	subs	r1, #1
  403c86:	60a1      	str	r1, [r4, #8]
  403c88:	6020      	str	r0, [r4, #0]
  403c8a:	7015      	strb	r5, [r2, #0]
  403c8c:	6962      	ldr	r2, [r4, #20]
  403c8e:	429a      	cmp	r2, r3
  403c90:	d01a      	beq.n	403cc8 <__swbuf_r+0x80>
  403c92:	89a3      	ldrh	r3, [r4, #12]
  403c94:	07db      	lsls	r3, r3, #31
  403c96:	d501      	bpl.n	403c9c <__swbuf_r+0x54>
  403c98:	2d0a      	cmp	r5, #10
  403c9a:	d015      	beq.n	403cc8 <__swbuf_r+0x80>
  403c9c:	4638      	mov	r0, r7
  403c9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403ca0:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403ca2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403ca6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403caa:	81a2      	strh	r2, [r4, #12]
  403cac:	6822      	ldr	r2, [r4, #0]
  403cae:	6661      	str	r1, [r4, #100]	; 0x64
  403cb0:	6961      	ldr	r1, [r4, #20]
  403cb2:	1ad3      	subs	r3, r2, r3
  403cb4:	428b      	cmp	r3, r1
  403cb6:	dbe2      	blt.n	403c7e <__swbuf_r+0x36>
  403cb8:	4621      	mov	r1, r4
  403cba:	4630      	mov	r0, r6
  403cbc:	f7fe fdac 	bl	402818 <_fflush_r>
  403cc0:	b940      	cbnz	r0, 403cd4 <__swbuf_r+0x8c>
  403cc2:	6822      	ldr	r2, [r4, #0]
  403cc4:	2301      	movs	r3, #1
  403cc6:	e7db      	b.n	403c80 <__swbuf_r+0x38>
  403cc8:	4621      	mov	r1, r4
  403cca:	4630      	mov	r0, r6
  403ccc:	f7fe fda4 	bl	402818 <_fflush_r>
  403cd0:	2800      	cmp	r0, #0
  403cd2:	d0e3      	beq.n	403c9c <__swbuf_r+0x54>
  403cd4:	f04f 37ff 	mov.w	r7, #4294967295
  403cd8:	e7e0      	b.n	403c9c <__swbuf_r+0x54>
  403cda:	4621      	mov	r1, r4
  403cdc:	4630      	mov	r0, r6
  403cde:	f7fe fc87 	bl	4025f0 <__swsetup_r>
  403ce2:	2800      	cmp	r0, #0
  403ce4:	d1f6      	bne.n	403cd4 <__swbuf_r+0x8c>
  403ce6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403cea:	6923      	ldr	r3, [r4, #16]
  403cec:	b291      	uxth	r1, r2
  403cee:	e7bd      	b.n	403c6c <__swbuf_r+0x24>
  403cf0:	f7fe fdea 	bl	4028c8 <__sinit>
  403cf4:	e7b0      	b.n	403c58 <__swbuf_r+0x10>
  403cf6:	bf00      	nop

00403cf8 <_wcrtomb_r>:
  403cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
  403cfa:	4606      	mov	r6, r0
  403cfc:	b085      	sub	sp, #20
  403cfe:	461f      	mov	r7, r3
  403d00:	b189      	cbz	r1, 403d26 <_wcrtomb_r+0x2e>
  403d02:	4c10      	ldr	r4, [pc, #64]	; (403d44 <_wcrtomb_r+0x4c>)
  403d04:	4d10      	ldr	r5, [pc, #64]	; (403d48 <_wcrtomb_r+0x50>)
  403d06:	6824      	ldr	r4, [r4, #0]
  403d08:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403d0a:	2c00      	cmp	r4, #0
  403d0c:	bf08      	it	eq
  403d0e:	462c      	moveq	r4, r5
  403d10:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403d14:	47a0      	blx	r4
  403d16:	1c43      	adds	r3, r0, #1
  403d18:	d103      	bne.n	403d22 <_wcrtomb_r+0x2a>
  403d1a:	2200      	movs	r2, #0
  403d1c:	238a      	movs	r3, #138	; 0x8a
  403d1e:	603a      	str	r2, [r7, #0]
  403d20:	6033      	str	r3, [r6, #0]
  403d22:	b005      	add	sp, #20
  403d24:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403d26:	460c      	mov	r4, r1
  403d28:	4906      	ldr	r1, [pc, #24]	; (403d44 <_wcrtomb_r+0x4c>)
  403d2a:	4a07      	ldr	r2, [pc, #28]	; (403d48 <_wcrtomb_r+0x50>)
  403d2c:	6809      	ldr	r1, [r1, #0]
  403d2e:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403d30:	2900      	cmp	r1, #0
  403d32:	bf08      	it	eq
  403d34:	4611      	moveq	r1, r2
  403d36:	4622      	mov	r2, r4
  403d38:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403d3c:	a901      	add	r1, sp, #4
  403d3e:	47a0      	blx	r4
  403d40:	e7e9      	b.n	403d16 <_wcrtomb_r+0x1e>
  403d42:	bf00      	nop
  403d44:	20400028 	.word	0x20400028
  403d48:	2040045c 	.word	0x2040045c

00403d4c <__ascii_wctomb>:
  403d4c:	b121      	cbz	r1, 403d58 <__ascii_wctomb+0xc>
  403d4e:	2aff      	cmp	r2, #255	; 0xff
  403d50:	d804      	bhi.n	403d5c <__ascii_wctomb+0x10>
  403d52:	700a      	strb	r2, [r1, #0]
  403d54:	2001      	movs	r0, #1
  403d56:	4770      	bx	lr
  403d58:	4608      	mov	r0, r1
  403d5a:	4770      	bx	lr
  403d5c:	238a      	movs	r3, #138	; 0x8a
  403d5e:	6003      	str	r3, [r0, #0]
  403d60:	f04f 30ff 	mov.w	r0, #4294967295
  403d64:	4770      	bx	lr
  403d66:	bf00      	nop

00403d68 <_write_r>:
  403d68:	b570      	push	{r4, r5, r6, lr}
  403d6a:	460d      	mov	r5, r1
  403d6c:	4c08      	ldr	r4, [pc, #32]	; (403d90 <_write_r+0x28>)
  403d6e:	4611      	mov	r1, r2
  403d70:	4606      	mov	r6, r0
  403d72:	461a      	mov	r2, r3
  403d74:	4628      	mov	r0, r5
  403d76:	2300      	movs	r3, #0
  403d78:	6023      	str	r3, [r4, #0]
  403d7a:	f7fc faa3 	bl	4002c4 <_write>
  403d7e:	1c43      	adds	r3, r0, #1
  403d80:	d000      	beq.n	403d84 <_write_r+0x1c>
  403d82:	bd70      	pop	{r4, r5, r6, pc}
  403d84:	6823      	ldr	r3, [r4, #0]
  403d86:	2b00      	cmp	r3, #0
  403d88:	d0fb      	beq.n	403d82 <_write_r+0x1a>
  403d8a:	6033      	str	r3, [r6, #0]
  403d8c:	bd70      	pop	{r4, r5, r6, pc}
  403d8e:	bf00      	nop
  403d90:	2043b4e0 	.word	0x2043b4e0

00403d94 <__register_exitproc>:
  403d94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403d98:	4d2c      	ldr	r5, [pc, #176]	; (403e4c <__register_exitproc+0xb8>)
  403d9a:	4606      	mov	r6, r0
  403d9c:	6828      	ldr	r0, [r5, #0]
  403d9e:	4698      	mov	r8, r3
  403da0:	460f      	mov	r7, r1
  403da2:	4691      	mov	r9, r2
  403da4:	f7ff f950 	bl	403048 <__retarget_lock_acquire_recursive>
  403da8:	4b29      	ldr	r3, [pc, #164]	; (403e50 <__register_exitproc+0xbc>)
  403daa:	681c      	ldr	r4, [r3, #0]
  403dac:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403db0:	2b00      	cmp	r3, #0
  403db2:	d03e      	beq.n	403e32 <__register_exitproc+0x9e>
  403db4:	685a      	ldr	r2, [r3, #4]
  403db6:	2a1f      	cmp	r2, #31
  403db8:	dc1c      	bgt.n	403df4 <__register_exitproc+0x60>
  403dba:	f102 0e01 	add.w	lr, r2, #1
  403dbe:	b176      	cbz	r6, 403dde <__register_exitproc+0x4a>
  403dc0:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403dc4:	2401      	movs	r4, #1
  403dc6:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  403dca:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403dce:	4094      	lsls	r4, r2
  403dd0:	4320      	orrs	r0, r4
  403dd2:	2e02      	cmp	r6, #2
  403dd4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403dd8:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403ddc:	d023      	beq.n	403e26 <__register_exitproc+0x92>
  403dde:	3202      	adds	r2, #2
  403de0:	f8c3 e004 	str.w	lr, [r3, #4]
  403de4:	6828      	ldr	r0, [r5, #0]
  403de6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  403dea:	f7ff f92f 	bl	40304c <__retarget_lock_release_recursive>
  403dee:	2000      	movs	r0, #0
  403df0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403df4:	4b17      	ldr	r3, [pc, #92]	; (403e54 <__register_exitproc+0xc0>)
  403df6:	b30b      	cbz	r3, 403e3c <__register_exitproc+0xa8>
  403df8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403dfc:	f3af 8000 	nop.w
  403e00:	4603      	mov	r3, r0
  403e02:	b1d8      	cbz	r0, 403e3c <__register_exitproc+0xa8>
  403e04:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403e08:	6002      	str	r2, [r0, #0]
  403e0a:	2100      	movs	r1, #0
  403e0c:	6041      	str	r1, [r0, #4]
  403e0e:	460a      	mov	r2, r1
  403e10:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403e14:	f04f 0e01 	mov.w	lr, #1
  403e18:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403e1c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403e20:	2e00      	cmp	r6, #0
  403e22:	d0dc      	beq.n	403dde <__register_exitproc+0x4a>
  403e24:	e7cc      	b.n	403dc0 <__register_exitproc+0x2c>
  403e26:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403e2a:	430c      	orrs	r4, r1
  403e2c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403e30:	e7d5      	b.n	403dde <__register_exitproc+0x4a>
  403e32:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403e36:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403e3a:	e7bb      	b.n	403db4 <__register_exitproc+0x20>
  403e3c:	6828      	ldr	r0, [r5, #0]
  403e3e:	f7ff f905 	bl	40304c <__retarget_lock_release_recursive>
  403e42:	f04f 30ff 	mov.w	r0, #4294967295
  403e46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403e4a:	bf00      	nop
  403e4c:	20400458 	.word	0x20400458
  403e50:	00404388 	.word	0x00404388
  403e54:	00000000 	.word	0x00000000

00403e58 <_close_r>:
  403e58:	b538      	push	{r3, r4, r5, lr}
  403e5a:	4c07      	ldr	r4, [pc, #28]	; (403e78 <_close_r+0x20>)
  403e5c:	2300      	movs	r3, #0
  403e5e:	4605      	mov	r5, r0
  403e60:	4608      	mov	r0, r1
  403e62:	6023      	str	r3, [r4, #0]
  403e64:	f7fd f90a 	bl	40107c <_close>
  403e68:	1c43      	adds	r3, r0, #1
  403e6a:	d000      	beq.n	403e6e <_close_r+0x16>
  403e6c:	bd38      	pop	{r3, r4, r5, pc}
  403e6e:	6823      	ldr	r3, [r4, #0]
  403e70:	2b00      	cmp	r3, #0
  403e72:	d0fb      	beq.n	403e6c <_close_r+0x14>
  403e74:	602b      	str	r3, [r5, #0]
  403e76:	bd38      	pop	{r3, r4, r5, pc}
  403e78:	2043b4e0 	.word	0x2043b4e0

00403e7c <_fclose_r>:
  403e7c:	b570      	push	{r4, r5, r6, lr}
  403e7e:	b159      	cbz	r1, 403e98 <_fclose_r+0x1c>
  403e80:	4605      	mov	r5, r0
  403e82:	460c      	mov	r4, r1
  403e84:	b110      	cbz	r0, 403e8c <_fclose_r+0x10>
  403e86:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403e88:	2b00      	cmp	r3, #0
  403e8a:	d03c      	beq.n	403f06 <_fclose_r+0x8a>
  403e8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403e8e:	07d8      	lsls	r0, r3, #31
  403e90:	d505      	bpl.n	403e9e <_fclose_r+0x22>
  403e92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403e96:	b92b      	cbnz	r3, 403ea4 <_fclose_r+0x28>
  403e98:	2600      	movs	r6, #0
  403e9a:	4630      	mov	r0, r6
  403e9c:	bd70      	pop	{r4, r5, r6, pc}
  403e9e:	89a3      	ldrh	r3, [r4, #12]
  403ea0:	0599      	lsls	r1, r3, #22
  403ea2:	d53c      	bpl.n	403f1e <_fclose_r+0xa2>
  403ea4:	4621      	mov	r1, r4
  403ea6:	4628      	mov	r0, r5
  403ea8:	f7fe fc16 	bl	4026d8 <__sflush_r>
  403eac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403eae:	4606      	mov	r6, r0
  403eb0:	b133      	cbz	r3, 403ec0 <_fclose_r+0x44>
  403eb2:	69e1      	ldr	r1, [r4, #28]
  403eb4:	4628      	mov	r0, r5
  403eb6:	4798      	blx	r3
  403eb8:	2800      	cmp	r0, #0
  403eba:	bfb8      	it	lt
  403ebc:	f04f 36ff 	movlt.w	r6, #4294967295
  403ec0:	89a3      	ldrh	r3, [r4, #12]
  403ec2:	061a      	lsls	r2, r3, #24
  403ec4:	d422      	bmi.n	403f0c <_fclose_r+0x90>
  403ec6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403ec8:	b141      	cbz	r1, 403edc <_fclose_r+0x60>
  403eca:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403ece:	4299      	cmp	r1, r3
  403ed0:	d002      	beq.n	403ed8 <_fclose_r+0x5c>
  403ed2:	4628      	mov	r0, r5
  403ed4:	f7fe fe1e 	bl	402b14 <_free_r>
  403ed8:	2300      	movs	r3, #0
  403eda:	6323      	str	r3, [r4, #48]	; 0x30
  403edc:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403ede:	b121      	cbz	r1, 403eea <_fclose_r+0x6e>
  403ee0:	4628      	mov	r0, r5
  403ee2:	f7fe fe17 	bl	402b14 <_free_r>
  403ee6:	2300      	movs	r3, #0
  403ee8:	6463      	str	r3, [r4, #68]	; 0x44
  403eea:	f7fe fd19 	bl	402920 <__sfp_lock_acquire>
  403eee:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403ef0:	2200      	movs	r2, #0
  403ef2:	07db      	lsls	r3, r3, #31
  403ef4:	81a2      	strh	r2, [r4, #12]
  403ef6:	d50e      	bpl.n	403f16 <_fclose_r+0x9a>
  403ef8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403efa:	f7ff f8a3 	bl	403044 <__retarget_lock_close_recursive>
  403efe:	f7fe fd15 	bl	40292c <__sfp_lock_release>
  403f02:	4630      	mov	r0, r6
  403f04:	bd70      	pop	{r4, r5, r6, pc}
  403f06:	f7fe fcdf 	bl	4028c8 <__sinit>
  403f0a:	e7bf      	b.n	403e8c <_fclose_r+0x10>
  403f0c:	6921      	ldr	r1, [r4, #16]
  403f0e:	4628      	mov	r0, r5
  403f10:	f7fe fe00 	bl	402b14 <_free_r>
  403f14:	e7d7      	b.n	403ec6 <_fclose_r+0x4a>
  403f16:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403f18:	f7ff f898 	bl	40304c <__retarget_lock_release_recursive>
  403f1c:	e7ec      	b.n	403ef8 <_fclose_r+0x7c>
  403f1e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403f20:	f7ff f892 	bl	403048 <__retarget_lock_acquire_recursive>
  403f24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403f28:	2b00      	cmp	r3, #0
  403f2a:	d1bb      	bne.n	403ea4 <_fclose_r+0x28>
  403f2c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403f2e:	f016 0601 	ands.w	r6, r6, #1
  403f32:	d1b1      	bne.n	403e98 <_fclose_r+0x1c>
  403f34:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403f36:	f7ff f889 	bl	40304c <__retarget_lock_release_recursive>
  403f3a:	4630      	mov	r0, r6
  403f3c:	bd70      	pop	{r4, r5, r6, pc}
  403f3e:	bf00      	nop

00403f40 <_fstat_r>:
  403f40:	b538      	push	{r3, r4, r5, lr}
  403f42:	460b      	mov	r3, r1
  403f44:	4c07      	ldr	r4, [pc, #28]	; (403f64 <_fstat_r+0x24>)
  403f46:	4605      	mov	r5, r0
  403f48:	4611      	mov	r1, r2
  403f4a:	4618      	mov	r0, r3
  403f4c:	2300      	movs	r3, #0
  403f4e:	6023      	str	r3, [r4, #0]
  403f50:	f7fd f897 	bl	401082 <_fstat>
  403f54:	1c43      	adds	r3, r0, #1
  403f56:	d000      	beq.n	403f5a <_fstat_r+0x1a>
  403f58:	bd38      	pop	{r3, r4, r5, pc}
  403f5a:	6823      	ldr	r3, [r4, #0]
  403f5c:	2b00      	cmp	r3, #0
  403f5e:	d0fb      	beq.n	403f58 <_fstat_r+0x18>
  403f60:	602b      	str	r3, [r5, #0]
  403f62:	bd38      	pop	{r3, r4, r5, pc}
  403f64:	2043b4e0 	.word	0x2043b4e0

00403f68 <_isatty_r>:
  403f68:	b538      	push	{r3, r4, r5, lr}
  403f6a:	4c07      	ldr	r4, [pc, #28]	; (403f88 <_isatty_r+0x20>)
  403f6c:	2300      	movs	r3, #0
  403f6e:	4605      	mov	r5, r0
  403f70:	4608      	mov	r0, r1
  403f72:	6023      	str	r3, [r4, #0]
  403f74:	f7fd f88a 	bl	40108c <_isatty>
  403f78:	1c43      	adds	r3, r0, #1
  403f7a:	d000      	beq.n	403f7e <_isatty_r+0x16>
  403f7c:	bd38      	pop	{r3, r4, r5, pc}
  403f7e:	6823      	ldr	r3, [r4, #0]
  403f80:	2b00      	cmp	r3, #0
  403f82:	d0fb      	beq.n	403f7c <_isatty_r+0x14>
  403f84:	602b      	str	r3, [r5, #0]
  403f86:	bd38      	pop	{r3, r4, r5, pc}
  403f88:	2043b4e0 	.word	0x2043b4e0

00403f8c <_lseek_r>:
  403f8c:	b570      	push	{r4, r5, r6, lr}
  403f8e:	460d      	mov	r5, r1
  403f90:	4c08      	ldr	r4, [pc, #32]	; (403fb4 <_lseek_r+0x28>)
  403f92:	4611      	mov	r1, r2
  403f94:	4606      	mov	r6, r0
  403f96:	461a      	mov	r2, r3
  403f98:	4628      	mov	r0, r5
  403f9a:	2300      	movs	r3, #0
  403f9c:	6023      	str	r3, [r4, #0]
  403f9e:	f7fd f877 	bl	401090 <_lseek>
  403fa2:	1c43      	adds	r3, r0, #1
  403fa4:	d000      	beq.n	403fa8 <_lseek_r+0x1c>
  403fa6:	bd70      	pop	{r4, r5, r6, pc}
  403fa8:	6823      	ldr	r3, [r4, #0]
  403faa:	2b00      	cmp	r3, #0
  403fac:	d0fb      	beq.n	403fa6 <_lseek_r+0x1a>
  403fae:	6033      	str	r3, [r6, #0]
  403fb0:	bd70      	pop	{r4, r5, r6, pc}
  403fb2:	bf00      	nop
  403fb4:	2043b4e0 	.word	0x2043b4e0

00403fb8 <_read_r>:
  403fb8:	b570      	push	{r4, r5, r6, lr}
  403fba:	460d      	mov	r5, r1
  403fbc:	4c08      	ldr	r4, [pc, #32]	; (403fe0 <_read_r+0x28>)
  403fbe:	4611      	mov	r1, r2
  403fc0:	4606      	mov	r6, r0
  403fc2:	461a      	mov	r2, r3
  403fc4:	4628      	mov	r0, r5
  403fc6:	2300      	movs	r3, #0
  403fc8:	6023      	str	r3, [r4, #0]
  403fca:	f7fc f95d 	bl	400288 <_read>
  403fce:	1c43      	adds	r3, r0, #1
  403fd0:	d000      	beq.n	403fd4 <_read_r+0x1c>
  403fd2:	bd70      	pop	{r4, r5, r6, pc}
  403fd4:	6823      	ldr	r3, [r4, #0]
  403fd6:	2b00      	cmp	r3, #0
  403fd8:	d0fb      	beq.n	403fd2 <_read_r+0x1a>
  403fda:	6033      	str	r3, [r6, #0]
  403fdc:	bd70      	pop	{r4, r5, r6, pc}
  403fde:	bf00      	nop
  403fe0:	2043b4e0 	.word	0x2043b4e0

00403fe4 <__aeabi_uldivmod>:
  403fe4:	b953      	cbnz	r3, 403ffc <__aeabi_uldivmod+0x18>
  403fe6:	b94a      	cbnz	r2, 403ffc <__aeabi_uldivmod+0x18>
  403fe8:	2900      	cmp	r1, #0
  403fea:	bf08      	it	eq
  403fec:	2800      	cmpeq	r0, #0
  403fee:	bf1c      	itt	ne
  403ff0:	f04f 31ff 	movne.w	r1, #4294967295
  403ff4:	f04f 30ff 	movne.w	r0, #4294967295
  403ff8:	f000 b97a 	b.w	4042f0 <__aeabi_idiv0>
  403ffc:	f1ad 0c08 	sub.w	ip, sp, #8
  404000:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404004:	f000 f806 	bl	404014 <__udivmoddi4>
  404008:	f8dd e004 	ldr.w	lr, [sp, #4]
  40400c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404010:	b004      	add	sp, #16
  404012:	4770      	bx	lr

00404014 <__udivmoddi4>:
  404014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404018:	468c      	mov	ip, r1
  40401a:	460d      	mov	r5, r1
  40401c:	4604      	mov	r4, r0
  40401e:	9e08      	ldr	r6, [sp, #32]
  404020:	2b00      	cmp	r3, #0
  404022:	d151      	bne.n	4040c8 <__udivmoddi4+0xb4>
  404024:	428a      	cmp	r2, r1
  404026:	4617      	mov	r7, r2
  404028:	d96d      	bls.n	404106 <__udivmoddi4+0xf2>
  40402a:	fab2 fe82 	clz	lr, r2
  40402e:	f1be 0f00 	cmp.w	lr, #0
  404032:	d00b      	beq.n	40404c <__udivmoddi4+0x38>
  404034:	f1ce 0c20 	rsb	ip, lr, #32
  404038:	fa01 f50e 	lsl.w	r5, r1, lr
  40403c:	fa20 fc0c 	lsr.w	ip, r0, ip
  404040:	fa02 f70e 	lsl.w	r7, r2, lr
  404044:	ea4c 0c05 	orr.w	ip, ip, r5
  404048:	fa00 f40e 	lsl.w	r4, r0, lr
  40404c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  404050:	0c25      	lsrs	r5, r4, #16
  404052:	fbbc f8fa 	udiv	r8, ip, sl
  404056:	fa1f f987 	uxth.w	r9, r7
  40405a:	fb0a cc18 	mls	ip, sl, r8, ip
  40405e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  404062:	fb08 f309 	mul.w	r3, r8, r9
  404066:	42ab      	cmp	r3, r5
  404068:	d90a      	bls.n	404080 <__udivmoddi4+0x6c>
  40406a:	19ed      	adds	r5, r5, r7
  40406c:	f108 32ff 	add.w	r2, r8, #4294967295
  404070:	f080 8123 	bcs.w	4042ba <__udivmoddi4+0x2a6>
  404074:	42ab      	cmp	r3, r5
  404076:	f240 8120 	bls.w	4042ba <__udivmoddi4+0x2a6>
  40407a:	f1a8 0802 	sub.w	r8, r8, #2
  40407e:	443d      	add	r5, r7
  404080:	1aed      	subs	r5, r5, r3
  404082:	b2a4      	uxth	r4, r4
  404084:	fbb5 f0fa 	udiv	r0, r5, sl
  404088:	fb0a 5510 	mls	r5, sl, r0, r5
  40408c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  404090:	fb00 f909 	mul.w	r9, r0, r9
  404094:	45a1      	cmp	r9, r4
  404096:	d909      	bls.n	4040ac <__udivmoddi4+0x98>
  404098:	19e4      	adds	r4, r4, r7
  40409a:	f100 33ff 	add.w	r3, r0, #4294967295
  40409e:	f080 810a 	bcs.w	4042b6 <__udivmoddi4+0x2a2>
  4040a2:	45a1      	cmp	r9, r4
  4040a4:	f240 8107 	bls.w	4042b6 <__udivmoddi4+0x2a2>
  4040a8:	3802      	subs	r0, #2
  4040aa:	443c      	add	r4, r7
  4040ac:	eba4 0409 	sub.w	r4, r4, r9
  4040b0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4040b4:	2100      	movs	r1, #0
  4040b6:	2e00      	cmp	r6, #0
  4040b8:	d061      	beq.n	40417e <__udivmoddi4+0x16a>
  4040ba:	fa24 f40e 	lsr.w	r4, r4, lr
  4040be:	2300      	movs	r3, #0
  4040c0:	6034      	str	r4, [r6, #0]
  4040c2:	6073      	str	r3, [r6, #4]
  4040c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040c8:	428b      	cmp	r3, r1
  4040ca:	d907      	bls.n	4040dc <__udivmoddi4+0xc8>
  4040cc:	2e00      	cmp	r6, #0
  4040ce:	d054      	beq.n	40417a <__udivmoddi4+0x166>
  4040d0:	2100      	movs	r1, #0
  4040d2:	e886 0021 	stmia.w	r6, {r0, r5}
  4040d6:	4608      	mov	r0, r1
  4040d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040dc:	fab3 f183 	clz	r1, r3
  4040e0:	2900      	cmp	r1, #0
  4040e2:	f040 808e 	bne.w	404202 <__udivmoddi4+0x1ee>
  4040e6:	42ab      	cmp	r3, r5
  4040e8:	d302      	bcc.n	4040f0 <__udivmoddi4+0xdc>
  4040ea:	4282      	cmp	r2, r0
  4040ec:	f200 80fa 	bhi.w	4042e4 <__udivmoddi4+0x2d0>
  4040f0:	1a84      	subs	r4, r0, r2
  4040f2:	eb65 0503 	sbc.w	r5, r5, r3
  4040f6:	2001      	movs	r0, #1
  4040f8:	46ac      	mov	ip, r5
  4040fa:	2e00      	cmp	r6, #0
  4040fc:	d03f      	beq.n	40417e <__udivmoddi4+0x16a>
  4040fe:	e886 1010 	stmia.w	r6, {r4, ip}
  404102:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404106:	b912      	cbnz	r2, 40410e <__udivmoddi4+0xfa>
  404108:	2701      	movs	r7, #1
  40410a:	fbb7 f7f2 	udiv	r7, r7, r2
  40410e:	fab7 fe87 	clz	lr, r7
  404112:	f1be 0f00 	cmp.w	lr, #0
  404116:	d134      	bne.n	404182 <__udivmoddi4+0x16e>
  404118:	1beb      	subs	r3, r5, r7
  40411a:	0c3a      	lsrs	r2, r7, #16
  40411c:	fa1f fc87 	uxth.w	ip, r7
  404120:	2101      	movs	r1, #1
  404122:	fbb3 f8f2 	udiv	r8, r3, r2
  404126:	0c25      	lsrs	r5, r4, #16
  404128:	fb02 3318 	mls	r3, r2, r8, r3
  40412c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404130:	fb0c f308 	mul.w	r3, ip, r8
  404134:	42ab      	cmp	r3, r5
  404136:	d907      	bls.n	404148 <__udivmoddi4+0x134>
  404138:	19ed      	adds	r5, r5, r7
  40413a:	f108 30ff 	add.w	r0, r8, #4294967295
  40413e:	d202      	bcs.n	404146 <__udivmoddi4+0x132>
  404140:	42ab      	cmp	r3, r5
  404142:	f200 80d1 	bhi.w	4042e8 <__udivmoddi4+0x2d4>
  404146:	4680      	mov	r8, r0
  404148:	1aed      	subs	r5, r5, r3
  40414a:	b2a3      	uxth	r3, r4
  40414c:	fbb5 f0f2 	udiv	r0, r5, r2
  404150:	fb02 5510 	mls	r5, r2, r0, r5
  404154:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  404158:	fb0c fc00 	mul.w	ip, ip, r0
  40415c:	45a4      	cmp	ip, r4
  40415e:	d907      	bls.n	404170 <__udivmoddi4+0x15c>
  404160:	19e4      	adds	r4, r4, r7
  404162:	f100 33ff 	add.w	r3, r0, #4294967295
  404166:	d202      	bcs.n	40416e <__udivmoddi4+0x15a>
  404168:	45a4      	cmp	ip, r4
  40416a:	f200 80b8 	bhi.w	4042de <__udivmoddi4+0x2ca>
  40416e:	4618      	mov	r0, r3
  404170:	eba4 040c 	sub.w	r4, r4, ip
  404174:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404178:	e79d      	b.n	4040b6 <__udivmoddi4+0xa2>
  40417a:	4631      	mov	r1, r6
  40417c:	4630      	mov	r0, r6
  40417e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404182:	f1ce 0420 	rsb	r4, lr, #32
  404186:	fa05 f30e 	lsl.w	r3, r5, lr
  40418a:	fa07 f70e 	lsl.w	r7, r7, lr
  40418e:	fa20 f804 	lsr.w	r8, r0, r4
  404192:	0c3a      	lsrs	r2, r7, #16
  404194:	fa25 f404 	lsr.w	r4, r5, r4
  404198:	ea48 0803 	orr.w	r8, r8, r3
  40419c:	fbb4 f1f2 	udiv	r1, r4, r2
  4041a0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4041a4:	fb02 4411 	mls	r4, r2, r1, r4
  4041a8:	fa1f fc87 	uxth.w	ip, r7
  4041ac:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4041b0:	fb01 f30c 	mul.w	r3, r1, ip
  4041b4:	42ab      	cmp	r3, r5
  4041b6:	fa00 f40e 	lsl.w	r4, r0, lr
  4041ba:	d909      	bls.n	4041d0 <__udivmoddi4+0x1bc>
  4041bc:	19ed      	adds	r5, r5, r7
  4041be:	f101 30ff 	add.w	r0, r1, #4294967295
  4041c2:	f080 808a 	bcs.w	4042da <__udivmoddi4+0x2c6>
  4041c6:	42ab      	cmp	r3, r5
  4041c8:	f240 8087 	bls.w	4042da <__udivmoddi4+0x2c6>
  4041cc:	3902      	subs	r1, #2
  4041ce:	443d      	add	r5, r7
  4041d0:	1aeb      	subs	r3, r5, r3
  4041d2:	fa1f f588 	uxth.w	r5, r8
  4041d6:	fbb3 f0f2 	udiv	r0, r3, r2
  4041da:	fb02 3310 	mls	r3, r2, r0, r3
  4041de:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4041e2:	fb00 f30c 	mul.w	r3, r0, ip
  4041e6:	42ab      	cmp	r3, r5
  4041e8:	d907      	bls.n	4041fa <__udivmoddi4+0x1e6>
  4041ea:	19ed      	adds	r5, r5, r7
  4041ec:	f100 38ff 	add.w	r8, r0, #4294967295
  4041f0:	d26f      	bcs.n	4042d2 <__udivmoddi4+0x2be>
  4041f2:	42ab      	cmp	r3, r5
  4041f4:	d96d      	bls.n	4042d2 <__udivmoddi4+0x2be>
  4041f6:	3802      	subs	r0, #2
  4041f8:	443d      	add	r5, r7
  4041fa:	1aeb      	subs	r3, r5, r3
  4041fc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  404200:	e78f      	b.n	404122 <__udivmoddi4+0x10e>
  404202:	f1c1 0720 	rsb	r7, r1, #32
  404206:	fa22 f807 	lsr.w	r8, r2, r7
  40420a:	408b      	lsls	r3, r1
  40420c:	fa05 f401 	lsl.w	r4, r5, r1
  404210:	ea48 0303 	orr.w	r3, r8, r3
  404214:	fa20 fe07 	lsr.w	lr, r0, r7
  404218:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40421c:	40fd      	lsrs	r5, r7
  40421e:	ea4e 0e04 	orr.w	lr, lr, r4
  404222:	fbb5 f9fc 	udiv	r9, r5, ip
  404226:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40422a:	fb0c 5519 	mls	r5, ip, r9, r5
  40422e:	fa1f f883 	uxth.w	r8, r3
  404232:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  404236:	fb09 f408 	mul.w	r4, r9, r8
  40423a:	42ac      	cmp	r4, r5
  40423c:	fa02 f201 	lsl.w	r2, r2, r1
  404240:	fa00 fa01 	lsl.w	sl, r0, r1
  404244:	d908      	bls.n	404258 <__udivmoddi4+0x244>
  404246:	18ed      	adds	r5, r5, r3
  404248:	f109 30ff 	add.w	r0, r9, #4294967295
  40424c:	d243      	bcs.n	4042d6 <__udivmoddi4+0x2c2>
  40424e:	42ac      	cmp	r4, r5
  404250:	d941      	bls.n	4042d6 <__udivmoddi4+0x2c2>
  404252:	f1a9 0902 	sub.w	r9, r9, #2
  404256:	441d      	add	r5, r3
  404258:	1b2d      	subs	r5, r5, r4
  40425a:	fa1f fe8e 	uxth.w	lr, lr
  40425e:	fbb5 f0fc 	udiv	r0, r5, ip
  404262:	fb0c 5510 	mls	r5, ip, r0, r5
  404266:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40426a:	fb00 f808 	mul.w	r8, r0, r8
  40426e:	45a0      	cmp	r8, r4
  404270:	d907      	bls.n	404282 <__udivmoddi4+0x26e>
  404272:	18e4      	adds	r4, r4, r3
  404274:	f100 35ff 	add.w	r5, r0, #4294967295
  404278:	d229      	bcs.n	4042ce <__udivmoddi4+0x2ba>
  40427a:	45a0      	cmp	r8, r4
  40427c:	d927      	bls.n	4042ce <__udivmoddi4+0x2ba>
  40427e:	3802      	subs	r0, #2
  404280:	441c      	add	r4, r3
  404282:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  404286:	eba4 0408 	sub.w	r4, r4, r8
  40428a:	fba0 8902 	umull	r8, r9, r0, r2
  40428e:	454c      	cmp	r4, r9
  404290:	46c6      	mov	lr, r8
  404292:	464d      	mov	r5, r9
  404294:	d315      	bcc.n	4042c2 <__udivmoddi4+0x2ae>
  404296:	d012      	beq.n	4042be <__udivmoddi4+0x2aa>
  404298:	b156      	cbz	r6, 4042b0 <__udivmoddi4+0x29c>
  40429a:	ebba 030e 	subs.w	r3, sl, lr
  40429e:	eb64 0405 	sbc.w	r4, r4, r5
  4042a2:	fa04 f707 	lsl.w	r7, r4, r7
  4042a6:	40cb      	lsrs	r3, r1
  4042a8:	431f      	orrs	r7, r3
  4042aa:	40cc      	lsrs	r4, r1
  4042ac:	6037      	str	r7, [r6, #0]
  4042ae:	6074      	str	r4, [r6, #4]
  4042b0:	2100      	movs	r1, #0
  4042b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4042b6:	4618      	mov	r0, r3
  4042b8:	e6f8      	b.n	4040ac <__udivmoddi4+0x98>
  4042ba:	4690      	mov	r8, r2
  4042bc:	e6e0      	b.n	404080 <__udivmoddi4+0x6c>
  4042be:	45c2      	cmp	sl, r8
  4042c0:	d2ea      	bcs.n	404298 <__udivmoddi4+0x284>
  4042c2:	ebb8 0e02 	subs.w	lr, r8, r2
  4042c6:	eb69 0503 	sbc.w	r5, r9, r3
  4042ca:	3801      	subs	r0, #1
  4042cc:	e7e4      	b.n	404298 <__udivmoddi4+0x284>
  4042ce:	4628      	mov	r0, r5
  4042d0:	e7d7      	b.n	404282 <__udivmoddi4+0x26e>
  4042d2:	4640      	mov	r0, r8
  4042d4:	e791      	b.n	4041fa <__udivmoddi4+0x1e6>
  4042d6:	4681      	mov	r9, r0
  4042d8:	e7be      	b.n	404258 <__udivmoddi4+0x244>
  4042da:	4601      	mov	r1, r0
  4042dc:	e778      	b.n	4041d0 <__udivmoddi4+0x1bc>
  4042de:	3802      	subs	r0, #2
  4042e0:	443c      	add	r4, r7
  4042e2:	e745      	b.n	404170 <__udivmoddi4+0x15c>
  4042e4:	4608      	mov	r0, r1
  4042e6:	e708      	b.n	4040fa <__udivmoddi4+0xe6>
  4042e8:	f1a8 0802 	sub.w	r8, r8, #2
  4042ec:	443d      	add	r5, r7
  4042ee:	e72b      	b.n	404148 <__udivmoddi4+0x134>

004042f0 <__aeabi_idiv0>:
  4042f0:	4770      	bx	lr
  4042f2:	bf00      	nop
  4042f4:	616b616b 	.word	0x616b616b
  4042f8:	0a20616b 	.word	0x0a20616b
  4042fc:	00000000 	.word	0x00000000
  404300:	00005441 	.word	0x00005441
  404304:	522b5441 	.word	0x522b5441
  404308:	54455345 	.word	0x54455345
  40430c:	00000000 	.word	0x00000000
  404310:	4e2b5441 	.word	0x4e2b5441
  404314:	53454d41 	.word	0x53454d41
  404318:	65767265 	.word	0x65767265
  40431c:	00000072 	.word	0x00000072
  404320:	522b5441 	.word	0x522b5441
  404324:	30454c4f 	.word	0x30454c4f
  404328:	00000000 	.word	0x00000000
  40432c:	30316d68 	.word	0x30316d68
  404330:	7265735f 	.word	0x7265735f
  404334:	5f726576 	.word	0x5f726576
  404338:	74696e69 	.word	0x74696e69
  40433c:	00000000 	.word	0x00000000
  404340:	63696e49 	.word	0x63696e49
  404344:	696c6169 	.word	0x696c6169
  404348:	646e617a 	.word	0x646e617a
  40434c:	2e2e2e6f 	.word	0x2e2e2e6f
  404350:	00000a0d 	.word	0x00000a0d
  404354:	666e6f43 	.word	0x666e6f43
  404358:	48206769 	.word	0x48206769
  40435c:	20353043 	.word	0x20353043
  404360:	76726553 	.word	0x76726553
  404364:	2e2e7265 	.word	0x2e2e7265
  404368:	000a0d2e 	.word	0x000a0d2e
  40436c:	00000076 	.word	0x00000076
  404370:	75667365 	.word	0x75667365
  404374:	00006666 	.word	0x00006666
  404378:	756c6f56 	.word	0x756c6f56
  40437c:	0000656d 	.word	0x0000656d
  404380:	0000005b 	.word	0x0000005b
  404384:	0000205d 	.word	0x0000205d

00404388 <_global_impure_ptr>:
  404388:	20400030 33323130 37363534 42413938     0.@ 0123456789AB
  404398:	46454443 00000000 33323130 37363534     CDEF....01234567
  4043a8:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  4043b8:	0000296c                                l)..

004043bc <blanks.7217>:
  4043bc:	20202020 20202020 20202020 20202020                     

004043cc <zeroes.7218>:
  4043cc:	30303030 30303030 30303030 30303030     0000000000000000
  4043dc:	00000043 49534f50 00000058 0000002e     C...POSIX.......

004043ec <_ctype_>:
  4043ec:	20202000 20202020 28282020 20282828     .         ((((( 
  4043fc:	20202020 20202020 20202020 20202020                     
  40440c:	10108820 10101010 10101010 10101010      ...............
  40441c:	04040410 04040404 10040404 10101010     ................
  40442c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40443c:	01010101 01010101 01010101 10101010     ................
  40444c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40445c:	02020202 02020202 02020202 10101010     ................
  40446c:	00000020 00000000 00000000 00000000      ...............
	...

004044f0 <_init>:
  4044f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4044f2:	bf00      	nop
  4044f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4044f6:	bc08      	pop	{r3}
  4044f8:	469e      	mov	lr, r3
  4044fa:	4770      	bx	lr

004044fc <__init_array_start>:
  4044fc:	004026b9 	.word	0x004026b9

00404500 <__frame_dummy_init_array_entry>:
  404500:	00400165                                e.@.

00404504 <_fini>:
  404504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404506:	bf00      	nop
  404508:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40450a:	bc08      	pop	{r3}
  40450c:	469e      	mov	lr, r3
  40450e:	4770      	bx	lr

00404510 <__fini_array_start>:
  404510:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <buffer>:
20400010:	0a74 2040 0001 0000 d4c0 0001 0000 0000     t.@ ............
	...

20400028 <_impure_ptr>:
20400028:	0030 2040 0000 0000                         0.@ ....

20400030 <impure_data>:
20400030:	0000 0000 031c 2040 0384 2040 03ec 2040     ......@ ..@ ..@ 
	...
204000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400458 <__atexit_recursive_mutex>:
20400458:	b4bc 2043                                   ..C 

2040045c <__global_locale>:
2040045c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040047c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040049c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004bc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004dc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004fc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040051c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040053c:	3d4d 0040 36a1 0040 0000 0000 43ec 0040     M=@..6@......C@.
2040054c:	43e8 0040 42fc 0040 42fc 0040 42fc 0040     .C@..B@..B@..B@.
2040055c:	42fc 0040 42fc 0040 42fc 0040 42fc 0040     .B@..B@..B@..B@.
2040056c:	42fc 0040 42fc 0040 ffff ffff ffff ffff     .B@..B@.........
2040057c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204005a4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005c8 <__malloc_av_>:
	...
204005d0:	05c8 2040 05c8 2040 05d0 2040 05d0 2040     ..@ ..@ ..@ ..@ 
204005e0:	05d8 2040 05d8 2040 05e0 2040 05e0 2040     ..@ ..@ ..@ ..@ 
204005f0:	05e8 2040 05e8 2040 05f0 2040 05f0 2040     ..@ ..@ ..@ ..@ 
20400600:	05f8 2040 05f8 2040 0600 2040 0600 2040     ..@ ..@ ..@ ..@ 
20400610:	0608 2040 0608 2040 0610 2040 0610 2040     ..@ ..@ ..@ ..@ 
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 
20400850:	0848 2040 0848 2040 0850 2040 0850 2040     H.@ H.@ P.@ P.@ 
20400860:	0858 2040 0858 2040 0860 2040 0860 2040     X.@ X.@ `.@ `.@ 
20400870:	0868 2040 0868 2040 0870 2040 0870 2040     h.@ h.@ p.@ p.@ 
20400880:	0878 2040 0878 2040 0880 2040 0880 2040     x.@ x.@ ..@ ..@ 
20400890:	0888 2040 0888 2040 0890 2040 0890 2040     ..@ ..@ ..@ ..@ 
204008a0:	0898 2040 0898 2040 08a0 2040 08a0 2040     ..@ ..@ ..@ ..@ 
204008b0:	08a8 2040 08a8 2040 08b0 2040 08b0 2040     ..@ ..@ ..@ ..@ 
204008c0:	08b8 2040 08b8 2040 08c0 2040 08c0 2040     ..@ ..@ ..@ ..@ 
204008d0:	08c8 2040 08c8 2040 08d0 2040 08d0 2040     ..@ ..@ ..@ ..@ 
204008e0:	08d8 2040 08d8 2040 08e0 2040 08e0 2040     ..@ ..@ ..@ ..@ 
204008f0:	08e8 2040 08e8 2040 08f0 2040 08f0 2040     ..@ ..@ ..@ ..@ 
20400900:	08f8 2040 08f8 2040 0900 2040 0900 2040     ..@ ..@ ..@ ..@ 
20400910:	0908 2040 0908 2040 0910 2040 0910 2040     ..@ ..@ ..@ ..@ 
20400920:	0918 2040 0918 2040 0920 2040 0920 2040     ..@ ..@  .@  .@ 
20400930:	0928 2040 0928 2040 0930 2040 0930 2040     (.@ (.@ 0.@ 0.@ 
20400940:	0938 2040 0938 2040 0940 2040 0940 2040     8.@ 8.@ @.@ @.@ 
20400950:	0948 2040 0948 2040 0950 2040 0950 2040     H.@ H.@ P.@ P.@ 
20400960:	0958 2040 0958 2040 0960 2040 0960 2040     X.@ X.@ `.@ `.@ 
20400970:	0968 2040 0968 2040 0970 2040 0970 2040     h.@ h.@ p.@ p.@ 
20400980:	0978 2040 0978 2040 0980 2040 0980 2040     x.@ x.@ ..@ ..@ 
20400990:	0988 2040 0988 2040 0990 2040 0990 2040     ..@ ..@ ..@ ..@ 
204009a0:	0998 2040 0998 2040 09a0 2040 09a0 2040     ..@ ..@ ..@ ..@ 
204009b0:	09a8 2040 09a8 2040 09b0 2040 09b0 2040     ..@ ..@ ..@ ..@ 
204009c0:	09b8 2040 09b8 2040 09c0 2040 09c0 2040     ..@ ..@ ..@ ..@ 

204009d0 <__malloc_sbrk_base>:
204009d0:	ffff ffff                                   ....

204009d4 <__malloc_trim_threshold>:
204009d4:	0000 0002                                   ....
