Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 11 22:16:38 2021
| Host         : DESKTOP-JMFHVJF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file io_wrapper_timing_summary_routed.rpt -pb io_wrapper_timing_summary_routed.pb -rpx io_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : io_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (13255)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/core/pipeline/reg_de/q_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/core/pipeline/reg_de/q_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/core/pipeline/reg_de/q_reg[129]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: led_device/i_state_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: push_button_device/i_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (13255)
----------------------------------
 There are 13255 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.591        0.000                      0                22736       -0.641       -4.067                      8                22720        3.000        0.000                       0                 13766  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLK100MHZ                                                                                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                                        {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0                                                                        {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0                                                                        {0.000 10.000}       20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                                                                      {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0_1                                                                      {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1                                                                      {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             40.166        0.000                      0                 4844       -0.522       -0.999                      2                 4844       49.020        0.000                       0                  2672  
  clk_out2_clk_wiz_0                                                                              9.440        0.000                      0                15997       -0.478       -0.917                      2                15997        8.750        0.000                       0                 10587  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         17.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.173        0.000                      0                  953        0.103        0.000                      0                  953       15.250        0.000                       0                   503  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                           40.177        0.000                      0                 4844       -0.511       -0.977                      2                 4844       49.020        0.000                       0                  2672  
  clk_out2_clk_wiz_0_1                                                                            9.444        0.000                      0                15997       -0.473       -0.907                      2                15997        8.750        0.000                       0                 10587  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                       17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               40.166        0.000                      0                 4844       -0.522       -0.999                      2                 4844  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                                4.591        0.000                      0                  736       -0.641       -2.151                      4                  736  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_clk_wiz_0                                                                               31.748        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                                4.602        0.000                      0                  736       -0.630       -2.107                      4                  736  
clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                                9.440        0.000                      0                15997       -0.478       -0.917                      2                15997  
clk_out2_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.697        0.000                      0                    8                                                                        
clk_out2_clk_wiz_0_1                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.697        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             40.166        0.000                      0                 4844       -0.522       -0.999                      2                 4844  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                              4.591        0.000                      0                  736       -0.641       -2.151                      4                  736  
clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                              9.440        0.000                      0                15997       -0.478       -0.917                      2                15997  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_clk_wiz_0_1                                                                             31.748        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0_1                                                                              4.602        0.000                      0                  736       -0.630       -2.107                      4                  736  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                               16.020        0.000                      0                  133        0.306        0.000                      0                  133  
**async_default**                                                                           clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                               16.020        0.000                      0                  133        0.199        0.000                      0                  133  
**async_default**                                                                           clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                             16.020        0.000                      0                  133        0.199        0.000                      0                  133  
**async_default**                                                                           clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0_1                                                                             16.025        0.000                      0                  133        0.306        0.000                      0                  133  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.344        0.000                      0                  100        0.147        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.166ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.522ns,  Total Violation       -0.999ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.166ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.460ns  (logic 1.258ns (13.298%)  route 8.202ns (86.702%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 97.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 47.643 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.690    47.643    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y117        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.422    48.065 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/Q
                         net (fo=4, routed)           2.010    50.075    cpu/core/pipeline/stage_decode/register_file/reg_file[2][27]
    SLICE_X74Y122        LUT6 (Prop_lut6_I1_O)        0.297    50.372 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.372    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11_n_0
    SLICE_X74Y122        MUXF7 (Prop_muxf7_I0_O)      0.241    50.613 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4/O
                         net (fo=1, routed)           1.294    51.907    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4_n_0
    SLICE_X70Y129        LUT6 (Prop_lut6_I5_O)        0.298    52.205 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0/O
                         net (fo=8, routed)           4.899    57.103    <hidden>
    SLICE_X62Y70         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.500    97.962    <hidden>
    SLICE_X62Y70         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.453    
                         clock uncertainty           -0.145    97.308    
    SLICE_X62Y70         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.269    <hidden>
  -------------------------------------------------------------------
                         required time                         97.269    
                         arrival time                         -57.103    
  -------------------------------------------------------------------
                         slack                                 40.166    

Slack (MET) :             40.443ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.179ns  (logic 1.258ns (13.705%)  route 7.921ns (86.295%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 47.643 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.690    47.643    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y117        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.422    48.065 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/Q
                         net (fo=4, routed)           2.010    50.075    cpu/core/pipeline/stage_decode/register_file/reg_file[2][27]
    SLICE_X74Y122        LUT6 (Prop_lut6_I1_O)        0.297    50.372 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.372    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11_n_0
    SLICE_X74Y122        MUXF7 (Prop_muxf7_I0_O)      0.241    50.613 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4/O
                         net (fo=1, routed)           1.294    51.907    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4_n_0
    SLICE_X70Y129        LUT6 (Prop_lut6_I5_O)        0.298    52.205 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0/O
                         net (fo=8, routed)           4.618    56.822    <hidden>
    SLICE_X62Y73         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.496    97.958    <hidden>
    SLICE_X62Y73         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.449    
                         clock uncertainty           -0.145    97.304    
    SLICE_X62Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.265    <hidden>
  -------------------------------------------------------------------
                         required time                         97.265    
                         arrival time                         -56.822    
  -------------------------------------------------------------------
                         slack                                 40.443    

Slack (MET) :             40.745ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.867ns  (logic 1.119ns (12.619%)  route 7.748ns (87.381%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 47.654 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.701    47.654    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X83Y120        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.459    48.113 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/Q
                         net (fo=5, routed)           2.441    50.554    cpu/core/pipeline/stage_decode/register_file/reg_file[0][19]
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124    50.678 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.678    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11_n_0
    SLICE_X72Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    50.916 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4/O
                         net (fo=1, routed)           1.123    52.039    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.298    52.337 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0/O
                         net (fo=10, routed)          4.184    56.521    <hidden>
    SLICE_X60Y71         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.497    97.959    <hidden>
    SLICE_X60Y71         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.450    
                         clock uncertainty           -0.145    97.305    
    SLICE_X60Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.266    <hidden>
  -------------------------------------------------------------------
                         required time                         97.266    
                         arrival time                         -56.521    
  -------------------------------------------------------------------
                         slack                                 40.745    

Slack (MET) :             40.818ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.803ns  (logic 1.258ns (14.290%)  route 7.545ns (85.710%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 97.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 47.643 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.690    47.643    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y117        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.422    48.065 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/Q
                         net (fo=4, routed)           2.010    50.075    cpu/core/pipeline/stage_decode/register_file/reg_file[2][27]
    SLICE_X74Y122        LUT6 (Prop_lut6_I1_O)        0.297    50.372 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.372    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11_n_0
    SLICE_X74Y122        MUXF7 (Prop_muxf7_I0_O)      0.241    50.613 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4/O
                         net (fo=1, routed)           1.294    51.907    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4_n_0
    SLICE_X70Y129        LUT6 (Prop_lut6_I5_O)        0.298    52.205 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0/O
                         net (fo=8, routed)           4.242    56.446    <hidden>
    SLICE_X60Y72         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.495    97.957    <hidden>
    SLICE_X60Y72         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.448    
                         clock uncertainty           -0.145    97.303    
    SLICE_X60Y72         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.264    <hidden>
  -------------------------------------------------------------------
                         required time                         97.264    
                         arrival time                         -56.446    
  -------------------------------------------------------------------
                         slack                                 40.818    

Slack (MET) :             40.939ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.711ns  (logic 1.184ns (13.592%)  route 7.527ns (86.408%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 97.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.366ns = ( 47.634 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.681    47.634    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X74Y125        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y125        FDRE (Prop_fdre_C_Q)         0.524    48.158 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][30]/Q
                         net (fo=5, routed)           2.252    50.409    cpu/core/pipeline/stage_decode/register_file/reg_file[0][30]
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    50.533 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.533    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_11_n_0
    SLICE_X73Y119        MUXF7 (Prop_muxf7_I0_O)      0.238    50.771 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4/O
                         net (fo=1, routed)           1.127    51.899    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4_n_0
    SLICE_X54Y119        LUT6 (Prop_lut6_I5_O)        0.298    52.197 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0/O
                         net (fo=8, routed)           4.148    56.345    <hidden>
    SLICE_X60Y72         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.495    97.957    <hidden>
    SLICE_X60Y72         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.448    
                         clock uncertainty           -0.145    97.303    
    SLICE_X60Y72         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.284    <hidden>
  -------------------------------------------------------------------
                         required time                         97.284    
                         arrival time                         -56.345    
  -------------------------------------------------------------------
                         slack                                 40.939    

Slack (MET) :             41.123ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][21]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.499ns  (logic 1.119ns (13.167%)  route 7.380ns (86.833%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 47.654 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.701    47.654    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X83Y120        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.459    48.113 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][21]/Q
                         net (fo=5, routed)           1.569    49.682    cpu/core/pipeline/stage_decode/register_file/reg_file[0][21]
    SLICE_X79Y117        LUT6 (Prop_lut6_I5_O)        0.124    49.806 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.806    cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0_i_11_n_0
    SLICE_X79Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    50.044 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0_i_4/O
                         net (fo=1, routed)           1.706    51.750    cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0_i_4_n_0
    SLICE_X53Y117        LUT6 (Prop_lut6_I5_O)        0.298    52.048 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0/O
                         net (fo=8, routed)           4.105    56.153    <hidden>
    SLICE_X60Y71         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.497    97.959    <hidden>
    SLICE_X60Y71         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.450    
                         clock uncertainty           -0.145    97.305    
    SLICE_X60Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    97.275    <hidden>
  -------------------------------------------------------------------
                         required time                         97.275    
                         arrival time                         -56.153    
  -------------------------------------------------------------------
                         slack                                 41.123    

Slack (MET) :             41.203ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.416ns  (logic 1.119ns (13.296%)  route 7.297ns (86.704%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 97.963 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 47.638 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.685    47.638    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y121        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.459    48.097 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][9]/Q
                         net (fo=5, routed)           2.007    50.103    cpu/core/pipeline/stage_decode/register_file/reg_file[0][9]
    SLICE_X69Y115        LUT6 (Prop_lut6_I5_O)        0.124    50.227 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.227    cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0_i_11_n_0
    SLICE_X69Y115        MUXF7 (Prop_muxf7_I0_O)      0.238    50.465 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0_i_4/O
                         net (fo=1, routed)           1.007    51.473    cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0_i_4_n_0
    SLICE_X57Y113        LUT6 (Prop_lut6_I5_O)        0.298    51.771 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0/O
                         net (fo=10, routed)          4.283    56.054    <hidden>
    SLICE_X70Y69         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.501    97.963    <hidden>
    SLICE_X70Y69         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.454    
                         clock uncertainty           -0.145    97.309    
    SLICE_X70Y69         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    97.257    <hidden>
  -------------------------------------------------------------------
                         required time                         97.257    
                         arrival time                         -56.054    
  -------------------------------------------------------------------
                         slack                                 41.203    

Slack (MET) :             41.265ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.352ns  (logic 1.119ns (13.398%)  route 7.233ns (86.601%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 97.963 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 47.654 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.701    47.654    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X83Y120        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.459    48.113 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/Q
                         net (fo=5, routed)           2.441    50.554    cpu/core/pipeline/stage_decode/register_file/reg_file[0][19]
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124    50.678 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.678    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11_n_0
    SLICE_X72Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    50.916 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4/O
                         net (fo=1, routed)           1.123    52.039    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.298    52.337 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0/O
                         net (fo=10, routed)          3.669    56.006    <hidden>
    SLICE_X62Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.501    97.963    <hidden>
    SLICE_X62Y68         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.454    
                         clock uncertainty           -0.145    97.309    
    SLICE_X62Y68         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.270    <hidden>
  -------------------------------------------------------------------
                         required time                         97.270    
                         arrival time                         -56.006    
  -------------------------------------------------------------------
                         slack                                 41.265    

Slack (MET) :             41.294ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.323ns  (logic 1.119ns (13.444%)  route 7.204ns (86.556%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 97.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 47.654 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.701    47.654    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X83Y120        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.459    48.113 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/Q
                         net (fo=5, routed)           2.441    50.554    cpu/core/pipeline/stage_decode/register_file/reg_file[0][19]
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124    50.678 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.678    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11_n_0
    SLICE_X72Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    50.916 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4/O
                         net (fo=1, routed)           1.123    52.039    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.298    52.337 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0/O
                         net (fo=10, routed)          3.640    55.977    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.502    97.964    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.455    
                         clock uncertainty           -0.145    97.310    
    SLICE_X70Y68         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.271    <hidden>
  -------------------------------------------------------------------
                         required time                         97.271    
                         arrival time                         -55.977    
  -------------------------------------------------------------------
                         slack                                 41.294    

Slack (MET) :             41.319ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.287ns  (logic 1.119ns (13.503%)  route 7.168ns (86.497%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 97.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 47.658 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.705    47.658    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X82Y117        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_fdre_C_Q)         0.459    48.117 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][16]/Q
                         net (fo=4, routed)           1.832    49.949    cpu/core/pipeline/stage_decode/register_file/reg_file[1][16]
    SLICE_X75Y119        LUT6 (Prop_lut6_I3_O)        0.124    50.073 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.073    cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0_i_11_n_0
    SLICE_X75Y119        MUXF7 (Prop_muxf7_I0_O)      0.238    50.311 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0_i_4/O
                         net (fo=1, routed)           1.139    51.451    cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0_i_4_n_0
    SLICE_X71Y125        LUT6 (Prop_lut6_I5_O)        0.298    51.749 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0/O
                         net (fo=10, routed)          4.196    55.945    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.502    97.964    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.455    
                         clock uncertainty           -0.145    97.310    
    SLICE_X70Y68         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    97.263    <hidden>
  -------------------------------------------------------------------
                         required time                         97.263    
                         arrival time                         -55.945    
  -------------------------------------------------------------------
                         slack                                 41.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.522ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.026ns (2.243%)  route 1.133ns (97.757%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.619    -0.493    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.831    -0.321    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.145    -0.088    
    SLICE_X70Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.029    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 -0.522    

Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.026ns (2.181%)  route 1.166ns (97.819%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.652    -0.460    <hidden>
    SLICE_X77Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.866    -0.286    <hidden>
    SLICE_X77Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.198    
                         clock uncertainty            0.145    -0.053    
    SLICE_X77Y87         FDRE (Hold_fdre_C_D)         0.070     0.017    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.564    -0.548    <hidden>
    SLICE_X37Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=3, routed)           0.118    -0.289    <hidden>
    SLICE_X37Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.835    -0.317    <hidden>
    SLICE_X37Y104        FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.532    
    SLICE_X37Y104        FDRE (Hold_fdre_C_D)         0.047    -0.485    <hidden>
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.124%)  route 0.122ns (48.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.569    -0.543    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y99         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.415 r  cpu/core/pipeline/reg_de/q_reg[132]/Q
                         net (fo=1, routed)           0.122    -0.293    cpu/core/pipeline/reg_em/D[32]
    SLICE_X68Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.841    -0.311    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X68Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[32]/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X68Y99         FDRE (Hold_fdre_C_D)         0.016    -0.489    cpu/core/pipeline/reg_em/q_reg[32]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.564    -0.548    <hidden>
    SLICE_X71Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=3, routed)           0.118    -0.289    <hidden>
    SLICE_X71Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.835    -0.317    <hidden>
    SLICE_X71Y86         FDRE                                         r  <hidden>
                         clock pessimism             -0.216    -0.533    
    SLICE_X71Y86         FDRE (Hold_fdre_C_D)         0.047    -0.486    <hidden>
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[179]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.317%)  route 0.103ns (44.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.569    -0.543    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y99         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.415 r  cpu/core/pipeline/reg_de/q_reg[179]/Q
                         net (fo=1, routed)           0.103    -0.312    cpu/core/pipeline/reg_em/D[76]
    SLICE_X65Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.841    -0.311    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X65Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[83]/C
                         clock pessimism             -0.216    -0.527    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.017    -0.510    cpu/core/pipeline/reg_em/q_reg[83]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.973%)  route 0.133ns (51.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.566    -0.546    <hidden>
    SLICE_X68Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  <hidden>
                         net (fo=3, routed)           0.133    -0.285    <hidden>
    SLICE_X67Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.838    -0.314    <hidden>
    SLICE_X67Y88         FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.508    
    SLICE_X67Y88         FDRE (Hold_fdre_C_D)         0.023    -0.485    <hidden>
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.298%)  route 0.124ns (46.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.562    -0.550    <hidden>
    SLICE_X71Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  <hidden>
                         net (fo=3, routed)           0.124    -0.286    <hidden>
    SLICE_X71Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.834    -0.318    <hidden>
    SLICE_X71Y84         FDRE                                         r  <hidden>
                         clock pessimism             -0.216    -0.534    
    SLICE_X71Y84         FDRE (Hold_fdre_C_D)         0.046    -0.488    <hidden>
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.184%)  route 0.104ns (38.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.597    -0.515    <hidden>
    SLICE_X76Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  <hidden>
                         net (fo=3, routed)           0.104    -0.247    <hidden>
    SLICE_X75Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.870    -0.282    <hidden>
    SLICE_X75Y94         FDRE                                         r  <hidden>
                         clock pessimism             -0.217    -0.499    
    SLICE_X75Y94         FDRE (Hold_fdre_C_D)         0.047    -0.452    <hidden>
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.455%)  route 0.183ns (56.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.594    -0.518    <hidden>
    SLICE_X73Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  <hidden>
                         net (fo=3, routed)           0.183    -0.194    <hidden>
    SLICE_X75Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.869    -0.283    <hidden>
    SLICE_X75Y92         FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.477    
    SLICE_X75Y92         FDRE (Hold_fdre_C_D)         0.078    -0.399    <hidden>
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y13    <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y30    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y16    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y15    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y14    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y13    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y20    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  cpu_main_clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X75Y87    <hidden>
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y68    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y68    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X74Y80    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X74Y80    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y71    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y71    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y71    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y71    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y71    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y71    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y71    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y71    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.440ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.478ns,  Total Violation       -0.917ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.440ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        3.638ns  (logic 0.096ns (2.639%)  route 3.542ns (97.361%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 17.980 - 20.000 ) 
    Source Clock Delay      (SCD):    -5.856ns = ( 4.144 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.829     7.782    <hidden>
    SLICE_X40Y95         FDRE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.518    17.980    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.387    
                         clock uncertainty           -0.108    17.279    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)       -0.058    17.221    <hidden>
  -------------------------------------------------------------------
                         required time                         17.221    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  9.440    

Slack (MET) :             9.466ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.497ns  (logic 0.029ns (1.938%)  route 1.468ns (98.062%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns = ( 19.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.908     9.756    <hidden>
    SLICE_X62Y98         SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.569    19.457    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.368    
                         clock uncertainty           -0.108    19.260    
    SLICE_X62Y98         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.222    <hidden>
  -------------------------------------------------------------------
                         required time                         19.222    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  9.466    

Slack (MET) :             11.092ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 1.058ns (12.053%)  route 7.720ns (87.947%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.437ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.610    -2.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X53Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.456    -1.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.592     4.611    <hidden>
    SLICE_X34Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.735 r  <hidden>
                         net (fo=1, routed)           0.963     5.697    <hidden>
    SLICE_X34Y137        LUT5 (Prop_lut5_I0_O)        0.150     5.847 r  <hidden>
                         net (fo=1, routed)           0.165     6.013    <hidden>
    SLICE_X34Y137        LUT5 (Prop_lut5_I4_O)        0.328     6.341 r  <hidden>
                         net (fo=1, routed)           0.000     6.341    <hidden>
    SLICE_X34Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.499    17.960    <hidden>
    SLICE_X34Y137        FDRE                                         r  <hidden>
                         clock pessimism             -0.501    17.460    
                         clock uncertainty           -0.108    17.352    
    SLICE_X34Y137        FDRE (Setup_fdre_C_D)        0.081    17.433    <hidden>
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                 11.092    

Slack (MET) :             11.365ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X74Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X74Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X74Y134        FDRE (Setup_fdre_C_R)       -0.524    16.975    <hidden>
  -------------------------------------------------------------------
                         required time                         16.975    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.365    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.070    <hidden>
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.070    <hidden>
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.070    <hidden>
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.070    <hidden>
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.070    <hidden>
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.468ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.052ns  (logic 0.766ns (9.513%)  route 7.286ns (90.487%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 18.050 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.611    -2.436    <hidden>
    SLICE_X58Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y138        FDRE (Prop_fdre_C_Q)         0.518    -1.918 f  <hidden>
                         net (fo=182, routed)         5.646     3.728    <hidden>
    SLICE_X82Y130        LUT6 (Prop_lut6_I5_O)        0.124     3.852 r  <hidden>
                         net (fo=1, routed)           0.423     4.275    <hidden>
    SLICE_X84Y129        LUT6 (Prop_lut6_I3_O)        0.124     4.399 r  <hidden>
                         net (fo=5, routed)           1.217     5.616    <hidden>
    SLICE_X83Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.589    18.050    <hidden>
    SLICE_X83Y113        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.621    
                         clock uncertainty           -0.108    17.513    
    SLICE_X83Y113        FDRE (Setup_fdre_C_R)       -0.429    17.084    <hidden>
  -------------------------------------------------------------------
                         required time                         17.084    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                 11.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.478ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.026ns (2.228%)  route 1.141ns (97.772%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.627    -0.485    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.840    -0.312    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.108    -0.116    
    SLICE_X62Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.007    <hidden>
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 -0.478    

Slack (VIOLATED) :        -0.439ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.026ns (2.224%)  route 1.143ns (97.776%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.629    -0.483    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.840    -0.312    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.108    -0.116    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.072    -0.044    <hidden>
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.976%)  route 0.227ns (58.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.590    -0.522    <hidden>
    SLICE_X74Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  <hidden>
                         net (fo=1, routed)           0.227    -0.131    <hidden>
    RAMB36_X2Y21         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.902    -0.250    <hidden>
    RAMB36_X2Y21         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.444    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.155    -0.289    <hidden>
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.533%)  route 0.170ns (53.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.568    -0.544    <hidden>
    SLICE_X62Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.396 r  <hidden>
                         net (fo=1, routed)           0.170    -0.226    <hidden>
    RAMB36_X1Y18         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.881    -0.271    <hidden>
    RAMB36_X1Y18         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.486    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.102    -0.384    <hidden>
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.568    -0.544    <hidden>
    SLICE_X44Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  <hidden>
                         net (fo=1, routed)           0.103    -0.300    <hidden>
    SLICE_X43Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.838    -0.314    <hidden>
    SLICE_X43Y96         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.528    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.070    -0.458    <hidden>
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.434%)  route 0.128ns (47.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.567    -0.545    <hidden>
    SLICE_X32Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  <hidden>
                         net (fo=2, routed)           0.128    -0.276    <hidden>
    SLICE_X35Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.836    -0.316    <hidden>
    SLICE_X35Y85         FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.510    
    SLICE_X35Y85         FDRE (Hold_fdre_C_D)         0.076    -0.434    <hidden>
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.005%)  route 0.226ns (57.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.583    -0.529    <hidden>
    SLICE_X74Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  <hidden>
                         net (fo=1, routed)           0.226    -0.139    <hidden>
    RAMB36_X2Y23         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.894    -0.258    <hidden>
    RAMB36_X2Y23         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.452    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155    -0.297    <hidden>
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.457%)  route 0.171ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.561    -0.551    <hidden>
    SLICE_X62Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.403 r  <hidden>
                         net (fo=1, routed)           0.171    -0.233    <hidden>
    RAMB18_X1Y32         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.874    -0.278    <hidden>
    RAMB18_X1Y32         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.493    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.102    -0.391    <hidden>
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.420%)  route 0.171ns (53.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.595    -0.517    <hidden>
    SLICE_X80Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDRE (Prop_fdre_C_Q)         0.148    -0.369 r  <hidden>
                         net (fo=1, routed)           0.171    -0.198    <hidden>
    RAMB18_X3Y42         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.909    -0.243    <hidden>
    RAMB18_X3Y42         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.216    -0.459    
    RAMB18_X3Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.102    -0.357    <hidden>
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.342%)  route 0.171ns (53.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.596    -0.516    <hidden>
    SLICE_X80Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.148    -0.368 r  <hidden>
                         net (fo=1, routed)           0.171    -0.197    <hidden>
    RAMB36_X3Y20         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.910    -0.242    <hidden>
    RAMB36_X3Y20         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.216    -0.458    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.102    -0.356    <hidden>
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y13    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y22    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y22    <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y32    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y32    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y21    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y21    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y18    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y18    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y23    <hidden>
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y112   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y112   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  cpu_main_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.173ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.780ns  (logic 1.890ns (27.877%)  route 4.890ns (72.123%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.269 - 33.000 ) 
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.630     3.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     4.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.717     5.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.325     6.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.899     7.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X49Y59         LUT6 (Prop_lut6_I4_O)        0.327     7.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.289     9.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I1_O)        0.124     9.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.985    10.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X43Y61         LUT3 (Prop_lut3_I1_O)        0.124    10.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.451    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.509    36.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.361    36.630    
                         clock uncertainty           -0.035    36.594    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)        0.029    36.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.623    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                 26.173    

Slack (MET) :             26.173ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 1.890ns (27.869%)  route 4.892ns (72.131%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.269 - 33.000 ) 
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.630     3.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     4.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.717     5.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.325     6.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.899     7.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X49Y59         LUT6 (Prop_lut6_I4_O)        0.327     7.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.289     9.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I1_O)        0.124     9.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.987    10.329    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X43Y61         LUT3 (Prop_lut3_I1_O)        0.124    10.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.509    36.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.361    36.630    
                         clock uncertainty           -0.035    36.594    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)        0.031    36.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.625    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                 26.173    

Slack (MET) :             26.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 0.952ns (14.276%)  route 5.716ns (85.724%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 36.246 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X57Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.456     4.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[0]/Q
                         net (fo=1, routed)           0.974     5.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2[0]
    SLICE_X54Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/iTDO_i_12/O
                         net (fo=1, routed)           1.888     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/iTDO_i_4_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/iTDO_i_7/O
                         net (fo=1, routed)           0.794     8.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_reg_4
    SLICE_X50Y104        LUT6 (Prop_lut6_I1_O)        0.124     8.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4/O
                         net (fo=1, routed)           2.060    10.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_1/O
                         net (fo=1, routed)           0.000    10.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X53Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.486    36.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X53Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.361    36.607    
                         clock uncertainty           -0.035    36.571    
    SLICE_X53Y76         FDRE (Setup_fdre_C_D)        0.029    36.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         36.600    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                 26.275    

Slack (MET) :             26.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 1.890ns (28.499%)  route 4.742ns (71.501%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.269 - 33.000 ) 
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.630     3.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     4.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.717     5.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.325     6.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.899     7.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X49Y59         LUT6 (Prop_lut6_I4_O)        0.327     7.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.289     9.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I1_O)        0.124     9.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.837    10.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124    10.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.509    36.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.361    36.630    
                         clock uncertainty           -0.035    36.594    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)        0.079    36.673    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.673    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                 26.371    

Slack (MET) :             26.410ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 1.890ns (28.878%)  route 4.655ns (71.122%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.269 - 33.000 ) 
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.630     3.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     4.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.717     5.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.325     6.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.899     7.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X49Y59         LUT6 (Prop_lut6_I4_O)        0.327     7.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.289     9.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I1_O)        0.124     9.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.750    10.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X43Y61         LUT3 (Prop_lut3_I1_O)        0.124    10.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.509    36.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.361    36.630    
                         clock uncertainty           -0.035    36.594    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)        0.031    36.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.625    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                 26.410    

Slack (MET) :             26.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 1.890ns (29.294%)  route 4.562ns (70.706%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns = ( 36.270 - 33.000 ) 
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.630     3.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     4.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.717     5.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.325     6.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.899     7.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X49Y59         LUT6 (Prop_lut6_I4_O)        0.327     7.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.289     9.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I1_O)        0.124     9.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.657     9.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.123 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X45Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.510    36.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.361    36.631    
                         clock uncertainty           -0.035    36.595    
    SLICE_X45Y60         FDRE (Setup_fdre_C_D)        0.031    36.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.626    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                 26.504    

Slack (MET) :             26.538ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 1.890ns (29.227%)  route 4.577ns (70.773%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.269 - 33.000 ) 
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.630     3.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     4.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.717     5.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.325     6.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.899     7.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X49Y59         LUT6 (Prop_lut6_I4_O)        0.327     7.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.289     9.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I1_O)        0.124     9.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.672    10.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124    10.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.509    36.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.361    36.630    
                         clock uncertainty           -0.035    36.594    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)        0.081    36.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.675    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                 26.538    

Slack (MET) :             26.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.088ns (19.577%)  route 4.469ns (80.423%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 36.246 - 33.000 ) 
    Source Clock Delay      (SCD):    3.675ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.634     3.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.419     4.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     4.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.297     5.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     5.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I3_O)        0.124     5.803 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.535     7.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.462 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.008     8.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.638     9.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X54Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.486    36.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X54Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.289    36.535    
                         clock uncertainty           -0.035    36.499    
    SLICE_X54Y76         FDRE (Setup_fdre_C_R)       -0.524    35.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.975    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 26.743    

Slack (MET) :             26.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.088ns (19.577%)  route 4.469ns (80.423%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 36.246 - 33.000 ) 
    Source Clock Delay      (SCD):    3.675ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.634     3.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.419     4.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     4.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.297     5.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     5.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I3_O)        0.124     5.803 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.535     7.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.462 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.008     8.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.638     9.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X54Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.486    36.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X54Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.289    36.535    
                         clock uncertainty           -0.035    36.499    
    SLICE_X54Y76         FDRE (Setup_fdre_C_R)       -0.524    35.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.975    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 26.743    

Slack (MET) :             26.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.088ns (19.577%)  route 4.469ns (80.423%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 36.246 - 33.000 ) 
    Source Clock Delay      (SCD):    3.675ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.634     3.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.419     4.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     4.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.297     5.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     5.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I3_O)        0.124     5.803 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.535     7.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.462 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.008     8.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.638     9.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X54Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.486    36.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X54Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.289    36.535    
                         clock uncertainty           -0.035    36.499    
    SLICE_X54Y76         FDRE (Setup_fdre_C_R)       -0.524    35.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.975    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 26.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.562     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDCE (Prop_fdce_C_Q)         0.141     1.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X50Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.832     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.381     1.371    
    SLICE_X50Y102        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.560     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.141     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.056     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X55Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.829     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                         clock pessimism             -0.394     1.356    
    SLICE_X55Y105        FDRE (Hold_fdre_C_D)         0.076     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.560     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X39Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y113        FDCE (Prop_fdce_C_Q)         0.141     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X39Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.831     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X39Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.395     1.356    
    SLICE_X39Y113        FDCE (Hold_fdce_C_D)         0.075     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.564     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.141     1.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.833     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.394     1.360    
    SLICE_X45Y103        FDCE (Hold_fdce_C_D)         0.075     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.565     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X45Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.141     1.502 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X45Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.834     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X45Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.394     1.361    
    SLICE_X45Y102        FDCE (Hold_fdce_C_D)         0.075     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.563     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDPE (Prop_fdpe_C_Q)         0.141     1.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X47Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.833     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.395     1.359    
    SLICE_X47Y101        FDPE (Hold_fdpe_C_D)         0.075     1.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.564     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.056     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X45Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.834     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.394     1.360    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.075     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.560     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X39Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y113        FDCE (Prop_fdce_C_Q)         0.141     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X39Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.831     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X39Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.395     1.356    
    SLICE_X39Y113        FDCE (Hold_fdce_C_D)         0.071     1.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.564     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.141     1.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.833     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.394     1.360    
    SLICE_X45Y103        FDCE (Hold_fdce_C_D)         0.071     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.560     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X40Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.141     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.058     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X40Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.831     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X40Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.395     1.356    
    SLICE_X40Y113        FDCE (Hold_fdce_C_D)         0.071     1.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X48Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X46Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X48Y108  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X49Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X47Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X49Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X48Y108  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X50Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X51Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       40.177ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.511ns,  Total Violation       -0.977ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.177ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.460ns  (logic 1.258ns (13.298%)  route 8.202ns (86.702%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 97.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 47.643 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.690    47.643    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y117        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.422    48.065 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/Q
                         net (fo=4, routed)           2.010    50.075    cpu/core/pipeline/stage_decode/register_file/reg_file[2][27]
    SLICE_X74Y122        LUT6 (Prop_lut6_I1_O)        0.297    50.372 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.372    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11_n_0
    SLICE_X74Y122        MUXF7 (Prop_muxf7_I0_O)      0.241    50.613 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4/O
                         net (fo=1, routed)           1.294    51.907    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4_n_0
    SLICE_X70Y129        LUT6 (Prop_lut6_I5_O)        0.298    52.205 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0/O
                         net (fo=8, routed)           4.899    57.103    <hidden>
    SLICE_X62Y70         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.500    97.962    <hidden>
    SLICE_X62Y70         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.453    
                         clock uncertainty           -0.134    97.319    
    SLICE_X62Y70         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.280    <hidden>
  -------------------------------------------------------------------
                         required time                         97.280    
                         arrival time                         -57.103    
  -------------------------------------------------------------------
                         slack                                 40.177    

Slack (MET) :             40.454ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.179ns  (logic 1.258ns (13.705%)  route 7.921ns (86.295%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 47.643 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.690    47.643    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y117        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.422    48.065 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/Q
                         net (fo=4, routed)           2.010    50.075    cpu/core/pipeline/stage_decode/register_file/reg_file[2][27]
    SLICE_X74Y122        LUT6 (Prop_lut6_I1_O)        0.297    50.372 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.372    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11_n_0
    SLICE_X74Y122        MUXF7 (Prop_muxf7_I0_O)      0.241    50.613 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4/O
                         net (fo=1, routed)           1.294    51.907    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4_n_0
    SLICE_X70Y129        LUT6 (Prop_lut6_I5_O)        0.298    52.205 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0/O
                         net (fo=8, routed)           4.618    56.822    <hidden>
    SLICE_X62Y73         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.496    97.958    <hidden>
    SLICE_X62Y73         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.449    
                         clock uncertainty           -0.134    97.315    
    SLICE_X62Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.276    <hidden>
  -------------------------------------------------------------------
                         required time                         97.276    
                         arrival time                         -56.822    
  -------------------------------------------------------------------
                         slack                                 40.454    

Slack (MET) :             40.756ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.867ns  (logic 1.119ns (12.619%)  route 7.748ns (87.381%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 47.654 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.701    47.654    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X83Y120        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.459    48.113 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/Q
                         net (fo=5, routed)           2.441    50.554    cpu/core/pipeline/stage_decode/register_file/reg_file[0][19]
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124    50.678 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.678    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11_n_0
    SLICE_X72Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    50.916 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4/O
                         net (fo=1, routed)           1.123    52.039    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.298    52.337 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0/O
                         net (fo=10, routed)          4.184    56.521    <hidden>
    SLICE_X60Y71         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.497    97.959    <hidden>
    SLICE_X60Y71         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.450    
                         clock uncertainty           -0.134    97.316    
    SLICE_X60Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.277    <hidden>
  -------------------------------------------------------------------
                         required time                         97.277    
                         arrival time                         -56.521    
  -------------------------------------------------------------------
                         slack                                 40.756    

Slack (MET) :             40.829ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.803ns  (logic 1.258ns (14.290%)  route 7.545ns (85.710%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 97.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 47.643 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.690    47.643    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y117        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.422    48.065 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/Q
                         net (fo=4, routed)           2.010    50.075    cpu/core/pipeline/stage_decode/register_file/reg_file[2][27]
    SLICE_X74Y122        LUT6 (Prop_lut6_I1_O)        0.297    50.372 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.372    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11_n_0
    SLICE_X74Y122        MUXF7 (Prop_muxf7_I0_O)      0.241    50.613 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4/O
                         net (fo=1, routed)           1.294    51.907    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4_n_0
    SLICE_X70Y129        LUT6 (Prop_lut6_I5_O)        0.298    52.205 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0/O
                         net (fo=8, routed)           4.242    56.446    <hidden>
    SLICE_X60Y72         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.495    97.957    <hidden>
    SLICE_X60Y72         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.448    
                         clock uncertainty           -0.134    97.314    
    SLICE_X60Y72         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.275    <hidden>
  -------------------------------------------------------------------
                         required time                         97.275    
                         arrival time                         -56.446    
  -------------------------------------------------------------------
                         slack                                 40.829    

Slack (MET) :             40.950ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.711ns  (logic 1.184ns (13.592%)  route 7.527ns (86.408%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 97.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.366ns = ( 47.634 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.681    47.634    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X74Y125        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y125        FDRE (Prop_fdre_C_Q)         0.524    48.158 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][30]/Q
                         net (fo=5, routed)           2.252    50.409    cpu/core/pipeline/stage_decode/register_file/reg_file[0][30]
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    50.533 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.533    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_11_n_0
    SLICE_X73Y119        MUXF7 (Prop_muxf7_I0_O)      0.238    50.771 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4/O
                         net (fo=1, routed)           1.127    51.899    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4_n_0
    SLICE_X54Y119        LUT6 (Prop_lut6_I5_O)        0.298    52.197 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0/O
                         net (fo=8, routed)           4.148    56.345    <hidden>
    SLICE_X60Y72         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.495    97.957    <hidden>
    SLICE_X60Y72         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.448    
                         clock uncertainty           -0.134    97.314    
    SLICE_X60Y72         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.295    <hidden>
  -------------------------------------------------------------------
                         required time                         97.295    
                         arrival time                         -56.345    
  -------------------------------------------------------------------
                         slack                                 40.950    

Slack (MET) :             41.134ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][21]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.499ns  (logic 1.119ns (13.167%)  route 7.380ns (86.833%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 47.654 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.701    47.654    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X83Y120        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.459    48.113 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][21]/Q
                         net (fo=5, routed)           1.569    49.682    cpu/core/pipeline/stage_decode/register_file/reg_file[0][21]
    SLICE_X79Y117        LUT6 (Prop_lut6_I5_O)        0.124    49.806 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.806    cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0_i_11_n_0
    SLICE_X79Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    50.044 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0_i_4/O
                         net (fo=1, routed)           1.706    51.750    cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0_i_4_n_0
    SLICE_X53Y117        LUT6 (Prop_lut6_I5_O)        0.298    52.048 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0/O
                         net (fo=8, routed)           4.105    56.153    <hidden>
    SLICE_X60Y71         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.497    97.959    <hidden>
    SLICE_X60Y71         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.450    
                         clock uncertainty           -0.134    97.316    
    SLICE_X60Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    97.286    <hidden>
  -------------------------------------------------------------------
                         required time                         97.286    
                         arrival time                         -56.153    
  -------------------------------------------------------------------
                         slack                                 41.134    

Slack (MET) :             41.214ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.416ns  (logic 1.119ns (13.296%)  route 7.297ns (86.704%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 97.963 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 47.638 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.685    47.638    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y121        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.459    48.097 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][9]/Q
                         net (fo=5, routed)           2.007    50.103    cpu/core/pipeline/stage_decode/register_file/reg_file[0][9]
    SLICE_X69Y115        LUT6 (Prop_lut6_I5_O)        0.124    50.227 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.227    cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0_i_11_n_0
    SLICE_X69Y115        MUXF7 (Prop_muxf7_I0_O)      0.238    50.465 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0_i_4/O
                         net (fo=1, routed)           1.007    51.473    cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0_i_4_n_0
    SLICE_X57Y113        LUT6 (Prop_lut6_I5_O)        0.298    51.771 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0/O
                         net (fo=10, routed)          4.283    56.054    <hidden>
    SLICE_X70Y69         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.501    97.963    <hidden>
    SLICE_X70Y69         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.454    
                         clock uncertainty           -0.134    97.320    
    SLICE_X70Y69         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    97.268    <hidden>
  -------------------------------------------------------------------
                         required time                         97.268    
                         arrival time                         -56.054    
  -------------------------------------------------------------------
                         slack                                 41.214    

Slack (MET) :             41.276ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.352ns  (logic 1.119ns (13.398%)  route 7.233ns (86.601%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 97.963 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 47.654 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.701    47.654    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X83Y120        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.459    48.113 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/Q
                         net (fo=5, routed)           2.441    50.554    cpu/core/pipeline/stage_decode/register_file/reg_file[0][19]
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124    50.678 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.678    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11_n_0
    SLICE_X72Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    50.916 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4/O
                         net (fo=1, routed)           1.123    52.039    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.298    52.337 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0/O
                         net (fo=10, routed)          3.669    56.006    <hidden>
    SLICE_X62Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.501    97.963    <hidden>
    SLICE_X62Y68         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.454    
                         clock uncertainty           -0.134    97.320    
    SLICE_X62Y68         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.281    <hidden>
  -------------------------------------------------------------------
                         required time                         97.281    
                         arrival time                         -56.006    
  -------------------------------------------------------------------
                         slack                                 41.276    

Slack (MET) :             41.305ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.323ns  (logic 1.119ns (13.444%)  route 7.204ns (86.556%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 97.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 47.654 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.701    47.654    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X83Y120        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.459    48.113 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/Q
                         net (fo=5, routed)           2.441    50.554    cpu/core/pipeline/stage_decode/register_file/reg_file[0][19]
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124    50.678 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.678    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11_n_0
    SLICE_X72Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    50.916 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4/O
                         net (fo=1, routed)           1.123    52.039    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.298    52.337 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0/O
                         net (fo=10, routed)          3.640    55.977    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.502    97.964    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.455    
                         clock uncertainty           -0.134    97.321    
    SLICE_X70Y68         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.282    <hidden>
  -------------------------------------------------------------------
                         required time                         97.282    
                         arrival time                         -55.977    
  -------------------------------------------------------------------
                         slack                                 41.305    

Slack (MET) :             41.330ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.287ns  (logic 1.119ns (13.503%)  route 7.168ns (86.497%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 97.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 47.658 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.705    47.658    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X82Y117        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_fdre_C_Q)         0.459    48.117 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][16]/Q
                         net (fo=4, routed)           1.832    49.949    cpu/core/pipeline/stage_decode/register_file/reg_file[1][16]
    SLICE_X75Y119        LUT6 (Prop_lut6_I3_O)        0.124    50.073 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.073    cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0_i_11_n_0
    SLICE_X75Y119        MUXF7 (Prop_muxf7_I0_O)      0.238    50.311 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0_i_4/O
                         net (fo=1, routed)           1.139    51.451    cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0_i_4_n_0
    SLICE_X71Y125        LUT6 (Prop_lut6_I5_O)        0.298    51.749 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0/O
                         net (fo=10, routed)          4.196    55.945    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.502    97.964    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.455    
                         clock uncertainty           -0.134    97.321    
    SLICE_X70Y68         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    97.274    <hidden>
  -------------------------------------------------------------------
                         required time                         97.274    
                         arrival time                         -55.945    
  -------------------------------------------------------------------
                         slack                                 41.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.511ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.026ns (2.243%)  route 1.133ns (97.757%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.619    -0.493    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.831    -0.321    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.134    -0.099    
    SLICE_X70Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.018    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 -0.511    

Slack (VIOLATED) :        -0.466ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.026ns (2.181%)  route 1.166ns (97.819%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.652    -0.460    <hidden>
    SLICE_X77Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.866    -0.286    <hidden>
    SLICE_X77Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.198    
                         clock uncertainty            0.134    -0.064    
    SLICE_X77Y87         FDRE (Hold_fdre_C_D)         0.070     0.006    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                 -0.466    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.564    -0.548    <hidden>
    SLICE_X37Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=3, routed)           0.118    -0.289    <hidden>
    SLICE_X37Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.835    -0.317    <hidden>
    SLICE_X37Y104        FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.532    
    SLICE_X37Y104        FDRE (Hold_fdre_C_D)         0.047    -0.485    <hidden>
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.124%)  route 0.122ns (48.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.569    -0.543    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y99         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.415 r  cpu/core/pipeline/reg_de/q_reg[132]/Q
                         net (fo=1, routed)           0.122    -0.293    cpu/core/pipeline/reg_em/D[32]
    SLICE_X68Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.841    -0.311    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X68Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[32]/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X68Y99         FDRE (Hold_fdre_C_D)         0.016    -0.489    cpu/core/pipeline/reg_em/q_reg[32]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.564    -0.548    <hidden>
    SLICE_X71Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=3, routed)           0.118    -0.289    <hidden>
    SLICE_X71Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.835    -0.317    <hidden>
    SLICE_X71Y86         FDRE                                         r  <hidden>
                         clock pessimism             -0.216    -0.533    
    SLICE_X71Y86         FDRE (Hold_fdre_C_D)         0.047    -0.486    <hidden>
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[179]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.317%)  route 0.103ns (44.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.569    -0.543    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y99         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.415 r  cpu/core/pipeline/reg_de/q_reg[179]/Q
                         net (fo=1, routed)           0.103    -0.312    cpu/core/pipeline/reg_em/D[76]
    SLICE_X65Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.841    -0.311    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X65Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[83]/C
                         clock pessimism             -0.216    -0.527    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.017    -0.510    cpu/core/pipeline/reg_em/q_reg[83]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.973%)  route 0.133ns (51.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.566    -0.546    <hidden>
    SLICE_X68Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  <hidden>
                         net (fo=3, routed)           0.133    -0.285    <hidden>
    SLICE_X67Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.838    -0.314    <hidden>
    SLICE_X67Y88         FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.508    
    SLICE_X67Y88         FDRE (Hold_fdre_C_D)         0.023    -0.485    <hidden>
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.298%)  route 0.124ns (46.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.562    -0.550    <hidden>
    SLICE_X71Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  <hidden>
                         net (fo=3, routed)           0.124    -0.286    <hidden>
    SLICE_X71Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.834    -0.318    <hidden>
    SLICE_X71Y84         FDRE                                         r  <hidden>
                         clock pessimism             -0.216    -0.534    
    SLICE_X71Y84         FDRE (Hold_fdre_C_D)         0.046    -0.488    <hidden>
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.184%)  route 0.104ns (38.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.597    -0.515    <hidden>
    SLICE_X76Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  <hidden>
                         net (fo=3, routed)           0.104    -0.247    <hidden>
    SLICE_X75Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.870    -0.282    <hidden>
    SLICE_X75Y94         FDRE                                         r  <hidden>
                         clock pessimism             -0.217    -0.499    
    SLICE_X75Y94         FDRE (Hold_fdre_C_D)         0.047    -0.452    <hidden>
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.455%)  route 0.183ns (56.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.594    -0.518    <hidden>
    SLICE_X73Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  <hidden>
                         net (fo=3, routed)           0.183    -0.194    <hidden>
    SLICE_X75Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.869    -0.283    <hidden>
    SLICE_X75Y92         FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.477    
    SLICE_X75Y92         FDRE (Hold_fdre_C_D)         0.078    -0.399    <hidden>
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y13    <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y30    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y16    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y15    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y14    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y13    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y20    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  cpu_main_clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X75Y87    <hidden>
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y72    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y68    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y68    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X74Y80    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X74Y80    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y71    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y71    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y71    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y71    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y71    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y71    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y71    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y71    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.444ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.473ns,  Total Violation       -0.907ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.444ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        3.638ns  (logic 0.096ns (2.639%)  route 3.542ns (97.361%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 17.980 - 20.000 ) 
    Source Clock Delay      (SCD):    -5.856ns = ( 4.144 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.829     7.782    <hidden>
    SLICE_X40Y95         FDRE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.518    17.980    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.387    
                         clock uncertainty           -0.103    17.284    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)       -0.058    17.226    <hidden>
  -------------------------------------------------------------------
                         required time                         17.226    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  9.444    

Slack (MET) :             9.471ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.497ns  (logic 0.029ns (1.938%)  route 1.468ns (98.062%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns = ( 19.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.908     9.756    <hidden>
    SLICE_X62Y98         SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.569    19.457    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.368    
                         clock uncertainty           -0.103    19.265    
    SLICE_X62Y98         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.227    <hidden>
  -------------------------------------------------------------------
                         required time                         19.227    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  9.471    

Slack (MET) :             11.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 1.058ns (12.053%)  route 7.720ns (87.947%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.437ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.610    -2.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X53Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.456    -1.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.592     4.611    <hidden>
    SLICE_X34Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.735 r  <hidden>
                         net (fo=1, routed)           0.963     5.697    <hidden>
    SLICE_X34Y137        LUT5 (Prop_lut5_I0_O)        0.150     5.847 r  <hidden>
                         net (fo=1, routed)           0.165     6.013    <hidden>
    SLICE_X34Y137        LUT5 (Prop_lut5_I4_O)        0.328     6.341 r  <hidden>
                         net (fo=1, routed)           0.000     6.341    <hidden>
    SLICE_X34Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.499    17.960    <hidden>
    SLICE_X34Y137        FDRE                                         r  <hidden>
                         clock pessimism             -0.501    17.460    
                         clock uncertainty           -0.103    17.357    
    SLICE_X34Y137        FDRE (Setup_fdre_C_D)        0.081    17.438    <hidden>
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                 11.097    

Slack (MET) :             11.370ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X74Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X74Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.103    17.504    
    SLICE_X74Y134        FDRE (Setup_fdre_C_R)       -0.524    16.980    <hidden>
  -------------------------------------------------------------------
                         required time                         16.980    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.370    

Slack (MET) :             11.465ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.103    17.504    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.075    <hidden>
  -------------------------------------------------------------------
                         required time                         17.075    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.465    

Slack (MET) :             11.465ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.103    17.504    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.075    <hidden>
  -------------------------------------------------------------------
                         required time                         17.075    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.465    

Slack (MET) :             11.465ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.103    17.504    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.075    <hidden>
  -------------------------------------------------------------------
                         required time                         17.075    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.465    

Slack (MET) :             11.465ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.103    17.504    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.075    <hidden>
  -------------------------------------------------------------------
                         required time                         17.075    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.465    

Slack (MET) :             11.465ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.103    17.504    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.075    <hidden>
  -------------------------------------------------------------------
                         required time                         17.075    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.465    

Slack (MET) :             11.473ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.052ns  (logic 0.766ns (9.513%)  route 7.286ns (90.487%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 18.050 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.611    -2.436    <hidden>
    SLICE_X58Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y138        FDRE (Prop_fdre_C_Q)         0.518    -1.918 f  <hidden>
                         net (fo=182, routed)         5.646     3.728    <hidden>
    SLICE_X82Y130        LUT6 (Prop_lut6_I5_O)        0.124     3.852 r  <hidden>
                         net (fo=1, routed)           0.423     4.275    <hidden>
    SLICE_X84Y129        LUT6 (Prop_lut6_I3_O)        0.124     4.399 r  <hidden>
                         net (fo=5, routed)           1.217     5.616    <hidden>
    SLICE_X83Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.589    18.050    <hidden>
    SLICE_X83Y113        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.621    
                         clock uncertainty           -0.103    17.518    
    SLICE_X83Y113        FDRE (Setup_fdre_C_R)       -0.429    17.089    <hidden>
  -------------------------------------------------------------------
                         required time                         17.089    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                 11.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.473ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.026ns (2.228%)  route 1.141ns (97.772%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.627    -0.485    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.840    -0.312    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.103    -0.121    
    SLICE_X62Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.012    <hidden>
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.434ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.026ns (2.224%)  route 1.143ns (97.776%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.629    -0.483    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.840    -0.312    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.103    -0.121    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.072    -0.049    <hidden>
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 -0.434    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.976%)  route 0.227ns (58.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.590    -0.522    <hidden>
    SLICE_X74Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  <hidden>
                         net (fo=1, routed)           0.227    -0.131    <hidden>
    RAMB36_X2Y21         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.902    -0.250    <hidden>
    RAMB36_X2Y21         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.444    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.155    -0.289    <hidden>
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.533%)  route 0.170ns (53.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.568    -0.544    <hidden>
    SLICE_X62Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.396 r  <hidden>
                         net (fo=1, routed)           0.170    -0.226    <hidden>
    RAMB36_X1Y18         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.881    -0.271    <hidden>
    RAMB36_X1Y18         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.486    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.102    -0.384    <hidden>
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.568    -0.544    <hidden>
    SLICE_X44Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  <hidden>
                         net (fo=1, routed)           0.103    -0.300    <hidden>
    SLICE_X43Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.838    -0.314    <hidden>
    SLICE_X43Y96         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.528    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.070    -0.458    <hidden>
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.434%)  route 0.128ns (47.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.567    -0.545    <hidden>
    SLICE_X32Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  <hidden>
                         net (fo=2, routed)           0.128    -0.276    <hidden>
    SLICE_X35Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.836    -0.316    <hidden>
    SLICE_X35Y85         FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.510    
    SLICE_X35Y85         FDRE (Hold_fdre_C_D)         0.076    -0.434    <hidden>
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.005%)  route 0.226ns (57.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.583    -0.529    <hidden>
    SLICE_X74Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  <hidden>
                         net (fo=1, routed)           0.226    -0.139    <hidden>
    RAMB36_X2Y23         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.894    -0.258    <hidden>
    RAMB36_X2Y23         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.452    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155    -0.297    <hidden>
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.457%)  route 0.171ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.561    -0.551    <hidden>
    SLICE_X62Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.403 r  <hidden>
                         net (fo=1, routed)           0.171    -0.233    <hidden>
    RAMB18_X1Y32         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.874    -0.278    <hidden>
    RAMB18_X1Y32         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.493    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.102    -0.391    <hidden>
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.420%)  route 0.171ns (53.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.595    -0.517    <hidden>
    SLICE_X80Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDRE (Prop_fdre_C_Q)         0.148    -0.369 r  <hidden>
                         net (fo=1, routed)           0.171    -0.198    <hidden>
    RAMB18_X3Y42         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.909    -0.243    <hidden>
    RAMB18_X3Y42         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.216    -0.459    
    RAMB18_X3Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.102    -0.357    <hidden>
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.342%)  route 0.171ns (53.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.596    -0.516    <hidden>
    SLICE_X80Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.148    -0.368 r  <hidden>
                         net (fo=1, routed)           0.171    -0.197    <hidden>
    RAMB36_X3Y20         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.910    -0.242    <hidden>
    RAMB36_X3Y20         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.216    -0.458    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.102    -0.356    <hidden>
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y13    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y22    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y22    <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y32    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y32    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y21    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y21    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y18    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y18    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y23    <hidden>
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y111   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y112   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y112   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  cpu_main_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.166ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.522ns,  Total Violation       -0.999ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.166ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.460ns  (logic 1.258ns (13.298%)  route 8.202ns (86.702%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 97.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 47.643 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.690    47.643    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y117        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.422    48.065 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/Q
                         net (fo=4, routed)           2.010    50.075    cpu/core/pipeline/stage_decode/register_file/reg_file[2][27]
    SLICE_X74Y122        LUT6 (Prop_lut6_I1_O)        0.297    50.372 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.372    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11_n_0
    SLICE_X74Y122        MUXF7 (Prop_muxf7_I0_O)      0.241    50.613 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4/O
                         net (fo=1, routed)           1.294    51.907    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4_n_0
    SLICE_X70Y129        LUT6 (Prop_lut6_I5_O)        0.298    52.205 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0/O
                         net (fo=8, routed)           4.899    57.103    <hidden>
    SLICE_X62Y70         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.500    97.962    <hidden>
    SLICE_X62Y70         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.453    
                         clock uncertainty           -0.145    97.308    
    SLICE_X62Y70         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.269    <hidden>
  -------------------------------------------------------------------
                         required time                         97.269    
                         arrival time                         -57.103    
  -------------------------------------------------------------------
                         slack                                 40.166    

Slack (MET) :             40.443ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.179ns  (logic 1.258ns (13.705%)  route 7.921ns (86.295%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 47.643 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.690    47.643    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y117        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.422    48.065 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/Q
                         net (fo=4, routed)           2.010    50.075    cpu/core/pipeline/stage_decode/register_file/reg_file[2][27]
    SLICE_X74Y122        LUT6 (Prop_lut6_I1_O)        0.297    50.372 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.372    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11_n_0
    SLICE_X74Y122        MUXF7 (Prop_muxf7_I0_O)      0.241    50.613 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4/O
                         net (fo=1, routed)           1.294    51.907    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4_n_0
    SLICE_X70Y129        LUT6 (Prop_lut6_I5_O)        0.298    52.205 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0/O
                         net (fo=8, routed)           4.618    56.822    <hidden>
    SLICE_X62Y73         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.496    97.958    <hidden>
    SLICE_X62Y73         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.449    
                         clock uncertainty           -0.145    97.304    
    SLICE_X62Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.265    <hidden>
  -------------------------------------------------------------------
                         required time                         97.265    
                         arrival time                         -56.822    
  -------------------------------------------------------------------
                         slack                                 40.443    

Slack (MET) :             40.745ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.867ns  (logic 1.119ns (12.619%)  route 7.748ns (87.381%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 47.654 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.701    47.654    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X83Y120        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.459    48.113 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/Q
                         net (fo=5, routed)           2.441    50.554    cpu/core/pipeline/stage_decode/register_file/reg_file[0][19]
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124    50.678 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.678    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11_n_0
    SLICE_X72Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    50.916 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4/O
                         net (fo=1, routed)           1.123    52.039    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.298    52.337 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0/O
                         net (fo=10, routed)          4.184    56.521    <hidden>
    SLICE_X60Y71         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.497    97.959    <hidden>
    SLICE_X60Y71         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.450    
                         clock uncertainty           -0.145    97.305    
    SLICE_X60Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.266    <hidden>
  -------------------------------------------------------------------
                         required time                         97.266    
                         arrival time                         -56.521    
  -------------------------------------------------------------------
                         slack                                 40.745    

Slack (MET) :             40.818ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.803ns  (logic 1.258ns (14.290%)  route 7.545ns (85.710%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 97.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 47.643 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.690    47.643    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y117        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.422    48.065 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/Q
                         net (fo=4, routed)           2.010    50.075    cpu/core/pipeline/stage_decode/register_file/reg_file[2][27]
    SLICE_X74Y122        LUT6 (Prop_lut6_I1_O)        0.297    50.372 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.372    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11_n_0
    SLICE_X74Y122        MUXF7 (Prop_muxf7_I0_O)      0.241    50.613 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4/O
                         net (fo=1, routed)           1.294    51.907    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4_n_0
    SLICE_X70Y129        LUT6 (Prop_lut6_I5_O)        0.298    52.205 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0/O
                         net (fo=8, routed)           4.242    56.446    <hidden>
    SLICE_X60Y72         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.495    97.957    <hidden>
    SLICE_X60Y72         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.448    
                         clock uncertainty           -0.145    97.303    
    SLICE_X60Y72         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.264    <hidden>
  -------------------------------------------------------------------
                         required time                         97.264    
                         arrival time                         -56.446    
  -------------------------------------------------------------------
                         slack                                 40.818    

Slack (MET) :             40.939ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.711ns  (logic 1.184ns (13.592%)  route 7.527ns (86.408%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 97.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.366ns = ( 47.634 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.681    47.634    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X74Y125        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y125        FDRE (Prop_fdre_C_Q)         0.524    48.158 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][30]/Q
                         net (fo=5, routed)           2.252    50.409    cpu/core/pipeline/stage_decode/register_file/reg_file[0][30]
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    50.533 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.533    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_11_n_0
    SLICE_X73Y119        MUXF7 (Prop_muxf7_I0_O)      0.238    50.771 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4/O
                         net (fo=1, routed)           1.127    51.899    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4_n_0
    SLICE_X54Y119        LUT6 (Prop_lut6_I5_O)        0.298    52.197 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0/O
                         net (fo=8, routed)           4.148    56.345    <hidden>
    SLICE_X60Y72         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.495    97.957    <hidden>
    SLICE_X60Y72         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.448    
                         clock uncertainty           -0.145    97.303    
    SLICE_X60Y72         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.284    <hidden>
  -------------------------------------------------------------------
                         required time                         97.284    
                         arrival time                         -56.345    
  -------------------------------------------------------------------
                         slack                                 40.939    

Slack (MET) :             41.123ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][21]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.499ns  (logic 1.119ns (13.167%)  route 7.380ns (86.833%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 47.654 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.701    47.654    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X83Y120        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.459    48.113 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][21]/Q
                         net (fo=5, routed)           1.569    49.682    cpu/core/pipeline/stage_decode/register_file/reg_file[0][21]
    SLICE_X79Y117        LUT6 (Prop_lut6_I5_O)        0.124    49.806 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.806    cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0_i_11_n_0
    SLICE_X79Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    50.044 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0_i_4/O
                         net (fo=1, routed)           1.706    51.750    cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0_i_4_n_0
    SLICE_X53Y117        LUT6 (Prop_lut6_I5_O)        0.298    52.048 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0/O
                         net (fo=8, routed)           4.105    56.153    <hidden>
    SLICE_X60Y71         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.497    97.959    <hidden>
    SLICE_X60Y71         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.450    
                         clock uncertainty           -0.145    97.305    
    SLICE_X60Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    97.275    <hidden>
  -------------------------------------------------------------------
                         required time                         97.275    
                         arrival time                         -56.153    
  -------------------------------------------------------------------
                         slack                                 41.123    

Slack (MET) :             41.203ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.416ns  (logic 1.119ns (13.296%)  route 7.297ns (86.704%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 97.963 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 47.638 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.685    47.638    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y121        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.459    48.097 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][9]/Q
                         net (fo=5, routed)           2.007    50.103    cpu/core/pipeline/stage_decode/register_file/reg_file[0][9]
    SLICE_X69Y115        LUT6 (Prop_lut6_I5_O)        0.124    50.227 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.227    cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0_i_11_n_0
    SLICE_X69Y115        MUXF7 (Prop_muxf7_I0_O)      0.238    50.465 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0_i_4/O
                         net (fo=1, routed)           1.007    51.473    cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0_i_4_n_0
    SLICE_X57Y113        LUT6 (Prop_lut6_I5_O)        0.298    51.771 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0/O
                         net (fo=10, routed)          4.283    56.054    <hidden>
    SLICE_X70Y69         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.501    97.963    <hidden>
    SLICE_X70Y69         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.454    
                         clock uncertainty           -0.145    97.309    
    SLICE_X70Y69         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    97.257    <hidden>
  -------------------------------------------------------------------
                         required time                         97.257    
                         arrival time                         -56.054    
  -------------------------------------------------------------------
                         slack                                 41.203    

Slack (MET) :             41.265ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.352ns  (logic 1.119ns (13.398%)  route 7.233ns (86.601%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 97.963 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 47.654 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.701    47.654    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X83Y120        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.459    48.113 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/Q
                         net (fo=5, routed)           2.441    50.554    cpu/core/pipeline/stage_decode/register_file/reg_file[0][19]
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124    50.678 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.678    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11_n_0
    SLICE_X72Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    50.916 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4/O
                         net (fo=1, routed)           1.123    52.039    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.298    52.337 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0/O
                         net (fo=10, routed)          3.669    56.006    <hidden>
    SLICE_X62Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.501    97.963    <hidden>
    SLICE_X62Y68         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.454    
                         clock uncertainty           -0.145    97.309    
    SLICE_X62Y68         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.270    <hidden>
  -------------------------------------------------------------------
                         required time                         97.270    
                         arrival time                         -56.006    
  -------------------------------------------------------------------
                         slack                                 41.265    

Slack (MET) :             41.294ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.323ns  (logic 1.119ns (13.444%)  route 7.204ns (86.556%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 97.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 47.654 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.701    47.654    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X83Y120        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.459    48.113 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/Q
                         net (fo=5, routed)           2.441    50.554    cpu/core/pipeline/stage_decode/register_file/reg_file[0][19]
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124    50.678 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.678    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11_n_0
    SLICE_X72Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    50.916 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4/O
                         net (fo=1, routed)           1.123    52.039    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.298    52.337 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0/O
                         net (fo=10, routed)          3.640    55.977    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.502    97.964    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.455    
                         clock uncertainty           -0.145    97.310    
    SLICE_X70Y68         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.271    <hidden>
  -------------------------------------------------------------------
                         required time                         97.271    
                         arrival time                         -55.977    
  -------------------------------------------------------------------
                         slack                                 41.294    

Slack (MET) :             41.319ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.287ns  (logic 1.119ns (13.503%)  route 7.168ns (86.497%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 97.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 47.658 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.705    47.658    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X82Y117        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_fdre_C_Q)         0.459    48.117 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][16]/Q
                         net (fo=4, routed)           1.832    49.949    cpu/core/pipeline/stage_decode/register_file/reg_file[1][16]
    SLICE_X75Y119        LUT6 (Prop_lut6_I3_O)        0.124    50.073 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.073    cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0_i_11_n_0
    SLICE_X75Y119        MUXF7 (Prop_muxf7_I0_O)      0.238    50.311 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0_i_4/O
                         net (fo=1, routed)           1.139    51.451    cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0_i_4_n_0
    SLICE_X71Y125        LUT6 (Prop_lut6_I5_O)        0.298    51.749 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0/O
                         net (fo=10, routed)          4.196    55.945    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.502    97.964    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.455    
                         clock uncertainty           -0.145    97.310    
    SLICE_X70Y68         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    97.263    <hidden>
  -------------------------------------------------------------------
                         required time                         97.263    
                         arrival time                         -55.945    
  -------------------------------------------------------------------
                         slack                                 41.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.522ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.026ns (2.243%)  route 1.133ns (97.757%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.619    -0.493    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.831    -0.321    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.145    -0.088    
    SLICE_X70Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.029    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 -0.522    

Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.026ns (2.181%)  route 1.166ns (97.819%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.652    -0.460    <hidden>
    SLICE_X77Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.866    -0.286    <hidden>
    SLICE_X77Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.198    
                         clock uncertainty            0.145    -0.053    
    SLICE_X77Y87         FDRE (Hold_fdre_C_D)         0.070     0.017    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.564    -0.548    <hidden>
    SLICE_X37Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=3, routed)           0.118    -0.289    <hidden>
    SLICE_X37Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.835    -0.317    <hidden>
    SLICE_X37Y104        FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.532    
                         clock uncertainty            0.145    -0.387    
    SLICE_X37Y104        FDRE (Hold_fdre_C_D)         0.047    -0.340    <hidden>
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.124%)  route 0.122ns (48.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.569    -0.543    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y99         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.415 r  cpu/core/pipeline/reg_de/q_reg[132]/Q
                         net (fo=1, routed)           0.122    -0.293    cpu/core/pipeline/reg_em/D[32]
    SLICE_X68Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.841    -0.311    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X68Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[32]/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.145    -0.360    
    SLICE_X68Y99         FDRE (Hold_fdre_C_D)         0.016    -0.344    cpu/core/pipeline/reg_em/q_reg[32]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.564    -0.548    <hidden>
    SLICE_X71Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=3, routed)           0.118    -0.289    <hidden>
    SLICE_X71Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.835    -0.317    <hidden>
    SLICE_X71Y86         FDRE                                         r  <hidden>
                         clock pessimism             -0.216    -0.533    
                         clock uncertainty            0.145    -0.388    
    SLICE_X71Y86         FDRE (Hold_fdre_C_D)         0.047    -0.341    <hidden>
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[179]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.317%)  route 0.103ns (44.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.569    -0.543    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y99         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.415 r  cpu/core/pipeline/reg_de/q_reg[179]/Q
                         net (fo=1, routed)           0.103    -0.312    cpu/core/pipeline/reg_em/D[76]
    SLICE_X65Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.841    -0.311    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X65Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[83]/C
                         clock pessimism             -0.216    -0.527    
                         clock uncertainty            0.145    -0.382    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.017    -0.365    cpu/core/pipeline/reg_em/q_reg[83]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.973%)  route 0.133ns (51.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.566    -0.546    <hidden>
    SLICE_X68Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  <hidden>
                         net (fo=3, routed)           0.133    -0.285    <hidden>
    SLICE_X67Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.838    -0.314    <hidden>
    SLICE_X67Y88         FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.508    
                         clock uncertainty            0.145    -0.363    
    SLICE_X67Y88         FDRE (Hold_fdre_C_D)         0.023    -0.340    <hidden>
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.298%)  route 0.124ns (46.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.562    -0.550    <hidden>
    SLICE_X71Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  <hidden>
                         net (fo=3, routed)           0.124    -0.286    <hidden>
    SLICE_X71Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.834    -0.318    <hidden>
    SLICE_X71Y84         FDRE                                         r  <hidden>
                         clock pessimism             -0.216    -0.534    
                         clock uncertainty            0.145    -0.389    
    SLICE_X71Y84         FDRE (Hold_fdre_C_D)         0.046    -0.343    <hidden>
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.184%)  route 0.104ns (38.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.597    -0.515    <hidden>
    SLICE_X76Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  <hidden>
                         net (fo=3, routed)           0.104    -0.247    <hidden>
    SLICE_X75Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.870    -0.282    <hidden>
    SLICE_X75Y94         FDRE                                         r  <hidden>
                         clock pessimism             -0.217    -0.499    
                         clock uncertainty            0.145    -0.354    
    SLICE_X75Y94         FDRE (Hold_fdre_C_D)         0.047    -0.307    <hidden>
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.455%)  route 0.183ns (56.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.594    -0.518    <hidden>
    SLICE_X73Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  <hidden>
                         net (fo=3, routed)           0.183    -0.194    <hidden>
    SLICE_X75Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.869    -0.283    <hidden>
    SLICE_X75Y92         FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.477    
                         clock uncertainty            0.145    -0.332    
    SLICE_X75Y92         FDRE (Hold_fdre_C_D)         0.078    -0.254    <hidden>
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.591ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.641ns,  Total Violation       -2.151ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.692ns  (logic 4.669ns (31.780%)  route 10.023ns (68.220%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.612 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.650    12.262    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.475    17.936    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.343    
                         clock uncertainty           -0.265    17.078    
    SLICE_X57Y127        FDRE (Setup_fdre_C_D)       -0.225    16.853    <hidden>
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.714ns  (logic 4.669ns (31.731%)  route 10.045ns (68.269%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.612 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.673    12.285    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.265    17.082    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.201    16.881    <hidden>
  -------------------------------------------------------------------
                         required time                         16.881    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  4.596    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.682ns  (logic 4.468ns (30.431%)  route 10.214ns (69.569%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.402 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[2]
                         net (fo=3, routed)           0.851    12.253    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.265    17.082    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.216    16.866    <hidden>
  -------------------------------------------------------------------
                         required time                         16.866    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.674ns  (logic 4.552ns (31.020%)  route 10.122ns (68.980%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.486 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.759    12.245    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.265    17.082    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.200    16.882    <hidden>
  -------------------------------------------------------------------
                         required time                         16.882    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.627ns  (logic 4.585ns (31.346%)  route 10.042ns (68.654%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.528 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[2]
                         net (fo=3, routed)           0.670    12.198    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.475    17.936    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.343    
                         clock uncertainty           -0.265    17.078    
    SLICE_X57Y127        FDRE (Setup_fdre_C_D)       -0.217    16.861    <hidden>
  -------------------------------------------------------------------
                         required time                         16.861    
                         arrival time                         -12.198    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.622ns  (logic 4.565ns (31.221%)  route 10.057ns (68.779%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.508 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[0]
                         net (fo=3, routed)           0.684    12.192    <hidden>
    SLICE_X57Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.472    17.933    <hidden>
    SLICE_X57Y125        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.340    
                         clock uncertainty           -0.265    17.075    
    SLICE_X57Y125        FDRE (Setup_fdre_C_D)       -0.211    16.864    <hidden>
  -------------------------------------------------------------------
                         required time                         16.864    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.601ns  (logic 4.552ns (31.177%)  route 10.049ns (68.823%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.486 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.685    12.172    <hidden>
    SLICE_X57Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.472    17.933    <hidden>
    SLICE_X57Y125        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.340    
                         clock uncertainty           -0.265    17.075    
    SLICE_X57Y125        FDRE (Setup_fdre_C_D)       -0.225    16.850    <hidden>
  -------------------------------------------------------------------
                         required time                         16.850    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.597ns  (logic 4.544ns (31.130%)  route 10.053ns (68.870%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.478 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[3]
                         net (fo=3, routed)           0.689    12.168    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.265    17.082    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    16.855    <hidden>
  -------------------------------------------------------------------
                         required time                         16.855    
                         arrival time                         -12.168    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.609ns  (logic 4.565ns (31.247%)  route 10.044ns (68.753%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.508 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[0]
                         net (fo=3, routed)           0.672    12.180    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.265    17.082    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.201    16.881    <hidden>
  -------------------------------------------------------------------
                         required time                         16.881    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.517ns  (logic 4.544ns (31.302%)  route 9.973ns (68.698%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.478 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[3]
                         net (fo=3, routed)           0.609    12.088    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.475    17.936    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.343    
                         clock uncertainty           -0.265    17.078    
    SLICE_X57Y127        FDRE (Setup_fdre_C_D)       -0.245    16.833    <hidden>
  -------------------------------------------------------------------
                         required time                         16.833    
                         arrival time                         -12.088    
  -------------------------------------------------------------------
                         slack                                  4.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.641ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.026ns (2.228%)  route 1.141ns (97.772%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.627    -0.485    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.840    -0.312    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.265     0.041    
    SLICE_X62Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.156    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 -0.641    

Slack (VIOLATED) :        -0.626ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.026ns (2.249%)  route 1.130ns (97.751%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.616    -0.496    <hidden>
    SLICE_X62Y134        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.826    -0.325    <hidden>
    SLICE_X62Y134        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.265     0.028    
    SLICE_X62Y134        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.130    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 -0.626    

Slack (VIOLATED) :        -0.588ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.026ns (2.241%)  route 1.134ns (97.759%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.620    -0.492    <hidden>
    SLICE_X48Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.825    -0.327    <hidden>
    SLICE_X48Y134        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.239    
                         clock uncertainty            0.265     0.026    
    SLICE_X48Y134        FDRE (Hold_fdre_C_D)         0.070     0.096    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                 -0.588    

Slack (VIOLATED) :        -0.296ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.026ns (1.772%)  route 1.441ns (98.228%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.927    -0.184    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.840    -0.312    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.265     0.041    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.070     0.111    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                 -0.296    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 push_button_device/i_data_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.190ns (24.869%)  route 0.574ns (75.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.569    -0.543    push_button_device/clk
    SLICE_X13Y82         FDRE                                         r  push_button_device/i_data_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  push_button_device/i_data_register_reg[3]/Q
                         net (fo=3, routed)           0.574     0.172    <hidden>
    SLICE_X39Y83         LUT3 (Prop_lut3_I1_O)        0.049     0.221 r  <hidden>
                         net (fo=1, routed)           0.000     0.221    <hidden>
    SLICE_X39Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.833    -0.319    <hidden>
    SLICE_X39Y83         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.231    
                         clock uncertainty            0.265     0.034    
    SLICE_X39Y83         FDRE (Hold_fdre_C_D)         0.107     0.141    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.185ns (24.142%)  route 0.581ns (75.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.550    -0.562    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X57Y120        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[1]/Q
                         net (fo=4, routed)           0.581     0.160    <hidden>
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.044     0.204 r  <hidden>
                         net (fo=1, routed)           0.000     0.204    <hidden>
    SLICE_X53Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.814    -0.337    <hidden>
    SLICE_X53Y127        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.249    
                         clock uncertainty            0.265     0.016    
    SLICE_X53Y127        FDRE (Hold_fdre_C_D)         0.107     0.123    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.206ns (26.516%)  route 0.571ns (73.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.547    -0.565    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X58Y124        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[11]/Q
                         net (fo=4, routed)           0.571     0.170    <hidden>
    SLICE_X53Y129        LUT3 (Prop_lut3_I1_O)        0.042     0.212 r  <hidden>
                         net (fo=1, routed)           0.000     0.212    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.817    -0.335    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.247    
                         clock uncertainty            0.265     0.018    
    SLICE_X53Y129        FDRE (Hold_fdre_C_D)         0.107     0.125    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.184ns (23.671%)  route 0.593ns (76.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.549    -0.563    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X57Y122        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/Q
                         net (fo=4, routed)           0.593     0.171    <hidden>
    SLICE_X53Y129        LUT3 (Prop_lut3_I1_O)        0.043     0.214 r  <hidden>
                         net (fo=1, routed)           0.000     0.214    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.817    -0.335    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.247    
                         clock uncertainty            0.265     0.018    
    SLICE_X53Y129        FDRE (Hold_fdre_C_D)         0.107     0.125    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.226ns (29.489%)  route 0.540ns (70.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.550    -0.562    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X57Y120        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y120        FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/Q
                         net (fo=4, routed)           0.540     0.106    <hidden>
    SLICE_X53Y129        LUT3 (Prop_lut3_I1_O)        0.098     0.204 r  <hidden>
                         net (fo=1, routed)           0.000     0.204    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.817    -0.335    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.247    
                         clock uncertainty            0.265     0.018    
    SLICE_X53Y129        FDRE (Hold_fdre_C_D)         0.092     0.110    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.290ns (36.010%)  route 0.515ns (63.990%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.565    -0.547    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X53Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  cpu/core/pipeline/reg_em/q_reg[67]/Q
                         net (fo=1, routed)           0.156    -0.250    cpu/core/pipeline/reg_em/q_reg_n_0_[67]
    SLICE_X53Y99         LUT3 (Prop_lut3_I2_O)        0.042    -0.208 r  cpu/core/pipeline/reg_em/bus_controller_i_2/O
                         net (fo=3, routed)           0.072    -0.136    cpu/bus_controller/data_in[30]
    SLICE_X53Y99         LUT5 (Prop_lut5_I3_O)        0.107    -0.029 r  cpu/bus_controller/data_bus_out[30]_INST_0/O
                         net (fo=2, routed)           0.287     0.258    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.837    -0.315    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.227    
                         clock uncertainty            0.265     0.038    
    SLICE_X58Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.153    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.748ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.984ns  (logic 0.419ns (42.568%)  route 0.565ns (57.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.565     0.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X41Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X41Y113        FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                 31.748    

Slack (MET) :             31.843ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.838%)  route 0.608ns (57.162%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.608     1.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X41Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X41Y113        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 31.843    

Slack (MET) :             31.887ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.759%)  route 0.610ns (57.241%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.610     1.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X46Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 31.887    

Slack (MET) :             31.888ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.261%)  route 0.598ns (56.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.598     1.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 31.888    

Slack (MET) :             31.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.043ns  (logic 0.456ns (43.731%)  route 0.587ns (56.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X39Y112        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.587     1.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X42Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y113        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 31.910    

Slack (MET) :             32.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.926ns  (logic 0.456ns (49.235%)  route 0.470ns (50.765%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.470     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X42Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y113        FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 32.031    

Slack (MET) :             32.051ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.733ns  (logic 0.419ns (57.140%)  route 0.314ns (42.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.314     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)       -0.216    32.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.784    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                 32.051    

Slack (MET) :             32.054ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.729ns  (logic 0.419ns (57.491%)  route 0.310ns (42.509%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.310     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)       -0.217    32.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.783    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                 32.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.602ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.630ns,  Total Violation       -2.107ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.692ns  (logic 4.669ns (31.780%)  route 10.023ns (68.220%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.612 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.650    12.262    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.475    17.936    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.343    
                         clock uncertainty           -0.254    17.089    
    SLICE_X57Y127        FDRE (Setup_fdre_C_D)       -0.225    16.864    <hidden>
  -------------------------------------------------------------------
                         required time                         16.864    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.714ns  (logic 4.669ns (31.731%)  route 10.045ns (68.269%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.612 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.673    12.285    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.254    17.093    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.201    16.892    <hidden>
  -------------------------------------------------------------------
                         required time                         16.892    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.682ns  (logic 4.468ns (30.431%)  route 10.214ns (69.569%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.402 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[2]
                         net (fo=3, routed)           0.851    12.253    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.254    17.093    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.216    16.877    <hidden>
  -------------------------------------------------------------------
                         required time                         16.877    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.674ns  (logic 4.552ns (31.020%)  route 10.122ns (68.980%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.486 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.759    12.245    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.254    17.093    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.200    16.893    <hidden>
  -------------------------------------------------------------------
                         required time                         16.893    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.627ns  (logic 4.585ns (31.346%)  route 10.042ns (68.654%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.528 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[2]
                         net (fo=3, routed)           0.670    12.198    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.475    17.936    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.343    
                         clock uncertainty           -0.254    17.089    
    SLICE_X57Y127        FDRE (Setup_fdre_C_D)       -0.217    16.872    <hidden>
  -------------------------------------------------------------------
                         required time                         16.872    
                         arrival time                         -12.198    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.622ns  (logic 4.565ns (31.221%)  route 10.057ns (68.779%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.508 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[0]
                         net (fo=3, routed)           0.684    12.192    <hidden>
    SLICE_X57Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.472    17.933    <hidden>
    SLICE_X57Y125        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.340    
                         clock uncertainty           -0.254    17.086    
    SLICE_X57Y125        FDRE (Setup_fdre_C_D)       -0.211    16.875    <hidden>
  -------------------------------------------------------------------
                         required time                         16.875    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.601ns  (logic 4.552ns (31.177%)  route 10.049ns (68.823%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.486 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.685    12.172    <hidden>
    SLICE_X57Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.472    17.933    <hidden>
    SLICE_X57Y125        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.340    
                         clock uncertainty           -0.254    17.086    
    SLICE_X57Y125        FDRE (Setup_fdre_C_D)       -0.225    16.861    <hidden>
  -------------------------------------------------------------------
                         required time                         16.861    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.597ns  (logic 4.544ns (31.130%)  route 10.053ns (68.870%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.478 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[3]
                         net (fo=3, routed)           0.689    12.168    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.254    17.093    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    16.866    <hidden>
  -------------------------------------------------------------------
                         required time                         16.866    
                         arrival time                         -12.168    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.609ns  (logic 4.565ns (31.247%)  route 10.044ns (68.753%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.508 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[0]
                         net (fo=3, routed)           0.672    12.180    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.254    17.093    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.201    16.892    <hidden>
  -------------------------------------------------------------------
                         required time                         16.892    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.517ns  (logic 4.544ns (31.302%)  route 9.973ns (68.698%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.478 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[3]
                         net (fo=3, routed)           0.609    12.088    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.475    17.936    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.343    
                         clock uncertainty           -0.254    17.089    
    SLICE_X57Y127        FDRE (Setup_fdre_C_D)       -0.245    16.844    <hidden>
  -------------------------------------------------------------------
                         required time                         16.844    
                         arrival time                         -12.088    
  -------------------------------------------------------------------
                         slack                                  4.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.630ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.026ns (2.228%)  route 1.141ns (97.772%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.627    -0.485    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.840    -0.312    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.254     0.030    
    SLICE_X62Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.145    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.615ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.026ns (2.249%)  route 1.130ns (97.751%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.616    -0.496    <hidden>
    SLICE_X62Y134        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.826    -0.325    <hidden>
    SLICE_X62Y134        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.254     0.017    
    SLICE_X62Y134        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.119    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.577ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.026ns (2.241%)  route 1.134ns (97.759%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.620    -0.492    <hidden>
    SLICE_X48Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.825    -0.327    <hidden>
    SLICE_X48Y134        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.239    
                         clock uncertainty            0.254     0.015    
    SLICE_X48Y134        FDRE (Hold_fdre_C_D)         0.070     0.085    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                 -0.577    

Slack (VIOLATED) :        -0.285ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.026ns (1.772%)  route 1.441ns (98.228%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.927    -0.184    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.840    -0.312    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.254     0.030    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.070     0.100    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                 -0.285    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 push_button_device/i_data_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.190ns (24.869%)  route 0.574ns (75.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.569    -0.543    push_button_device/clk
    SLICE_X13Y82         FDRE                                         r  push_button_device/i_data_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  push_button_device/i_data_register_reg[3]/Q
                         net (fo=3, routed)           0.574     0.172    <hidden>
    SLICE_X39Y83         LUT3 (Prop_lut3_I1_O)        0.049     0.221 r  <hidden>
                         net (fo=1, routed)           0.000     0.221    <hidden>
    SLICE_X39Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.833    -0.319    <hidden>
    SLICE_X39Y83         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.231    
                         clock uncertainty            0.254     0.023    
    SLICE_X39Y83         FDRE (Hold_fdre_C_D)         0.107     0.130    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.185ns (24.142%)  route 0.581ns (75.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.550    -0.562    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X57Y120        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[1]/Q
                         net (fo=4, routed)           0.581     0.160    <hidden>
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.044     0.204 r  <hidden>
                         net (fo=1, routed)           0.000     0.204    <hidden>
    SLICE_X53Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.814    -0.337    <hidden>
    SLICE_X53Y127        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.249    
                         clock uncertainty            0.254     0.005    
    SLICE_X53Y127        FDRE (Hold_fdre_C_D)         0.107     0.112    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.206ns (26.516%)  route 0.571ns (73.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.547    -0.565    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X58Y124        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[11]/Q
                         net (fo=4, routed)           0.571     0.170    <hidden>
    SLICE_X53Y129        LUT3 (Prop_lut3_I1_O)        0.042     0.212 r  <hidden>
                         net (fo=1, routed)           0.000     0.212    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.817    -0.335    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.247    
                         clock uncertainty            0.254     0.007    
    SLICE_X53Y129        FDRE (Hold_fdre_C_D)         0.107     0.114    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.184ns (23.671%)  route 0.593ns (76.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.549    -0.563    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X57Y122        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/Q
                         net (fo=4, routed)           0.593     0.171    <hidden>
    SLICE_X53Y129        LUT3 (Prop_lut3_I1_O)        0.043     0.214 r  <hidden>
                         net (fo=1, routed)           0.000     0.214    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.817    -0.335    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.247    
                         clock uncertainty            0.254     0.007    
    SLICE_X53Y129        FDRE (Hold_fdre_C_D)         0.107     0.114    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.226ns (29.489%)  route 0.540ns (70.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.550    -0.562    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X57Y120        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y120        FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/Q
                         net (fo=4, routed)           0.540     0.106    <hidden>
    SLICE_X53Y129        LUT3 (Prop_lut3_I1_O)        0.098     0.204 r  <hidden>
                         net (fo=1, routed)           0.000     0.204    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.817    -0.335    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.247    
                         clock uncertainty            0.254     0.007    
    SLICE_X53Y129        FDRE (Hold_fdre_C_D)         0.092     0.099    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.290ns (36.010%)  route 0.515ns (63.990%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.565    -0.547    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X53Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  cpu/core/pipeline/reg_em/q_reg[67]/Q
                         net (fo=1, routed)           0.156    -0.250    cpu/core/pipeline/reg_em/q_reg_n_0_[67]
    SLICE_X53Y99         LUT3 (Prop_lut3_I2_O)        0.042    -0.208 r  cpu/core/pipeline/reg_em/bus_controller_i_2/O
                         net (fo=3, routed)           0.072    -0.136    cpu/bus_controller/data_in[30]
    SLICE_X53Y99         LUT5 (Prop_lut5_I3_O)        0.107    -0.029 r  cpu/bus_controller/data_bus_out[30]_INST_0/O
                         net (fo=2, routed)           0.287     0.258    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.837    -0.315    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.227    
                         clock uncertainty            0.254     0.027    
    SLICE_X58Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.142    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.440ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.478ns,  Total Violation       -0.917ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.440ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        3.638ns  (logic 0.096ns (2.639%)  route 3.542ns (97.361%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 17.980 - 20.000 ) 
    Source Clock Delay      (SCD):    -5.856ns = ( 4.144 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.829     7.782    <hidden>
    SLICE_X40Y95         FDRE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.518    17.980    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.387    
                         clock uncertainty           -0.108    17.279    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)       -0.058    17.221    <hidden>
  -------------------------------------------------------------------
                         required time                         17.221    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  9.440    

Slack (MET) :             9.466ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.497ns  (logic 0.029ns (1.938%)  route 1.468ns (98.062%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns = ( 19.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.908     9.756    <hidden>
    SLICE_X62Y98         SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.569    19.457    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.368    
                         clock uncertainty           -0.108    19.260    
    SLICE_X62Y98         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.222    <hidden>
  -------------------------------------------------------------------
                         required time                         19.222    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  9.466    

Slack (MET) :             11.092ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 1.058ns (12.053%)  route 7.720ns (87.947%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.437ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.610    -2.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X53Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.456    -1.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.592     4.611    <hidden>
    SLICE_X34Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.735 r  <hidden>
                         net (fo=1, routed)           0.963     5.697    <hidden>
    SLICE_X34Y137        LUT5 (Prop_lut5_I0_O)        0.150     5.847 r  <hidden>
                         net (fo=1, routed)           0.165     6.013    <hidden>
    SLICE_X34Y137        LUT5 (Prop_lut5_I4_O)        0.328     6.341 r  <hidden>
                         net (fo=1, routed)           0.000     6.341    <hidden>
    SLICE_X34Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.499    17.960    <hidden>
    SLICE_X34Y137        FDRE                                         r  <hidden>
                         clock pessimism             -0.501    17.460    
                         clock uncertainty           -0.108    17.352    
    SLICE_X34Y137        FDRE (Setup_fdre_C_D)        0.081    17.433    <hidden>
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                 11.092    

Slack (MET) :             11.365ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X74Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X74Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X74Y134        FDRE (Setup_fdre_C_R)       -0.524    16.975    <hidden>
  -------------------------------------------------------------------
                         required time                         16.975    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.365    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.070    <hidden>
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.070    <hidden>
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.070    <hidden>
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.070    <hidden>
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.070    <hidden>
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.468ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.052ns  (logic 0.766ns (9.513%)  route 7.286ns (90.487%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 18.050 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.611    -2.436    <hidden>
    SLICE_X58Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y138        FDRE (Prop_fdre_C_Q)         0.518    -1.918 f  <hidden>
                         net (fo=182, routed)         5.646     3.728    <hidden>
    SLICE_X82Y130        LUT6 (Prop_lut6_I5_O)        0.124     3.852 r  <hidden>
                         net (fo=1, routed)           0.423     4.275    <hidden>
    SLICE_X84Y129        LUT6 (Prop_lut6_I3_O)        0.124     4.399 r  <hidden>
                         net (fo=5, routed)           1.217     5.616    <hidden>
    SLICE_X83Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.589    18.050    <hidden>
    SLICE_X83Y113        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.621    
                         clock uncertainty           -0.108    17.513    
    SLICE_X83Y113        FDRE (Setup_fdre_C_R)       -0.429    17.084    <hidden>
  -------------------------------------------------------------------
                         required time                         17.084    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                 11.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.478ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.026ns (2.228%)  route 1.141ns (97.772%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.627    -0.485    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.840    -0.312    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.108    -0.116    
    SLICE_X62Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.007    <hidden>
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 -0.478    

Slack (VIOLATED) :        -0.439ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.026ns (2.224%)  route 1.143ns (97.776%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.629    -0.483    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.840    -0.312    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.108    -0.116    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.072    -0.044    <hidden>
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.976%)  route 0.227ns (58.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.590    -0.522    <hidden>
    SLICE_X74Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  <hidden>
                         net (fo=1, routed)           0.227    -0.131    <hidden>
    RAMB36_X2Y21         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.902    -0.250    <hidden>
    RAMB36_X2Y21         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.444    
                         clock uncertainty            0.108    -0.336    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.155    -0.181    <hidden>
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.533%)  route 0.170ns (53.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.568    -0.544    <hidden>
    SLICE_X62Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.396 r  <hidden>
                         net (fo=1, routed)           0.170    -0.226    <hidden>
    RAMB36_X1Y18         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.881    -0.271    <hidden>
    RAMB36_X1Y18         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.486    
                         clock uncertainty            0.108    -0.378    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.102    -0.276    <hidden>
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.568    -0.544    <hidden>
    SLICE_X44Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  <hidden>
                         net (fo=1, routed)           0.103    -0.300    <hidden>
    SLICE_X43Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.838    -0.314    <hidden>
    SLICE_X43Y96         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.528    
                         clock uncertainty            0.108    -0.421    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.070    -0.351    <hidden>
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.434%)  route 0.128ns (47.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.567    -0.545    <hidden>
    SLICE_X32Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  <hidden>
                         net (fo=2, routed)           0.128    -0.276    <hidden>
    SLICE_X35Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.836    -0.316    <hidden>
    SLICE_X35Y85         FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.510    
                         clock uncertainty            0.108    -0.403    
    SLICE_X35Y85         FDRE (Hold_fdre_C_D)         0.076    -0.327    <hidden>
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.005%)  route 0.226ns (57.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.583    -0.529    <hidden>
    SLICE_X74Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  <hidden>
                         net (fo=1, routed)           0.226    -0.139    <hidden>
    RAMB36_X2Y23         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.894    -0.258    <hidden>
    RAMB36_X2Y23         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.452    
                         clock uncertainty            0.108    -0.344    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155    -0.189    <hidden>
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.457%)  route 0.171ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.561    -0.551    <hidden>
    SLICE_X62Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.403 r  <hidden>
                         net (fo=1, routed)           0.171    -0.233    <hidden>
    RAMB18_X1Y32         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.874    -0.278    <hidden>
    RAMB18_X1Y32         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.493    
                         clock uncertainty            0.108    -0.385    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.102    -0.283    <hidden>
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.420%)  route 0.171ns (53.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.595    -0.517    <hidden>
    SLICE_X80Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDRE (Prop_fdre_C_Q)         0.148    -0.369 r  <hidden>
                         net (fo=1, routed)           0.171    -0.198    <hidden>
    RAMB18_X3Y42         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.909    -0.243    <hidden>
    RAMB18_X3Y42         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.216    -0.459    
                         clock uncertainty            0.108    -0.351    
    RAMB18_X3Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.102    -0.249    <hidden>
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.342%)  route 0.171ns (53.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.596    -0.516    <hidden>
    SLICE_X80Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.148    -0.368 r  <hidden>
                         net (fo=1, routed)           0.171    -0.197    <hidden>
    RAMB36_X3Y20         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.910    -0.242    <hidden>
    RAMB36_X3Y20         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.216    -0.458    
                         clock uncertainty            0.108    -0.350    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.102    -0.248    <hidden>
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.697ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.697ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.037ns  (logic 0.419ns (40.415%)  route 0.618ns (59.585%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X41Y113        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.618     1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X39Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X39Y113        FDCE (Setup_fdce_C_D)       -0.266    19.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 18.697    

Slack (MET) :             18.699ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.554%)  route 0.614ns (59.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X41Y113        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.614     1.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X40Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X40Y113        FDCE (Setup_fdce_C_D)       -0.268    19.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                 18.699    

Slack (MET) :             18.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.268%)  route 0.596ns (58.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X47Y102        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.596     1.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X44Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X44Y102        FDCE (Setup_fdce_C_D)       -0.278    19.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.722    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 18.707    

Slack (MET) :             18.803ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.364%)  route 0.646ns (58.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X47Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.646     1.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X45Y103        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 18.803    

Slack (MET) :             18.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.640%)  route 0.613ns (57.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X41Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.613     1.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X39Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X39Y113        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                 18.836    

Slack (MET) :             18.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.027ns  (logic 0.456ns (44.388%)  route 0.571ns (55.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X41Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.571     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X40Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X40Y113        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                 18.878    

Slack (MET) :             19.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.726ns  (logic 0.419ns (57.682%)  route 0.307ns (42.318%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X47Y102        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.307     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X45Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X45Y102        FDCE (Setup_fdce_C_D)       -0.267    19.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 19.007    

Slack (MET) :             19.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.818ns  (logic 0.518ns (63.357%)  route 0.300ns (36.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.300     0.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X45Y103        FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                 19.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.697ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.697ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.037ns  (logic 0.419ns (40.415%)  route 0.618ns (59.585%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X41Y113        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.618     1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X39Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X39Y113        FDCE (Setup_fdce_C_D)       -0.266    19.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 18.697    

Slack (MET) :             18.699ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.554%)  route 0.614ns (59.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X41Y113        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.614     1.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X40Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X40Y113        FDCE (Setup_fdce_C_D)       -0.268    19.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                 18.699    

Slack (MET) :             18.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.268%)  route 0.596ns (58.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X47Y102        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.596     1.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X44Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X44Y102        FDCE (Setup_fdce_C_D)       -0.278    19.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.722    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 18.707    

Slack (MET) :             18.803ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.364%)  route 0.646ns (58.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X47Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.646     1.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X45Y103        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 18.803    

Slack (MET) :             18.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.640%)  route 0.613ns (57.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X41Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.613     1.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X39Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X39Y113        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                 18.836    

Slack (MET) :             18.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.027ns  (logic 0.456ns (44.388%)  route 0.571ns (55.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X41Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.571     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X40Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X40Y113        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                 18.878    

Slack (MET) :             19.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.726ns  (logic 0.419ns (57.682%)  route 0.307ns (42.318%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X47Y102        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.307     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X45Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X45Y102        FDCE (Setup_fdce_C_D)       -0.267    19.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 19.007    

Slack (MET) :             19.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.818ns  (logic 0.518ns (63.357%)  route 0.300ns (36.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.300     0.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X45Y103        FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                 19.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       40.166ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.522ns,  Total Violation       -0.999ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.166ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.460ns  (logic 1.258ns (13.298%)  route 8.202ns (86.702%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 97.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 47.643 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.690    47.643    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y117        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.422    48.065 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/Q
                         net (fo=4, routed)           2.010    50.075    cpu/core/pipeline/stage_decode/register_file/reg_file[2][27]
    SLICE_X74Y122        LUT6 (Prop_lut6_I1_O)        0.297    50.372 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.372    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11_n_0
    SLICE_X74Y122        MUXF7 (Prop_muxf7_I0_O)      0.241    50.613 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4/O
                         net (fo=1, routed)           1.294    51.907    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4_n_0
    SLICE_X70Y129        LUT6 (Prop_lut6_I5_O)        0.298    52.205 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0/O
                         net (fo=8, routed)           4.899    57.103    <hidden>
    SLICE_X62Y70         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.500    97.962    <hidden>
    SLICE_X62Y70         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.453    
                         clock uncertainty           -0.145    97.308    
    SLICE_X62Y70         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.269    <hidden>
  -------------------------------------------------------------------
                         required time                         97.269    
                         arrival time                         -57.103    
  -------------------------------------------------------------------
                         slack                                 40.166    

Slack (MET) :             40.443ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.179ns  (logic 1.258ns (13.705%)  route 7.921ns (86.295%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 47.643 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.690    47.643    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y117        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.422    48.065 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/Q
                         net (fo=4, routed)           2.010    50.075    cpu/core/pipeline/stage_decode/register_file/reg_file[2][27]
    SLICE_X74Y122        LUT6 (Prop_lut6_I1_O)        0.297    50.372 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.372    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11_n_0
    SLICE_X74Y122        MUXF7 (Prop_muxf7_I0_O)      0.241    50.613 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4/O
                         net (fo=1, routed)           1.294    51.907    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4_n_0
    SLICE_X70Y129        LUT6 (Prop_lut6_I5_O)        0.298    52.205 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0/O
                         net (fo=8, routed)           4.618    56.822    <hidden>
    SLICE_X62Y73         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.496    97.958    <hidden>
    SLICE_X62Y73         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.449    
                         clock uncertainty           -0.145    97.304    
    SLICE_X62Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.265    <hidden>
  -------------------------------------------------------------------
                         required time                         97.265    
                         arrival time                         -56.822    
  -------------------------------------------------------------------
                         slack                                 40.443    

Slack (MET) :             40.745ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.867ns  (logic 1.119ns (12.619%)  route 7.748ns (87.381%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 47.654 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.701    47.654    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X83Y120        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.459    48.113 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/Q
                         net (fo=5, routed)           2.441    50.554    cpu/core/pipeline/stage_decode/register_file/reg_file[0][19]
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124    50.678 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.678    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11_n_0
    SLICE_X72Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    50.916 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4/O
                         net (fo=1, routed)           1.123    52.039    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.298    52.337 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0/O
                         net (fo=10, routed)          4.184    56.521    <hidden>
    SLICE_X60Y71         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.497    97.959    <hidden>
    SLICE_X60Y71         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.450    
                         clock uncertainty           -0.145    97.305    
    SLICE_X60Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.266    <hidden>
  -------------------------------------------------------------------
                         required time                         97.266    
                         arrival time                         -56.521    
  -------------------------------------------------------------------
                         slack                                 40.745    

Slack (MET) :             40.818ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.803ns  (logic 1.258ns (14.290%)  route 7.545ns (85.710%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 97.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 47.643 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.690    47.643    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X72Y117        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.422    48.065 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[2][27]/Q
                         net (fo=4, routed)           2.010    50.075    cpu/core/pipeline/stage_decode/register_file/reg_file[2][27]
    SLICE_X74Y122        LUT6 (Prop_lut6_I1_O)        0.297    50.372 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.372    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_11_n_0
    SLICE_X74Y122        MUXF7 (Prop_muxf7_I0_O)      0.241    50.613 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4/O
                         net (fo=1, routed)           1.294    51.907    cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0_i_4_n_0
    SLICE_X70Y129        LUT6 (Prop_lut6_I5_O)        0.298    52.205 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[27]_INST_0/O
                         net (fo=8, routed)           4.242    56.446    <hidden>
    SLICE_X60Y72         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.495    97.957    <hidden>
    SLICE_X60Y72         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.448    
                         clock uncertainty           -0.145    97.303    
    SLICE_X60Y72         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.264    <hidden>
  -------------------------------------------------------------------
                         required time                         97.264    
                         arrival time                         -56.446    
  -------------------------------------------------------------------
                         slack                                 40.818    

Slack (MET) :             40.939ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.711ns  (logic 1.184ns (13.592%)  route 7.527ns (86.408%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 97.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.366ns = ( 47.634 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.681    47.634    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X74Y125        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y125        FDRE (Prop_fdre_C_Q)         0.524    48.158 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][30]/Q
                         net (fo=5, routed)           2.252    50.409    cpu/core/pipeline/stage_decode/register_file/reg_file[0][30]
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    50.533 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.533    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_11_n_0
    SLICE_X73Y119        MUXF7 (Prop_muxf7_I0_O)      0.238    50.771 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4/O
                         net (fo=1, routed)           1.127    51.899    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4_n_0
    SLICE_X54Y119        LUT6 (Prop_lut6_I5_O)        0.298    52.197 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0/O
                         net (fo=8, routed)           4.148    56.345    <hidden>
    SLICE_X60Y72         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.495    97.957    <hidden>
    SLICE_X60Y72         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.448    
                         clock uncertainty           -0.145    97.303    
    SLICE_X60Y72         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.284    <hidden>
  -------------------------------------------------------------------
                         required time                         97.284    
                         arrival time                         -56.345    
  -------------------------------------------------------------------
                         slack                                 40.939    

Slack (MET) :             41.123ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][21]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.499ns  (logic 1.119ns (13.167%)  route 7.380ns (86.833%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 47.654 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.701    47.654    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X83Y120        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.459    48.113 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][21]/Q
                         net (fo=5, routed)           1.569    49.682    cpu/core/pipeline/stage_decode/register_file/reg_file[0][21]
    SLICE_X79Y117        LUT6 (Prop_lut6_I5_O)        0.124    49.806 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.806    cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0_i_11_n_0
    SLICE_X79Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    50.044 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0_i_4/O
                         net (fo=1, routed)           1.706    51.750    cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0_i_4_n_0
    SLICE_X53Y117        LUT6 (Prop_lut6_I5_O)        0.298    52.048 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[21]_INST_0/O
                         net (fo=8, routed)           4.105    56.153    <hidden>
    SLICE_X60Y71         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.497    97.959    <hidden>
    SLICE_X60Y71         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.450    
                         clock uncertainty           -0.145    97.305    
    SLICE_X60Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    97.275    <hidden>
  -------------------------------------------------------------------
                         required time                         97.275    
                         arrival time                         -56.153    
  -------------------------------------------------------------------
                         slack                                 41.123    

Slack (MET) :             41.203ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.416ns  (logic 1.119ns (13.296%)  route 7.297ns (86.704%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 97.963 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 47.638 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.685    47.638    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X73Y121        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.459    48.097 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][9]/Q
                         net (fo=5, routed)           2.007    50.103    cpu/core/pipeline/stage_decode/register_file/reg_file[0][9]
    SLICE_X69Y115        LUT6 (Prop_lut6_I5_O)        0.124    50.227 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.227    cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0_i_11_n_0
    SLICE_X69Y115        MUXF7 (Prop_muxf7_I0_O)      0.238    50.465 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0_i_4/O
                         net (fo=1, routed)           1.007    51.473    cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0_i_4_n_0
    SLICE_X57Y113        LUT6 (Prop_lut6_I5_O)        0.298    51.771 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[9]_INST_0/O
                         net (fo=10, routed)          4.283    56.054    <hidden>
    SLICE_X70Y69         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.501    97.963    <hidden>
    SLICE_X70Y69         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.454    
                         clock uncertainty           -0.145    97.309    
    SLICE_X70Y69         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    97.257    <hidden>
  -------------------------------------------------------------------
                         required time                         97.257    
                         arrival time                         -56.054    
  -------------------------------------------------------------------
                         slack                                 41.203    

Slack (MET) :             41.265ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.352ns  (logic 1.119ns (13.398%)  route 7.233ns (86.601%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 97.963 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 47.654 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.701    47.654    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X83Y120        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.459    48.113 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/Q
                         net (fo=5, routed)           2.441    50.554    cpu/core/pipeline/stage_decode/register_file/reg_file[0][19]
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124    50.678 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.678    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11_n_0
    SLICE_X72Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    50.916 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4/O
                         net (fo=1, routed)           1.123    52.039    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.298    52.337 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0/O
                         net (fo=10, routed)          3.669    56.006    <hidden>
    SLICE_X62Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.501    97.963    <hidden>
    SLICE_X62Y68         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.454    
                         clock uncertainty           -0.145    97.309    
    SLICE_X62Y68         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.270    <hidden>
  -------------------------------------------------------------------
                         required time                         97.270    
                         arrival time                         -56.006    
  -------------------------------------------------------------------
                         slack                                 41.265    

Slack (MET) :             41.294ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.323ns  (logic 1.119ns (13.444%)  route 7.204ns (86.556%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 97.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 47.654 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.701    47.654    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X83Y120        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.459    48.113 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][19]/Q
                         net (fo=5, routed)           2.441    50.554    cpu/core/pipeline/stage_decode/register_file/reg_file[0][19]
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124    50.678 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.678    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_11_n_0
    SLICE_X72Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    50.916 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4/O
                         net (fo=1, routed)           1.123    52.039    cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.298    52.337 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[19]_INST_0/O
                         net (fo=10, routed)          3.640    55.977    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.502    97.964    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.455    
                         clock uncertainty           -0.145    97.310    
    SLICE_X70Y68         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    97.271    <hidden>
  -------------------------------------------------------------------
                         required time                         97.271    
                         arrival time                         -55.977    
  -------------------------------------------------------------------
                         slack                                 41.294    

Slack (MET) :             41.319ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.287ns  (logic 1.119ns (13.503%)  route 7.168ns (86.497%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 97.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 47.658 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.705    47.658    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X82Y117        FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_fdre_C_Q)         0.459    48.117 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][16]/Q
                         net (fo=4, routed)           1.832    49.949    cpu/core/pipeline/stage_decode/register_file/reg_file[1][16]
    SLICE_X75Y119        LUT6 (Prop_lut6_I3_O)        0.124    50.073 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    50.073    cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0_i_11_n_0
    SLICE_X75Y119        MUXF7 (Prop_muxf7_I0_O)      0.238    50.311 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0_i_4/O
                         net (fo=1, routed)           1.139    51.451    cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0_i_4_n_0
    SLICE_X71Y125        LUT6 (Prop_lut6_I5_O)        0.298    51.749 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[16]_INST_0/O
                         net (fo=10, routed)          4.196    55.945    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.502    97.964    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
                         clock pessimism             -0.509    97.455    
                         clock uncertainty           -0.145    97.310    
    SLICE_X70Y68         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    97.263    <hidden>
  -------------------------------------------------------------------
                         required time                         97.263    
                         arrival time                         -55.945    
  -------------------------------------------------------------------
                         slack                                 41.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.522ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.026ns (2.243%)  route 1.133ns (97.757%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.619    -0.493    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.831    -0.321    <hidden>
    SLICE_X70Y68         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.145    -0.088    
    SLICE_X70Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.029    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 -0.522    

Slack (VIOLATED) :        -0.477ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.026ns (2.181%)  route 1.166ns (97.819%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.652    -0.460    <hidden>
    SLICE_X77Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.866    -0.286    <hidden>
    SLICE_X77Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.198    
                         clock uncertainty            0.145    -0.053    
    SLICE_X77Y87         FDRE (Hold_fdre_C_D)         0.070     0.017    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.564    -0.548    <hidden>
    SLICE_X37Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=3, routed)           0.118    -0.289    <hidden>
    SLICE_X37Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.835    -0.317    <hidden>
    SLICE_X37Y104        FDRE                                         r  <hidden>
                         clock pessimism             -0.215    -0.532    
                         clock uncertainty            0.145    -0.387    
    SLICE_X37Y104        FDRE (Hold_fdre_C_D)         0.047    -0.340    <hidden>
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.124%)  route 0.122ns (48.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.569    -0.543    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y99         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.415 r  cpu/core/pipeline/reg_de/q_reg[132]/Q
                         net (fo=1, routed)           0.122    -0.293    cpu/core/pipeline/reg_em/D[32]
    SLICE_X68Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.841    -0.311    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X68Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[32]/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.145    -0.360    
    SLICE_X68Y99         FDRE (Hold_fdre_C_D)         0.016    -0.344    cpu/core/pipeline/reg_em/q_reg[32]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.564    -0.548    <hidden>
    SLICE_X71Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  <hidden>
                         net (fo=3, routed)           0.118    -0.289    <hidden>
    SLICE_X71Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.835    -0.317    <hidden>
    SLICE_X71Y86         FDRE                                         r  <hidden>
                         clock pessimism             -0.216    -0.533    
                         clock uncertainty            0.145    -0.388    
    SLICE_X71Y86         FDRE (Hold_fdre_C_D)         0.047    -0.341    <hidden>
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[179]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.317%)  route 0.103ns (44.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.569    -0.543    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X67Y99         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.415 r  cpu/core/pipeline/reg_de/q_reg[179]/Q
                         net (fo=1, routed)           0.103    -0.312    cpu/core/pipeline/reg_em/D[76]
    SLICE_X65Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.841    -0.311    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X65Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[83]/C
                         clock pessimism             -0.216    -0.527    
                         clock uncertainty            0.145    -0.382    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.017    -0.365    cpu/core/pipeline/reg_em/q_reg[83]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.973%)  route 0.133ns (51.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.566    -0.546    <hidden>
    SLICE_X68Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  <hidden>
                         net (fo=3, routed)           0.133    -0.285    <hidden>
    SLICE_X67Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.838    -0.314    <hidden>
    SLICE_X67Y88         FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.508    
                         clock uncertainty            0.145    -0.363    
    SLICE_X67Y88         FDRE (Hold_fdre_C_D)         0.023    -0.340    <hidden>
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.298%)  route 0.124ns (46.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.562    -0.550    <hidden>
    SLICE_X71Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  <hidden>
                         net (fo=3, routed)           0.124    -0.286    <hidden>
    SLICE_X71Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.834    -0.318    <hidden>
    SLICE_X71Y84         FDRE                                         r  <hidden>
                         clock pessimism             -0.216    -0.534    
                         clock uncertainty            0.145    -0.389    
    SLICE_X71Y84         FDRE (Hold_fdre_C_D)         0.046    -0.343    <hidden>
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.184%)  route 0.104ns (38.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.597    -0.515    <hidden>
    SLICE_X76Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  <hidden>
                         net (fo=3, routed)           0.104    -0.247    <hidden>
    SLICE_X75Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.870    -0.282    <hidden>
    SLICE_X75Y94         FDRE                                         r  <hidden>
                         clock pessimism             -0.217    -0.499    
                         clock uncertainty            0.145    -0.354    
    SLICE_X75Y94         FDRE (Hold_fdre_C_D)         0.047    -0.307    <hidden>
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.455%)  route 0.183ns (56.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.594    -0.518    <hidden>
    SLICE_X73Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  <hidden>
                         net (fo=3, routed)           0.183    -0.194    <hidden>
    SLICE_X75Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.869    -0.283    <hidden>
    SLICE_X75Y92         FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.477    
                         clock uncertainty            0.145    -0.332    
    SLICE_X75Y92         FDRE (Hold_fdre_C_D)         0.078    -0.254    <hidden>
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.591ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.641ns,  Total Violation       -2.151ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.692ns  (logic 4.669ns (31.780%)  route 10.023ns (68.220%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.612 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.650    12.262    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.475    17.936    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.343    
                         clock uncertainty           -0.265    17.078    
    SLICE_X57Y127        FDRE (Setup_fdre_C_D)       -0.225    16.853    <hidden>
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.714ns  (logic 4.669ns (31.731%)  route 10.045ns (68.269%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.612 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.673    12.285    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.265    17.082    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.201    16.881    <hidden>
  -------------------------------------------------------------------
                         required time                         16.881    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  4.596    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.682ns  (logic 4.468ns (30.431%)  route 10.214ns (69.569%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.402 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[2]
                         net (fo=3, routed)           0.851    12.253    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.265    17.082    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.216    16.866    <hidden>
  -------------------------------------------------------------------
                         required time                         16.866    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.674ns  (logic 4.552ns (31.020%)  route 10.122ns (68.980%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.486 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.759    12.245    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.265    17.082    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.200    16.882    <hidden>
  -------------------------------------------------------------------
                         required time                         16.882    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.627ns  (logic 4.585ns (31.346%)  route 10.042ns (68.654%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.528 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[2]
                         net (fo=3, routed)           0.670    12.198    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.475    17.936    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.343    
                         clock uncertainty           -0.265    17.078    
    SLICE_X57Y127        FDRE (Setup_fdre_C_D)       -0.217    16.861    <hidden>
  -------------------------------------------------------------------
                         required time                         16.861    
                         arrival time                         -12.198    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.622ns  (logic 4.565ns (31.221%)  route 10.057ns (68.779%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.508 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[0]
                         net (fo=3, routed)           0.684    12.192    <hidden>
    SLICE_X57Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.472    17.933    <hidden>
    SLICE_X57Y125        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.340    
                         clock uncertainty           -0.265    17.075    
    SLICE_X57Y125        FDRE (Setup_fdre_C_D)       -0.211    16.864    <hidden>
  -------------------------------------------------------------------
                         required time                         16.864    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.601ns  (logic 4.552ns (31.177%)  route 10.049ns (68.823%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.486 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.685    12.172    <hidden>
    SLICE_X57Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.472    17.933    <hidden>
    SLICE_X57Y125        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.340    
                         clock uncertainty           -0.265    17.075    
    SLICE_X57Y125        FDRE (Setup_fdre_C_D)       -0.225    16.850    <hidden>
  -------------------------------------------------------------------
                         required time                         16.850    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.597ns  (logic 4.544ns (31.130%)  route 10.053ns (68.870%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.478 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[3]
                         net (fo=3, routed)           0.689    12.168    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.265    17.082    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    16.855    <hidden>
  -------------------------------------------------------------------
                         required time                         16.855    
                         arrival time                         -12.168    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.609ns  (logic 4.565ns (31.247%)  route 10.044ns (68.753%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.508 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[0]
                         net (fo=3, routed)           0.672    12.180    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.265    17.082    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.201    16.881    <hidden>
  -------------------------------------------------------------------
                         required time                         16.881    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.517ns  (logic 4.544ns (31.302%)  route 9.973ns (68.698%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.478 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[3]
                         net (fo=3, routed)           0.609    12.088    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.475    17.936    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.343    
                         clock uncertainty           -0.265    17.078    
    SLICE_X57Y127        FDRE (Setup_fdre_C_D)       -0.245    16.833    <hidden>
  -------------------------------------------------------------------
                         required time                         16.833    
                         arrival time                         -12.088    
  -------------------------------------------------------------------
                         slack                                  4.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.641ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.026ns (2.228%)  route 1.141ns (97.772%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.627    -0.485    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.840    -0.312    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.265     0.041    
    SLICE_X62Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.156    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 -0.641    

Slack (VIOLATED) :        -0.626ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.026ns (2.249%)  route 1.130ns (97.751%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.616    -0.496    <hidden>
    SLICE_X62Y134        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.826    -0.325    <hidden>
    SLICE_X62Y134        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.265     0.028    
    SLICE_X62Y134        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.130    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 -0.626    

Slack (VIOLATED) :        -0.588ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.026ns (2.241%)  route 1.134ns (97.759%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.620    -0.492    <hidden>
    SLICE_X48Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.825    -0.327    <hidden>
    SLICE_X48Y134        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.239    
                         clock uncertainty            0.265     0.026    
    SLICE_X48Y134        FDRE (Hold_fdre_C_D)         0.070     0.096    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                 -0.588    

Slack (VIOLATED) :        -0.296ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.026ns (1.772%)  route 1.441ns (98.228%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.927    -0.184    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.840    -0.312    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.265     0.041    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.070     0.111    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                 -0.296    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 push_button_device/i_data_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.190ns (24.869%)  route 0.574ns (75.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.569    -0.543    push_button_device/clk
    SLICE_X13Y82         FDRE                                         r  push_button_device/i_data_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  push_button_device/i_data_register_reg[3]/Q
                         net (fo=3, routed)           0.574     0.172    <hidden>
    SLICE_X39Y83         LUT3 (Prop_lut3_I1_O)        0.049     0.221 r  <hidden>
                         net (fo=1, routed)           0.000     0.221    <hidden>
    SLICE_X39Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.833    -0.319    <hidden>
    SLICE_X39Y83         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.231    
                         clock uncertainty            0.265     0.034    
    SLICE_X39Y83         FDRE (Hold_fdre_C_D)         0.107     0.141    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.185ns (24.142%)  route 0.581ns (75.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.550    -0.562    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X57Y120        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[1]/Q
                         net (fo=4, routed)           0.581     0.160    <hidden>
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.044     0.204 r  <hidden>
                         net (fo=1, routed)           0.000     0.204    <hidden>
    SLICE_X53Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.814    -0.337    <hidden>
    SLICE_X53Y127        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.249    
                         clock uncertainty            0.265     0.016    
    SLICE_X53Y127        FDRE (Hold_fdre_C_D)         0.107     0.123    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.206ns (26.516%)  route 0.571ns (73.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.547    -0.565    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X58Y124        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[11]/Q
                         net (fo=4, routed)           0.571     0.170    <hidden>
    SLICE_X53Y129        LUT3 (Prop_lut3_I1_O)        0.042     0.212 r  <hidden>
                         net (fo=1, routed)           0.000     0.212    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.817    -0.335    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.247    
                         clock uncertainty            0.265     0.018    
    SLICE_X53Y129        FDRE (Hold_fdre_C_D)         0.107     0.125    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.184ns (23.671%)  route 0.593ns (76.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.549    -0.563    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X57Y122        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/Q
                         net (fo=4, routed)           0.593     0.171    <hidden>
    SLICE_X53Y129        LUT3 (Prop_lut3_I1_O)        0.043     0.214 r  <hidden>
                         net (fo=1, routed)           0.000     0.214    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.817    -0.335    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.247    
                         clock uncertainty            0.265     0.018    
    SLICE_X53Y129        FDRE (Hold_fdre_C_D)         0.107     0.125    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.226ns (29.489%)  route 0.540ns (70.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.550    -0.562    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X57Y120        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y120        FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/Q
                         net (fo=4, routed)           0.540     0.106    <hidden>
    SLICE_X53Y129        LUT3 (Prop_lut3_I1_O)        0.098     0.204 r  <hidden>
                         net (fo=1, routed)           0.000     0.204    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.817    -0.335    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.247    
                         clock uncertainty            0.265     0.018    
    SLICE_X53Y129        FDRE (Hold_fdre_C_D)         0.092     0.110    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.290ns (36.010%)  route 0.515ns (63.990%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.565    -0.547    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X53Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  cpu/core/pipeline/reg_em/q_reg[67]/Q
                         net (fo=1, routed)           0.156    -0.250    cpu/core/pipeline/reg_em/q_reg_n_0_[67]
    SLICE_X53Y99         LUT3 (Prop_lut3_I2_O)        0.042    -0.208 r  cpu/core/pipeline/reg_em/bus_controller_i_2/O
                         net (fo=3, routed)           0.072    -0.136    cpu/bus_controller/data_in[30]
    SLICE_X53Y99         LUT5 (Prop_lut5_I3_O)        0.107    -0.029 r  cpu/bus_controller/data_bus_out[30]_INST_0/O
                         net (fo=2, routed)           0.287     0.258    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.837    -0.315    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.227    
                         clock uncertainty            0.265     0.038    
    SLICE_X58Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.153    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.440ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.478ns,  Total Violation       -0.917ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.440ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        3.638ns  (logic 0.096ns (2.639%)  route 3.542ns (97.361%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 17.980 - 20.000 ) 
    Source Clock Delay      (SCD):    -5.856ns = ( 4.144 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.829     7.782    <hidden>
    SLICE_X40Y95         FDRE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.518    17.980    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.387    
                         clock uncertainty           -0.108    17.279    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)       -0.058    17.221    <hidden>
  -------------------------------------------------------------------
                         required time                         17.221    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  9.440    

Slack (MET) :             9.466ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.497ns  (logic 0.029ns (1.938%)  route 1.468ns (98.062%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns = ( 19.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.908     9.756    <hidden>
    SLICE_X62Y98         SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.569    19.457    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.368    
                         clock uncertainty           -0.108    19.260    
    SLICE_X62Y98         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.222    <hidden>
  -------------------------------------------------------------------
                         required time                         19.222    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  9.466    

Slack (MET) :             11.092ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 1.058ns (12.053%)  route 7.720ns (87.947%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.437ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.610    -2.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X53Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.456    -1.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.592     4.611    <hidden>
    SLICE_X34Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.735 r  <hidden>
                         net (fo=1, routed)           0.963     5.697    <hidden>
    SLICE_X34Y137        LUT5 (Prop_lut5_I0_O)        0.150     5.847 r  <hidden>
                         net (fo=1, routed)           0.165     6.013    <hidden>
    SLICE_X34Y137        LUT5 (Prop_lut5_I4_O)        0.328     6.341 r  <hidden>
                         net (fo=1, routed)           0.000     6.341    <hidden>
    SLICE_X34Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.499    17.960    <hidden>
    SLICE_X34Y137        FDRE                                         r  <hidden>
                         clock pessimism             -0.501    17.460    
                         clock uncertainty           -0.108    17.352    
    SLICE_X34Y137        FDRE (Setup_fdre_C_D)        0.081    17.433    <hidden>
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                 11.092    

Slack (MET) :             11.365ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X74Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X74Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X74Y134        FDRE (Setup_fdre_C_R)       -0.524    16.975    <hidden>
  -------------------------------------------------------------------
                         required time                         16.975    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.365    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.070    <hidden>
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.070    <hidden>
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.070    <hidden>
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.070    <hidden>
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.194ns (14.835%)  route 6.855ns (85.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.609    -2.438    <hidden>
    SLICE_X59Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.419    -2.019 f  <hidden>
                         net (fo=103, routed)         4.286     2.267    <hidden>
    SLICE_X82Y140        LUT3 (Prop_lut3_I2_O)        0.325     2.592 r  <hidden>
                         net (fo=6, routed)           1.222     3.814    <hidden>
    SLICE_X80Y136        LUT6 (Prop_lut6_I2_O)        0.326     4.140 r  <hidden>
                         net (fo=10, routed)          0.625     4.766    <hidden>
    SLICE_X79Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.890 r  <hidden>
                         net (fo=11, routed)          0.721     5.611    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.575    18.036    <hidden>
    SLICE_X75Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X75Y134        FDRE (Setup_fdre_C_R)       -0.429    17.070    <hidden>
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.468ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.052ns  (logic 0.766ns (9.513%)  route 7.286ns (90.487%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 18.050 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.611    -2.436    <hidden>
    SLICE_X58Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y138        FDRE (Prop_fdre_C_Q)         0.518    -1.918 f  <hidden>
                         net (fo=182, routed)         5.646     3.728    <hidden>
    SLICE_X82Y130        LUT6 (Prop_lut6_I5_O)        0.124     3.852 r  <hidden>
                         net (fo=1, routed)           0.423     4.275    <hidden>
    SLICE_X84Y129        LUT6 (Prop_lut6_I3_O)        0.124     4.399 r  <hidden>
                         net (fo=5, routed)           1.217     5.616    <hidden>
    SLICE_X83Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.589    18.050    <hidden>
    SLICE_X83Y113        FDRE                                         r  <hidden>
                         clock pessimism             -0.429    17.621    
                         clock uncertainty           -0.108    17.513    
    SLICE_X83Y113        FDRE (Setup_fdre_C_R)       -0.429    17.084    <hidden>
  -------------------------------------------------------------------
                         required time                         17.084    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                 11.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.478ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.026ns (2.228%)  route 1.141ns (97.772%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.627    -0.485    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.840    -0.312    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.108    -0.116    
    SLICE_X62Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.007    <hidden>
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 -0.478    

Slack (VIOLATED) :        -0.439ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.026ns (2.224%)  route 1.143ns (97.776%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.629    -0.483    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.840    -0.312    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.108    -0.116    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.072    -0.044    <hidden>
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.976%)  route 0.227ns (58.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.590    -0.522    <hidden>
    SLICE_X74Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  <hidden>
                         net (fo=1, routed)           0.227    -0.131    <hidden>
    RAMB36_X2Y21         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.902    -0.250    <hidden>
    RAMB36_X2Y21         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.444    
                         clock uncertainty            0.108    -0.336    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.155    -0.181    <hidden>
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.533%)  route 0.170ns (53.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.568    -0.544    <hidden>
    SLICE_X62Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.396 r  <hidden>
                         net (fo=1, routed)           0.170    -0.226    <hidden>
    RAMB36_X1Y18         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.881    -0.271    <hidden>
    RAMB36_X1Y18         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.486    
                         clock uncertainty            0.108    -0.378    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.102    -0.276    <hidden>
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.568    -0.544    <hidden>
    SLICE_X44Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  <hidden>
                         net (fo=1, routed)           0.103    -0.300    <hidden>
    SLICE_X43Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.838    -0.314    <hidden>
    SLICE_X43Y96         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.528    
                         clock uncertainty            0.108    -0.421    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.070    -0.351    <hidden>
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.434%)  route 0.128ns (47.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.567    -0.545    <hidden>
    SLICE_X32Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  <hidden>
                         net (fo=2, routed)           0.128    -0.276    <hidden>
    SLICE_X35Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.836    -0.316    <hidden>
    SLICE_X35Y85         FDRE                                         r  <hidden>
                         clock pessimism             -0.194    -0.510    
                         clock uncertainty            0.108    -0.403    
    SLICE_X35Y85         FDRE (Hold_fdre_C_D)         0.076    -0.327    <hidden>
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.005%)  route 0.226ns (57.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.583    -0.529    <hidden>
    SLICE_X74Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  <hidden>
                         net (fo=1, routed)           0.226    -0.139    <hidden>
    RAMB36_X2Y23         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.894    -0.258    <hidden>
    RAMB36_X2Y23         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.194    -0.452    
                         clock uncertainty            0.108    -0.344    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155    -0.189    <hidden>
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.457%)  route 0.171ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.561    -0.551    <hidden>
    SLICE_X62Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.403 r  <hidden>
                         net (fo=1, routed)           0.171    -0.233    <hidden>
    RAMB18_X1Y32         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.874    -0.278    <hidden>
    RAMB18_X1Y32         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.215    -0.493    
                         clock uncertainty            0.108    -0.385    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.102    -0.283    <hidden>
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.420%)  route 0.171ns (53.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.595    -0.517    <hidden>
    SLICE_X80Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDRE (Prop_fdre_C_Q)         0.148    -0.369 r  <hidden>
                         net (fo=1, routed)           0.171    -0.198    <hidden>
    RAMB18_X3Y42         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.909    -0.243    <hidden>
    RAMB18_X3Y42         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.216    -0.459    
                         clock uncertainty            0.108    -0.351    
    RAMB18_X3Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.102    -0.249    <hidden>
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.342%)  route 0.171ns (53.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.596    -0.516    <hidden>
    SLICE_X80Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.148    -0.368 r  <hidden>
                         net (fo=1, routed)           0.171    -0.197    <hidden>
    RAMB36_X3Y20         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.910    -0.242    <hidden>
    RAMB36_X3Y20         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.216    -0.458    
                         clock uncertainty            0.108    -0.350    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.102    -0.248    <hidden>
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.748ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.984ns  (logic 0.419ns (42.568%)  route 0.565ns (57.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.565     0.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X41Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X41Y113        FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                 31.748    

Slack (MET) :             31.843ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.838%)  route 0.608ns (57.162%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.608     1.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X41Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X41Y113        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 31.843    

Slack (MET) :             31.887ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.759%)  route 0.610ns (57.241%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.610     1.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X46Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 31.887    

Slack (MET) :             31.888ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.261%)  route 0.598ns (56.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.598     1.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 31.888    

Slack (MET) :             31.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.043ns  (logic 0.456ns (43.731%)  route 0.587ns (56.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X39Y112        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.587     1.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X42Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y113        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 31.910    

Slack (MET) :             32.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.926ns  (logic 0.456ns (49.235%)  route 0.470ns (50.765%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.470     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X42Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y113        FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 32.031    

Slack (MET) :             32.051ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.733ns  (logic 0.419ns (57.140%)  route 0.314ns (42.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.314     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)       -0.216    32.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.784    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                 32.051    

Slack (MET) :             32.054ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.729ns  (logic 0.419ns (57.491%)  route 0.310ns (42.509%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.310     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)       -0.217    32.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.783    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                 32.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.602ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.630ns,  Total Violation       -2.107ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.692ns  (logic 4.669ns (31.780%)  route 10.023ns (68.220%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.612 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.650    12.262    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.475    17.936    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.343    
                         clock uncertainty           -0.254    17.089    
    SLICE_X57Y127        FDRE (Setup_fdre_C_D)       -0.225    16.864    <hidden>
  -------------------------------------------------------------------
                         required time                         16.864    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.714ns  (logic 4.669ns (31.731%)  route 10.045ns (68.269%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.612 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.673    12.285    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.254    17.093    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.201    16.892    <hidden>
  -------------------------------------------------------------------
                         required time                         16.892    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.682ns  (logic 4.468ns (30.431%)  route 10.214ns (69.569%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.402 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[2]
                         net (fo=3, routed)           0.851    12.253    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.254    17.093    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.216    16.877    <hidden>
  -------------------------------------------------------------------
                         required time                         16.877    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.674ns  (logic 4.552ns (31.020%)  route 10.122ns (68.980%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.486 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.759    12.245    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.254    17.093    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.200    16.893    <hidden>
  -------------------------------------------------------------------
                         required time                         16.893    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.627ns  (logic 4.585ns (31.346%)  route 10.042ns (68.654%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.528 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[2]
                         net (fo=3, routed)           0.670    12.198    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.475    17.936    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.343    
                         clock uncertainty           -0.254    17.089    
    SLICE_X57Y127        FDRE (Setup_fdre_C_D)       -0.217    16.872    <hidden>
  -------------------------------------------------------------------
                         required time                         16.872    
                         arrival time                         -12.198    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.622ns  (logic 4.565ns (31.221%)  route 10.057ns (68.779%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.508 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[0]
                         net (fo=3, routed)           0.684    12.192    <hidden>
    SLICE_X57Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.472    17.933    <hidden>
    SLICE_X57Y125        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.340    
                         clock uncertainty           -0.254    17.086    
    SLICE_X57Y125        FDRE (Setup_fdre_C_D)       -0.211    16.875    <hidden>
  -------------------------------------------------------------------
                         required time                         16.875    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.601ns  (logic 4.552ns (31.177%)  route 10.049ns (68.823%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.486 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.685    12.172    <hidden>
    SLICE_X57Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.472    17.933    <hidden>
    SLICE_X57Y125        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.340    
                         clock uncertainty           -0.254    17.086    
    SLICE_X57Y125        FDRE (Setup_fdre_C_D)       -0.225    16.861    <hidden>
  -------------------------------------------------------------------
                         required time                         16.861    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.597ns  (logic 4.544ns (31.130%)  route 10.053ns (68.870%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.478 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[3]
                         net (fo=3, routed)           0.689    12.168    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.254    17.093    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    16.866    <hidden>
  -------------------------------------------------------------------
                         required time                         16.866    
                         arrival time                         -12.168    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.609ns  (logic 4.565ns (31.247%)  route 10.044ns (68.753%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.280 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.289    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.508 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[0]
                         net (fo=3, routed)           0.672    12.180    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.479    17.940    <hidden>
    SLICE_X58Y127        SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.347    
                         clock uncertainty           -0.254    17.093    
    SLICE_X58Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.201    16.892    <hidden>
  -------------------------------------------------------------------
                         required time                         16.892    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.517ns  (logic 4.544ns (31.302%)  route 9.973ns (68.698%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        1.618    -2.429    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X68Y100        FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  cpu/core/pipeline/reg_de/q_reg[176]/Q
                         net (fo=4, routed)           0.904    -1.069    cpu/core/pipeline/reg_de/q_reg[177]_0[5]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124    -0.945 f  cpu/core/pipeline/reg_de/i__carry_i_19/O
                         net (fo=1, routed)           1.093     0.148    cpu/core/pipeline/reg_em/i__carry_i_9_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124     0.272 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.779     1.051    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X68Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.175 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          0.986     2.161    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.124     2.285 r  cpu/core/pipeline/reg_de/i__carry_i_4__0/O
                         net (fo=10, routed)          1.152     3.436    cpu/core/pipeline/reg_de/i_alu_op_1[0]
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.150     3.586 f  cpu/core/pipeline/reg_de/res0_carry_i_16/O
                         net (fo=4, routed)           1.030     4.617    cpu/core/pipeline/reg_de/res0_carry_i_16_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.326     4.943 r  cpu/core/pipeline/reg_de/res0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.943    cpu/core/pipeline/stage_execute/alu/res0_carry__0_0[0]
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.475 r  cpu/core/pipeline/stage_execute/alu/res0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu/core/pipeline/stage_execute/alu/res0_carry_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu/core/pipeline/stage_execute/alu/res0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu/core/pipeline/stage_execute/alu/res0_carry__0_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.817 r  cpu/core/pipeline/stage_execute/alu/res0_carry__1/CO[2]
                         net (fo=1, routed)           0.796     6.613    cpu/core/pipeline/reg_de/q[0]_i_3_0[0]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.313     6.926 r  cpu/core/pipeline/reg_de/q[0]_i_7/O
                         net (fo=1, routed)           0.402     7.328    cpu/core/pipeline/reg_de/q[0]_i_7_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  cpu/core/pipeline/reg_de/q[0]_i_3/O
                         net (fo=2, routed)           0.859     8.311    cpu/core/pipeline/reg_de/q[0]_i_3_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.164     8.599    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I3_O)        0.124     8.723 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          1.198     9.921    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X58Y118        LUT4 (Prop_lut4_I2_O)        0.124    10.045 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000    10.045    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.578 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.578    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.812 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.812    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.929 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.929    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.163 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.478 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[3]
                         net (fo=3, routed)           0.609    12.088    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.475    17.936    <hidden>
    SLICE_X57Y127        FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.343    
                         clock uncertainty           -0.254    17.089    
    SLICE_X57Y127        FDRE (Setup_fdre_C_D)       -0.245    16.844    <hidden>
  -------------------------------------------------------------------
                         required time                         16.844    
                         arrival time                         -12.088    
  -------------------------------------------------------------------
                         slack                                  4.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.630ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.026ns (2.228%)  route 1.141ns (97.772%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.627    -0.485    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.840    -0.312    <hidden>
    SLICE_X62Y98         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.254     0.030    
    SLICE_X62Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.145    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.615ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.026ns (2.249%)  route 1.130ns (97.751%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.616    -0.496    <hidden>
    SLICE_X62Y134        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.826    -0.325    <hidden>
    SLICE_X62Y134        SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.254     0.017    
    SLICE_X62Y134        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.119    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.577ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.026ns (2.241%)  route 1.134ns (97.759%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.620    -0.492    <hidden>
    SLICE_X48Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.825    -0.327    <hidden>
    SLICE_X48Y134        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.239    
                         clock uncertainty            0.254     0.015    
    SLICE_X48Y134        FDRE (Hold_fdre_C_D)         0.070     0.085    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                 -0.577    

Slack (VIOLATED) :        -0.285ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.026ns (1.772%)  route 1.441ns (98.228%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.927    -0.184    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.840    -0.312    <hidden>
    SLICE_X40Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.224    
                         clock uncertainty            0.254     0.030    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.070     0.100    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                 -0.285    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 push_button_device/i_data_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.190ns (24.869%)  route 0.574ns (75.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.569    -0.543    push_button_device/clk
    SLICE_X13Y82         FDRE                                         r  push_button_device/i_data_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  push_button_device/i_data_register_reg[3]/Q
                         net (fo=3, routed)           0.574     0.172    <hidden>
    SLICE_X39Y83         LUT3 (Prop_lut3_I1_O)        0.049     0.221 r  <hidden>
                         net (fo=1, routed)           0.000     0.221    <hidden>
    SLICE_X39Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.833    -0.319    <hidden>
    SLICE_X39Y83         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.231    
                         clock uncertainty            0.254     0.023    
    SLICE_X39Y83         FDRE (Hold_fdre_C_D)         0.107     0.130    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.185ns (24.142%)  route 0.581ns (75.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.550    -0.562    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X57Y120        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[1]/Q
                         net (fo=4, routed)           0.581     0.160    <hidden>
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.044     0.204 r  <hidden>
                         net (fo=1, routed)           0.000     0.204    <hidden>
    SLICE_X53Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.814    -0.337    <hidden>
    SLICE_X53Y127        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.249    
                         clock uncertainty            0.254     0.005    
    SLICE_X53Y127        FDRE (Hold_fdre_C_D)         0.107     0.112    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.206ns (26.516%)  route 0.571ns (73.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.547    -0.565    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X58Y124        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[11]/Q
                         net (fo=4, routed)           0.571     0.170    <hidden>
    SLICE_X53Y129        LUT3 (Prop_lut3_I1_O)        0.042     0.212 r  <hidden>
                         net (fo=1, routed)           0.000     0.212    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.817    -0.335    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.247    
                         clock uncertainty            0.254     0.007    
    SLICE_X53Y129        FDRE (Hold_fdre_C_D)         0.107     0.114    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.184ns (23.671%)  route 0.593ns (76.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.549    -0.563    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X57Y122        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[15]/Q
                         net (fo=4, routed)           0.593     0.171    <hidden>
    SLICE_X53Y129        LUT3 (Prop_lut3_I1_O)        0.043     0.214 r  <hidden>
                         net (fo=1, routed)           0.000     0.214    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.817    -0.335    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.247    
                         clock uncertainty            0.254     0.007    
    SLICE_X53Y129        FDRE (Hold_fdre_C_D)         0.107     0.114    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.226ns (29.489%)  route 0.540ns (70.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.550    -0.562    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X57Y120        FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y120        FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/Q
                         net (fo=4, routed)           0.540     0.106    <hidden>
    SLICE_X53Y129        LUT3 (Prop_lut3_I1_O)        0.098     0.204 r  <hidden>
                         net (fo=1, routed)           0.000     0.204    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.817    -0.335    <hidden>
    SLICE_X53Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.247    
                         clock uncertainty            0.254     0.007    
    SLICE_X53Y129        FDRE (Hold_fdre_C_D)         0.092     0.099    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.290ns (36.010%)  route 0.515ns (63.990%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2676, routed)        0.565    -0.547    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X53Y99         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  cpu/core/pipeline/reg_em/q_reg[67]/Q
                         net (fo=1, routed)           0.156    -0.250    cpu/core/pipeline/reg_em/q_reg_n_0_[67]
    SLICE_X53Y99         LUT3 (Prop_lut3_I2_O)        0.042    -0.208 r  cpu/core/pipeline/reg_em/bus_controller_i_2/O
                         net (fo=3, routed)           0.072    -0.136    cpu/bus_controller/data_in[30]
    SLICE_X53Y99         LUT5 (Prop_lut5_I3_O)        0.107    -0.029 r  cpu/bus_controller/data_bus_out[30]_INST_0/O
                         net (fo=2, routed)           0.287     0.258    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.837    -0.315    <hidden>
    SLICE_X58Y95         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.227    
                         clock uncertainty            0.254     0.027    
    SLICE_X58Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.142    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.020ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.456ns (13.306%)  route 2.971ns (86.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.971     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X54Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X54Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.108    17.337    
    SLICE_X54Y112        FDCE (Recov_fdce_C_CLR)     -0.319    17.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                 16.020    

Slack (MET) :             16.020ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.456ns (13.306%)  route 2.971ns (86.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.971     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X54Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X54Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.108    17.337    
    SLICE_X54Y112        FDCE (Recov_fdce_C_CLR)     -0.319    17.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                 16.020    

Slack (MET) :             16.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.456ns (14.504%)  route 2.688ns (85.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.688     0.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X52Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.486    17.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.501    17.447    
                         clock uncertainty           -0.108    17.339    
    SLICE_X52Y110        FDCE (Recov_fdce_C_CLR)     -0.405    16.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         16.934    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 16.219    

Slack (MET) :             16.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.524%)  route 2.684ns (85.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.684     0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.486    17.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.501    17.447    
                         clock uncertainty           -0.108    17.339    
    SLICE_X53Y110        FDCE (Recov_fdce_C_CLR)     -0.405    16.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.934    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 16.223    

Slack (MET) :             16.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.524%)  route 2.684ns (85.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.684     0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.486    17.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.501    17.447    
                         clock uncertainty           -0.108    17.339    
    SLICE_X53Y110        FDCE (Recov_fdce_C_CLR)     -0.405    16.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         16.934    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 16.223    

Slack (MET) :             16.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.456ns (14.539%)  route 2.680ns (85.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 17.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.680     0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X55Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.485    17.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X55Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism             -0.501    17.446    
                         clock uncertainty           -0.108    17.338    
    SLICE_X55Y111        FDCE (Recov_fdce_C_CLR)     -0.405    16.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         16.933    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                 16.226    

Slack (MET) :             16.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.456ns (14.539%)  route 2.680ns (85.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 17.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.680     0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X55Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.485    17.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X55Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism             -0.501    17.446    
                         clock uncertainty           -0.108    17.338    
    SLICE_X55Y111        FDCE (Recov_fdce_C_CLR)     -0.405    16.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         16.933    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                 16.226    

Slack (MET) :             16.238ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.456ns (14.601%)  route 2.667ns (85.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.667     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.108    17.337    
    SLICE_X53Y112        FDCE (Recov_fdce_C_CLR)     -0.405    16.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         16.932    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 16.238    

Slack (MET) :             16.238ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.456ns (14.601%)  route 2.667ns (85.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.667     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.108    17.337    
    SLICE_X53Y112        FDCE (Recov_fdce_C_CLR)     -0.405    16.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         16.932    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 16.238    

Slack (MET) :             16.238ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.456ns (14.601%)  route 2.667ns (85.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.667     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.108    17.337    
    SLICE_X53Y112        FDCE (Recov_fdce_C_CLR)     -0.405    16.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         16.932    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 16.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.831    -0.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.215    -0.536    
    SLICE_X46Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.831    -0.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X46Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.215    -0.536    
    SLICE_X46Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.831    -0.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.215    -0.536    
    SLICE_X46Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.725%)  route 0.117ns (45.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.557    -0.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDCE (Prop_fdce_C_Q)         0.141    -0.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.117    -0.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X55Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.826    -0.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X55Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.214    -0.539    
    SLICE_X55Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.020ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.456ns (13.306%)  route 2.971ns (86.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.971     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X54Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X54Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.108    17.337    
    SLICE_X54Y112        FDCE (Recov_fdce_C_CLR)     -0.319    17.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                 16.020    

Slack (MET) :             16.020ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.456ns (13.306%)  route 2.971ns (86.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.971     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X54Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X54Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.108    17.337    
    SLICE_X54Y112        FDCE (Recov_fdce_C_CLR)     -0.319    17.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                 16.020    

Slack (MET) :             16.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.456ns (14.504%)  route 2.688ns (85.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.688     0.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X52Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.486    17.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.501    17.447    
                         clock uncertainty           -0.108    17.339    
    SLICE_X52Y110        FDCE (Recov_fdce_C_CLR)     -0.405    16.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         16.934    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 16.219    

Slack (MET) :             16.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.524%)  route 2.684ns (85.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.684     0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.486    17.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.501    17.447    
                         clock uncertainty           -0.108    17.339    
    SLICE_X53Y110        FDCE (Recov_fdce_C_CLR)     -0.405    16.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.934    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 16.223    

Slack (MET) :             16.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.524%)  route 2.684ns (85.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.684     0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.486    17.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.501    17.447    
                         clock uncertainty           -0.108    17.339    
    SLICE_X53Y110        FDCE (Recov_fdce_C_CLR)     -0.405    16.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         16.934    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 16.223    

Slack (MET) :             16.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.456ns (14.539%)  route 2.680ns (85.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 17.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.680     0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X55Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.485    17.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X55Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism             -0.501    17.446    
                         clock uncertainty           -0.108    17.338    
    SLICE_X55Y111        FDCE (Recov_fdce_C_CLR)     -0.405    16.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         16.933    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                 16.226    

Slack (MET) :             16.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.456ns (14.539%)  route 2.680ns (85.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 17.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.680     0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X55Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.485    17.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X55Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism             -0.501    17.446    
                         clock uncertainty           -0.108    17.338    
    SLICE_X55Y111        FDCE (Recov_fdce_C_CLR)     -0.405    16.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         16.933    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                 16.226    

Slack (MET) :             16.238ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.456ns (14.601%)  route 2.667ns (85.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.667     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.108    17.337    
    SLICE_X53Y112        FDCE (Recov_fdce_C_CLR)     -0.405    16.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         16.932    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 16.238    

Slack (MET) :             16.238ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.456ns (14.601%)  route 2.667ns (85.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.667     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.108    17.337    
    SLICE_X53Y112        FDCE (Recov_fdce_C_CLR)     -0.405    16.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         16.932    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 16.238    

Slack (MET) :             16.238ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.456ns (14.601%)  route 2.667ns (85.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.667     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.108    17.337    
    SLICE_X53Y112        FDCE (Recov_fdce_C_CLR)     -0.405    16.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         16.932    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 16.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.831    -0.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.215    -0.536    
                         clock uncertainty            0.108    -0.428    
    SLICE_X46Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.831    -0.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X46Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.215    -0.536    
                         clock uncertainty            0.108    -0.428    
    SLICE_X46Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.831    -0.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.215    -0.536    
                         clock uncertainty            0.108    -0.428    
    SLICE_X46Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.725%)  route 0.117ns (45.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.557    -0.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDCE (Prop_fdce_C_Q)         0.141    -0.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.117    -0.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X55Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.826    -0.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X55Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.214    -0.539    
                         clock uncertainty            0.108    -0.431    
    SLICE_X55Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.215    -0.535    
                         clock uncertainty            0.108    -0.427    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.215    -0.535    
                         clock uncertainty            0.108    -0.427    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.215    -0.535    
                         clock uncertainty            0.108    -0.427    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.215    -0.535    
                         clock uncertainty            0.108    -0.427    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.215    -0.535    
                         clock uncertainty            0.108    -0.427    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.215    -0.535    
                         clock uncertainty            0.108    -0.427    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.020ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.456ns (13.306%)  route 2.971ns (86.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.971     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X54Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X54Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.108    17.337    
    SLICE_X54Y112        FDCE (Recov_fdce_C_CLR)     -0.319    17.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                 16.020    

Slack (MET) :             16.020ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.456ns (13.306%)  route 2.971ns (86.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.971     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X54Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X54Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.108    17.337    
    SLICE_X54Y112        FDCE (Recov_fdce_C_CLR)     -0.319    17.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                 16.020    

Slack (MET) :             16.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.456ns (14.504%)  route 2.688ns (85.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.688     0.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X52Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.486    17.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.501    17.447    
                         clock uncertainty           -0.108    17.339    
    SLICE_X52Y110        FDCE (Recov_fdce_C_CLR)     -0.405    16.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         16.934    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 16.219    

Slack (MET) :             16.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.524%)  route 2.684ns (85.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.684     0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.486    17.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.501    17.447    
                         clock uncertainty           -0.108    17.339    
    SLICE_X53Y110        FDCE (Recov_fdce_C_CLR)     -0.405    16.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.934    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 16.223    

Slack (MET) :             16.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.524%)  route 2.684ns (85.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.684     0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.486    17.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.501    17.447    
                         clock uncertainty           -0.108    17.339    
    SLICE_X53Y110        FDCE (Recov_fdce_C_CLR)     -0.405    16.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         16.934    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 16.223    

Slack (MET) :             16.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.456ns (14.539%)  route 2.680ns (85.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 17.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.680     0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X55Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.485    17.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X55Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism             -0.501    17.446    
                         clock uncertainty           -0.108    17.338    
    SLICE_X55Y111        FDCE (Recov_fdce_C_CLR)     -0.405    16.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         16.933    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                 16.226    

Slack (MET) :             16.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.456ns (14.539%)  route 2.680ns (85.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 17.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.680     0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X55Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.485    17.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X55Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism             -0.501    17.446    
                         clock uncertainty           -0.108    17.338    
    SLICE_X55Y111        FDCE (Recov_fdce_C_CLR)     -0.405    16.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         16.933    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                 16.226    

Slack (MET) :             16.238ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.456ns (14.601%)  route 2.667ns (85.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.667     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.108    17.337    
    SLICE_X53Y112        FDCE (Recov_fdce_C_CLR)     -0.405    16.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         16.932    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 16.238    

Slack (MET) :             16.238ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.456ns (14.601%)  route 2.667ns (85.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.667     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.108    17.337    
    SLICE_X53Y112        FDCE (Recov_fdce_C_CLR)     -0.405    16.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         16.932    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 16.238    

Slack (MET) :             16.238ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.456ns (14.601%)  route 2.667ns (85.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.667     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.108    17.337    
    SLICE_X53Y112        FDCE (Recov_fdce_C_CLR)     -0.405    16.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         16.932    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 16.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.831    -0.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.215    -0.536    
                         clock uncertainty            0.108    -0.428    
    SLICE_X46Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.831    -0.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X46Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.215    -0.536    
                         clock uncertainty            0.108    -0.428    
    SLICE_X46Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.831    -0.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.215    -0.536    
                         clock uncertainty            0.108    -0.428    
    SLICE_X46Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.725%)  route 0.117ns (45.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.557    -0.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDCE (Prop_fdce_C_Q)         0.141    -0.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.117    -0.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X55Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.826    -0.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X55Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.214    -0.539    
                         clock uncertainty            0.108    -0.431    
    SLICE_X55Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.215    -0.535    
                         clock uncertainty            0.108    -0.427    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.215    -0.535    
                         clock uncertainty            0.108    -0.427    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.215    -0.535    
                         clock uncertainty            0.108    -0.427    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.215    -0.535    
                         clock uncertainty            0.108    -0.427    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.215    -0.535    
                         clock uncertainty            0.108    -0.427    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.215    -0.535    
                         clock uncertainty            0.108    -0.427    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.456ns (13.306%)  route 2.971ns (86.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.971     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X54Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X54Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.103    17.342    
    SLICE_X54Y112        FDCE (Recov_fdce_C_CLR)     -0.319    17.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         17.023    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                 16.025    

Slack (MET) :             16.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.456ns (13.306%)  route 2.971ns (86.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.971     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X54Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X54Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.103    17.342    
    SLICE_X54Y112        FDCE (Recov_fdce_C_CLR)     -0.319    17.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         17.023    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                 16.025    

Slack (MET) :             16.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.456ns (14.504%)  route 2.688ns (85.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.688     0.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X52Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.486    17.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.501    17.447    
                         clock uncertainty           -0.103    17.344    
    SLICE_X52Y110        FDCE (Recov_fdce_C_CLR)     -0.405    16.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         16.939    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 16.224    

Slack (MET) :             16.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.524%)  route 2.684ns (85.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.684     0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.486    17.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.501    17.447    
                         clock uncertainty           -0.103    17.344    
    SLICE_X53Y110        FDCE (Recov_fdce_C_CLR)     -0.405    16.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.939    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 16.228    

Slack (MET) :             16.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.456ns (14.524%)  route 2.684ns (85.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.684     0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.486    17.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.501    17.447    
                         clock uncertainty           -0.103    17.344    
    SLICE_X53Y110        FDCE (Recov_fdce_C_CLR)     -0.405    16.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         16.939    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 16.228    

Slack (MET) :             16.231ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.456ns (14.539%)  route 2.680ns (85.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 17.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.680     0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X55Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.485    17.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X55Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism             -0.501    17.446    
                         clock uncertainty           -0.103    17.343    
    SLICE_X55Y111        FDCE (Recov_fdce_C_CLR)     -0.405    16.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         16.938    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                 16.231    

Slack (MET) :             16.231ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.456ns (14.539%)  route 2.680ns (85.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 17.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.680     0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X55Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.485    17.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X55Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism             -0.501    17.446    
                         clock uncertainty           -0.103    17.343    
    SLICE_X55Y111        FDCE (Recov_fdce_C_CLR)     -0.405    16.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         16.938    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                 16.231    

Slack (MET) :             16.243ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.456ns (14.601%)  route 2.667ns (85.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.667     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.103    17.342    
    SLICE_X53Y112        FDCE (Recov_fdce_C_CLR)     -0.405    16.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         16.937    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 16.243    

Slack (MET) :             16.243ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.456ns (14.601%)  route 2.667ns (85.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.667     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.103    17.342    
    SLICE_X53Y112        FDCE (Recov_fdce_C_CLR)     -0.405    16.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         16.937    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 16.243    

Slack (MET) :             16.243ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.456ns (14.601%)  route 2.667ns (85.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.618    -2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.667     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.484    17.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism             -0.501    17.445    
                         clock uncertainty           -0.103    17.342    
    SLICE_X53Y112        FDCE (Recov_fdce_C_CLR)     -0.405    16.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         16.937    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 16.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.831    -0.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.215    -0.536    
    SLICE_X46Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.831    -0.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X46Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.215    -0.536    
    SLICE_X46Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.831    -0.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.215    -0.536    
    SLICE_X46Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.725%)  route 0.117ns (45.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.557    -0.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDCE (Prop_fdce_C_Q)         0.141    -0.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.117    -0.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X55Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.826    -0.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X55Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.214    -0.539    
    SLICE_X55Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.560    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X46Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.832    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X46Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.127ns (27.639%)  route 2.951ns (72.361%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 36.244 - 33.000 ) 
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.630     3.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     4.149 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.518     5.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I1_O)        0.321     5.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.857     6.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.328     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.576     7.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.484    36.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.289    36.533    
                         clock uncertainty           -0.035    36.497    
    SLICE_X52Y75         FDCE (Recov_fdce_C_CLR)     -0.405    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.092    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                 28.344    

Slack (MET) :             28.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.127ns (27.639%)  route 2.951ns (72.361%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 36.244 - 33.000 ) 
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.630     3.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     4.149 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.518     5.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I1_O)        0.321     5.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.857     6.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.328     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.576     7.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.484    36.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.289    36.533    
                         clock uncertainty           -0.035    36.497    
    SLICE_X52Y75         FDCE (Recov_fdce_C_CLR)     -0.405    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.092    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                 28.344    

Slack (MET) :             28.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.127ns (27.639%)  route 2.951ns (72.361%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 36.244 - 33.000 ) 
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.630     3.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     4.149 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.518     5.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I1_O)        0.321     5.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.857     6.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.328     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.576     7.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.484    36.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.289    36.533    
                         clock uncertainty           -0.035    36.497    
    SLICE_X52Y75         FDCE (Recov_fdce_C_CLR)     -0.405    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.092    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                 28.344    

Slack (MET) :             28.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.127ns (27.668%)  route 2.946ns (72.332%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 36.244 - 33.000 ) 
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.630     3.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     4.149 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.518     5.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I1_O)        0.321     5.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.857     6.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.328     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.572     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.484    36.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.289    36.533    
                         clock uncertainty           -0.035    36.497    
    SLICE_X53Y75         FDCE (Recov_fdce_C_CLR)     -0.405    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.092    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                 28.348    

Slack (MET) :             28.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.127ns (27.668%)  route 2.946ns (72.332%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 36.244 - 33.000 ) 
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.630     3.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     4.149 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.518     5.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I1_O)        0.321     5.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.857     6.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.328     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.572     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.484    36.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.289    36.533    
                         clock uncertainty           -0.035    36.497    
    SLICE_X53Y75         FDCE (Recov_fdce_C_CLR)     -0.405    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.092    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                 28.348    

Slack (MET) :             28.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.127ns (27.668%)  route 2.946ns (72.332%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 36.244 - 33.000 ) 
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.630     3.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     4.149 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.518     5.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I1_O)        0.321     5.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.857     6.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.328     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.572     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.484    36.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.289    36.533    
                         clock uncertainty           -0.035    36.497    
    SLICE_X53Y75         FDCE (Recov_fdce_C_CLR)     -0.405    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.092    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                 28.348    

Slack (MET) :             28.496ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.127ns (28.093%)  route 2.885ns (71.907%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 36.244 - 33.000 ) 
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.630     3.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     4.149 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.518     5.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I1_O)        0.321     5.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.857     6.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.328     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.510     7.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.484    36.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.289    36.533    
                         clock uncertainty           -0.035    36.497    
    SLICE_X54Y75         FDCE (Recov_fdce_C_CLR)     -0.319    36.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                 28.496    

Slack (MET) :             28.496ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.127ns (28.093%)  route 2.885ns (71.907%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 36.244 - 33.000 ) 
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.630     3.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     4.149 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.518     5.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I1_O)        0.321     5.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.857     6.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.328     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.510     7.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.484    36.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.289    36.533    
                         clock uncertainty           -0.035    36.497    
    SLICE_X54Y75         FDCE (Recov_fdce_C_CLR)     -0.319    36.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                 28.496    

Slack (MET) :             28.496ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.127ns (28.093%)  route 2.885ns (71.907%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 36.244 - 33.000 ) 
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.630     3.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     4.149 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.518     5.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I1_O)        0.321     5.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.857     6.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.328     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.510     7.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.484    36.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.289    36.533    
                         clock uncertainty           -0.035    36.497    
    SLICE_X54Y75         FDCE (Recov_fdce_C_CLR)     -0.319    36.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                 28.496    

Slack (MET) :             28.496ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.127ns (28.093%)  route 2.885ns (71.907%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 36.244 - 33.000 ) 
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.630     3.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     4.149 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.518     5.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X46Y62         LUT4 (Prop_lut4_I1_O)        0.321     5.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.857     6.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.328     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.510     7.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.484    36.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.289    36.533    
                         clock uncertainty           -0.035    36.497    
    SLICE_X54Y75         FDCE (Recov_fdce_C_CLR)     -0.319    36.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                 28.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.969%)  route 0.180ns (56.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.561     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.180     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.832     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.129     1.623    
    SLICE_X51Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.969%)  route 0.180ns (56.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.561     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.180     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.832     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -0.129     1.623    
    SLICE_X51Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.969%)  route 0.180ns (56.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.561     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.180     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.832     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism             -0.129     1.623    
    SLICE_X51Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.969%)  route 0.180ns (56.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.561     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.180     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.832     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism             -0.129     1.623    
    SLICE_X51Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.969%)  route 0.180ns (56.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.561     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.180     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.832     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism             -0.129     1.623    
    SLICE_X51Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.969%)  route 0.180ns (56.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.561     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.180     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.832     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism             -0.129     1.623    
    SLICE_X51Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.969%)  route 0.180ns (56.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.561     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.180     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.832     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism             -0.129     1.623    
    SLICE_X51Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.626%)  route 0.244ns (63.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.561     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.244     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.832     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism             -0.129     1.623    
    SLICE_X51Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.626%)  route 0.244ns (63.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.561     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.244     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.832     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism             -0.129     1.623    
    SLICE_X51Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.626%)  route 0.244ns (63.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.561     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.244     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.832     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism             -0.129     1.623    
    SLICE_X51Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.211    





