Analysis & Synthesis report for cmos_fpga_vga
Fri Dec 25 09:01:55 2015
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |cmos_fpga_vga|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST
 11. State Machine - |cmos_fpga_vga|sdbank_switch:u_sdbank_switch|state_read
 12. State Machine - |cmos_fpga_vga|sdbank_switch:u_sdbank_switch|state_write
 13. State Machine - |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r
 14. State Machine - |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 20. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated
 21. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p
 22. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p
 23. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram
 24. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp
 25. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp
 26. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 27. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11
 28. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 29. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe11
 30. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 31. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated
 32. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p
 33. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p
 34. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram
 35. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_e98:rs_dgwp
 36. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3
 37. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp
 38. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp
 39. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 40. Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4
 41. Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component
 42. Parameter Settings for User Entity Instance: sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001
 43. Parameter Settings for User Entity Instance: sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 44. Parameter Settings for User Entity Instance: sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 45. Parameter Settings for User Entity Instance: I2C_AV_Config:u_I2C_AV_Config
 46. Parameter Settings for User Entity Instance: I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config
 47. altpll Parameter Settings by Entity Instance
 48. dcfifo Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "lcd_top:u_lcd_top"
 50. Port Connectivity Checks: "I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0"
 51. Port Connectivity Checks: "I2C_AV_Config:u_I2C_AV_Config"
 52. Port Connectivity Checks: "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo"
 53. Port Connectivity Checks: "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo"
 54. Port Connectivity Checks: "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl"
 55. Port Connectivity Checks: "sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop"
 56. Port Connectivity Checks: "sdram_2fifo_top:u_sdram_2fifo_top"
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 25 09:01:55 2015          ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Full Version ;
; Revision Name                      ; cmos_fpga_vga                                  ;
; Top-level Entity Name              ; cmos_fpga_vga                                  ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 1,191                                          ;
;     Total combinational functions  ; 1,023                                          ;
;     Dedicated logic registers      ; 515                                            ;
; Total registers                    ; 515                                            ;
; Total pins                         ; 113                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 32,768                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; cmos_fpga_vga      ; cmos_fpga_vga      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+
; ../core/sdram_pll.v                  ; yes             ; User Wizard-Generated File   ; J:/cmos_fpga_vga_bak/core/sdram_pll.v                              ;
; ../src/sdram_ip/wrfifo.v             ; yes             ; User Wizard-Generated File   ; J:/cmos_fpga_vga_bak/src/sdram_ip/wrfifo.v                         ;
; ../src/sdram_ip/sdram_wr_data.v      ; yes             ; User Verilog HDL File        ; J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_wr_data.v                  ;
; ../src/sdram_ip/sdram_top.v          ; yes             ; User Verilog HDL File        ; J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_top.v                      ;
; ../src/sdram_ip/sdram_para.v         ; yes             ; User Verilog HDL File        ; J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_para.v                     ;
; ../src/sdram_ip/sdram_ctrl.v         ; yes             ; User Verilog HDL File        ; J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_ctrl.v                     ;
; ../src/sdram_ip/sdram_cmd.v          ; yes             ; User Verilog HDL File        ; J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_cmd.v                      ;
; ../src/sdram_ip/sdram_2fifo_top.v    ; yes             ; User Verilog HDL File        ; J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_2fifo_top.v                ;
; ../src/sdram_ip/sdbank_switch.v      ; yes             ; User Verilog HDL File        ; J:/cmos_fpga_vga_bak/src/sdram_ip/sdbank_switch.v                  ;
; ../src/sdram_ip/rdfifo.v             ; yes             ; User Wizard-Generated File   ; J:/cmos_fpga_vga_bak/src/sdram_ip/rdfifo.v                         ;
; ../src/sdram_ip/dcfifo_ctrl.v        ; yes             ; User Verilog HDL File        ; J:/cmos_fpga_vga_bak/src/sdram_ip/dcfifo_ctrl.v                    ;
; ../src/ov7670_ip/I2C_OV7670_Config.v ; yes             ; User Verilog HDL File        ; J:/cmos_fpga_vga_bak/src/ov7670_ip/I2C_OV7670_Config.v             ;
; ../src/ov7670_ip/I2C_Controller.v    ; yes             ; User Verilog HDL File        ; J:/cmos_fpga_vga_bak/src/ov7670_ip/I2C_Controller.v                ;
; ../src/ov7670_ip/I2C_AV_Config.v     ; yes             ; User Verilog HDL File        ; J:/cmos_fpga_vga_bak/src/ov7670_ip/I2C_AV_Config.v                 ;
; ../src/ov7670_ip/CMOS_Capture.v      ; yes             ; User Verilog HDL File        ; J:/cmos_fpga_vga_bak/src/ov7670_ip/CMOS_Capture.v                  ;
; ../src/lcd_ip/lcd_top.v              ; yes             ; User Verilog HDL File        ; J:/cmos_fpga_vga_bak/src/lcd_ip/lcd_top.v                          ;
; ../src/lcd_ip/lcd_para.v             ; yes             ; User Verilog HDL File        ; J:/cmos_fpga_vga_bak/src/lcd_ip/lcd_para.v                         ;
; ../src/lcd_ip/lcd_driver.v           ; yes             ; User Verilog HDL File        ; J:/cmos_fpga_vga_bak/src/lcd_ip/lcd_driver.v                       ;
; ../src/system_ctrl.v                 ; yes             ; User Verilog HDL File        ; J:/cmos_fpga_vga_bak/src/system_ctrl.v                             ;
; ../src/cmos_fpga_vga.v               ; yes             ; User Verilog HDL File        ; J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v                           ;
; altpll.tdf                           ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf          ;
; aglobal110.inc                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc      ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_pll.inc     ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/stratixii_pll.inc   ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/cycloneii_pll.inc   ;
; dcfifo.tdf                           ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf          ;
; lpm_counter.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.inc     ;
; lpm_add_sub.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc     ;
; altdpram.inc                         ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc        ;
; a_graycounter.inc                    ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/a_graycounter.inc   ;
; a_fefifo.inc                         ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/a_fefifo.inc        ;
; a_gray2bin.inc                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/a_gray2bin.inc      ;
; dffpipe.inc                          ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/dffpipe.inc         ;
; alt_sync_fifo.inc                    ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;
; lpm_compare.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_compare.inc     ;
; altsyncram_fifo.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram_fifo.inc ;
; db/dcfifo_3in1.tdf                   ; yes             ; Auto-Generated Megafunction  ; J:/cmos_fpga_vga_bak/dev/db/dcfifo_3in1.tdf                        ;
; db/a_gray2bin_7ib.tdf                ; yes             ; Auto-Generated Megafunction  ; J:/cmos_fpga_vga_bak/dev/db/a_gray2bin_7ib.tdf                     ;
; db/a_graycounter_677.tdf             ; yes             ; Auto-Generated Megafunction  ; J:/cmos_fpga_vga_bak/dev/db/a_graycounter_677.tdf                  ;
; db/a_graycounter_2lc.tdf             ; yes             ; Auto-Generated Megafunction  ; J:/cmos_fpga_vga_bak/dev/db/a_graycounter_2lc.tdf                  ;
; db/altsyncram_6i51.tdf               ; yes             ; Auto-Generated Megafunction  ; J:/cmos_fpga_vga_bak/dev/db/altsyncram_6i51.tdf                    ;
; db/dffpipe_pe9.tdf                   ; yes             ; Auto-Generated Megafunction  ; J:/cmos_fpga_vga_bak/dev/db/dffpipe_pe9.tdf                        ;
; db/alt_synch_pipe_vd8.tdf            ; yes             ; Auto-Generated Megafunction  ; J:/cmos_fpga_vga_bak/dev/db/alt_synch_pipe_vd8.tdf                 ;
; db/dffpipe_qe9.tdf                   ; yes             ; Auto-Generated Megafunction  ; J:/cmos_fpga_vga_bak/dev/db/dffpipe_qe9.tdf                        ;
; db/cmpr_c66.tdf                      ; yes             ; Auto-Generated Megafunction  ; J:/cmos_fpga_vga_bak/dev/db/cmpr_c66.tdf                           ;
; db/cmpr_b66.tdf                      ; yes             ; Auto-Generated Megafunction  ; J:/cmos_fpga_vga_bak/dev/db/cmpr_b66.tdf                           ;
; db/mux_j28.tdf                       ; yes             ; Auto-Generated Megafunction  ; J:/cmos_fpga_vga_bak/dev/db/mux_j28.tdf                            ;
; db/dcfifo_min1.tdf                   ; yes             ; Auto-Generated Megafunction  ; J:/cmos_fpga_vga_bak/dev/db/dcfifo_min1.tdf                        ;
; db/alt_synch_pipe_e98.tdf            ; yes             ; Auto-Generated Megafunction  ; J:/cmos_fpga_vga_bak/dev/db/alt_synch_pipe_e98.tdf                 ;
; db/alt_synch_pipe_0e8.tdf            ; yes             ; Auto-Generated Megafunction  ; J:/cmos_fpga_vga_bak/dev/db/alt_synch_pipe_0e8.tdf                 ;
; db/dffpipe_re9.tdf                   ; yes             ; Auto-Generated Megafunction  ; J:/cmos_fpga_vga_bak/dev/db/dffpipe_re9.tdf                        ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,191                                                                         ;
;                                             ;                                                                               ;
; Total combinational functions               ; 1023                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                               ;
;     -- 4 input functions                    ; 610                                                                           ;
;     -- 3 input functions                    ; 163                                                                           ;
;     -- <=2 input functions                  ; 250                                                                           ;
;                                             ;                                                                               ;
; Logic elements by mode                      ;                                                                               ;
;     -- normal mode                          ; 853                                                                           ;
;     -- arithmetic mode                      ; 170                                                                           ;
;                                             ;                                                                               ;
; Total registers                             ; 515                                                                           ;
;     -- Dedicated logic registers            ; 515                                                                           ;
;     -- I/O registers                        ; 0                                                                             ;
;                                             ;                                                                               ;
; I/O pins                                    ; 113                                                                           ;
; Total memory bits                           ; 32768                                                                         ;
; Total PLLs                                  ; 1                                                                             ;
;     -- PLLs                                 ; 1                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 471                                                                           ;
; Total fan-out                               ; 6302                                                                          ;
; Average fan-out                             ; 3.47                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                            ; Library Name ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |cmos_fpga_vga                                      ; 1023 (1)          ; 515 (0)      ; 32768       ; 0            ; 0       ; 0         ; 113  ; 0            ; |cmos_fpga_vga                                                                                                                                                                                 ;              ;
;    |CMOS_Capture:u_CMOS_Capture|                    ; 34 (34)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|CMOS_Capture:u_CMOS_Capture                                                                                                                                                     ;              ;
;    |I2C_AV_Config:u_I2C_AV_Config|                  ; 410 (42)          ; 48 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|I2C_AV_Config:u_I2C_AV_Config                                                                                                                                                   ;              ;
;       |I2C_Controller:u0|                           ; 127 (127)         ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0                                                                                                                                 ;              ;
;       |I2C_OV7670_Config:u_I2C_OV7670_Config|       ; 241 (241)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config                                                                                                             ;              ;
;    |lcd_top:u_lcd_top|                              ; 77 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|lcd_top:u_lcd_top                                                                                                                                                               ;              ;
;       |lcd_driver:u_lcd_driver|                     ; 77 (77)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver                                                                                                                                       ;              ;
;    |sdbank_switch:u_sdbank_switch|                  ; 11 (11)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdbank_switch:u_sdbank_switch                                                                                                                                                   ;              ;
;    |sdram_2fifo_top:u_sdram_2fifo_top|              ; 453 (0)           ; 346 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top                                                                                                                                               ;              ;
;       |dcfifo_ctrl:u_dcfifo_ctrl|                   ; 272 (51)          ; 237 (45)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl                                                                                                                     ;              ;
;          |rdfifo:u_rdfifo|                          ; 109 (0)           ; 96 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo                                                                                                     ;              ;
;             |dcfifo:dcfifo_component|               ; 109 (0)           ; 96 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                             ;              ;
;                |dcfifo_min1:auto_generated|         ; 109 (15)          ; 96 (37)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated                                                  ;              ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                  ;              ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                  ;              ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ;              ;
;                   |a_graycounter_677:rdptr_g1p|     ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p                      ;              ;
;                   |alt_synch_pipe_0e8:ws_dgrp|      ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                       ;              ;
;                      |dffpipe_re9:dffpipe4|         ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4  ;              ;
;                   |altsyncram_6i51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram                         ;              ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ;              ;
;                   |dffpipe_pe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp                               ;              ;
;                   |dffpipe_pe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp                               ;              ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ;              ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ;              ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ;              ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ;              ;
;          |wrfifo:u_wrfifo|                          ; 112 (0)           ; 96 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo                                                                                                     ;              ;
;             |dcfifo:dcfifo_component|               ; 112 (0)           ; 96 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                             ;              ;
;                |dcfifo_3in1:auto_generated|         ; 112 (15)          ; 96 (37)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated                                                  ;              ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                  ;              ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                  ;              ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 24 (24)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ;              ;
;                   |a_graycounter_677:rdptr_g1p|     ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p                      ;              ;
;                   |alt_synch_pipe_vd8:rs_dgwp|      ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                       ;              ;
;                      |dffpipe_qe9:dffpipe11|        ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11 ;              ;
;                   |altsyncram_6i51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram                         ;              ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ;              ;
;                   |dffpipe_pe9:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp                               ;              ;
;                   |dffpipe_pe9:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp                               ;              ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ;              ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ;              ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ;              ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ;              ;
;       |sdram_top:u_sdramtop|                        ; 181 (0)           ; 109 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop                                                                                                                          ;              ;
;          |sdram_cmd:module_002|                     ; 63 (63)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002                                                                                                     ;              ;
;          |sdram_ctrl:module_001|                    ; 114 (114)         ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001                                                                                                    ;              ;
;          |sdram_wr_data:module_003|                 ; 4 (4)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003                                                                                                 ;              ;
;    |system_ctrl:u_system_ctrl|                      ; 37 (3)            ; 27 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|system_ctrl:u_system_ctrl                                                                                                                                                       ;              ;
;       |sdram_pll:u_sdram_pll|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                                                                                                                                 ;              ;
;          |altpll:altpll_component|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component                                                                                                         ;              ;
;       |system_delay:u_system_delay|                 ; 34 (34)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_fpga_vga|system_ctrl:u_system_ctrl|system_delay:u_system_delay                                                                                                                           ;              ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------+--------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                            ; IP Include File                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------+--------------------------------------------+
; Altera ; FIFO         ; 11.0    ; N/A          ; N/A          ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo ; J:/cmos_fpga_vga_bak/src/sdram_ip/rdfifo.v ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |cmos_fpga_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                             ; J:/cmos_fpga_vga_bak/core/sdram_pll.v      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------+--------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |cmos_fpga_vga|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST ;
+--------------+--------------+--------------+---------------------------+
; Name         ; mSetup_ST.00 ; mSetup_ST.10 ; mSetup_ST.01              ;
+--------------+--------------+--------------+---------------------------+
; mSetup_ST.00 ; 0            ; 0            ; 0                         ;
; mSetup_ST.01 ; 1            ; 0            ; 1                         ;
; mSetup_ST.10 ; 1            ; 1            ; 0                         ;
+--------------+--------------+--------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |cmos_fpga_vga|sdbank_switch:u_sdbank_switch|state_read                             ;
+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; state_read.011 ; state_read.010 ; state_read.001 ; state_read.000 ; state_read.100 ;
+----------------+----------------+----------------+----------------+----------------+----------------+
; state_read.000 ; 0              ; 0              ; 0              ; 0              ; 0              ;
; state_read.001 ; 0              ; 0              ; 1              ; 1              ; 0              ;
; state_read.010 ; 0              ; 1              ; 0              ; 1              ; 0              ;
; state_read.011 ; 1              ; 0              ; 0              ; 1              ; 0              ;
; state_read.100 ; 0              ; 0              ; 0              ; 1              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |cmos_fpga_vga|sdbank_switch:u_sdbank_switch|state_write                                  ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; state_write.011 ; state_write.010 ; state_write.001 ; state_write.000 ; state_write.100 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; state_write.000 ; 0               ; 0               ; 0               ; 0               ; 0               ;
; state_write.001 ; 0               ; 0               ; 1               ; 1               ; 0               ;
; state_write.010 ; 0               ; 1               ; 0               ; 1               ; 0               ;
; state_write.011 ; 1               ; 0               ; 0               ; 1               ; 0               ;
; state_write.100 ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r                                                                                                                                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; work_state_r.1011 ; work_state_r.1010 ; work_state_r.1001 ; work_state_r.1000 ; work_state_r.0111 ; work_state_r.0110 ; work_state_r.0101 ; work_state_r.0100 ; work_state_r.0011 ; work_state_r.0010 ; work_state_r.0001 ; work_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; work_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; work_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; work_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; work_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r                                                                                                  ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; init_state_r.1001 ; init_state_r.1000 ; init_state_r.0111 ; init_state_r.0110 ; init_state_r.0101 ; init_state_r.0100 ; init_state_r.0011 ; init_state_r.0010 ; init_state_r.0001 ; init_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; init_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; init_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; init_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; init_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0110 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0111 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.1000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.1001 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                   ; Reason for Removal                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[9,10] ; Lost fanout                                                                                           ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9,10] ; Lost fanout                                                                                           ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9,10] ; Lost fanout                                                                                           ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[9,10] ; Lost fanout                                                                                           ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[0..6]                                                                                  ; Merged with sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[7]               ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[0..6]                                                                                  ; Merged with sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[7]               ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                       ; Merged with sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0] ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[7]                                                                                     ; Stuck at GND due to stuck port data_in                                                                ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[7]                                                                                     ; Stuck at GND due to stuck port data_in                                                                ;
; sdbank_switch:u_sdbank_switch|state_read~2                                                                                                                      ; Lost fanout                                                                                           ;
; sdbank_switch:u_sdbank_switch|state_read~3                                                                                                                      ; Lost fanout                                                                                           ;
; sdbank_switch:u_sdbank_switch|state_write~2                                                                                                                     ; Lost fanout                                                                                           ;
; sdbank_switch:u_sdbank_switch|state_write~3                                                                                                                     ; Lost fanout                                                                                           ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~4                                                                     ; Lost fanout                                                                                           ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~5                                                                     ; Lost fanout                                                                                           ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~6                                                                     ; Lost fanout                                                                                           ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~7                                                                     ; Lost fanout                                                                                           ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~5                                                                     ; Lost fanout                                                                                           ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~6                                                                     ; Lost fanout                                                                                           ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~7                                                                     ; Lost fanout                                                                                           ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~8                                                                     ; Lost fanout                                                                                           ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0110                                                                  ; Stuck at GND due to stuck port data_in                                                                ;
; Total Number of Removed Registers = 38                                                                                                                          ;                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 515   ;
; Number of registers using Synchronous Clear  ; 108   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 496   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 248   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                     ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                            ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                            ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]                                                                            ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                            ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                             ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                           ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                           ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                           ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                           ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                           ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                           ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                           ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                           ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                           ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                           ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                          ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                          ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK                                                                                                                  ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0 ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0 ; 7       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|parity4    ; 4       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1                                                                                                                 ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2                                                                                                                 ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3                                                                                                                 ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1                                                                                                                 ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2                                                                                                                 ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3                                                                                                                 ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                               ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7    ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0 ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0 ; 7       ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                               ; 7       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|parity4    ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7    ; 4       ;
; Total number of inverted registers = 38                                                                                                                               ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                  ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                 ;                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |cmos_fpga_vga|CMOS_Capture:u_CMOS_Capture|X_Cont[7]                                                        ;                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                  ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]   ;                            ;
; 20:1               ; 5 bits    ; 65 LEs        ; 20 LEs               ; 45 LEs                 ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]  ;                            ;
; 34:1               ; 6 bits    ; 132 LEs       ; 48 LEs               ; 84 LEs                 ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11] ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r    ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                             ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                              ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                        ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                         ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                        ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                         ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe11 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                             ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                              ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_e98:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                        ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                         ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                        ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                         ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
; Parameter Name                ; Value                       ; Type                                                   ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped                                                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                                ;
; LOCK_HIGH                     ; 1                           ; Untyped                                                ;
; LOCK_LOW                      ; 1                           ; Untyped                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Signed Integer                                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Signed Integer                                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                                ;
; SKIP_VCO                      ; OFF                         ; Untyped                                                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                                ;
; BANDWIDTH                     ; 0                           ; Untyped                                                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                                ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                                                ;
; CLK2_MULTIPLY_BY              ; 5                           ; Signed Integer                                         ;
; CLK1_MULTIPLY_BY              ; 5                           ; Signed Integer                                         ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer                                         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                                ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                                ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                                                ;
; CLK2_DIVIDE_BY                ; 2                           ; Signed Integer                                         ;
; CLK1_DIVIDE_BY                ; 2                           ; Signed Integer                                         ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer                                         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK2_PHASE_SHIFT              ; -3000                       ; Untyped                                                ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK2_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                                ;
; VCO_MIN                       ; 0                           ; Untyped                                                ;
; VCO_MAX                       ; 0                           ; Untyped                                                ;
; VCO_CENTER                    ; 0                           ; Untyped                                                ;
; PFD_MIN                       ; 0                           ; Untyped                                                ;
; PFD_MAX                       ; 0                           ; Untyped                                                ;
; M_INITIAL                     ; 0                           ; Untyped                                                ;
; M                             ; 0                           ; Untyped                                                ;
; N                             ; 1                           ; Untyped                                                ;
; M2                            ; 1                           ; Untyped                                                ;
; N2                            ; 1                           ; Untyped                                                ;
; SS                            ; 1                           ; Untyped                                                ;
; C0_HIGH                       ; 0                           ; Untyped                                                ;
; C1_HIGH                       ; 0                           ; Untyped                                                ;
; C2_HIGH                       ; 0                           ; Untyped                                                ;
; C3_HIGH                       ; 0                           ; Untyped                                                ;
; C4_HIGH                       ; 0                           ; Untyped                                                ;
; C5_HIGH                       ; 0                           ; Untyped                                                ;
; C6_HIGH                       ; 0                           ; Untyped                                                ;
; C7_HIGH                       ; 0                           ; Untyped                                                ;
; C8_HIGH                       ; 0                           ; Untyped                                                ;
; C9_HIGH                       ; 0                           ; Untyped                                                ;
; C0_LOW                        ; 0                           ; Untyped                                                ;
; C1_LOW                        ; 0                           ; Untyped                                                ;
; C2_LOW                        ; 0                           ; Untyped                                                ;
; C3_LOW                        ; 0                           ; Untyped                                                ;
; C4_LOW                        ; 0                           ; Untyped                                                ;
; C5_LOW                        ; 0                           ; Untyped                                                ;
; C6_LOW                        ; 0                           ; Untyped                                                ;
; C7_LOW                        ; 0                           ; Untyped                                                ;
; C8_LOW                        ; 0                           ; Untyped                                                ;
; C9_LOW                        ; 0                           ; Untyped                                                ;
; C0_INITIAL                    ; 0                           ; Untyped                                                ;
; C1_INITIAL                    ; 0                           ; Untyped                                                ;
; C2_INITIAL                    ; 0                           ; Untyped                                                ;
; C3_INITIAL                    ; 0                           ; Untyped                                                ;
; C4_INITIAL                    ; 0                           ; Untyped                                                ;
; C5_INITIAL                    ; 0                           ; Untyped                                                ;
; C6_INITIAL                    ; 0                           ; Untyped                                                ;
; C7_INITIAL                    ; 0                           ; Untyped                                                ;
; C8_INITIAL                    ; 0                           ; Untyped                                                ;
; C9_INITIAL                    ; 0                           ; Untyped                                                ;
; C0_MODE                       ; BYPASS                      ; Untyped                                                ;
; C1_MODE                       ; BYPASS                      ; Untyped                                                ;
; C2_MODE                       ; BYPASS                      ; Untyped                                                ;
; C3_MODE                       ; BYPASS                      ; Untyped                                                ;
; C4_MODE                       ; BYPASS                      ; Untyped                                                ;
; C5_MODE                       ; BYPASS                      ; Untyped                                                ;
; C6_MODE                       ; BYPASS                      ; Untyped                                                ;
; C7_MODE                       ; BYPASS                      ; Untyped                                                ;
; C8_MODE                       ; BYPASS                      ; Untyped                                                ;
; C9_MODE                       ; BYPASS                      ; Untyped                                                ;
; C0_PH                         ; 0                           ; Untyped                                                ;
; C1_PH                         ; 0                           ; Untyped                                                ;
; C2_PH                         ; 0                           ; Untyped                                                ;
; C3_PH                         ; 0                           ; Untyped                                                ;
; C4_PH                         ; 0                           ; Untyped                                                ;
; C5_PH                         ; 0                           ; Untyped                                                ;
; C6_PH                         ; 0                           ; Untyped                                                ;
; C7_PH                         ; 0                           ; Untyped                                                ;
; C8_PH                         ; 0                           ; Untyped                                                ;
; C9_PH                         ; 0                           ; Untyped                                                ;
; L0_HIGH                       ; 1                           ; Untyped                                                ;
; L1_HIGH                       ; 1                           ; Untyped                                                ;
; G0_HIGH                       ; 1                           ; Untyped                                                ;
; G1_HIGH                       ; 1                           ; Untyped                                                ;
; G2_HIGH                       ; 1                           ; Untyped                                                ;
; G3_HIGH                       ; 1                           ; Untyped                                                ;
; E0_HIGH                       ; 1                           ; Untyped                                                ;
; E1_HIGH                       ; 1                           ; Untyped                                                ;
; E2_HIGH                       ; 1                           ; Untyped                                                ;
; E3_HIGH                       ; 1                           ; Untyped                                                ;
; L0_LOW                        ; 1                           ; Untyped                                                ;
; L1_LOW                        ; 1                           ; Untyped                                                ;
; G0_LOW                        ; 1                           ; Untyped                                                ;
; G1_LOW                        ; 1                           ; Untyped                                                ;
; G2_LOW                        ; 1                           ; Untyped                                                ;
; G3_LOW                        ; 1                           ; Untyped                                                ;
; E0_LOW                        ; 1                           ; Untyped                                                ;
; E1_LOW                        ; 1                           ; Untyped                                                ;
; E2_LOW                        ; 1                           ; Untyped                                                ;
; E3_LOW                        ; 1                           ; Untyped                                                ;
; L0_INITIAL                    ; 1                           ; Untyped                                                ;
; L1_INITIAL                    ; 1                           ; Untyped                                                ;
; G0_INITIAL                    ; 1                           ; Untyped                                                ;
; G1_INITIAL                    ; 1                           ; Untyped                                                ;
; G2_INITIAL                    ; 1                           ; Untyped                                                ;
; G3_INITIAL                    ; 1                           ; Untyped                                                ;
; E0_INITIAL                    ; 1                           ; Untyped                                                ;
; E1_INITIAL                    ; 1                           ; Untyped                                                ;
; E2_INITIAL                    ; 1                           ; Untyped                                                ;
; E3_INITIAL                    ; 1                           ; Untyped                                                ;
; L0_MODE                       ; BYPASS                      ; Untyped                                                ;
; L1_MODE                       ; BYPASS                      ; Untyped                                                ;
; G0_MODE                       ; BYPASS                      ; Untyped                                                ;
; G1_MODE                       ; BYPASS                      ; Untyped                                                ;
; G2_MODE                       ; BYPASS                      ; Untyped                                                ;
; G3_MODE                       ; BYPASS                      ; Untyped                                                ;
; E0_MODE                       ; BYPASS                      ; Untyped                                                ;
; E1_MODE                       ; BYPASS                      ; Untyped                                                ;
; E2_MODE                       ; BYPASS                      ; Untyped                                                ;
; E3_MODE                       ; BYPASS                      ; Untyped                                                ;
; L0_PH                         ; 0                           ; Untyped                                                ;
; L1_PH                         ; 0                           ; Untyped                                                ;
; G0_PH                         ; 0                           ; Untyped                                                ;
; G1_PH                         ; 0                           ; Untyped                                                ;
; G2_PH                         ; 0                           ; Untyped                                                ;
; G3_PH                         ; 0                           ; Untyped                                                ;
; E0_PH                         ; 0                           ; Untyped                                                ;
; E1_PH                         ; 0                           ; Untyped                                                ;
; E2_PH                         ; 0                           ; Untyped                                                ;
; E3_PH                         ; 0                           ; Untyped                                                ;
; M_PH                          ; 0                           ; Untyped                                                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                  ; Untyped                                                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK2                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                                                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; CBXI_PARAMETER                ; NOTHING                     ; Untyped                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                                ;
; WIDTH_CLOCK                   ; 6                           ; Untyped                                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                                ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                         ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001 ;
+----------------+-----------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                         ;
+----------------+-----------+----------------------------------------------------------------------------------------------+
; TRP_CLK        ; 000000100 ; Unsigned Binary                                                                              ;
; TRFC_CLK       ; 000000110 ; Unsigned Binary                                                                              ;
; TMRD_CLK       ; 000000110 ; Unsigned Binary                                                                              ;
; TRCD_CLK       ; 000000010 ; Unsigned Binary                                                                              ;
; TCL_CLK        ; 000000011 ; Unsigned Binary                                                                              ;
; TDAL_CLK       ; 000000011 ; Unsigned Binary                                                                              ;
+----------------+-----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                    ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                 ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                          ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_3in1  ; Untyped                                                                                                 ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                    ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                 ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                          ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_min1  ; Untyped                                                                                                 ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u_I2C_AV_Config ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; LUT_SIZE       ; 168      ; Signed Integer                                 ;
; CLK_Freq       ; 25000000 ; Signed Integer                                 ;
; I2C_Freq       ; 10000    ; Signed Integer                                 ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Read_DATA      ; 0     ; Signed Integer                                                                          ;
; SET_OV7670     ; 2     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                            ;
+-------------------------------+-------------------------------------------------------------------------+
; Name                          ; Value                                                                   ;
+-------------------------------+-------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                       ;
; Entity Instance               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                       ;
+-------------------------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                   ;
; Entity Instance            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                          ;
;     -- LPM_WIDTH           ; 16                                                                                                  ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                  ;
; Entity Instance            ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                          ;
;     -- LPM_WIDTH           ; 16                                                                                                  ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                  ;
+----------------------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "lcd_top:u_lcd_top"         ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; lcd_en   ; Output ; Info     ; Explicitly unconnected ;
; lcd_xpos ; Output ; Info     ; Explicitly unconnected ;
; lcd_ypos ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0" ;
+------------------+-------+----------+---------------------------------------+
; Port             ; Type  ; Severity ; Details                               ;
+------------------+-------+----------+---------------------------------------+
; I2C_DATA[21..18] ; Input ; Info     ; Stuck at GND                          ;
; I2C_DATA[23]     ; Input ; Info     ; Stuck at GND                          ;
; I2C_DATA[22]     ; Input ; Info     ; Stuck at VCC                          ;
; I2C_DATA[17]     ; Input ; Info     ; Stuck at VCC                          ;
; I2C_DATA[16]     ; Input ; Info     ; Stuck at GND                          ;
+------------------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u_I2C_AV_Config"                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; I2C_RDATA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LUT_INDEX ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo"                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo"                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[9..9]" have no fanouts ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl"                                                                                                                              ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_length    ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rd_length    ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wr_addr      ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "wr_addr[23..22]" will be connected to GND.                               ;
; wr_max_addr  ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "wr_max_addr[23..22]" will be connected to GND.                           ;
; rd_addr      ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "rd_addr[23..22]" will be connected to GND.                               ;
; rd_max_addr  ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "rd_max_addr[23..22]" will be connected to GND.                           ;
; sdram_wraddr ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (22 bits) it drives; bit(s) "sdram_wraddr[23..22]" have no fanouts                                               ;
; sdram_rdaddr ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (22 bits) it drives; bit(s) "sdram_rdaddr[23..22]" have no fanouts                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop"                                                                                                     ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; sys_wraddr ; Input ; Warning  ; Input port expression (22 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "sys_wraddr[23..22]" will be connected to GND. ;
; sys_rdaddr ; Input ; Warning  ; Input port expression (22 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "sys_rdaddr[23..22]" will be connected to GND. ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_2fifo_top:u_sdram_2fifo_top"                                                                                                                                                                ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_addr          ; Output ; Warning  ; Output or bidir port (13 bits) is wider than the port expression (12 bits) it drives; bit(s) "sdram_addr[12..12]" have no fanouts                                                  ;
; wr_length           ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "wr_length[9..9]" will be connected to GND.                                 ;
; wr_length[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_length[9]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_length           ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "rd_length[9..9]" will be connected to GND.                                 ;
; rd_length[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_length[9]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; wr_addr             ; Input  ; Warning  ; Input port expression (24 bits) is wider than the input port (22 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wr_addr[21..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_max_addr         ; Input  ; Warning  ; Input port expression (24 bits) is wider than the input port (22 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wr_max_addr[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; wr_max_addr[21..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_max_addr[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_max_addr[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_max_addr[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; wr_max_addr[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; wr_max_addr[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_addr             ; Input  ; Warning  ; Input port expression (24 bits) is wider than the input port (22 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rd_addr[21..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_max_addr         ; Input  ; Warning  ; Input port expression (24 bits) is wider than the input port (22 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rd_max_addr[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_max_addr[21..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_max_addr[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_max_addr[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_max_addr[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_max_addr[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_max_addr[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Dec 25 09:01:42 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cmos_fpga_vga -c cmos_fpga_vga
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/udp_ip/udp_send.v
    Info: Found entity 1: udp_send
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/udp_ip/udp_receive.v
    Info: Found entity 1: udp_receive
Info: Found 0 design units, including 0 entities, in source file /cmos_fpga_vga_bak/src/udp_ip/udp_para.v
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/udp_ip/udp.v
    Info: Found entity 1: udp
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/udp_ip/sys_reset.v
    Info: Found entity 1: sys_reset
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/udp_ip/fifo.v
    Info: Found entity 1: fifo
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/udp_ip/crc.v
    Info: Found entity 1: crc
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/udp_ip/check_sum.v
    Info: Found entity 1: checksum
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/core/sdram_pll.v
    Info: Found entity 1: sdram_pll
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/wrfifo.v
    Info: Found entity 1: wrfifo
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/sdram_wr_data.v
    Info: Found entity 1: sdram_wr_data
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/sdram_top.v
    Info: Found entity 1: sdram_top
Info: Found 0 design units, including 0 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/sdram_para.v
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/sdram_ctrl.v
    Info: Found entity 1: sdram_ctrl
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/sdram_cmd.v
    Info: Found entity 1: sdram_cmd
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/sdram_2fifo_top.v
    Info: Found entity 1: sdram_2fifo_top
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/sdbank_switch.v
    Info: Found entity 1: sdbank_switch
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/rdfifo.v
    Info: Found entity 1: rdfifo
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/sdram_ip/dcfifo_ctrl.v
    Info: Found entity 1: dcfifo_ctrl
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/ov7670_ip/i2c_ov7670_config.v
    Info: Found entity 1: I2C_OV7670_Config
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/ov7670_ip/i2c_controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/ov7670_ip/i2c_av_config.v
    Info: Found entity 1: I2C_AV_Config
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/ov7670_ip/cmos_capture.v
    Info: Found entity 1: CMOS_Capture
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/lcd_ip/lcd_top.v
    Info: Found entity 1: lcd_top
Info: Found 0 design units, including 0 entities, in source file /cmos_fpga_vga_bak/src/lcd_ip/lcd_para.v
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/lcd_ip/lcd_driver.v
    Info: Found entity 1: lcd_driver
Info: Found 2 design units, including 2 entities, in source file /cmos_fpga_vga_bak/src/system_ctrl.v
    Info: Found entity 1: system_ctrl
    Info: Found entity 2: system_delay
Info: Found 1 design units, including 1 entities, in source file /cmos_fpga_vga_bak/src/cmos_fpga_vga.v
    Info: Found entity 1: cmos_fpga_vga
Warning (10236): Verilog HDL Implicit Net warning at udp.v(101): created implicit net for "en"
Info: Elaborating entity "cmos_fpga_vga" for the top level hierarchy
Warning (10034): Output port "tx_data" at cmos_fpga_vga.v(49) has no driver
Warning (10034): Output port "tx_en" at cmos_fpga_vga.v(50) has no driver
Warning (10034): Output port "phy_rst_n" at cmos_fpga_vga.v(52) has no driver
Info: Elaborating entity "system_ctrl" for hierarchy "system_ctrl:u_system_ctrl"
Info: Elaborating entity "system_delay" for hierarchy "system_ctrl:u_system_ctrl|system_delay:u_system_delay"
Info: Elaborating entity "sdram_pll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll"
Info: Elaborating entity "altpll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component"
Info: Instantiated megafunction "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "2"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "5"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "2"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "5"
    Info: Parameter "clk2_phase_shift" = "-3000"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "sdram_2fifo_top" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top"
Info: Elaborating entity "sdram_top" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop"
Info: Elaborating entity "sdram_ctrl" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001"
Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(242): all case item expressions in this case statement are onehot
Info: Elaborating entity "sdram_cmd" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002"
Info: Elaborating entity "sdram_wr_data" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003"
Info: Elaborating entity "dcfifo_ctrl" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl"
Info: Elaborating entity "wrfifo" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo"
Info: Elaborating entity "dcfifo" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info: Instantiated megafunction "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_numwords" = "1024"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "10"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "3"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "3"
Warning: Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_3in1.tdf
    Info: Found entity 1: dcfifo_3in1
Info: Elaborating entity "dcfifo_3in1" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info: Found entity 1: a_gray2bin_7ib
Info: Elaborating entity "a_gray2bin_7ib" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info: Found entity 1: a_graycounter_677
Info: Elaborating entity "a_graycounter_677" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info: Found entity 1: a_graycounter_2lc
Info: Elaborating entity "a_graycounter_2lc" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6i51.tdf
    Info: Found entity 1: altsyncram_6i51
Info: Elaborating entity "altsyncram_6i51" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info: Found entity 1: alt_synch_pipe_vd8
Info: Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11"
Info: Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info: Found entity 1: cmpr_c66
Info: Elaborating entity "cmpr_c66" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info: Found entity 1: cmpr_b66
Info: Elaborating entity "cmpr_b66" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb"
Info: Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info: Found entity 1: mux_j28
Info: Elaborating entity "mux_j28" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info: Elaborating entity "rdfifo" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo"
Info: Elaborating entity "dcfifo" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info: Instantiated megafunction "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_numwords" = "1024"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "10"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "3"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "3"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_min1.tdf
    Info: Found entity 1: dcfifo_min1
Info: Elaborating entity "dcfifo_min1" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf
    Info: Found entity 1: alt_synch_pipe_e98
Info: Elaborating entity "alt_synch_pipe_e98" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_e98:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info: Found entity 1: alt_synch_pipe_0e8
Info: Elaborating entity "alt_synch_pipe_0e8" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info: Found entity 1: dffpipe_re9
Info: Elaborating entity "dffpipe_re9" for hierarchy "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4"
Info: Elaborating entity "sdbank_switch" for hierarchy "sdbank_switch:u_sdbank_switch"
Info: Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u_I2C_AV_Config"
Info: Elaborating entity "I2C_OV7670_Config" for hierarchy "I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config"
Info: Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0"
Info: Elaborating entity "CMOS_Capture" for hierarchy "CMOS_Capture:u_CMOS_Capture"
Info: Elaborating entity "lcd_top" for hierarchy "lcd_top:u_lcd_top"
Info: Elaborating entity "lcd_driver" for hierarchy "lcd_top:u_lcd_top|lcd_driver:u_lcd_driver"
Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_udqm" is stuck at GND
    Warning (13410): Pin "sdram_ldqm" is stuck at GND
    Warning (13410): Pin "lcd_sync" is stuck at GND
    Warning (13410): Pin "lcd_red[0]" is stuck at GND
    Warning (13410): Pin "lcd_red[1]" is stuck at GND
    Warning (13410): Pin "lcd_red[2]" is stuck at GND
    Warning (13410): Pin "lcd_red[3]" is stuck at GND
    Warning (13410): Pin "lcd_red[4]" is stuck at GND
    Warning (13410): Pin "lcd_green[0]" is stuck at GND
    Warning (13410): Pin "lcd_green[1]" is stuck at GND
    Warning (13410): Pin "lcd_green[2]" is stuck at GND
    Warning (13410): Pin "lcd_green[3]" is stuck at GND
    Warning (13410): Pin "lcd_blue[0]" is stuck at GND
    Warning (13410): Pin "lcd_blue[1]" is stuck at GND
    Warning (13410): Pin "lcd_blue[2]" is stuck at GND
    Warning (13410): Pin "lcd_blue[3]" is stuck at GND
    Warning (13410): Pin "lcd_blue[4]" is stuck at GND
    Warning (13410): Pin "cmos_rst_n" is stuck at VCC
    Warning (13410): Pin "cmos_pwdn" is stuck at GND
    Warning (13410): Pin "tx_data[0]" is stuck at GND
    Warning (13410): Pin "tx_data[1]" is stuck at GND
    Warning (13410): Pin "tx_data[2]" is stuck at GND
    Warning (13410): Pin "tx_data[3]" is stuck at GND
    Warning (13410): Pin "tx_en" is stuck at GND
    Warning (13410): Pin "phy_rst_n" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: 20 registers lost all their fanouts during netlist optimizations. The first 20 are displayed below.
    Info: Register "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "sdbank_switch:u_sdbank_switch|state_read~2" lost all its fanouts during netlist optimizations.
    Info: Register "sdbank_switch:u_sdbank_switch|state_read~3" lost all its fanouts during netlist optimizations.
    Info: Register "sdbank_switch:u_sdbank_switch|state_write~2" lost all its fanouts during netlist optimizations.
    Info: Register "sdbank_switch:u_sdbank_switch|state_write~3" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~4" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~5" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~6" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~7" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~5" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~6" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~7" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~8" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|pll"
Warning: Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rx_dv"
    Warning (15610): No output dependent on input pin "phy_clk_rx"
    Warning (15610): No output dependent on input pin "phy_clk_tx"
    Warning (15610): No output dependent on input pin "key1"
    Warning (15610): No output dependent on input pin "rx_data[0]"
    Warning (15610): No output dependent on input pin "rx_data[1]"
    Warning (15610): No output dependent on input pin "rx_data[2]"
    Warning (15610): No output dependent on input pin "rx_data[3]"
Info: Implemented 1353 device resources after synthesis - the final resource count might be different
    Info: Implemented 21 input pins
    Info: Implemented 75 output pins
    Info: Implemented 17 bidirectional pins
    Info: Implemented 1207 logic cells
    Info: Implemented 32 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 274 megabytes
    Info: Processing ended: Fri Dec 25 09:01:55 2015
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13


