{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615172068680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615172068694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 07 20:54:28 2021 " "Processing started: Sun Mar 07 20:54:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615172068694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172068694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RGBpong -c RGBpong " "Command: quartus_map --read_settings_files=on --write_settings_files=off RGBpong -c RGBpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172068694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615172069831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615172069831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/syncvga800x525/syncvga800x525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/syncvga800x525/syncvga800x525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncVGA800x525-ARC " "Found design unit 1: SyncVGA800x525-ARC" {  } { { "../SyncVGA800x525/SyncVGA800x525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172088297 ""} { "Info" "ISGN_ENTITY_NAME" "1 SyncVGA800x525 " "Found entity 1: SyncVGA800x525" {  } { { "../SyncVGA800x525/SyncVGA800x525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172088297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/masuno10b/masuno10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/masuno10b/masuno10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MasUno10b-ARC " "Found design unit 1: MasUno10b-ARC" {  } { { "../MasUno10b/MasUno10b.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/MasUno10b/MasUno10b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172088310 ""} { "Info" "ISGN_ENTITY_NAME" "1 MasUno10b " "Found entity 1: MasUno10b" {  } { { "../MasUno10b/MasUno10b.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/MasUno10b/MasUno10b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172088310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/halfadder/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/halfadder/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-ARC " "Found design unit 1: HalfAdder-ARC" {  } { { "../HalfAdder/HalfAdder.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/HalfAdder/HalfAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172088323 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../HalfAdder/HalfAdder.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/HalfAdder/HalfAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172088323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contadormod800/contadormod800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contadormod800/contadormod800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorMod800-ARC " "Found design unit 1: ContadorMod800-ARC" {  } { { "../ContadorMod800/ContadorMod800.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod800/ContadorMod800.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172088337 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorMod800 " "Found entity 1: ContadorMod800" {  } { { "../ContadorMod800/ContadorMod800.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod800/ContadorMod800.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172088337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contadormod525/contadormod525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contadormod525/contadormod525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorMod525-ARC " "Found design unit 1: ContadorMod525-ARC" {  } { { "../ContadorMod525/ContadorMod525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod525/ContadorMod525.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172088353 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorMod525 " "Found entity 1: ContadorMod525" {  } { { "../ContadorMod525/ContadorMod525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod525/ContadorMod525.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172088353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contador10b/contador10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contador10b/contador10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador10b-ARC " "Found design unit 1: Contador10b-ARC" {  } { { "../Contador10b/Contador10b.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/Contador10b/Contador10b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172088371 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador10b " "Found entity 1: Contador10b" {  } { { "../Contador10b/Contador10b.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/Contador10b/Contador10b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172088371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbpong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgbpong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGBpong-ARC " "Found design unit 1: RGBpong-ARC" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172088391 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGBpong " "Found entity 1: RGBpong" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172088391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RGBpong " "Elaborating entity \"RGBpong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615172088540 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PADDLE_HEIGHT RGBpong.vhd(84) " "VHDL Signal Declaration warning at RGBpong.vhd(84): used explicit default value for signal \"PADDLE_HEIGHT\" because signal was never assigned a value" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1615172088548 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PADDLE_WIDTH RGBpong.vhd(85) " "VHDL Signal Declaration warning at RGBpong.vhd(85): used explicit default value for signal \"PADDLE_WIDTH\" because signal was never assigned a value" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 85 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1615172088548 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PAR_SWITCH1 RGBpong.vhd(248) " "VHDL Process Statement warning at RGBpong.vhd(248): signal \"PAR_SWITCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172088548 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADDLE_HEIGHT RGBpong.vhd(248) " "VHDL Process Statement warning at RGBpong.vhd(248): signal \"PADDLE_HEIGHT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172088548 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PAR_SWITCH1 RGBpong.vhd(251) " "VHDL Process Statement warning at RGBpong.vhd(251): signal \"PAR_SWITCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172088549 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADDLE_HEIGHT RGBpong.vhd(251) " "VHDL Process Statement warning at RGBpong.vhd(251): signal \"PADDLE_HEIGHT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172088549 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PAR_SWITCH2 RGBpong.vhd(256) " "VHDL Process Statement warning at RGBpong.vhd(256): signal \"PAR_SWITCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172088549 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADDLE_HEIGHT RGBpong.vhd(256) " "VHDL Process Statement warning at RGBpong.vhd(256): signal \"PADDLE_HEIGHT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172088549 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PAR_SWITCH2 RGBpong.vhd(259) " "VHDL Process Statement warning at RGBpong.vhd(259): signal \"PAR_SWITCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172088549 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADDLE_HEIGHT RGBpong.vhd(259) " "VHDL Process Statement warning at RGBpong.vhd(259): signal \"PADDLE_HEIGHT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172088549 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADDLE_WIDTH RGBpong.vhd(273) " "VHDL Process Statement warning at RGBpong.vhd(273): signal \"PADDLE_WIDTH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172088550 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADDLE_HEIGHT RGBpong.vhd(274) " "VHDL Process Statement warning at RGBpong.vhd(274): signal \"PADDLE_HEIGHT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172088550 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADDLE_WIDTH RGBpong.vhd(280) " "VHDL Process Statement warning at RGBpong.vhd(280): signal \"PADDLE_WIDTH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172088550 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADDLE_HEIGHT RGBpong.vhd(281) " "VHDL Process Statement warning at RGBpong.vhd(281): signal \"PADDLE_HEIGHT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172088550 "|RGBpong"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEFT_PADDLE_Y RGBpong.vhd(232) " "VHDL Process Statement warning at RGBpong.vhd(232): inferring latch(es) for signal or variable \"LEFT_PADDLE_Y\", which holds its previous value in one or more paths through the process" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1615172088550 "|RGBpong"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RIGHT_PADDLE_Y RGBpong.vhd(232) " "VHDL Process Statement warning at RGBpong.vhd(232): inferring latch(es) for signal or variable \"RIGHT_PADDLE_Y\", which holds its previous value in one or more paths through the process" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1615172088550 "|RGBpong"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R RGBpong.vhd(232) " "VHDL Process Statement warning at RGBpong.vhd(232): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1615172088550 "|RGBpong"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G RGBpong.vhd(232) " "VHDL Process Statement warning at RGBpong.vhd(232): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1615172088550 "|RGBpong"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B RGBpong.vhd(232) " "VHDL Process Statement warning at RGBpong.vhd(232): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1615172088550 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] RGBpong.vhd(232) " "Inferred latch for \"B\[0\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088550 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] RGBpong.vhd(232) " "Inferred latch for \"B\[1\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088552 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] RGBpong.vhd(232) " "Inferred latch for \"B\[2\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088552 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] RGBpong.vhd(232) " "Inferred latch for \"B\[3\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088552 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] RGBpong.vhd(232) " "Inferred latch for \"G\[0\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088552 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] RGBpong.vhd(232) " "Inferred latch for \"G\[1\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088552 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] RGBpong.vhd(232) " "Inferred latch for \"G\[2\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088553 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] RGBpong.vhd(232) " "Inferred latch for \"G\[3\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088553 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] RGBpong.vhd(232) " "Inferred latch for \"R\[0\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088553 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] RGBpong.vhd(232) " "Inferred latch for \"R\[1\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088553 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] RGBpong.vhd(232) " "Inferred latch for \"R\[2\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088553 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] RGBpong.vhd(232) " "Inferred latch for \"R\[3\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088553 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[0\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[0\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088553 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[1\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[1\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088553 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[2\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[2\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088554 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[3\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[3\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088554 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[4\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[4\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088554 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[5\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[5\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088554 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[6\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[6\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088554 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[7\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[7\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088554 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[8\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[8\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088554 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[9\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[9\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088554 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[0\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[0\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088554 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[1\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[1\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088554 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[2\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[2\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088554 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[3\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[3\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088554 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[4\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[4\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088554 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[5\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[5\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088554 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[6\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[6\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088554 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[7\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[7\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088554 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[8\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[8\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088554 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[9\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[9\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172088554 "|RGBpong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncVGA800x525 SyncVGA800x525:SYNC " "Elaborating entity \"SyncVGA800x525\" for hierarchy \"SyncVGA800x525:SYNC\"" {  } { { "RGBpong.vhd" "SYNC" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615172088559 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C SyncVGA800x525.vhd(34) " "Verilog HDL or VHDL warning at SyncVGA800x525.vhd(34): object \"C\" assigned a value but never read" {  } { { "../SyncVGA800x525/SyncVGA800x525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615172088559 "|RGBpong|SyncVGA800x525:SYNC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorMod800 SyncVGA800x525:SYNC\|ContadorMod800:I0 " "Elaborating entity \"ContadorMod800\" for hierarchy \"SyncVGA800x525:SYNC\|ContadorMod800:I0\"" {  } { { "../SyncVGA800x525/SyncVGA800x525.vhd" "I0" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615172088571 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CarryOut ContadorMod800.vhd(23) " "Verilog HDL or VHDL warning at ContadorMod800.vhd(23): object \"CarryOut\" assigned a value but never read" {  } { { "../ContadorMod800/ContadorMod800.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod800/ContadorMod800.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615172088571 "|RGBpong|SyncVGA800x525:SYNC|ContadorMod800:I0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador10b SyncVGA800x525:SYNC\|ContadorMod800:I0\|Contador10b:I0 " "Elaborating entity \"Contador10b\" for hierarchy \"SyncVGA800x525:SYNC\|ContadorMod800:I0\|Contador10b:I0\"" {  } { { "../ContadorMod800/ContadorMod800.vhd" "I0" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod800/ContadorMod800.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615172088580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MasUno10b SyncVGA800x525:SYNC\|ContadorMod800:I0\|Contador10b:I0\|MasUno10b:I0 " "Elaborating entity \"MasUno10b\" for hierarchy \"SyncVGA800x525:SYNC\|ContadorMod800:I0\|Contador10b:I0\|MasUno10b:I0\"" {  } { { "../Contador10b/Contador10b.vhd" "I0" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/Contador10b/Contador10b.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615172088587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder SyncVGA800x525:SYNC\|ContadorMod800:I0\|Contador10b:I0\|MasUno10b:I0\|HalfAdder:I0 " "Elaborating entity \"HalfAdder\" for hierarchy \"SyncVGA800x525:SYNC\|ContadorMod800:I0\|Contador10b:I0\|MasUno10b:I0\|HalfAdder:I0\"" {  } { { "../MasUno10b/MasUno10b.vhd" "I0" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/MasUno10b/MasUno10b.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615172088591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorMod525 SyncVGA800x525:SYNC\|ContadorMod525:I1 " "Elaborating entity \"ContadorMod525\" for hierarchy \"SyncVGA800x525:SYNC\|ContadorMod525:I1\"" {  } { { "../SyncVGA800x525/SyncVGA800x525.vhd" "I1" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615172088661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[9\] " "Latch \\P7:LEFT_PADDLE_Y\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089902 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[8\] " "Latch \\P7:LEFT_PADDLE_Y\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089902 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[7\] " "Latch \\P7:LEFT_PADDLE_Y\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089902 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[6\] " "Latch \\P7:LEFT_PADDLE_Y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089902 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[5\] " "Latch \\P7:LEFT_PADDLE_Y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089902 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[4\] " "Latch \\P7:LEFT_PADDLE_Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089902 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[3\] " "Latch \\P7:LEFT_PADDLE_Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089902 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[2\] " "Latch \\P7:LEFT_PADDLE_Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089907 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[1\] " "Latch \\P7:LEFT_PADDLE_Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089907 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[0\] " "Latch \\P7:LEFT_PADDLE_Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089907 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[9\] " "Latch \\P7:RIGHT_PADDLE_Y\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089907 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[8\] " "Latch \\P7:RIGHT_PADDLE_Y\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089907 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[7\] " "Latch \\P7:RIGHT_PADDLE_Y\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089907 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[6\] " "Latch \\P7:RIGHT_PADDLE_Y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089908 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[5\] " "Latch \\P7:RIGHT_PADDLE_Y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089908 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[4\] " "Latch \\P7:RIGHT_PADDLE_Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089908 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[3\] " "Latch \\P7:RIGHT_PADDLE_Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089908 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[2\] " "Latch \\P7:RIGHT_PADDLE_Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089909 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[1\] " "Latch \\P7:RIGHT_PADDLE_Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089909 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[0\] " "Latch \\P7:RIGHT_PADDLE_Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172089909 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172089909 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R\[3\] GND " "Pin \"R\[3\]\" is stuck at GND" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615172090208 "|RGBpong|R[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1615172090208 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615172090398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615172091587 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615172091587 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "334 " "Implemented 334 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615172091714 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615172091714 ""} { "Info" "ICUT_CUT_TM_LCELLS" "313 " "Implemented 313 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615172091714 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615172091714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615172091762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 07 20:54:51 2021 " "Processing ended: Sun Mar 07 20:54:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615172091762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615172091762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615172091762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172091762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1615172094051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615172094064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 07 20:54:53 2021 " "Processing started: Sun Mar 07 20:54:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615172094064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1615172094064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RGBpong -c RGBpong " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RGBpong -c RGBpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1615172094064 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1615172094583 ""}
{ "Info" "0" "" "Project  = RGBpong" {  } {  } 0 0 "Project  = RGBpong" 0 0 "Fitter" 0 0 1615172094587 ""}
{ "Info" "0" "" "Revision = RGBpong" {  } {  } 0 0 "Revision = RGBpong" 0 0 "Fitter" 0 0 1615172094588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1615172094758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1615172094758 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RGBpong 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"RGBpong\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1615172094780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615172094874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615172094877 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1615172095201 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1615172095247 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1615172096147 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615172096165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615172096165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615172096165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615172096165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615172096165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615172096165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615172096165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615172096165 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1615172096165 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615172096169 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615172096169 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615172096169 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615172096169 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1615172096174 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1615172096631 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "The Timing Analyzer is analyzing 31 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1615172097279 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RGBpong.sdc " "Synopsys Design Constraints File file not found: 'RGBpong.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1615172097280 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1615172097280 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~10  from: datac  to: combout " "Cell: LEFT_PADDLE_Y~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172097284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~10  from: datad  to: combout " "Cell: LEFT_PADDLE_Y~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172097284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~4  from: datad  to: combout " "Cell: LEFT_PADDLE_Y~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172097284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~5  from: datad  to: combout " "Cell: LEFT_PADDLE_Y~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172097284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~6  from: datad  to: combout " "Cell: LEFT_PADDLE_Y~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172097284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~7  from: datad  to: combout " "Cell: LEFT_PADDLE_Y~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172097284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LessThan1~0  from: dataa  to: combout " "Cell: LessThan1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172097284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LessThan1~1  from: dataa  to: combout " "Cell: LessThan1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172097284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LessThan3~0  from: dataa  to: combout " "Cell: LessThan3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172097284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LessThan3~1  from: dataa  to: combout " "Cell: LessThan3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172097284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~10  from: datac  to: combout " "Cell: RIGHT_PADDLE_Y~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172097284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~10  from: datad  to: combout " "Cell: RIGHT_PADDLE_Y~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172097284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~4  from: datad  to: combout " "Cell: RIGHT_PADDLE_Y~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172097284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~5  from: datad  to: combout " "Cell: RIGHT_PADDLE_Y~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172097284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~6  from: datad  to: combout " "Cell: RIGHT_PADDLE_Y~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172097284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~7  from: datad  to: combout " "Cell: RIGHT_PADDLE_Y~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172097284 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1615172097284 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1615172097286 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1615172097286 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1615172097287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615172097359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EDO_Y.VISIBLE_Y " "Destination node EDO_Y.VISIBLE_Y" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615172097359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EDO_X.VISIBLE_X " "Destination node EDO_X.VISIBLE_X" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615172097359 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1615172097359 ""}  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615172097359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "\\P7:LEFT_PADDLE_Y\[0\]~3  " "Automatically promoted node \\P7:LEFT_PADDLE_Y\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615172097359 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615172097359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "\\P7:RIGHT_PADDLE_Y\[0\]~3  " "Automatically promoted node \\P7:RIGHT_PADDLE_Y\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615172097359 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615172097359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node RST~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615172097359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SyncVGA800x525:SYNC\|ContadorMod800:I0\|RST_MOD800~0 " "Destination node SyncVGA800x525:SYNC\|ContadorMod800:I0\|RST_MOD800~0" {  } { { "../ContadorMod800/ContadorMod800.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod800/ContadorMod800.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615172097359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SyncVGA800x525:SYNC\|ContadorMod525:I1\|Q\[0\]~0 " "Destination node SyncVGA800x525:SYNC\|ContadorMod525:I1\|Q\[0\]~0" {  } { { "../ContadorMod525/ContadorMod525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod525/ContadorMod525.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615172097359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SyncVGA800x525:SYNC\|ContadorMod525:I1\|Q\[9\]~2 " "Destination node SyncVGA800x525:SYNC\|ContadorMod525:I1\|Q\[9\]~2" {  } { { "../ContadorMod525/ContadorMod525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod525/ContadorMod525.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615172097359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SyncVGA800x525:SYNC\|ContadorMod525:I1\|Q\[2\]~3 " "Destination node SyncVGA800x525:SYNC\|ContadorMod525:I1\|Q\[2\]~3" {  } { { "../ContadorMod525/ContadorMod525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod525/ContadorMod525.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615172097359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SyncVGA800x525:SYNC\|ContadorMod525:I1\|Q\[1\]~12 " "Destination node SyncVGA800x525:SYNC\|ContadorMod525:I1\|Q\[1\]~12" {  } { { "../ContadorMod525/ContadorMod525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod525/ContadorMod525.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615172097359 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1615172097359 ""}  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615172097359 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1615172098311 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615172098311 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615172098311 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615172098314 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615172098315 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1615172098316 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1615172098316 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1615172098317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1615172098351 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1615172098351 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1615172098351 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 2.5V 5 14 0 " "Number of I/O pins in group: 19 (unused VREF, 2.5V VCCIO, 5 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1615172098356 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1615172098356 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1615172098356 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615172098357 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615172098357 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615172098357 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615172098357 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615172098357 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615172098357 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615172098357 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615172098357 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615172098357 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1615172098357 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1615172098357 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615172098440 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1615172098462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1615172101648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615172101980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1615172102069 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1615172111497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615172111497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1615172118568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y33 X32_Y43 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43" {  } { { "loc" "" { Generic "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43"} { { 12 { 0 ""} 22 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1615172120885 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1615172120885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1615172123482 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1615172123482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615172123488 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.92 " "Total time spent on timing analysis during the Fitter is 0.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1615172123800 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615172123810 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1615172123810 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615172124341 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615172124342 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1615172124342 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615172124711 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615172125689 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/output_files/RGBpong.fit.smsg " "Generated suppressed messages file C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/output_files/RGBpong.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1615172126120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5636 " "Peak virtual memory: 5636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615172126763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 07 20:55:26 2021 " "Processing ended: Sun Mar 07 20:55:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615172126763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615172126763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615172126763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1615172126763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1615172128620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615172128631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 07 20:55:28 2021 " "Processing started: Sun Mar 07 20:55:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615172128631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1615172128631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RGBpong -c RGBpong " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RGBpong -c RGBpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1615172128631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1615172129304 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1615172131892 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1615172132067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615172133449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 07 20:55:33 2021 " "Processing ended: Sun Mar 07 20:55:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615172133449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615172133449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615172133449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1615172133449 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1615172134349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1615172135379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615172135393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 07 20:55:34 2021 " "Processing started: Sun Mar 07 20:55:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615172135393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1615172135393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RGBpong -c RGBpong " "Command: quartus_sta RGBpong -c RGBpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1615172135393 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1615172135672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1615172136953 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1615172136953 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615172137061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615172137061 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "The Timing Analyzer is analyzing 31 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1615172137403 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RGBpong.sdc " "Synopsys Design Constraints File file not found: 'RGBpong.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1615172137436 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1615172137437 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PAR_SWITCH1\[0\] PAR_SWITCH1\[0\] " "create_clock -period 1.000 -name PAR_SWITCH1\[0\] PAR_SWITCH1\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615172137438 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615172137438 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PAR_SWITCH2\[0\] PAR_SWITCH2\[0\] " "create_clock -period 1.000 -name PAR_SWITCH2\[0\] PAR_SWITCH2\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615172137438 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615172137438 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~10  from: datac  to: combout " "Cell: LEFT_PADDLE_Y~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172137440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~10  from: datad  to: combout " "Cell: LEFT_PADDLE_Y~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172137440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~4  from: datac  to: combout " "Cell: LEFT_PADDLE_Y~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172137440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~5  from: datad  to: combout " "Cell: LEFT_PADDLE_Y~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172137440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~6  from: datac  to: combout " "Cell: LEFT_PADDLE_Y~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172137440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~7  from: datac  to: combout " "Cell: LEFT_PADDLE_Y~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172137440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LessThan1~0  from: datad  to: combout " "Cell: LessThan1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172137440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LessThan1~1  from: datac  to: combout " "Cell: LessThan1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172137440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LessThan3~0  from: datac  to: combout " "Cell: LessThan3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172137440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LessThan3~1  from: datac  to: combout " "Cell: LessThan3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172137440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~10  from: datac  to: combout " "Cell: RIGHT_PADDLE_Y~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172137440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~10  from: datad  to: combout " "Cell: RIGHT_PADDLE_Y~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172137440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~4  from: datad  to: combout " "Cell: RIGHT_PADDLE_Y~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172137440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~5  from: datac  to: combout " "Cell: RIGHT_PADDLE_Y~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172137440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~6  from: datad  to: combout " "Cell: RIGHT_PADDLE_Y~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172137440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~7  from: datac  to: combout " "Cell: RIGHT_PADDLE_Y~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172137440 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615172137440 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1615172137442 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615172137443 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1615172137445 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1615172137458 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1615172137471 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615172137476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.412 " "Worst-case setup slack is -16.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.412            -162.671 PAR_SWITCH1\[0\]  " "  -16.412            -162.671 PAR_SWITCH1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.215            -160.219 PAR_SWITCH2\[0\]  " "  -16.215            -160.219 PAR_SWITCH2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.209             -41.628 CLK  " "   -2.209             -41.628 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615172137480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 CLK  " "    0.307               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.467               0.000 PAR_SWITCH2\[0\]  " "    1.467               0.000 PAR_SWITCH2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.902               0.000 PAR_SWITCH1\[0\]  " "    1.902               0.000 PAR_SWITCH1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615172137488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.134 " "Worst-case recovery slack is -2.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.134             -39.288 CLK  " "   -2.134             -39.288 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615172137492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.651 " "Worst-case removal slack is 1.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.651               0.000 CLK  " "    1.651               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615172137497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -135.442 PAR_SWITCH2\[0\]  " "   -3.000            -135.442 PAR_SWITCH2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -121.292 PAR_SWITCH1\[0\]  " "   -3.000            -121.292 PAR_SWITCH1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.882 CLK  " "   -3.000             -40.882 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172137500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615172137500 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615172137520 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1615172137550 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1615172137550 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1615172140806 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~10  from: datac  to: combout " "Cell: LEFT_PADDLE_Y~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172140883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~10  from: datad  to: combout " "Cell: LEFT_PADDLE_Y~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172140883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~4  from: datac  to: combout " "Cell: LEFT_PADDLE_Y~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172140883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~5  from: datad  to: combout " "Cell: LEFT_PADDLE_Y~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172140883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~6  from: datac  to: combout " "Cell: LEFT_PADDLE_Y~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172140883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~7  from: datac  to: combout " "Cell: LEFT_PADDLE_Y~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172140883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LessThan1~0  from: datad  to: combout " "Cell: LessThan1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172140883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LessThan1~1  from: datac  to: combout " "Cell: LessThan1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172140883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LessThan3~0  from: datac  to: combout " "Cell: LessThan3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172140883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LessThan3~1  from: datac  to: combout " "Cell: LessThan3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172140883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~10  from: datac  to: combout " "Cell: RIGHT_PADDLE_Y~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172140883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~10  from: datad  to: combout " "Cell: RIGHT_PADDLE_Y~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172140883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~4  from: datad  to: combout " "Cell: RIGHT_PADDLE_Y~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172140883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~5  from: datac  to: combout " "Cell: RIGHT_PADDLE_Y~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172140883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~6  from: datad  to: combout " "Cell: RIGHT_PADDLE_Y~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172140883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~7  from: datac  to: combout " "Cell: RIGHT_PADDLE_Y~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172140883 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615172140883 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615172140884 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615172140900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.901 " "Worst-case setup slack is -14.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.901            -147.487 PAR_SWITCH1\[0\]  " "  -14.901            -147.487 PAR_SWITCH1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.721            -145.292 PAR_SWITCH2\[0\]  " "  -14.721            -145.292 PAR_SWITCH2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.895             -35.193 CLK  " "   -1.895             -35.193 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615172140903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.279 " "Worst-case hold slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 CLK  " "    0.279               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.395               0.000 PAR_SWITCH2\[0\]  " "    1.395               0.000 PAR_SWITCH2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.819               0.000 PAR_SWITCH1\[0\]  " "    1.819               0.000 PAR_SWITCH1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615172140912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.872 " "Worst-case recovery slack is -1.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.872             -34.272 CLK  " "   -1.872             -34.272 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615172140918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.510 " "Worst-case removal slack is 1.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.510               0.000 CLK  " "    1.510               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615172140924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -118.056 PAR_SWITCH2\[0\]  " "   -3.000            -118.056 PAR_SWITCH2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -102.772 PAR_SWITCH1\[0\]  " "   -3.000            -102.772 PAR_SWITCH1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.882 CLK  " "   -3.000             -40.882 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172140928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615172140928 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615172140949 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~10  from: datac  to: combout " "Cell: LEFT_PADDLE_Y~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172141163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~10  from: datad  to: combout " "Cell: LEFT_PADDLE_Y~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172141163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~4  from: datac  to: combout " "Cell: LEFT_PADDLE_Y~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172141163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~5  from: datad  to: combout " "Cell: LEFT_PADDLE_Y~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172141163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~6  from: datac  to: combout " "Cell: LEFT_PADDLE_Y~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172141163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LEFT_PADDLE_Y~7  from: datac  to: combout " "Cell: LEFT_PADDLE_Y~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172141163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LessThan1~0  from: datad  to: combout " "Cell: LessThan1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172141163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LessThan1~1  from: datac  to: combout " "Cell: LessThan1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172141163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LessThan3~0  from: datac  to: combout " "Cell: LessThan3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172141163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LessThan3~1  from: datac  to: combout " "Cell: LessThan3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172141163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~10  from: datac  to: combout " "Cell: RIGHT_PADDLE_Y~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172141163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~10  from: datad  to: combout " "Cell: RIGHT_PADDLE_Y~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172141163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~4  from: datad  to: combout " "Cell: RIGHT_PADDLE_Y~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172141163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~5  from: datac  to: combout " "Cell: RIGHT_PADDLE_Y~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172141163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~6  from: datad  to: combout " "Cell: RIGHT_PADDLE_Y~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172141163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RIGHT_PADDLE_Y~7  from: datac  to: combout " "Cell: RIGHT_PADDLE_Y~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615172141163 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615172141163 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615172141171 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615172141175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.913 " "Worst-case setup slack is -7.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.913             -78.345 PAR_SWITCH1\[0\]  " "   -7.913             -78.345 PAR_SWITCH1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.704             -76.003 PAR_SWITCH2\[0\]  " "   -7.704             -76.003 PAR_SWITCH2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.546              -6.507 CLK  " "   -0.546              -6.507 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615172141180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 CLK  " "    0.140               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 PAR_SWITCH2\[0\]  " "    0.554               0.000 PAR_SWITCH2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.723               0.000 PAR_SWITCH1\[0\]  " "    0.723               0.000 PAR_SWITCH1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615172141188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.513 " "Worst-case recovery slack is -0.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513              -8.458 CLK  " "   -0.513              -8.458 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615172141192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.770 " "Worst-case removal slack is 0.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.770               0.000 CLK  " "    0.770               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615172141196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.629 PAR_SWITCH2\[0\]  " "   -3.000             -45.629 PAR_SWITCH2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.017 PAR_SWITCH1\[0\]  " "   -3.000             -42.017 PAR_SWITCH1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.757 CLK  " "   -3.000             -34.757 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615172141199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615172141199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615172142366 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615172142366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615172142446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 07 20:55:42 2021 " "Processing ended: Sun Mar 07 20:55:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615172142446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615172142446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615172142446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615172142446 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus Prime Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615172143276 ""}
