#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct  3 05:43:32 2023
# Process ID: 16813
# Current directory: /sim2/akashl/ember-fpga
# Command line: vivado ember-genesys2.xpr
# Log file: /sim2/akashl/ember-fpga/vivado.log
# Journal file: /sim2/akashl/ember-fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ember-genesys2.xpr
update_compile_order -fileset sources_1
update_module_reference ember_fpga_clkmux_0_0
update_module_reference ember_fpga_rram_top_wrapper_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 5000 -nworst 5000 -input_pins -routable_nets -name timing_2
report_timing -to [get_pins [list ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[0] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[1] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[2] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[3] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[4] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[5] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[6] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[7] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[8] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[9] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[10] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[11] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[12] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[13] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[14] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[15] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[16] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[17] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[18] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[19] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[20] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[21] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[22] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[23] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[24] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[25] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[26] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[27] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[28] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[29] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[30] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[31] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[32] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[33] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[34] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[35] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[36] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[37] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[38] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[39] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[40] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[41] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[42] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[43] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[44] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[45] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[46] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[47] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[0] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[1] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[2] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[3] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[4] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[5] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[6] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[7] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[8] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[9] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[10] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[11] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[12] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[13] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[14] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[15] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[16] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[17] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[18] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[19] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[20] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[21] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[22] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[23] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[24] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[25] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[26] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[27] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[28] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[29] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[30] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[31] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[32] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[33] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[34] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[35] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[36] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[37] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[38] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[39] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[40] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[41] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[42] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[43] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[44] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[45] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[46] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[47] ]] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_2
report_timing -from [get_pins [list ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[0] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[1] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[2] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[3] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[4] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[5] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[6] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[7] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[8] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[9] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[10] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[11] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[12] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[13] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[14] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[15] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[16] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[17] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[18] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[19] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[20] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[21] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[22] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[23] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[24] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[25] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[26] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[27] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[28] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[29] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[30] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[31] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[32] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[33] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[34] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[35] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[36] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[37] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[38] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[39] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[40] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[41] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[42] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[43] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[44] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[45] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[46] ember_fpga_i/rram_top_wrapper_0/inst/inst/sa_do[47] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[0] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[1] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[2] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[3] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[4] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[5] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[6] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[7] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[8] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[9] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[10] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[11] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[12] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[13] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[14] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[15] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[16] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[17] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[18] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[19] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[20] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[21] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[22] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[23] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[24] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[25] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[26] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[27] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[28] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[29] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[30] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[31] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[32] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[33] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[34] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[35] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[36] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[37] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[38] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[39] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[40] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[41] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[42] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[43] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[44] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[45] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[46] ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[47] ]] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_3
report_timing -from [get_pins -hierarchical "*sa_do*"] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_4
report_timing -through  [get_pins -hierarchical "*sa_do*"] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_5
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 5000 -nworst 5000 -input_pins -routable_nets -name timing_5
report_timing -through  [get_pins -hierarchical "*sa_do*"] -delay_type min_max -max_paths 10000 -sort_by group -input_pins -routable_nets -name timing_5
report_timing -through  [get_pins -hierarchical "*sa_do*"] -delay_type min_max -max_paths 10000 -nworst 10000 -sort_by group -input_pins -routable_nets -name timing_6
report_timing -from [get_pins -hierarchical "*sa_do*"] -to [list [get_pins -hierarchical "*read_data_bits_reg*"] [get_pins -hierarchical "*mask_reg*"] ] -delay_type min_max -max_paths 10000 -nworst 10000 -sort_by group -input_pins -routable_nets -name timing_7
report_timing -from [get_pins -hierarchical "sa_do*"] -to [list [get_pins -hierarchical "*read_data_bits_reg*"] [get_pins -hierarchical "*mask_reg*"] ] -delay_type min_max -max_paths 10000 -nworst 10000 -sort_by group -input_pins -routable_nets -name timing_8
report_timing -through  [get_pins -hierarchical "*sa_do*"] -to [list [get_pins -hierarchical "*read_data_bits_reg*"] [get_pins -hierarchical "*mask_reg*"] ] -delay_type min_max -max_paths 10000 -nworst 10000 -sort_by group -input_pins -routable_nets -name timing_9
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
update_module_reference ember_fpga_clkmux_0_0
update_module_reference ember_fpga_rram_top_wrapper_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
update_module_reference ember_fpga_rram_top_wrapper_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
add_files -norecurse -scan_for_includes {/sim2/akashl/emblem-digital/rtl/lfsr.v /sim2/akashl/emblem-digital/rtl/lfsr_prbs_gen.v}
update_module_reference ember_fpga_rram_top_wrapper_0_0
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd]
refresh_design
report_methodology -name ultrafast_methodology_1
report_drc -name drc_1 -ruledecks {default}
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
update_module_reference ember_fpga_rram_top_wrapper_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
update_module_reference ember_fpga_clkmux_0_0
update_module_reference ember_fpga_rram_top_wrapper_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
reset_run synth_1
reset_run ember_fpga_clkmux_0_0_synth_1
reset_run ember_fpga_rram_top_wrapper_0_0_synth_1
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
add_files -norecurse -scan_for_includes /sim2/akashl/emblem-digital/rtl/cb.v
update_compile_order -fileset sources_1
update_module_reference ember_fpga_rram_top_wrapper_0_0
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
wait_on_run ember_fpga_clkmux_0_0_synth_1
reset_run ember_fpga_rram_top_wrapper_0_0_synth_1
launch_runs ember_fpga_rram_top_wrapper_0_0_synth_1
wait_on_run ember_fpga_rram_top_wrapper_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd]
launch_runs ember_fpga_rram_top_wrapper_0_0_synth_1
wait_on_run ember_fpga_rram_top_wrapper_0_0_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run ember_fpga_rram_top_wrapper_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
reset_run synth_1
reset_run ember_fpga_rram_top_wrapper_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
set_property file_type SystemVerilog [get_files  /sim2/akashl/emblem-digital/rtl/cb.v]
update_compile_order -fileset sources_1
update_module_reference ember_fpga_rram_top_wrapper_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
report_methodology -name ultrafast_methodology_2
report_drc -name drc_2 -ruledecks {default}
create_ip_run [get_files -of_objects [get_fileset sources_1] /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd]
refresh_design
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs ember_fpga_clk_wiz_0_synth_1]
set_property needs_refresh false [get_runs ember_fpga_util_vector_logic_0_0_synth_1]
set_property needs_refresh false [get_runs ember_fpga_clkmux_0_0_synth_1]
set_property needs_refresh false [get_runs ember_fpga_rram_top_wrapper_0_0_synth_1]
close_design
update_module_reference ember_fpga_rram_top_wrapper_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_run impl_1
report_methodology -name ultrafast_methodology_1
report_methodology -name ultrafast_methodology_2
report_drc -name drc_1 -ruledecks {default}
close_design
update_module_reference ember_fpga_clkmux_0_0
update_module_reference ember_fpga_rram_top_wrapper_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_run impl_1
report_methodology -name ultrafast_methodology_1
report_drc -name drc_1 -ruledecks {default}
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_1
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {or} CONFIG.LOGO_FILE {data/sym_orgate.png}] [get_bd_cells util_vector_logic_1]
set_property location {2 382 625} [get_bd_cells util_vector_logic_1]
delete_bd_objs [get_bd_nets reset_2]
connect_bd_net [get_bd_ports reset] [get_bd_pins clk_wiz/resetn]
connect_bd_net [get_bd_pins util_vector_logic_1/Res] [get_bd_pins rram_top_wrapper_0/rst_n]
connect_bd_net [get_bd_ports rst_n_led] [get_bd_pins util_vector_logic_1/Res]
connect_bd_net [get_bd_ports rst_n_out] [get_bd_pins util_vector_logic_1/Res]
connect_bd_net [get_bd_ports reset] [get_bd_pins util_vector_logic_1/Op1]
create_bd_port -dir I rst
connect_bd_net [get_bd_ports rst] [get_bd_pins util_vector_logic_1/Op2]
set_property name user_rst [get_bd_nets rst_1]
delete_bd_objs [get_bd_nets user_rst] [get_bd_ports rst]
create_bd_port -dir I -type rst user_rst
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports user_rst]
connect_bd_net [get_bd_ports user_rst] [get_bd_pins util_vector_logic_1/Op2]
set_property -dict [list CONFIG.POLARITY {ACTIVE_LOW}] [get_bd_ports user_rst]
startgroup
set_property -dict [list CONFIG.C_OPERATION {and} CONFIG.LOGO_FILE {data/sym_andgate.png}] [get_bd_cells util_vector_logic_1]
endgroup
set_property location {1 109 619} [get_bd_cells util_vector_logic_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_2
endgroup
set_property -dict [list CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_2]
set_property location {2 449 610} [get_bd_cells util_vector_logic_2]
connect_bd_net [get_bd_pins util_vector_logic_2/Op1] [get_bd_pins util_vector_logic_1/Res]
delete_bd_objs [get_bd_cells util_vector_logic_2]
set_property location {2 413 614} [get_bd_cells util_vector_logic_1]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
copy_bd_objs /  [get_bd_cells {util_vector_logic_0}]
set_property location {1 141 213} [get_bd_cells util_vector_logic_2]
delete_bd_objs [get_bd_nets user_rst_1]
connect_bd_net [get_bd_ports user_rst] [get_bd_pins util_vector_logic_2/Op1]
connect_bd_net [get_bd_pins util_vector_logic_2/Res] [get_bd_pins util_vector_logic_1/Op2]
regenerate_bd_layout
open_run synth_1 -name synth_1
check_timing -verbose -name timing_1
report_methodology -name ultrafast_methodology_1
close_design
close_design
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
regenerate_bd_layout
set_property -dict [list CONFIG.POLARITY {ACTIVE_HIGH}] [get_bd_ports user_rst]
save_bd_design
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_run impl_1
report_methodology -name ultrafast_methodology_1
report_drc -name drc_1 -ruledecks {default}
close_design
update_module_reference ember_fpga_rram_top_wrapper_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_run impl_1
