$date
	Sun Oct 23 06:09:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#576112
b10011 !
1"
#576114
b10011 &
b10011 %
1$
#576115
0"
#576118
b111010 &
b111010 %
#576122
b11101 &
b11101 %
#576126
b1011000 &
b1011000 %
#576130
b101100 &
b101100 %
#576134
b10110 &
b10110 %
#576138
b1011 &
b1011 %
#576142
b100010 &
b100010 %
#576146
b10001 &
b10001 %
#576150
b110100 &
b110100 %
#576154
b11010 &
b11010 %
#576158
b1101 &
b1101 %
#576162
b101000 &
b101000 %
#576166
b10100 &
b10100 %
#576170
b1010 &
b1010 %
#576174
b101 &
b101 %
#576178
b10000 &
b10000 %
#576182
b1000 &
b1000 %
#576186
b100 &
b100 %
#576190
b10 &
b10 %
#576194
b1 &
b1 %
1#
#576198
b0 &
0#
b0 %
0$
#1497576
b11000 !
1"
#1497578
b11000 &
b11000 %
1$
#1497579
0"
#1497582
b1100 &
b1100 %
#1497586
b110 &
b110 %
#1497590
b11 &
b11 %
#1497594
b1010 &
b1010 %
#1497598
b101 &
b101 %
#1497602
b10000 &
b10000 %
#1497606
b1000 &
b1000 %
#1497610
b100 &
b100 %
#1497614
b10 &
b10 %
#1497618
b1 &
b1 %
1#
#1497622
b0 &
0#
b0 %
0$
#2490845
b10000 !
1"
#2490846
b10000 &
b10000 %
1$
#2490847
0"
#2490850
b1000 &
b1000 %
#2490854
b100 &
b100 %
#2490858
b10 &
b10 %
#2490862
b1 &
1#
b1 %
#2490866
b0 &
b0 %
0#
0$
#4500012
