{
  "name": "VeriGen",
  "version": "0.0.1",
  "summary": "A Python library for generating synthesizable Verilog or SystemVerilog code using the Jinja2 template engine",
  "author": null,
  "license": "MIT License",
  "home_page": null,
  "download_filename": "verigen-0.0.1.tar.gz",
  "download_time": "2025-07-30T22:12:37.633923",
  "package_url": "https://pypi.org/project/VeriGen/"
}