EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# LSM9DS1
#
DEF LSM9DS1 U 0 40 Y Y 1 F N
F0 "U" -600 850 50 H V L CNN
F1 "LSM9DS1" -600 750 50 H V L CNN
F2 "G-Housing_LGA:LGA-24L_3x3.5mm_Pitch0.43mm" 0 -950 50 H I C CNN
F3 "" 0 100 50 H I C CNN
F4 "Mouser" -50 -1050 50 H I R CNN "Distributor"
F5 "511-LSM9DS1TR" 50 -1050 50 H I L CNN "Distributor Part N째"
F6 "STMicroelectronics" -50 -1150 50 H I R CNN "Manufacturer"
F7 "LSM9DS1TR" 50 -1150 50 H I L CNN "Manufacturer Part N째"
$FPLIST
 LGA*3x3.5mm*Pitch0.43mm*
$ENDFPLIST
DRAW
S -600 700 600 -700 0 1 10 f
X VDDIO 1 0 800 100 D 50 50 1 1 W
X SCL/SPC 2 -700 400 100 R 50 50 1 1 I
X VDDIO 3 100 800 100 D 50 50 1 1 W
X SDA/SDI/SDO 4 -700 300 100 R 50 50 1 1 B
X SDO_A/G 5 -700 0 100 R 50 50 1 1 O
X SDO_M 6 700 300 100 L 50 50 1 1 O
X CS_A/G 7 -700 100 100 R 50 50 1 1 I
X CS_M 8 700 400 100 L 50 50 1 1 I
X DRDY_M 9 700 200 100 L 50 50 1 1 O
X INT_M 10 700 100 100 L 50 50 1 1 O
X GND 20 100 -800 100 U 50 50 1 1 W
X INT1_A/G 11 -700 -100 100 R 50 50 1 1 O
X CAP 21 -700 -500 100 R 50 50 1 1 P
X INT2_A/G 12 -700 -200 100 R 50 50 1 1 O
X VDD 22 300 800 100 D 50 50 1 1 W
X DEN_A/G 13 -700 -300 100 R 50 50 1 1 I
X VDD 23 400 800 100 D 50 50 1 1 W
X RES 14 700 -100 100 L 50 50 1 1 B
X C1 24 -700 -600 100 R 50 50 1 1 P
X RES 15 700 -200 100 L 50 50 1 1 B
X RES 16 700 -300 100 L 50 50 1 1 B
X RES 17 700 -400 100 L 50 50 1 1 B
X RES 18 700 -500 100 L 50 50 1 1 B
X GND 19 -100 -800 100 U 50 50 1 1 W
ENDDRAW
ENDDEF
#
# STM32F411CEUx
#
DEF STM32F411CEUx U 0 40 Y Y 1 F N
F0 "U" -3600 1825 50 H V L BNN
F1 "STM32F411CEUx" 3600 1825 50 H V R BNN
F2 "G-Housing_DFN_QFN:QFN-48-1EP_7x7mm_Pitch0.5mm" 0 -1950 50 H I C TNN
F3 "" 0 0 50 H I C CNN
F4 "Mouser" -50 -2050 50 H I R CNN "Distributor"
F5 "511-STM32F411CEU6" 50 -2050 50 H I L CNN "Distributor Part N째"
F6 "STMicroelectronics" -50 -2150 50 H I R CNN "Manufacturer"
F7 "STM32F411CEU6" 50 -2150 50 H I L CNN "Manufacturer Part N째"
$FPLIST
 *QFN*1EP*7x7mm*Pitch0.5mm*
$ENDFPLIST
DRAW
S -3600 -1700 3600 1800 0 1 10 f
X VBAT 1 -3700 1100 100 R 50 50 1 1 W
X PC13/ANTI_TAMP/RTC_AF1 2 -3700 400 100 R 50 50 1 1 B
X PC14/RCC_OSC32_IN 3 -3700 300 100 R 50 50 1 1 B
X PC15/ADC1_EXTI15/RCC_OSC32_OUT 4 -3700 200 100 R 50 50 1 1 B
X PH0/RCC_OSC_IN 5 -3700 700 100 R 50 50 1 1 I
X PH1/RCC_OSC_OUT 6 -3700 600 100 R 50 50 1 1 I
X NRST 7 -3700 1500 100 R 50 50 1 1 I
X VSSA 8 200 -1800 100 U 50 50 1 1 W
X VREF+ 9 -3700 1000 100 R 50 50 1 1 W
X ADC1_IN0/SYS_WKUP/TIM2_CH1/TIM2_ETR/TIM5_CH1/USART2_CTS/PA0 10 3700 100 100 L 50 50 1 1 B
X PB2/BOOT1 20 -3700 -200 100 R 50 50 1 1 B
X I2C3_SMBA/SDIO_D2/TIM1_CH2/USART1_TX/USB_OTG_FS_VBUS/PA9 30 3700 -800 100 L 50 50 1 1 B
X PB4/I2C3_SDA/I2S3_ext_SD/SDIO_D0/SPI1_MISO/SPI3_MISO/SYS_JTRST/TIM3_CH1 40 -3700 -400 100 R 50 50 1 1 B
X ADC1_IN1/I2S4_SD/SPI4_MOSI/TIM2_CH2/TIM5_CH2/USART2_RTS/PA1 11 3700 0 100 L 50 50 1 1 B
X PB10/I2C2_SCL/I2S2_CK/I2S3_MCK/SDIO_D7/SPI2_SCK/TIM2_CH3 21 -3700 -1000 100 R 50 50 1 1 B
X I2S5_SD/SPI5_MOSI/TIM1_CH3/USART1_RX/USB_OTG_FS_ID/PA10 31 3700 -900 100 L 50 50 1 1 B
X PB5/I2C1_SMBA/I2S1_SD/I2S3_SD/SDIO_D3/SPI1_MOSI/SPI3_MOSI/TIM3_CH2 41 -3700 -500 100 R 50 50 1 1 B
X ADC1_IN2/I2S_CKIN/TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX/PA2 12 3700 -100 100 L 50 50 1 1 B
X VCAP1 22 -3700 900 100 R 50 50 1 1 W
X ADC1_EXTI11/SPI4_MISO/TIM1_CH4/USART1_CTS/USART6_TX/USB_OTG_FS_DM/PA11 32 3700 -1000 100 L 50 50 1 1 B
X PB6/I2C1_SCL/TIM4_CH1/USART1_TX 42 -3700 -600 100 R 50 50 1 1 B
X ADC1_IN3/I2S2_MCK/TIM2_CH4/TIM5_CH4/TIM9_CH2/USART2_RX/PA3 13 3700 -200 100 L 50 50 1 1 B
X VSS 23 -200 -1800 100 U 50 50 1 1 W
X SPI5_MISO/TIM1_ETR/USART1_RTS/USART6_RX/USB_OTG_FS_DP/PA12 33 3700 -1100 100 L 50 50 1 1 B
X PB7/I2C1_SDA/SDIO_D0/TIM4_CH2/USART1_RX 43 -3700 -700 100 R 50 50 1 1 B
X ADC1_IN4/I2S1_WS/I2S3_WS/SPI1_NSS/SPI3_NSS/USART2_CK/PA4 14 3700 -300 100 L 50 50 1 1 B
X VDD 24 -100 1900 100 D 50 50 1 1 W
X SYS_JTMS-SWDIO/PA13 34 3700 -1200 100 L 50 50 1 1 B
X BOOT0 44 -3700 1300 100 R 50 50 1 1 I
X ADC1_IN5/I2S1_CK/SPI1_SCK/TIM2_CH1/TIM2_ETR/PA5 15 3700 -400 100 L 50 50 1 1 B
X PB12/I2C2_SMBA/I2S2_WS/I2S3_CK/I2S4_WS/SPI2_NSS/SPI3_SCK/SPI4_NSS/TIM1_BKIN 25 -3700 -1100 100 R 50 50 1 1 B
X VSS 35 -100 -1800 100 U 50 50 1 1 W
X PB8/I2C1_SCL/I2C3_SDA/I2S5_SD/SDIO_D4/SPI5_MOSI/TIM10_CH1/TIM4_CH3 45 -3700 -800 100 R 50 50 1 1 B
X ADC1_IN6/I2S2_MCK/SDIO_CMD/SPI1_MISO/TIM1_BKIN/TIM3_CH1/PA6 16 3700 -500 100 L 50 50 1 1 B
X PB13/I2S2_CK/I2S4_CK/SPI2_SCK/SPI4_SCK/TIM1_CH1N 26 -3700 -1200 100 R 50 50 1 1 B
X VDD 36 0 1900 100 D 50 50 1 1 W
X PB9/I2C1_SDA/I2C2_SDA/I2S2_WS/SDIO_D5/SPI2_NSS/TIM11_CH1/TIM4_CH4 46 -3700 -900 100 R 50 50 1 1 B
X ADC1_IN7/I2S1_SD/SPI1_MOSI/TIM1_CH1N/TIM3_CH2/PA7 17 3700 -600 100 L 50 50 1 1 B
X PB14/I2S2_ext_SD/SDIO_D6/SPI2_MISO/TIM1_CH2N 27 -3700 -1300 100 R 50 50 1 1 B
X SYS_JTCK-SWCLK/PA14 37 3700 -1300 100 L 50 50 1 1 B
X VSS 47 0 -1800 100 U 50 50 1 1 W
X PB0/ADC1_IN8/I2S5_CK/SPI5_SCK/TIM1_CH2N/TIM3_CH3 18 -3700 0 100 R 50 50 1 1 B
X PB15/ADC1_EXTI15/I2S2_SD/RTC_REFIN/SDIO_CK/SPI2_MOSI/TIM1_CH3N 28 -3700 -1400 100 R 50 50 1 1 B
X ADC1_EXTI15/I2S1_WS/I2S3_WS/SPI1_NSS/SPI3_NSS/SYS_JTDI/TIM2_CH1/TIM2_ETR/USART1_TX/PA15 38 3700 -1400 100 L 50 50 1 1 B
X VDD 48 100 1900 100 D 50 50 1 1 W
X PB1/ADC1_IN9/I2S5_WS/SPI5_NSS/TIM1_CH3N/TIM3_CH4 19 -3700 -100 100 R 50 50 1 1 B
X I2C3_SCL/RCC_MCO_1/SDIO_D1/TIM1_CH1/USART1_CK/USB_OTG_FS_SOF/PA8 29 3700 -700 100 L 50 50 1 1 B
X PB3/I2C2_SDA/I2S1_CK/I2S3_CK/SPI1_SCK/SPI3_SCK/SYS_JTDO-SWO/TIM2_CH2/USART1_RX 39 -3700 -300 100 R 50 50 1 1 B
X VSS 49 100 -1800 100 U 50 50 1 1 W
ENDDRAW
ENDDEF
#
#End Library
