
ntr_td1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008328  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e4  080084b8  080084b8  000094b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800889c  0800889c  0000a074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800889c  0800889c  0000989c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080088a4  080088a4  0000a074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088a4  080088a4  000098a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080088a8  080088a8  000098a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080088ac  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ccf4  20000074  08008920  0000a074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000cd68  08008920  0000ad68  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a0bc  00000000  00000000  0000a0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d70  00000000  00000000  00024160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a8  00000000  00000000  00027ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001181  00000000  00000000  00029578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a101  00000000  00000000  0002a6f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a8f9  00000000  00000000  000547fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fdbb0  00000000  00000000  0006f0f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016cca3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067a8  00000000  00000000  0016cce8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00173490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080084a0 	.word	0x080084a0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080084a0 	.word	0x080084a0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <vApplicationGetIdleTaskMemory+0x30>)
 80005b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ba:	bf00      	nop
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000094 	.word	0x20000094
 80005cc:	20000134 	.word	0x20000134

080005d0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005d0:	b5b0      	push	{r4, r5, r7, lr}
 80005d2:	b088      	sub	sp, #32
 80005d4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000600 <MX_FREERTOS_Init+0x30>)
 80005d8:	1d3c      	adds	r4, r7, #4
 80005da:	461d      	mov	r5, r3
 80005dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	2100      	movs	r1, #0
 80005ec:	4618      	mov	r0, r3
 80005ee:	f004 fa93 	bl	8004b18 <osThreadCreate>
 80005f2:	4603      	mov	r3, r0
 80005f4:	4a03      	ldr	r2, [pc, #12]	@ (8000604 <MX_FREERTOS_Init+0x34>)
 80005f6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80005f8:	bf00      	nop
 80005fa:	3720      	adds	r7, #32
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bdb0      	pop	{r4, r5, r7, pc}
 8000600:	080084c4 	.word	0x080084c4
 8000604:	20000090 	.word	0x20000090

08000608 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000610:	2001      	movs	r0, #1
 8000612:	f004 facd 	bl	8004bb0 <osDelay>
 8000616:	e7fb      	b.n	8000610 <StartDefaultTask+0x8>

08000618 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b08a      	sub	sp, #40	@ 0x28
 800061c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	2200      	movs	r2, #0
 8000624:	601a      	str	r2, [r3, #0]
 8000626:	605a      	str	r2, [r3, #4]
 8000628:	609a      	str	r2, [r3, #8]
 800062a:	60da      	str	r2, [r3, #12]
 800062c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800062e:	4b2b      	ldr	r3, [pc, #172]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000632:	4a2a      	ldr	r2, [pc, #168]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000634:	f043 0304 	orr.w	r3, r3, #4
 8000638:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800063a:	4b28      	ldr	r3, [pc, #160]	@ (80006dc <MX_GPIO_Init+0xc4>)
 800063c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800063e:	f003 0304 	and.w	r3, r3, #4
 8000642:	613b      	str	r3, [r7, #16]
 8000644:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000646:	4b25      	ldr	r3, [pc, #148]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064a:	4a24      	ldr	r2, [pc, #144]	@ (80006dc <MX_GPIO_Init+0xc4>)
 800064c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000650:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000652:	4b22      	ldr	r3, [pc, #136]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065e:	4b1f      	ldr	r3, [pc, #124]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000662:	4a1e      	ldr	r2, [pc, #120]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800066a:	4b1c      	ldr	r3, [pc, #112]	@ (80006dc <MX_GPIO_Init+0xc4>)
 800066c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	60bb      	str	r3, [r7, #8]
 8000674:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000676:	4b19      	ldr	r3, [pc, #100]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067a:	4a18      	ldr	r2, [pc, #96]	@ (80006dc <MX_GPIO_Init+0xc4>)
 800067c:	f043 0302 	orr.w	r3, r3, #2
 8000680:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000682:	4b16      	ldr	r3, [pc, #88]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000686:	f003 0302 	and.w	r3, r3, #2
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800068e:	2200      	movs	r2, #0
 8000690:	2120      	movs	r1, #32
 8000692:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000696:	f001 f9f3 	bl	8001a80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800069a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800069e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006a0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	2300      	movs	r3, #0
 80006a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006aa:	f107 0314 	add.w	r3, r7, #20
 80006ae:	4619      	mov	r1, r3
 80006b0:	480b      	ldr	r0, [pc, #44]	@ (80006e0 <MX_GPIO_Init+0xc8>)
 80006b2:	f001 f83b 	bl	800172c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80006b6:	2320      	movs	r3, #32
 80006b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ba:	2301      	movs	r3, #1
 80006bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006be:	2300      	movs	r3, #0
 80006c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c2:	2300      	movs	r3, #0
 80006c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80006c6:	f107 0314 	add.w	r3, r7, #20
 80006ca:	4619      	mov	r1, r3
 80006cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006d0:	f001 f82c 	bl	800172c <HAL_GPIO_Init>

}
 80006d4:	bf00      	nop
 80006d6:	3728      	adds	r7, #40	@ 0x28
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	40021000 	.word	0x40021000
 80006e0:	48000800 	.word	0x48000800

080006e4 <uart_read>:
static int shell_func_list_size = 0;
static shell_func_t shell_func_list[SHELL_FUNC_LIST_MAX_SIZE];

static char print_buffer[BUFFER_SIZE];

static char uart_read() {
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
	char c;

	HAL_UART_Receive(&UART_DEVICE, (uint8_t*)(&c), 1, HAL_MAX_DELAY);
 80006ea:	1df9      	adds	r1, r7, #7
 80006ec:	f04f 33ff 	mov.w	r3, #4294967295
 80006f0:	2201      	movs	r2, #1
 80006f2:	4804      	ldr	r0, [pc, #16]	@ (8000704 <uart_read+0x20>)
 80006f4:	f003 f8e5 	bl	80038c2 <HAL_UART_Receive>

	return c;
 80006f8:	79fb      	ldrb	r3, [r7, #7]
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	3708      	adds	r7, #8
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	200006ec 	.word	0x200006ec

08000708 <uart_write>:

static int uart_write(char * s, uint16_t size) {
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
 8000710:	460b      	mov	r3, r1
 8000712:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 8000714:	887a      	ldrh	r2, [r7, #2]
 8000716:	f04f 33ff 	mov.w	r3, #4294967295
 800071a:	6879      	ldr	r1, [r7, #4]
 800071c:	4803      	ldr	r0, [pc, #12]	@ (800072c <uart_write+0x24>)
 800071e:	f003 f847 	bl	80037b0 <HAL_UART_Transmit>
	return size;
 8000722:	887b      	ldrh	r3, [r7, #2]
}
 8000724:	4618      	mov	r0, r3
 8000726:	3708      	adds	r7, #8
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	200006ec 	.word	0x200006ec

08000730 <sh_help>:

static int sh_help(int argc, char ** argv) {
 8000730:	b580      	push	{r7, lr}
 8000732:	b086      	sub	sp, #24
 8000734:	af02      	add	r7, sp, #8
 8000736:	6078      	str	r0, [r7, #4]
 8000738:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 800073a:	2300      	movs	r3, #0
 800073c:	60fb      	str	r3, [r7, #12]
 800073e:	e022      	b.n	8000786 <sh_help+0x56>
		int size;
		size = snprintf (print_buffer, BUFFER_SIZE, "%c: %s\r\n", shell_func_list[i].c, shell_func_list[i].description);
 8000740:	4916      	ldr	r1, [pc, #88]	@ (800079c <sh_help+0x6c>)
 8000742:	68fa      	ldr	r2, [r7, #12]
 8000744:	4613      	mov	r3, r2
 8000746:	005b      	lsls	r3, r3, #1
 8000748:	4413      	add	r3, r2
 800074a:	009b      	lsls	r3, r3, #2
 800074c:	440b      	add	r3, r1
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	4618      	mov	r0, r3
 8000752:	4912      	ldr	r1, [pc, #72]	@ (800079c <sh_help+0x6c>)
 8000754:	68fa      	ldr	r2, [r7, #12]
 8000756:	4613      	mov	r3, r2
 8000758:	005b      	lsls	r3, r3, #1
 800075a:	4413      	add	r3, r2
 800075c:	009b      	lsls	r3, r3, #2
 800075e:	440b      	add	r3, r1
 8000760:	3308      	adds	r3, #8
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	9300      	str	r3, [sp, #0]
 8000766:	4603      	mov	r3, r0
 8000768:	4a0d      	ldr	r2, [pc, #52]	@ (80007a0 <sh_help+0x70>)
 800076a:	2128      	movs	r1, #40	@ 0x28
 800076c:	480d      	ldr	r0, [pc, #52]	@ (80007a4 <sh_help+0x74>)
 800076e:	f006 fdf3 	bl	8007358 <sniprintf>
 8000772:	60b8      	str	r0, [r7, #8]
		uart_write(print_buffer, size);
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	b29b      	uxth	r3, r3
 8000778:	4619      	mov	r1, r3
 800077a:	480a      	ldr	r0, [pc, #40]	@ (80007a4 <sh_help+0x74>)
 800077c:	f7ff ffc4 	bl	8000708 <uart_write>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	3301      	adds	r3, #1
 8000784:	60fb      	str	r3, [r7, #12]
 8000786:	4b08      	ldr	r3, [pc, #32]	@ (80007a8 <sh_help+0x78>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	68fa      	ldr	r2, [r7, #12]
 800078c:	429a      	cmp	r2, r3
 800078e:	dbd7      	blt.n	8000740 <sh_help+0x10>
	}

	return 0;
 8000790:	2300      	movs	r3, #0
}
 8000792:	4618      	mov	r0, r3
 8000794:	3710      	adds	r7, #16
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	20000338 	.word	0x20000338
 80007a0:	080084e0 	.word	0x080084e0
 80007a4:	20000638 	.word	0x20000638
 80007a8:	20000334 	.word	0x20000334

080007ac <shell_init>:

void shell_init() {
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
	int size = 0;
 80007b2:	2300      	movs	r3, #0
 80007b4:	607b      	str	r3, [r7, #4]

	size = snprintf (print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 80007b6:	4a0a      	ldr	r2, [pc, #40]	@ (80007e0 <shell_init+0x34>)
 80007b8:	2128      	movs	r1, #40	@ 0x28
 80007ba:	480a      	ldr	r0, [pc, #40]	@ (80007e4 <shell_init+0x38>)
 80007bc:	f006 fdcc 	bl	8007358 <sniprintf>
 80007c0:	6078      	str	r0, [r7, #4]
	uart_write(print_buffer, size);
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	b29b      	uxth	r3, r3
 80007c6:	4619      	mov	r1, r3
 80007c8:	4806      	ldr	r0, [pc, #24]	@ (80007e4 <shell_init+0x38>)
 80007ca:	f7ff ff9d 	bl	8000708 <uart_write>

	shell_add('h', sh_help, "Help");
 80007ce:	4a06      	ldr	r2, [pc, #24]	@ (80007e8 <shell_init+0x3c>)
 80007d0:	4906      	ldr	r1, [pc, #24]	@ (80007ec <shell_init+0x40>)
 80007d2:	2068      	movs	r0, #104	@ 0x68
 80007d4:	f000 f80c 	bl	80007f0 <shell_add>
}
 80007d8:	bf00      	nop
 80007da:	3708      	adds	r7, #8
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	080084ec 	.word	0x080084ec
 80007e4:	20000638 	.word	0x20000638
 80007e8:	08008514 	.word	0x08008514
 80007ec:	08000731 	.word	0x08000731

080007f0 <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv), char * description) {
 80007f0:	b480      	push	{r7}
 80007f2:	b085      	sub	sp, #20
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	60b9      	str	r1, [r7, #8]
 80007fa:	607a      	str	r2, [r7, #4]
 80007fc:	73fb      	strb	r3, [r7, #15]
	if (shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 80007fe:	4b19      	ldr	r3, [pc, #100]	@ (8000864 <shell_add+0x74>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	2b3f      	cmp	r3, #63	@ 0x3f
 8000804:	dc26      	bgt.n	8000854 <shell_add+0x64>
		shell_func_list[shell_func_list_size].c = c;
 8000806:	4b17      	ldr	r3, [pc, #92]	@ (8000864 <shell_add+0x74>)
 8000808:	681a      	ldr	r2, [r3, #0]
 800080a:	4917      	ldr	r1, [pc, #92]	@ (8000868 <shell_add+0x78>)
 800080c:	4613      	mov	r3, r2
 800080e:	005b      	lsls	r3, r3, #1
 8000810:	4413      	add	r3, r2
 8000812:	009b      	lsls	r3, r3, #2
 8000814:	440b      	add	r3, r1
 8000816:	7bfa      	ldrb	r2, [r7, #15]
 8000818:	701a      	strb	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 800081a:	4b12      	ldr	r3, [pc, #72]	@ (8000864 <shell_add+0x74>)
 800081c:	681a      	ldr	r2, [r3, #0]
 800081e:	4912      	ldr	r1, [pc, #72]	@ (8000868 <shell_add+0x78>)
 8000820:	4613      	mov	r3, r2
 8000822:	005b      	lsls	r3, r3, #1
 8000824:	4413      	add	r3, r2
 8000826:	009b      	lsls	r3, r3, #2
 8000828:	440b      	add	r3, r1
 800082a:	3304      	adds	r3, #4
 800082c:	68ba      	ldr	r2, [r7, #8]
 800082e:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 8000830:	4b0c      	ldr	r3, [pc, #48]	@ (8000864 <shell_add+0x74>)
 8000832:	681a      	ldr	r2, [r3, #0]
 8000834:	490c      	ldr	r1, [pc, #48]	@ (8000868 <shell_add+0x78>)
 8000836:	4613      	mov	r3, r2
 8000838:	005b      	lsls	r3, r3, #1
 800083a:	4413      	add	r3, r2
 800083c:	009b      	lsls	r3, r3, #2
 800083e:	440b      	add	r3, r1
 8000840:	3308      	adds	r3, #8
 8000842:	687a      	ldr	r2, [r7, #4]
 8000844:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 8000846:	4b07      	ldr	r3, [pc, #28]	@ (8000864 <shell_add+0x74>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	3301      	adds	r3, #1
 800084c:	4a05      	ldr	r2, [pc, #20]	@ (8000864 <shell_add+0x74>)
 800084e:	6013      	str	r3, [r2, #0]
		return 0;
 8000850:	2300      	movs	r3, #0
 8000852:	e001      	b.n	8000858 <shell_add+0x68>
	}

	return -1;
 8000854:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000858:	4618      	mov	r0, r3
 800085a:	3714      	adds	r7, #20
 800085c:	46bd      	mov	sp, r7
 800085e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000862:	4770      	bx	lr
 8000864:	20000334 	.word	0x20000334
 8000868:	20000338 	.word	0x20000338

0800086c <shell_exec>:

static int shell_exec(char * buf) {
 800086c:	b580      	push	{r7, lr}
 800086e:	b090      	sub	sp, #64	@ 0x40
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
	int i;

	char c = buf[0];
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < shell_func_list_size ; i++) {
 800087c:	2300      	movs	r3, #0
 800087e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000880:	e040      	b.n	8000904 <shell_exec+0x98>
		if (shell_func_list[i].c == c) {
 8000882:	492d      	ldr	r1, [pc, #180]	@ (8000938 <shell_exec+0xcc>)
 8000884:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000886:	4613      	mov	r3, r2
 8000888:	005b      	lsls	r3, r3, #1
 800088a:	4413      	add	r3, r2
 800088c:	009b      	lsls	r3, r3, #2
 800088e:	440b      	add	r3, r1
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8000896:	429a      	cmp	r2, r3
 8000898:	d131      	bne.n	80008fe <shell_exec+0x92>
			argc = 1;
 800089a:	2301      	movs	r3, #1
 800089c:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80008a6:	e013      	b.n	80008d0 <shell_exec+0x64>
				if(*p == ' ') {
 80008a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	2b20      	cmp	r3, #32
 80008ae:	d10c      	bne.n	80008ca <shell_exec+0x5e>
					*p = '\0';
 80008b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008b2:	2200      	movs	r2, #0
 80008b4:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 80008b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80008b8:	1c5a      	adds	r2, r3, #1
 80008ba:	63ba      	str	r2, [r7, #56]	@ 0x38
 80008bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80008be:	3201      	adds	r2, #1
 80008c0:	009b      	lsls	r3, r3, #2
 80008c2:	3340      	adds	r3, #64	@ 0x40
 80008c4:	443b      	add	r3, r7
 80008c6:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80008ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008cc:	3301      	adds	r3, #1
 80008ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80008d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d002      	beq.n	80008de <shell_exec+0x72>
 80008d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80008da:	2b07      	cmp	r3, #7
 80008dc:	dde4      	ble.n	80008a8 <shell_exec+0x3c>
				}
			}

			return shell_func_list[i].func(argc, argv);
 80008de:	4916      	ldr	r1, [pc, #88]	@ (8000938 <shell_exec+0xcc>)
 80008e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80008e2:	4613      	mov	r3, r2
 80008e4:	005b      	lsls	r3, r3, #1
 80008e6:	4413      	add	r3, r2
 80008e8:	009b      	lsls	r3, r3, #2
 80008ea:	440b      	add	r3, r1
 80008ec:	3304      	adds	r3, #4
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f107 020c 	add.w	r2, r7, #12
 80008f4:	4611      	mov	r1, r2
 80008f6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80008f8:	4798      	blx	r3
 80008fa:	4603      	mov	r3, r0
 80008fc:	e017      	b.n	800092e <shell_exec+0xc2>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 80008fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000900:	3301      	adds	r3, #1
 8000902:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000904:	4b0d      	ldr	r3, [pc, #52]	@ (800093c <shell_exec+0xd0>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800090a:	429a      	cmp	r2, r3
 800090c:	dbb9      	blt.n	8000882 <shell_exec+0x16>
		}
	}

	int size;
	size = snprintf (print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800090e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000912:	4a0b      	ldr	r2, [pc, #44]	@ (8000940 <shell_exec+0xd4>)
 8000914:	2128      	movs	r1, #40	@ 0x28
 8000916:	480b      	ldr	r0, [pc, #44]	@ (8000944 <shell_exec+0xd8>)
 8000918:	f006 fd1e 	bl	8007358 <sniprintf>
 800091c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(print_buffer, size);
 800091e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000920:	b29b      	uxth	r3, r3
 8000922:	4619      	mov	r1, r3
 8000924:	4807      	ldr	r0, [pc, #28]	@ (8000944 <shell_exec+0xd8>)
 8000926:	f7ff feef 	bl	8000708 <uart_write>
	return -1;
 800092a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800092e:	4618      	mov	r0, r3
 8000930:	3740      	adds	r7, #64	@ 0x40
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	20000338 	.word	0x20000338
 800093c:	20000334 	.word	0x20000334
 8000940:	0800851c 	.word	0x0800851c
 8000944:	20000638 	.word	0x20000638

08000948 <shell_run>:

static char backspace[] = "\b \b";
static char prompt[] = "> ";

int shell_run() {
 8000948:	b580      	push	{r7, lr}
 800094a:	b084      	sub	sp, #16
 800094c:	af00      	add	r7, sp, #0
	int reading = 0;
 800094e:	2300      	movs	r3, #0
 8000950:	60fb      	str	r3, [r7, #12]
	int pos = 0;
 8000952:	2300      	movs	r3, #0
 8000954:	60bb      	str	r3, [r7, #8]

	static char cmd_buffer[BUFFER_SIZE];

	while (1) {
		uart_write(prompt, 2);
 8000956:	2102      	movs	r1, #2
 8000958:	482a      	ldr	r0, [pc, #168]	@ (8000a04 <shell_run+0xbc>)
 800095a:	f7ff fed5 	bl	8000708 <uart_write>
		reading = 1;
 800095e:	2301      	movs	r3, #1
 8000960:	60fb      	str	r3, [r7, #12]

		while(reading) {
 8000962:	e047      	b.n	80009f4 <shell_run+0xac>
			char c = uart_read();
 8000964:	f7ff febe 	bl	80006e4 <uart_read>
 8000968:	4603      	mov	r3, r0
 800096a:	70fb      	strb	r3, [r7, #3]
			int size;

			switch (c) {
 800096c:	78fb      	ldrb	r3, [r7, #3]
 800096e:	2b08      	cmp	r3, #8
 8000970:	d025      	beq.n	80009be <shell_run+0x76>
 8000972:	2b0d      	cmp	r3, #13
 8000974:	d12e      	bne.n	80009d4 <shell_run+0x8c>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (print_buffer, BUFFER_SIZE, "\r\n");
 8000976:	4a24      	ldr	r2, [pc, #144]	@ (8000a08 <shell_run+0xc0>)
 8000978:	2128      	movs	r1, #40	@ 0x28
 800097a:	4824      	ldr	r0, [pc, #144]	@ (8000a0c <shell_run+0xc4>)
 800097c:	f006 fcec 	bl	8007358 <sniprintf>
 8000980:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	b29b      	uxth	r3, r3
 8000986:	4619      	mov	r1, r3
 8000988:	4820      	ldr	r0, [pc, #128]	@ (8000a0c <shell_run+0xc4>)
 800098a:	f7ff febd 	bl	8000708 <uart_write>
				cmd_buffer[pos++] = 0;     //add \0 char at end of string
 800098e:	68bb      	ldr	r3, [r7, #8]
 8000990:	1c5a      	adds	r2, r3, #1
 8000992:	60ba      	str	r2, [r7, #8]
 8000994:	4a1e      	ldr	r2, [pc, #120]	@ (8000a10 <shell_run+0xc8>)
 8000996:	2100      	movs	r1, #0
 8000998:	54d1      	strb	r1, [r2, r3]
				size = snprintf (print_buffer, BUFFER_SIZE, ":%s\r\n", cmd_buffer);
 800099a:	4b1d      	ldr	r3, [pc, #116]	@ (8000a10 <shell_run+0xc8>)
 800099c:	4a1d      	ldr	r2, [pc, #116]	@ (8000a14 <shell_run+0xcc>)
 800099e:	2128      	movs	r1, #40	@ 0x28
 80009a0:	481a      	ldr	r0, [pc, #104]	@ (8000a0c <shell_run+0xc4>)
 80009a2:	f006 fcd9 	bl	8007358 <sniprintf>
 80009a6:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	b29b      	uxth	r3, r3
 80009ac:	4619      	mov	r1, r3
 80009ae:	4817      	ldr	r0, [pc, #92]	@ (8000a0c <shell_run+0xc4>)
 80009b0:	f7ff feaa 	bl	8000708 <uart_write>
				reading = 0;        //exit read loop
 80009b4:	2300      	movs	r3, #0
 80009b6:	60fb      	str	r3, [r7, #12]
				pos = 0;            //reset buffer
 80009b8:	2300      	movs	r3, #0
 80009ba:	60bb      	str	r3, [r7, #8]
				break;
 80009bc:	e01a      	b.n	80009f4 <shell_run+0xac>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 80009be:	68bb      	ldr	r3, [r7, #8]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	dd16      	ble.n	80009f2 <shell_run+0xaa>
					pos--;          //remove it in buffer
 80009c4:	68bb      	ldr	r3, [r7, #8]
 80009c6:	3b01      	subs	r3, #1
 80009c8:	60bb      	str	r3, [r7, #8]

					uart_write(backspace, 3);	// delete the char on the terminal
 80009ca:	2103      	movs	r1, #3
 80009cc:	4812      	ldr	r0, [pc, #72]	@ (8000a18 <shell_run+0xd0>)
 80009ce:	f7ff fe9b 	bl	8000708 <uart_write>
				}
				break;
 80009d2:	e00e      	b.n	80009f2 <shell_run+0xaa>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 80009d4:	68bb      	ldr	r3, [r7, #8]
 80009d6:	2b27      	cmp	r3, #39	@ 0x27
 80009d8:	dc0c      	bgt.n	80009f4 <shell_run+0xac>
					uart_write(&c, 1);
 80009da:	1cfb      	adds	r3, r7, #3
 80009dc:	2101      	movs	r1, #1
 80009de:	4618      	mov	r0, r3
 80009e0:	f7ff fe92 	bl	8000708 <uart_write>
					cmd_buffer[pos++] = c; //store
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	1c5a      	adds	r2, r3, #1
 80009e8:	60ba      	str	r2, [r7, #8]
 80009ea:	78f9      	ldrb	r1, [r7, #3]
 80009ec:	4a08      	ldr	r2, [pc, #32]	@ (8000a10 <shell_run+0xc8>)
 80009ee:	54d1      	strb	r1, [r2, r3]
 80009f0:	e000      	b.n	80009f4 <shell_run+0xac>
				break;
 80009f2:	bf00      	nop
		while(reading) {
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d1b4      	bne.n	8000964 <shell_run+0x1c>
				}
			}
		}
		shell_exec(cmd_buffer);
 80009fa:	4805      	ldr	r0, [pc, #20]	@ (8000a10 <shell_run+0xc8>)
 80009fc:	f7ff ff36 	bl	800086c <shell_exec>
		uart_write(prompt, 2);
 8000a00:	e7a9      	b.n	8000956 <shell_run+0xe>
 8000a02:	bf00      	nop
 8000a04:	20000004 	.word	0x20000004
 8000a08:	08008534 	.word	0x08008534
 8000a0c:	20000638 	.word	0x20000638
 8000a10:	20000674 	.word	0x20000674
 8000a14:	08008538 	.word	0x08008538
 8000a18:	20000000 	.word	0x20000000

08000a1c <__io_putchar>:
uint16_t spam_tick;
uint16_t spam_nb;
char * msg;

int __io_putchar(int ch)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000a24:	1d39      	adds	r1, r7, #4
 8000a26:	f04f 33ff 	mov.w	r3, #4294967295
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	4803      	ldr	r0, [pc, #12]	@ (8000a3c <__io_putchar+0x20>)
 8000a2e:	f002 febf 	bl	80037b0 <HAL_UART_Transmit>

	return ch;
 8000a32:	687b      	ldr	r3, [r7, #4]
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	3708      	adds	r7, #8
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	200006ec 	.word	0x200006ec

08000a40 <spam>:

void spam(int argc, char ** argv)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	6039      	str	r1, [r7, #0]
	if (argc != 4)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	2b04      	cmp	r3, #4
 8000a4e:	d003      	beq.n	8000a58 <spam+0x18>
	{
		printf("Error: expected 3 arg\r\n");
 8000a50:	4817      	ldr	r0, [pc, #92]	@ (8000ab0 <spam+0x70>)
 8000a52:	f006 fc79 	bl	8007348 <puts>
		return -1;
 8000a56:	e028      	b.n	8000aaa <spam+0x6a>
	}
	msg = argv[1];
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	685b      	ldr	r3, [r3, #4]
 8000a5c:	4a15      	ldr	r2, [pc, #84]	@ (8000ab4 <spam+0x74>)
 8000a5e:	6013      	str	r3, [r2, #0]
	spam_tick = atoi(argv[2]);
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	3308      	adds	r3, #8
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4618      	mov	r0, r3
 8000a68:	f006 fabc 	bl	8006fe4 <atoi>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	b29a      	uxth	r2, r3
 8000a70:	4b11      	ldr	r3, [pc, #68]	@ (8000ab8 <spam+0x78>)
 8000a72:	801a      	strh	r2, [r3, #0]
	spam_nb = atoi(argv[3]);
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	330c      	adds	r3, #12
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f006 fab2 	bl	8006fe4 <atoi>
 8000a80:	4603      	mov	r3, r0
 8000a82:	b29a      	uxth	r2, r3
 8000a84:	4b0d      	ldr	r3, [pc, #52]	@ (8000abc <spam+0x7c>)
 8000a86:	801a      	strh	r2, [r3, #0]
	xSemaphoreGive(sem);
 8000a88:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac0 <spam+0x80>)
 8000a8a:	6818      	ldr	r0, [r3, #0]
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	2200      	movs	r2, #0
 8000a90:	2100      	movs	r1, #0
 8000a92:	f004 fa19 	bl	8004ec8 <xQueueGenericSend>
	printf("spam of %s evry %d, %d times\r\n", msg, spam_tick, spam_nb);
 8000a96:	4b07      	ldr	r3, [pc, #28]	@ (8000ab4 <spam+0x74>)
 8000a98:	6819      	ldr	r1, [r3, #0]
 8000a9a:	4b07      	ldr	r3, [pc, #28]	@ (8000ab8 <spam+0x78>)
 8000a9c:	881b      	ldrh	r3, [r3, #0]
 8000a9e:	461a      	mov	r2, r3
 8000aa0:	4b06      	ldr	r3, [pc, #24]	@ (8000abc <spam+0x7c>)
 8000aa2:	881b      	ldrh	r3, [r3, #0]
 8000aa4:	4807      	ldr	r0, [pc, #28]	@ (8000ac4 <spam+0x84>)
 8000aa6:	f006 fbe7 	bl	8007278 <iprintf>
}
 8000aaa:	3708      	adds	r7, #8
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	08008540 	.word	0x08008540
 8000ab4:	20000670 	.word	0x20000670
 8000ab8:	2000066a 	.word	0x2000066a
 8000abc:	2000066c 	.word	0x2000066c
 8000ac0:	20000660 	.word	0x20000660
 8000ac4:	08008558 	.word	0x08008558

08000ac8 <led>:


void led(int argc, char ** argv)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
 8000ad0:	6039      	str	r1, [r7, #0]

	if (argc != 2)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2b02      	cmp	r3, #2
 8000ad6:	d003      	beq.n	8000ae0 <led+0x18>
	{
		printf("Error: expected 1 arg\r\n");
 8000ad8:	4815      	ldr	r0, [pc, #84]	@ (8000b30 <led+0x68>)
 8000ada:	f006 fc35 	bl	8007348 <puts>
		return -1;
 8000ade:	e024      	b.n	8000b2a <led+0x62>
	}
	periode = atoi(argv[1]);
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	3304      	adds	r3, #4
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f006 fa7c 	bl	8006fe4 <atoi>
 8000aec:	4603      	mov	r3, r0
 8000aee:	b29a      	uxth	r2, r3
 8000af0:	4b10      	ldr	r3, [pc, #64]	@ (8000b34 <led+0x6c>)
 8000af2:	801a      	strh	r2, [r3, #0]
	if(periode == 0)
 8000af4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b34 <led+0x6c>)
 8000af6:	881b      	ldrh	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d10b      	bne.n	8000b14 <led+0x4c>
	{
		vTaskSuspend(xLedTaskHandle);
 8000afc:	4b0e      	ldr	r3, [pc, #56]	@ (8000b38 <led+0x70>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4618      	mov	r0, r3
 8000b02:	f004 fee3 	bl	80058cc <vTaskSuspend>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b06:	2200      	movs	r2, #0
 8000b08:	2120      	movs	r1, #32
 8000b0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b0e:	f000 ffb7 	bl	8001a80 <HAL_GPIO_WritePin>
 8000b12:	e004      	b.n	8000b1e <led+0x56>
	}
	else vTaskResume(xLedTaskHandle);
 8000b14:	4b08      	ldr	r3, [pc, #32]	@ (8000b38 <led+0x70>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f004 ff9d 	bl	8005a58 <vTaskResume>
	printf("fled set to %d\r\n",periode);
 8000b1e:	4b05      	ldr	r3, [pc, #20]	@ (8000b34 <led+0x6c>)
 8000b20:	881b      	ldrh	r3, [r3, #0]
 8000b22:	4619      	mov	r1, r3
 8000b24:	4805      	ldr	r0, [pc, #20]	@ (8000b3c <led+0x74>)
 8000b26:	f006 fba7 	bl	8007278 <iprintf>
}
 8000b2a:	3708      	adds	r7, #8
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	08008578 	.word	0x08008578
 8000b34:	20000668 	.word	0x20000668
 8000b38:	20000664 	.word	0x20000664
 8000b3c:	08008590 	.word	0x08008590

08000b40 <fonction>:

void fonction(int argc, char ** argv)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	6039      	str	r1, [r7, #0]
	printf("Je suis une fonction bidon\r\n");
 8000b4a:	4810      	ldr	r0, [pc, #64]	@ (8000b8c <fonction+0x4c>)
 8000b4c:	f006 fbfc 	bl	8007348 <puts>
	printf("argc = %d\r\n", argc);
 8000b50:	6879      	ldr	r1, [r7, #4]
 8000b52:	480f      	ldr	r0, [pc, #60]	@ (8000b90 <fonction+0x50>)
 8000b54:	f006 fb90 	bl	8007278 <iprintf>

	for (int i=0 ; i <argc ; i++)
 8000b58:	2300      	movs	r3, #0
 8000b5a:	60fb      	str	r3, [r7, #12]
 8000b5c:	e00c      	b.n	8000b78 <fonction+0x38>
	{
		printf("argv[%d] = %s\r\n", i , argv[i]);
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	009b      	lsls	r3, r3, #2
 8000b62:	683a      	ldr	r2, [r7, #0]
 8000b64:	4413      	add	r3, r2
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	461a      	mov	r2, r3
 8000b6a:	68f9      	ldr	r1, [r7, #12]
 8000b6c:	4809      	ldr	r0, [pc, #36]	@ (8000b94 <fonction+0x54>)
 8000b6e:	f006 fb83 	bl	8007278 <iprintf>
	for (int i=0 ; i <argc ; i++)
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	3301      	adds	r3, #1
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	68fa      	ldr	r2, [r7, #12]
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	429a      	cmp	r2, r3
 8000b7e:	dbee      	blt.n	8000b5e <fonction+0x1e>
	};
}
 8000b80:	bf00      	nop
 8000b82:	bf00      	nop
 8000b84:	3710      	adds	r7, #16
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	080085a4 	.word	0x080085a4
 8000b90:	080085c0 	.word	0x080085c0
 8000b94:	080085cc 	.word	0x080085cc

08000b98 <crash_stack>:

void crash_stack(int argc, char ** argv)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b090      	sub	sp, #64	@ 0x40
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	6039      	str	r1, [r7, #0]
    printf("crash test\r\n");
 8000ba2:	480c      	ldr	r0, [pc, #48]	@ (8000bd4 <crash_stack+0x3c>)
 8000ba4:	f006 fbd0 	bl	8007348 <puts>
    volatile uint8_t big[50];

    for(int i = 0; i < 50; i++) {
 8000ba8:	2300      	movs	r3, #0
 8000baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000bac:	e008      	b.n	8000bc0 <crash_stack+0x28>
        big[i] = 0xAA;
 8000bae:	f107 0208 	add.w	r2, r7, #8
 8000bb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000bb4:	4413      	add	r3, r2
 8000bb6:	22aa      	movs	r2, #170	@ 0xaa
 8000bb8:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < 50; i++) {
 8000bba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000bbc:	3301      	adds	r3, #1
 8000bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000bc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000bc2:	2b31      	cmp	r3, #49	@ 0x31
 8000bc4:	ddf3      	ble.n	8000bae <crash_stack+0x16>
    }

    printf("fin crash test\r\n");
 8000bc6:	4804      	ldr	r0, [pc, #16]	@ (8000bd8 <crash_stack+0x40>)
 8000bc8:	f006 fbbe 	bl	8007348 <puts>
}
 8000bcc:	bf00      	nop
 8000bce:	3740      	adds	r7, #64	@ 0x40
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	080085dc 	.word	0x080085dc
 8000bd8:	080085e8 	.word	0x080085e8

08000bdc <addition>:

int addition(int argc, char ** argv)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b086      	sub	sp, #24
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
 8000be4:	6039      	str	r1, [r7, #0]
	if (argc != 3)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	2b03      	cmp	r3, #3
 8000bea:	d005      	beq.n	8000bf8 <addition+0x1c>
	{
		printf("Error: expected 2 arg\r\n");
 8000bec:	4811      	ldr	r0, [pc, #68]	@ (8000c34 <addition+0x58>)
 8000bee:	f006 fbab 	bl	8007348 <puts>
		return -1;
 8000bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8000bf6:	e018      	b.n	8000c2a <addition+0x4e>
	}
	int a = atoi(argv[1]);
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	3304      	adds	r3, #4
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f006 f9f0 	bl	8006fe4 <atoi>
 8000c04:	6178      	str	r0, [r7, #20]
	int b = atoi(argv[2]);
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	3308      	adds	r3, #8
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f006 f9e9 	bl	8006fe4 <atoi>
 8000c12:	6138      	str	r0, [r7, #16]
	int c = a+b;
 8000c14:	697a      	ldr	r2, [r7, #20]
 8000c16:	693b      	ldr	r3, [r7, #16]
 8000c18:	4413      	add	r3, r2
 8000c1a:	60fb      	str	r3, [r7, #12]

	printf("%d + %d = %d\r\n", a,b,c);
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	6979      	ldr	r1, [r7, #20]
 8000c22:	4805      	ldr	r0, [pc, #20]	@ (8000c38 <addition+0x5c>)
 8000c24:	f006 fb28 	bl	8007278 <iprintf>

	return 0;
 8000c28:	2300      	movs	r3, #0
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3718      	adds	r7, #24
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	080085f8 	.word	0x080085f8
 8000c38:	08008610 	.word	0x08008610

08000c3c <task_shell>:

void task_shell(void * unused)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
	shell_init();
 8000c44:	f7ff fdb2 	bl	80007ac <shell_init>
	shell_add('f', fonction, "Une fonction inutile");
 8000c48:	4a0f      	ldr	r2, [pc, #60]	@ (8000c88 <task_shell+0x4c>)
 8000c4a:	4910      	ldr	r1, [pc, #64]	@ (8000c8c <task_shell+0x50>)
 8000c4c:	2066      	movs	r0, #102	@ 0x66
 8000c4e:	f7ff fdcf 	bl	80007f0 <shell_add>
	shell_add('a', addition, "une super addition");
 8000c52:	4a0f      	ldr	r2, [pc, #60]	@ (8000c90 <task_shell+0x54>)
 8000c54:	490f      	ldr	r1, [pc, #60]	@ (8000c94 <task_shell+0x58>)
 8000c56:	2061      	movs	r0, #97	@ 0x61
 8000c58:	f7ff fdca 	bl	80007f0 <shell_add>
	shell_add('l', led, "active la led a la periode demandee");
 8000c5c:	4a0e      	ldr	r2, [pc, #56]	@ (8000c98 <task_shell+0x5c>)
 8000c5e:	490f      	ldr	r1, [pc, #60]	@ (8000c9c <task_shell+0x60>)
 8000c60:	206c      	movs	r0, #108	@ 0x6c
 8000c62:	f7ff fdc5 	bl	80007f0 <shell_add>
	shell_add('s', spam, "spam un message a une freq n fois");
 8000c66:	4a0e      	ldr	r2, [pc, #56]	@ (8000ca0 <task_shell+0x64>)
 8000c68:	490e      	ldr	r1, [pc, #56]	@ (8000ca4 <task_shell+0x68>)
 8000c6a:	2073      	movs	r0, #115	@ 0x73
 8000c6c:	f7ff fdc0 	bl	80007f0 <shell_add>
	shell_add('c', crash_stack, "Crash test stack overflow");
 8000c70:	4a0d      	ldr	r2, [pc, #52]	@ (8000ca8 <task_shell+0x6c>)
 8000c72:	490e      	ldr	r1, [pc, #56]	@ (8000cac <task_shell+0x70>)
 8000c74:	2063      	movs	r0, #99	@ 0x63
 8000c76:	f7ff fdbb 	bl	80007f0 <shell_add>
	shell_run();
 8000c7a:	f7ff fe65 	bl	8000948 <shell_run>
	// une tache ne doit jamais return
}
 8000c7e:	bf00      	nop
 8000c80:	3708      	adds	r7, #8
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	08008620 	.word	0x08008620
 8000c8c:	08000b41 	.word	0x08000b41
 8000c90:	08008638 	.word	0x08008638
 8000c94:	08000bdd 	.word	0x08000bdd
 8000c98:	0800864c 	.word	0x0800864c
 8000c9c:	08000ac9 	.word	0x08000ac9
 8000ca0:	08008670 	.word	0x08008670
 8000ca4:	08000a41 	.word	0x08000a41
 8000ca8:	08008694 	.word	0x08008694
 8000cac:	08000b99 	.word	0x08000b99

08000cb0 <task_led>:

void task_led(void * unused)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000cb8:	2120      	movs	r1, #32
 8000cba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cbe:	f000 fef7 	bl	8001ab0 <HAL_GPIO_TogglePin>
		vTaskDelay(periode);
 8000cc2:	4b03      	ldr	r3, [pc, #12]	@ (8000cd0 <task_led+0x20>)
 8000cc4:	881b      	ldrh	r3, [r3, #0]
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f004 fdca 	bl	8005860 <vTaskDelay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000ccc:	bf00      	nop
 8000cce:	e7f3      	b.n	8000cb8 <task_led+0x8>
 8000cd0:	20000668 	.word	0x20000668

08000cd4 <task_spam>:
	}
}

void task_spam(void * unused)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b084      	sub	sp, #16
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		xSemaphoreTake(sem, HAL_MAX_DELAY);
 8000cdc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d1c <task_spam+0x48>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f004 f9f1 	bl	80050cc <xQueueSemaphoreTake>
		for(int i=0;i<=spam_nb;i++)
 8000cea:	2300      	movs	r3, #0
 8000cec:	60fb      	str	r3, [r7, #12]
 8000cee:	e00e      	b.n	8000d0e <task_spam+0x3a>
		{
			printf("%d - %s\r\n", i,msg);
 8000cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8000d20 <task_spam+0x4c>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	68f9      	ldr	r1, [r7, #12]
 8000cf8:	480a      	ldr	r0, [pc, #40]	@ (8000d24 <task_spam+0x50>)
 8000cfa:	f006 fabd 	bl	8007278 <iprintf>
			vTaskDelay(spam_tick);
 8000cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8000d28 <task_spam+0x54>)
 8000d00:	881b      	ldrh	r3, [r3, #0]
 8000d02:	4618      	mov	r0, r3
 8000d04:	f004 fdac 	bl	8005860 <vTaskDelay>
		for(int i=0;i<=spam_nb;i++)
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	60fb      	str	r3, [r7, #12]
 8000d0e:	4b07      	ldr	r3, [pc, #28]	@ (8000d2c <task_spam+0x58>)
 8000d10:	881b      	ldrh	r3, [r3, #0]
 8000d12:	461a      	mov	r2, r3
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	4293      	cmp	r3, r2
 8000d18:	ddea      	ble.n	8000cf0 <task_spam+0x1c>
		xSemaphoreTake(sem, HAL_MAX_DELAY);
 8000d1a:	e7df      	b.n	8000cdc <task_spam+0x8>
 8000d1c:	20000660 	.word	0x20000660
 8000d20:	20000670 	.word	0x20000670
 8000d24:	080086b0 	.word	0x080086b0
 8000d28:	2000066a 	.word	0x2000066a
 8000d2c:	2000066c 	.word	0x2000066c

08000d30 <vApplicationStackOverflowHook>:
	}

}

void vApplicationStackOverflowHook(TaskHandle_t xTask, signed char *pcTaskName)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	6039      	str	r1, [r7, #0]
    printf("Stack overflow in: %s\r\n", pcTaskName);
 8000d3a:	6839      	ldr	r1, [r7, #0]
 8000d3c:	4806      	ldr	r0, [pc, #24]	@ (8000d58 <vApplicationStackOverflowHook+0x28>)
 8000d3e:	f006 fa9b 	bl	8007278 <iprintf>
    while(1)
    {
        HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000d42:	2120      	movs	r1, #32
 8000d44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d48:	f000 feb2 	bl	8001ab0 <HAL_GPIO_TogglePin>
        HAL_Delay(50);
 8000d4c:	2032      	movs	r0, #50	@ 0x32
 8000d4e:	f000 fb67 	bl	8001420 <HAL_Delay>
        HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000d52:	bf00      	nop
 8000d54:	e7f5      	b.n	8000d42 <vApplicationStackOverflowHook+0x12>
 8000d56:	bf00      	nop
 8000d58:	080086bc 	.word	0x080086bc

08000d5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d62:	f000 fb1d 	bl	80013a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d66:	f000 f86b 	bl	8000e40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d6a:	f7ff fc55 	bl	8000618 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000d6e:	f000 fa59 	bl	8001224 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

	printf("task create\r\n");
 8000d72:	4828      	ldr	r0, [pc, #160]	@ (8000e14 <main+0xb8>)
 8000d74:	f006 fae8 	bl	8007348 <puts>
	sem = xSemaphoreCreateBinary();
 8000d78:	2203      	movs	r2, #3
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	f004 f849 	bl	8004e14 <xQueueGenericCreate>
 8000d82:	4603      	mov	r3, r0
 8000d84:	4a24      	ldr	r2, [pc, #144]	@ (8000e18 <main+0xbc>)
 8000d86:	6013      	str	r3, [r2, #0]
	BaseType_t status;
	status = xTaskCreate(task_shell, "Shell", 512, NULL, 1, NULL);
 8000d88:	2300      	movs	r3, #0
 8000d8a:	9301      	str	r3, [sp, #4]
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	9300      	str	r3, [sp, #0]
 8000d90:	2300      	movs	r3, #0
 8000d92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d96:	4921      	ldr	r1, [pc, #132]	@ (8000e1c <main+0xc0>)
 8000d98:	4821      	ldr	r0, [pc, #132]	@ (8000e20 <main+0xc4>)
 8000d9a:	f004 fc09 	bl	80055b0 <xTaskCreate>
 8000d9e:	6078      	str	r0, [r7, #4]
	if(status == NULL)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d102      	bne.n	8000dac <main+0x50>
	{
		printf("error task cerate");
 8000da6:	481f      	ldr	r0, [pc, #124]	@ (8000e24 <main+0xc8>)
 8000da8:	f006 fa66 	bl	8007278 <iprintf>
	}

	status = xTaskCreate(task_led, "LED", 512, NULL, 1, &xLedTaskHandle);
 8000dac:	4b1e      	ldr	r3, [pc, #120]	@ (8000e28 <main+0xcc>)
 8000dae:	9301      	str	r3, [sp, #4]
 8000db0:	2301      	movs	r3, #1
 8000db2:	9300      	str	r3, [sp, #0]
 8000db4:	2300      	movs	r3, #0
 8000db6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dba:	491c      	ldr	r1, [pc, #112]	@ (8000e2c <main+0xd0>)
 8000dbc:	481c      	ldr	r0, [pc, #112]	@ (8000e30 <main+0xd4>)
 8000dbe:	f004 fbf7 	bl	80055b0 <xTaskCreate>
 8000dc2:	6078      	str	r0, [r7, #4]
	if(status == NULL)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d102      	bne.n	8000dd0 <main+0x74>
	{
		printf("error task cerate");
 8000dca:	4816      	ldr	r0, [pc, #88]	@ (8000e24 <main+0xc8>)
 8000dcc:	f006 fa54 	bl	8007278 <iprintf>
	}
	status = xTaskCreate(task_spam, "Spam", 512, NULL, 1, NULL);
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	9301      	str	r3, [sp, #4]
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	9300      	str	r3, [sp, #0]
 8000dd8:	2300      	movs	r3, #0
 8000dda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dde:	4915      	ldr	r1, [pc, #84]	@ (8000e34 <main+0xd8>)
 8000de0:	4815      	ldr	r0, [pc, #84]	@ (8000e38 <main+0xdc>)
 8000de2:	f004 fbe5 	bl	80055b0 <xTaskCreate>
 8000de6:	6078      	str	r0, [r7, #4]
	if(status == NULL)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d102      	bne.n	8000df4 <main+0x98>
	{
		printf("error task cerate");
 8000dee:	480d      	ldr	r0, [pc, #52]	@ (8000e24 <main+0xc8>)
 8000df0:	f006 fa42 	bl	8007278 <iprintf>
	}
	vTaskSuspend(xLedTaskHandle);
 8000df4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e28 <main+0xcc>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f004 fd67 	bl	80058cc <vTaskSuspend>
	printf("fin create\r\n");
 8000dfe:	480f      	ldr	r0, [pc, #60]	@ (8000e3c <main+0xe0>)
 8000e00:	f006 faa2 	bl	8007348 <puts>
	vTaskStartScheduler();
 8000e04:	f004 fe86 	bl	8005b14 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000e08:	f7ff fbe2 	bl	80005d0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000e0c:	f003 fe7d 	bl	8004b0a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000e10:	bf00      	nop
 8000e12:	e7fd      	b.n	8000e10 <main+0xb4>
 8000e14:	080086d4 	.word	0x080086d4
 8000e18:	20000660 	.word	0x20000660
 8000e1c:	080086e4 	.word	0x080086e4
 8000e20:	08000c3d 	.word	0x08000c3d
 8000e24:	080086ec 	.word	0x080086ec
 8000e28:	20000664 	.word	0x20000664
 8000e2c:	08008700 	.word	0x08008700
 8000e30:	08000cb1 	.word	0x08000cb1
 8000e34:	08008704 	.word	0x08008704
 8000e38:	08000cd5 	.word	0x08000cd5
 8000e3c:	0800870c 	.word	0x0800870c

08000e40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b096      	sub	sp, #88	@ 0x58
 8000e44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e46:	f107 0314 	add.w	r3, r7, #20
 8000e4a:	2244      	movs	r2, #68	@ 0x44
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f006 fb90 	bl	8007574 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e54:	463b      	mov	r3, r7
 8000e56:	2200      	movs	r2, #0
 8000e58:	601a      	str	r2, [r3, #0]
 8000e5a:	605a      	str	r2, [r3, #4]
 8000e5c:	609a      	str	r2, [r3, #8]
 8000e5e:	60da      	str	r2, [r3, #12]
 8000e60:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000e62:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e66:	f000 fe4b 	bl	8001b00 <HAL_PWREx_ControlVoltageScaling>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000e70:	f000 f84a 	bl	8000f08 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e74:	2302      	movs	r3, #2
 8000e76:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e7c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e7e:	2310      	movs	r3, #16
 8000e80:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e82:	2302      	movs	r3, #2
 8000e84:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e86:	2302      	movs	r3, #2
 8000e88:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000e8e:	230a      	movs	r3, #10
 8000e90:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000e92:	2307      	movs	r3, #7
 8000e94:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e96:	2302      	movs	r3, #2
 8000e98:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e9e:	f107 0314 	add.w	r3, r7, #20
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f000 fe82 	bl	8001bac <HAL_RCC_OscConfig>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000eae:	f000 f82b 	bl	8000f08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eb2:	230f      	movs	r3, #15
 8000eb4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eb6:	2303      	movs	r3, #3
 8000eb8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ec6:	463b      	mov	r3, r7
 8000ec8:	2104      	movs	r1, #4
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f001 fa4a 	bl	8002364 <HAL_RCC_ClockConfig>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000ed6:	f000 f817 	bl	8000f08 <Error_Handler>
  }
}
 8000eda:	bf00      	nop
 8000edc:	3758      	adds	r7, #88	@ 0x58
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
	...

08000ee4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a04      	ldr	r2, [pc, #16]	@ (8000f04 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d101      	bne.n	8000efa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000ef6:	f000 fa73 	bl	80013e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000efa:	bf00      	nop
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40001000 	.word	0x40001000

08000f08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f0c:	b672      	cpsid	i
}
 8000f0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000f10:	bf00      	nop
 8000f12:	e7fd      	b.n	8000f10 <Error_Handler+0x8>

08000f14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f1a:	4b11      	ldr	r3, [pc, #68]	@ (8000f60 <HAL_MspInit+0x4c>)
 8000f1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f1e:	4a10      	ldr	r2, [pc, #64]	@ (8000f60 <HAL_MspInit+0x4c>)
 8000f20:	f043 0301 	orr.w	r3, r3, #1
 8000f24:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f26:	4b0e      	ldr	r3, [pc, #56]	@ (8000f60 <HAL_MspInit+0x4c>)
 8000f28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f2a:	f003 0301 	and.w	r3, r3, #1
 8000f2e:	607b      	str	r3, [r7, #4]
 8000f30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f32:	4b0b      	ldr	r3, [pc, #44]	@ (8000f60 <HAL_MspInit+0x4c>)
 8000f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f36:	4a0a      	ldr	r2, [pc, #40]	@ (8000f60 <HAL_MspInit+0x4c>)
 8000f38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f3e:	4b08      	ldr	r3, [pc, #32]	@ (8000f60 <HAL_MspInit+0x4c>)
 8000f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f46:	603b      	str	r3, [r7, #0]
 8000f48:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	210f      	movs	r1, #15
 8000f4e:	f06f 0001 	mvn.w	r0, #1
 8000f52:	f000 fb41 	bl	80015d8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f56:	bf00      	nop
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	40021000 	.word	0x40021000

08000f64 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b08e      	sub	sp, #56	@ 0x38
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000f72:	4b34      	ldr	r3, [pc, #208]	@ (8001044 <HAL_InitTick+0xe0>)
 8000f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f76:	4a33      	ldr	r2, [pc, #204]	@ (8001044 <HAL_InitTick+0xe0>)
 8000f78:	f043 0310 	orr.w	r3, r3, #16
 8000f7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f7e:	4b31      	ldr	r3, [pc, #196]	@ (8001044 <HAL_InitTick+0xe0>)
 8000f80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f82:	f003 0310 	and.w	r3, r3, #16
 8000f86:	60fb      	str	r3, [r7, #12]
 8000f88:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f8a:	f107 0210 	add.w	r2, r7, #16
 8000f8e:	f107 0314 	add.w	r3, r7, #20
 8000f92:	4611      	mov	r1, r2
 8000f94:	4618      	mov	r0, r3
 8000f96:	f001 fba9 	bl	80026ec <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000f9a:	6a3b      	ldr	r3, [r7, #32]
 8000f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000f9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d103      	bne.n	8000fac <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000fa4:	f001 fb76 	bl	8002694 <HAL_RCC_GetPCLK1Freq>
 8000fa8:	6378      	str	r0, [r7, #52]	@ 0x34
 8000faa:	e004      	b.n	8000fb6 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000fac:	f001 fb72 	bl	8002694 <HAL_RCC_GetPCLK1Freq>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000fb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fb8:	4a23      	ldr	r2, [pc, #140]	@ (8001048 <HAL_InitTick+0xe4>)
 8000fba:	fba2 2303 	umull	r2, r3, r2, r3
 8000fbe:	0c9b      	lsrs	r3, r3, #18
 8000fc0:	3b01      	subs	r3, #1
 8000fc2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000fc4:	4b21      	ldr	r3, [pc, #132]	@ (800104c <HAL_InitTick+0xe8>)
 8000fc6:	4a22      	ldr	r2, [pc, #136]	@ (8001050 <HAL_InitTick+0xec>)
 8000fc8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000fca:	4b20      	ldr	r3, [pc, #128]	@ (800104c <HAL_InitTick+0xe8>)
 8000fcc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fd0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000fd2:	4a1e      	ldr	r2, [pc, #120]	@ (800104c <HAL_InitTick+0xe8>)
 8000fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fd6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000fd8:	4b1c      	ldr	r3, [pc, #112]	@ (800104c <HAL_InitTick+0xe8>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fde:	4b1b      	ldr	r3, [pc, #108]	@ (800104c <HAL_InitTick+0xe8>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fe4:	4b19      	ldr	r3, [pc, #100]	@ (800104c <HAL_InitTick+0xe8>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000fea:	4818      	ldr	r0, [pc, #96]	@ (800104c <HAL_InitTick+0xe8>)
 8000fec:	f002 f8cc 	bl	8003188 <HAL_TIM_Base_Init>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000ff6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d11b      	bne.n	8001036 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000ffe:	4813      	ldr	r0, [pc, #76]	@ (800104c <HAL_InitTick+0xe8>)
 8001000:	f002 f924 	bl	800324c <HAL_TIM_Base_Start_IT>
 8001004:	4603      	mov	r3, r0
 8001006:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800100a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800100e:	2b00      	cmp	r3, #0
 8001010:	d111      	bne.n	8001036 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001012:	2036      	movs	r0, #54	@ 0x36
 8001014:	f000 fafc 	bl	8001610 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2b0f      	cmp	r3, #15
 800101c:	d808      	bhi.n	8001030 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800101e:	2200      	movs	r2, #0
 8001020:	6879      	ldr	r1, [r7, #4]
 8001022:	2036      	movs	r0, #54	@ 0x36
 8001024:	f000 fad8 	bl	80015d8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001028:	4a0a      	ldr	r2, [pc, #40]	@ (8001054 <HAL_InitTick+0xf0>)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6013      	str	r3, [r2, #0]
 800102e:	e002      	b.n	8001036 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001030:	2301      	movs	r3, #1
 8001032:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001036:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800103a:	4618      	mov	r0, r3
 800103c:	3738      	adds	r7, #56	@ 0x38
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	40021000 	.word	0x40021000
 8001048:	431bde83 	.word	0x431bde83
 800104c:	2000069c 	.word	0x2000069c
 8001050:	40001000 	.word	0x40001000
 8001054:	2000000c 	.word	0x2000000c

08001058 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800105c:	bf00      	nop
 800105e:	e7fd      	b.n	800105c <NMI_Handler+0x4>

08001060 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001064:	bf00      	nop
 8001066:	e7fd      	b.n	8001064 <HardFault_Handler+0x4>

08001068 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800106c:	bf00      	nop
 800106e:	e7fd      	b.n	800106c <MemManage_Handler+0x4>

08001070 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001074:	bf00      	nop
 8001076:	e7fd      	b.n	8001074 <BusFault_Handler+0x4>

08001078 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800107c:	bf00      	nop
 800107e:	e7fd      	b.n	800107c <UsageFault_Handler+0x4>

08001080 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001084:	bf00      	nop
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
	...

08001090 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001094:	4802      	ldr	r0, [pc, #8]	@ (80010a0 <USART2_IRQHandler+0x10>)
 8001096:	f002 fcdd 	bl	8003a54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	200006ec 	.word	0x200006ec

080010a4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80010a8:	4802      	ldr	r0, [pc, #8]	@ (80010b4 <TIM6_DAC_IRQHandler+0x10>)
 80010aa:	f002 f93f 	bl	800332c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	2000069c 	.word	0x2000069c

080010b8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b086      	sub	sp, #24
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	60b9      	str	r1, [r7, #8]
 80010c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010c4:	2300      	movs	r3, #0
 80010c6:	617b      	str	r3, [r7, #20]
 80010c8:	e00a      	b.n	80010e0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010ca:	f3af 8000 	nop.w
 80010ce:	4601      	mov	r1, r0
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	1c5a      	adds	r2, r3, #1
 80010d4:	60ba      	str	r2, [r7, #8]
 80010d6:	b2ca      	uxtb	r2, r1
 80010d8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	3301      	adds	r3, #1
 80010de:	617b      	str	r3, [r7, #20]
 80010e0:	697a      	ldr	r2, [r7, #20]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	dbf0      	blt.n	80010ca <_read+0x12>
  }

  return len;
 80010e8:	687b      	ldr	r3, [r7, #4]
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3718      	adds	r7, #24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b086      	sub	sp, #24
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	60f8      	str	r0, [r7, #12]
 80010fa:	60b9      	str	r1, [r7, #8]
 80010fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
 8001102:	e009      	b.n	8001118 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	1c5a      	adds	r2, r3, #1
 8001108:	60ba      	str	r2, [r7, #8]
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff fc85 	bl	8000a1c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	3301      	adds	r3, #1
 8001116:	617b      	str	r3, [r7, #20]
 8001118:	697a      	ldr	r2, [r7, #20]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	429a      	cmp	r2, r3
 800111e:	dbf1      	blt.n	8001104 <_write+0x12>
  }
  return len;
 8001120:	687b      	ldr	r3, [r7, #4]
}
 8001122:	4618      	mov	r0, r3
 8001124:	3718      	adds	r7, #24
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}

0800112a <_close>:

int _close(int file)
{
 800112a:	b480      	push	{r7}
 800112c:	b083      	sub	sp, #12
 800112e:	af00      	add	r7, sp, #0
 8001130:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001132:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001136:	4618      	mov	r0, r3
 8001138:	370c      	adds	r7, #12
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr

08001142 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001142:	b480      	push	{r7}
 8001144:	b083      	sub	sp, #12
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
 800114a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001152:	605a      	str	r2, [r3, #4]
  return 0;
 8001154:	2300      	movs	r3, #0
}
 8001156:	4618      	mov	r0, r3
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr

08001162 <_isatty>:

int _isatty(int file)
{
 8001162:	b480      	push	{r7}
 8001164:	b083      	sub	sp, #12
 8001166:	af00      	add	r7, sp, #0
 8001168:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800116a:	2301      	movs	r3, #1
}
 800116c:	4618      	mov	r0, r3
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr

08001178 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001178:	b480      	push	{r7}
 800117a:	b085      	sub	sp, #20
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	3714      	adds	r7, #20
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
	...

08001194 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b086      	sub	sp, #24
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800119c:	4a14      	ldr	r2, [pc, #80]	@ (80011f0 <_sbrk+0x5c>)
 800119e:	4b15      	ldr	r3, [pc, #84]	@ (80011f4 <_sbrk+0x60>)
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011a8:	4b13      	ldr	r3, [pc, #76]	@ (80011f8 <_sbrk+0x64>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d102      	bne.n	80011b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011b0:	4b11      	ldr	r3, [pc, #68]	@ (80011f8 <_sbrk+0x64>)
 80011b2:	4a12      	ldr	r2, [pc, #72]	@ (80011fc <_sbrk+0x68>)
 80011b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011b6:	4b10      	ldr	r3, [pc, #64]	@ (80011f8 <_sbrk+0x64>)
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4413      	add	r3, r2
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d207      	bcs.n	80011d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011c4:	f006 fa82 	bl	80076cc <__errno>
 80011c8:	4603      	mov	r3, r0
 80011ca:	220c      	movs	r2, #12
 80011cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011ce:	f04f 33ff 	mov.w	r3, #4294967295
 80011d2:	e009      	b.n	80011e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011d4:	4b08      	ldr	r3, [pc, #32]	@ (80011f8 <_sbrk+0x64>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011da:	4b07      	ldr	r3, [pc, #28]	@ (80011f8 <_sbrk+0x64>)
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4413      	add	r3, r2
 80011e2:	4a05      	ldr	r2, [pc, #20]	@ (80011f8 <_sbrk+0x64>)
 80011e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011e6:	68fb      	ldr	r3, [r7, #12]
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3718      	adds	r7, #24
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	20018000 	.word	0x20018000
 80011f4:	00000400 	.word	0x00000400
 80011f8:	200006e8 	.word	0x200006e8
 80011fc:	2000cd68 	.word	0x2000cd68

08001200 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001204:	4b06      	ldr	r3, [pc, #24]	@ (8001220 <SystemInit+0x20>)
 8001206:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800120a:	4a05      	ldr	r2, [pc, #20]	@ (8001220 <SystemInit+0x20>)
 800120c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001210:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	e000ed00 	.word	0xe000ed00

08001224 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001228:	4b14      	ldr	r3, [pc, #80]	@ (800127c <MX_USART2_UART_Init+0x58>)
 800122a:	4a15      	ldr	r2, [pc, #84]	@ (8001280 <MX_USART2_UART_Init+0x5c>)
 800122c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800122e:	4b13      	ldr	r3, [pc, #76]	@ (800127c <MX_USART2_UART_Init+0x58>)
 8001230:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001234:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001236:	4b11      	ldr	r3, [pc, #68]	@ (800127c <MX_USART2_UART_Init+0x58>)
 8001238:	2200      	movs	r2, #0
 800123a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800123c:	4b0f      	ldr	r3, [pc, #60]	@ (800127c <MX_USART2_UART_Init+0x58>)
 800123e:	2200      	movs	r2, #0
 8001240:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001242:	4b0e      	ldr	r3, [pc, #56]	@ (800127c <MX_USART2_UART_Init+0x58>)
 8001244:	2200      	movs	r2, #0
 8001246:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001248:	4b0c      	ldr	r3, [pc, #48]	@ (800127c <MX_USART2_UART_Init+0x58>)
 800124a:	220c      	movs	r2, #12
 800124c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800124e:	4b0b      	ldr	r3, [pc, #44]	@ (800127c <MX_USART2_UART_Init+0x58>)
 8001250:	2200      	movs	r2, #0
 8001252:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001254:	4b09      	ldr	r3, [pc, #36]	@ (800127c <MX_USART2_UART_Init+0x58>)
 8001256:	2200      	movs	r2, #0
 8001258:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800125a:	4b08      	ldr	r3, [pc, #32]	@ (800127c <MX_USART2_UART_Init+0x58>)
 800125c:	2200      	movs	r2, #0
 800125e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001260:	4b06      	ldr	r3, [pc, #24]	@ (800127c <MX_USART2_UART_Init+0x58>)
 8001262:	2200      	movs	r2, #0
 8001264:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001266:	4805      	ldr	r0, [pc, #20]	@ (800127c <MX_USART2_UART_Init+0x58>)
 8001268:	f002 fa54 	bl	8003714 <HAL_UART_Init>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001272:	f7ff fe49 	bl	8000f08 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	200006ec 	.word	0x200006ec
 8001280:	40004400 	.word	0x40004400

08001284 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b0ac      	sub	sp, #176	@ 0xb0
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]
 8001298:	60da      	str	r2, [r3, #12]
 800129a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800129c:	f107 0314 	add.w	r3, r7, #20
 80012a0:	2288      	movs	r2, #136	@ 0x88
 80012a2:	2100      	movs	r1, #0
 80012a4:	4618      	mov	r0, r3
 80012a6:	f006 f965 	bl	8007574 <memset>
  if(uartHandle->Instance==USART2)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a25      	ldr	r2, [pc, #148]	@ (8001344 <HAL_UART_MspInit+0xc0>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d143      	bne.n	800133c <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80012b4:	2302      	movs	r3, #2
 80012b6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80012b8:	2300      	movs	r3, #0
 80012ba:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012bc:	f107 0314 	add.w	r3, r7, #20
 80012c0:	4618      	mov	r0, r3
 80012c2:	f001 faa5 	bl	8002810 <HAL_RCCEx_PeriphCLKConfig>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80012cc:	f7ff fe1c 	bl	8000f08 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001348 <HAL_UART_MspInit+0xc4>)
 80012d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012d4:	4a1c      	ldr	r2, [pc, #112]	@ (8001348 <HAL_UART_MspInit+0xc4>)
 80012d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012da:	6593      	str	r3, [r2, #88]	@ 0x58
 80012dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001348 <HAL_UART_MspInit+0xc4>)
 80012de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012e4:	613b      	str	r3, [r7, #16]
 80012e6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e8:	4b17      	ldr	r3, [pc, #92]	@ (8001348 <HAL_UART_MspInit+0xc4>)
 80012ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ec:	4a16      	ldr	r2, [pc, #88]	@ (8001348 <HAL_UART_MspInit+0xc4>)
 80012ee:	f043 0301 	orr.w	r3, r3, #1
 80012f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012f4:	4b14      	ldr	r3, [pc, #80]	@ (8001348 <HAL_UART_MspInit+0xc4>)
 80012f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f8:	f003 0301 	and.w	r3, r3, #1
 80012fc:	60fb      	str	r3, [r7, #12]
 80012fe:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001300:	230c      	movs	r3, #12
 8001302:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001306:	2302      	movs	r3, #2
 8001308:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	2300      	movs	r3, #0
 800130e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001312:	2303      	movs	r3, #3
 8001314:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001318:	2307      	movs	r3, #7
 800131a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800131e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001322:	4619      	mov	r1, r3
 8001324:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001328:	f000 fa00 	bl	800172c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800132c:	2200      	movs	r2, #0
 800132e:	2105      	movs	r1, #5
 8001330:	2026      	movs	r0, #38	@ 0x26
 8001332:	f000 f951 	bl	80015d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001336:	2026      	movs	r0, #38	@ 0x26
 8001338:	f000 f96a 	bl	8001610 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800133c:	bf00      	nop
 800133e:	37b0      	adds	r7, #176	@ 0xb0
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	40004400 	.word	0x40004400
 8001348:	40021000 	.word	0x40021000

0800134c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800134c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001384 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001350:	f7ff ff56 	bl	8001200 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001354:	480c      	ldr	r0, [pc, #48]	@ (8001388 <LoopForever+0x6>)
  ldr r1, =_edata
 8001356:	490d      	ldr	r1, [pc, #52]	@ (800138c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001358:	4a0d      	ldr	r2, [pc, #52]	@ (8001390 <LoopForever+0xe>)
  movs r3, #0
 800135a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800135c:	e002      	b.n	8001364 <LoopCopyDataInit>

0800135e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800135e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001362:	3304      	adds	r3, #4

08001364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001368:	d3f9      	bcc.n	800135e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800136a:	4a0a      	ldr	r2, [pc, #40]	@ (8001394 <LoopForever+0x12>)
  ldr r4, =_ebss
 800136c:	4c0a      	ldr	r4, [pc, #40]	@ (8001398 <LoopForever+0x16>)
  movs r3, #0
 800136e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001370:	e001      	b.n	8001376 <LoopFillZerobss>

08001372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001374:	3204      	adds	r2, #4

08001376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001378:	d3fb      	bcc.n	8001372 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800137a:	f006 f9ad 	bl	80076d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800137e:	f7ff fced 	bl	8000d5c <main>

08001382 <LoopForever>:

LoopForever:
    b LoopForever
 8001382:	e7fe      	b.n	8001382 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001384:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001388:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800138c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001390:	080088ac 	.word	0x080088ac
  ldr r2, =_sbss
 8001394:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001398:	2000cd68 	.word	0x2000cd68

0800139c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800139c:	e7fe      	b.n	800139c <ADC1_2_IRQHandler>
	...

080013a0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013a6:	2300      	movs	r3, #0
 80013a8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013aa:	4b0c      	ldr	r3, [pc, #48]	@ (80013dc <HAL_Init+0x3c>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a0b      	ldr	r2, [pc, #44]	@ (80013dc <HAL_Init+0x3c>)
 80013b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013b4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013b6:	2003      	movs	r0, #3
 80013b8:	f000 f903 	bl	80015c2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013bc:	200f      	movs	r0, #15
 80013be:	f7ff fdd1 	bl	8000f64 <HAL_InitTick>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d002      	beq.n	80013ce <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80013c8:	2301      	movs	r3, #1
 80013ca:	71fb      	strb	r3, [r7, #7]
 80013cc:	e001      	b.n	80013d2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80013ce:	f7ff fda1 	bl	8000f14 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80013d2:	79fb      	ldrb	r3, [r7, #7]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40022000 	.word	0x40022000

080013e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013e4:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <HAL_IncTick+0x20>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	461a      	mov	r2, r3
 80013ea:	4b06      	ldr	r3, [pc, #24]	@ (8001404 <HAL_IncTick+0x24>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4413      	add	r3, r2
 80013f0:	4a04      	ldr	r2, [pc, #16]	@ (8001404 <HAL_IncTick+0x24>)
 80013f2:	6013      	str	r3, [r2, #0]
}
 80013f4:	bf00      	nop
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	20000010 	.word	0x20000010
 8001404:	20000774 	.word	0x20000774

08001408 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  return uwTick;
 800140c:	4b03      	ldr	r3, [pc, #12]	@ (800141c <HAL_GetTick+0x14>)
 800140e:	681b      	ldr	r3, [r3, #0]
}
 8001410:	4618      	mov	r0, r3
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	20000774 	.word	0x20000774

08001420 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001428:	f7ff ffee 	bl	8001408 <HAL_GetTick>
 800142c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001438:	d005      	beq.n	8001446 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800143a:	4b0a      	ldr	r3, [pc, #40]	@ (8001464 <HAL_Delay+0x44>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	461a      	mov	r2, r3
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	4413      	add	r3, r2
 8001444:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001446:	bf00      	nop
 8001448:	f7ff ffde 	bl	8001408 <HAL_GetTick>
 800144c:	4602      	mov	r2, r0
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	68fa      	ldr	r2, [r7, #12]
 8001454:	429a      	cmp	r2, r3
 8001456:	d8f7      	bhi.n	8001448 <HAL_Delay+0x28>
  {
  }
}
 8001458:	bf00      	nop
 800145a:	bf00      	nop
 800145c:	3710      	adds	r7, #16
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	20000010 	.word	0x20000010

08001468 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001468:	b480      	push	{r7}
 800146a:	b085      	sub	sp, #20
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f003 0307 	and.w	r3, r3, #7
 8001476:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001478:	4b0c      	ldr	r3, [pc, #48]	@ (80014ac <__NVIC_SetPriorityGrouping+0x44>)
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800147e:	68ba      	ldr	r2, [r7, #8]
 8001480:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001484:	4013      	ands	r3, r2
 8001486:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001490:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001494:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001498:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800149a:	4a04      	ldr	r2, [pc, #16]	@ (80014ac <__NVIC_SetPriorityGrouping+0x44>)
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	60d3      	str	r3, [r2, #12]
}
 80014a0:	bf00      	nop
 80014a2:	3714      	adds	r7, #20
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	e000ed00 	.word	0xe000ed00

080014b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014b4:	4b04      	ldr	r3, [pc, #16]	@ (80014c8 <__NVIC_GetPriorityGrouping+0x18>)
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	0a1b      	lsrs	r3, r3, #8
 80014ba:	f003 0307 	and.w	r3, r3, #7
}
 80014be:	4618      	mov	r0, r3
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr
 80014c8:	e000ed00 	.word	0xe000ed00

080014cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	db0b      	blt.n	80014f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	f003 021f 	and.w	r2, r3, #31
 80014e4:	4907      	ldr	r1, [pc, #28]	@ (8001504 <__NVIC_EnableIRQ+0x38>)
 80014e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ea:	095b      	lsrs	r3, r3, #5
 80014ec:	2001      	movs	r0, #1
 80014ee:	fa00 f202 	lsl.w	r2, r0, r2
 80014f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014f6:	bf00      	nop
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	e000e100 	.word	0xe000e100

08001508 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	4603      	mov	r3, r0
 8001510:	6039      	str	r1, [r7, #0]
 8001512:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001518:	2b00      	cmp	r3, #0
 800151a:	db0a      	blt.n	8001532 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	b2da      	uxtb	r2, r3
 8001520:	490c      	ldr	r1, [pc, #48]	@ (8001554 <__NVIC_SetPriority+0x4c>)
 8001522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001526:	0112      	lsls	r2, r2, #4
 8001528:	b2d2      	uxtb	r2, r2
 800152a:	440b      	add	r3, r1
 800152c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001530:	e00a      	b.n	8001548 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	b2da      	uxtb	r2, r3
 8001536:	4908      	ldr	r1, [pc, #32]	@ (8001558 <__NVIC_SetPriority+0x50>)
 8001538:	79fb      	ldrb	r3, [r7, #7]
 800153a:	f003 030f 	and.w	r3, r3, #15
 800153e:	3b04      	subs	r3, #4
 8001540:	0112      	lsls	r2, r2, #4
 8001542:	b2d2      	uxtb	r2, r2
 8001544:	440b      	add	r3, r1
 8001546:	761a      	strb	r2, [r3, #24]
}
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr
 8001554:	e000e100 	.word	0xe000e100
 8001558:	e000ed00 	.word	0xe000ed00

0800155c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800155c:	b480      	push	{r7}
 800155e:	b089      	sub	sp, #36	@ 0x24
 8001560:	af00      	add	r7, sp, #0
 8001562:	60f8      	str	r0, [r7, #12]
 8001564:	60b9      	str	r1, [r7, #8]
 8001566:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	f003 0307 	and.w	r3, r3, #7
 800156e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	f1c3 0307 	rsb	r3, r3, #7
 8001576:	2b04      	cmp	r3, #4
 8001578:	bf28      	it	cs
 800157a:	2304      	movcs	r3, #4
 800157c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	3304      	adds	r3, #4
 8001582:	2b06      	cmp	r3, #6
 8001584:	d902      	bls.n	800158c <NVIC_EncodePriority+0x30>
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	3b03      	subs	r3, #3
 800158a:	e000      	b.n	800158e <NVIC_EncodePriority+0x32>
 800158c:	2300      	movs	r3, #0
 800158e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001590:	f04f 32ff 	mov.w	r2, #4294967295
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	fa02 f303 	lsl.w	r3, r2, r3
 800159a:	43da      	mvns	r2, r3
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	401a      	ands	r2, r3
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015a4:	f04f 31ff 	mov.w	r1, #4294967295
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	fa01 f303 	lsl.w	r3, r1, r3
 80015ae:	43d9      	mvns	r1, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b4:	4313      	orrs	r3, r2
         );
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3724      	adds	r7, #36	@ 0x24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr

080015c2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c2:	b580      	push	{r7, lr}
 80015c4:	b082      	sub	sp, #8
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015ca:	6878      	ldr	r0, [r7, #4]
 80015cc:	f7ff ff4c 	bl	8001468 <__NVIC_SetPriorityGrouping>
}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	60b9      	str	r1, [r7, #8]
 80015e2:	607a      	str	r2, [r7, #4]
 80015e4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80015e6:	2300      	movs	r3, #0
 80015e8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015ea:	f7ff ff61 	bl	80014b0 <__NVIC_GetPriorityGrouping>
 80015ee:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015f0:	687a      	ldr	r2, [r7, #4]
 80015f2:	68b9      	ldr	r1, [r7, #8]
 80015f4:	6978      	ldr	r0, [r7, #20]
 80015f6:	f7ff ffb1 	bl	800155c <NVIC_EncodePriority>
 80015fa:	4602      	mov	r2, r0
 80015fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001600:	4611      	mov	r1, r2
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff ff80 	bl	8001508 <__NVIC_SetPriority>
}
 8001608:	bf00      	nop
 800160a:	3718      	adds	r7, #24
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}

08001610 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800161a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff ff54 	bl	80014cc <__NVIC_EnableIRQ>
}
 8001624:	bf00      	nop
 8001626:	3708      	adds	r7, #8
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800162c:	b480      	push	{r7}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001634:	2300      	movs	r3, #0
 8001636:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800163e:	b2db      	uxtb	r3, r3
 8001640:	2b02      	cmp	r3, #2
 8001642:	d008      	beq.n	8001656 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2204      	movs	r2, #4
 8001648:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2200      	movs	r2, #0
 800164e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e022      	b.n	800169c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f022 020e 	bic.w	r2, r2, #14
 8001664:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f022 0201 	bic.w	r2, r2, #1
 8001674:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800167a:	f003 021c 	and.w	r2, r3, #28
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001682:	2101      	movs	r1, #1
 8001684:	fa01 f202 	lsl.w	r2, r1, r2
 8001688:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2201      	movs	r2, #1
 800168e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2200      	movs	r2, #0
 8001696:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800169a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800169c:	4618      	mov	r0, r3
 800169e:	3714      	adds	r7, #20
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016b0:	2300      	movs	r3, #0
 80016b2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d005      	beq.n	80016cc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2204      	movs	r2, #4
 80016c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	73fb      	strb	r3, [r7, #15]
 80016ca:	e029      	b.n	8001720 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f022 020e 	bic.w	r2, r2, #14
 80016da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f022 0201 	bic.w	r2, r2, #1
 80016ea:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f0:	f003 021c 	and.w	r2, r3, #28
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f8:	2101      	movs	r1, #1
 80016fa:	fa01 f202 	lsl.w	r2, r1, r2
 80016fe:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2201      	movs	r2, #1
 8001704:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2200      	movs	r2, #0
 800170c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001714:	2b00      	cmp	r3, #0
 8001716:	d003      	beq.n	8001720 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800171c:	6878      	ldr	r0, [r7, #4]
 800171e:	4798      	blx	r3
    }
  }
  return status;
 8001720:	7bfb      	ldrb	r3, [r7, #15]
}
 8001722:	4618      	mov	r0, r3
 8001724:	3710      	adds	r7, #16
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
	...

0800172c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800172c:	b480      	push	{r7}
 800172e:	b087      	sub	sp, #28
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001736:	2300      	movs	r3, #0
 8001738:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800173a:	e17f      	b.n	8001a3c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	2101      	movs	r1, #1
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	fa01 f303 	lsl.w	r3, r1, r3
 8001748:	4013      	ands	r3, r2
 800174a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	2b00      	cmp	r3, #0
 8001750:	f000 8171 	beq.w	8001a36 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f003 0303 	and.w	r3, r3, #3
 800175c:	2b01      	cmp	r3, #1
 800175e:	d005      	beq.n	800176c <HAL_GPIO_Init+0x40>
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f003 0303 	and.w	r3, r3, #3
 8001768:	2b02      	cmp	r3, #2
 800176a:	d130      	bne.n	80017ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	2203      	movs	r2, #3
 8001778:	fa02 f303 	lsl.w	r3, r2, r3
 800177c:	43db      	mvns	r3, r3
 800177e:	693a      	ldr	r2, [r7, #16]
 8001780:	4013      	ands	r3, r2
 8001782:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	68da      	ldr	r2, [r3, #12]
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	fa02 f303 	lsl.w	r3, r2, r3
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	4313      	orrs	r3, r2
 8001794:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	693a      	ldr	r2, [r7, #16]
 800179a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80017a2:	2201      	movs	r2, #1
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	43db      	mvns	r3, r3
 80017ac:	693a      	ldr	r2, [r7, #16]
 80017ae:	4013      	ands	r3, r2
 80017b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	091b      	lsrs	r3, r3, #4
 80017b8:	f003 0201 	and.w	r2, r3, #1
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	fa02 f303 	lsl.w	r3, r2, r3
 80017c2:	693a      	ldr	r2, [r7, #16]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	693a      	ldr	r2, [r7, #16]
 80017cc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	f003 0303 	and.w	r3, r3, #3
 80017d6:	2b03      	cmp	r3, #3
 80017d8:	d118      	bne.n	800180c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80017e0:	2201      	movs	r2, #1
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	fa02 f303 	lsl.w	r3, r2, r3
 80017e8:	43db      	mvns	r3, r3
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	4013      	ands	r3, r2
 80017ee:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	08db      	lsrs	r3, r3, #3
 80017f6:	f003 0201 	and.w	r2, r3, #1
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001800:	693a      	ldr	r2, [r7, #16]
 8001802:	4313      	orrs	r3, r2
 8001804:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	693a      	ldr	r2, [r7, #16]
 800180a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f003 0303 	and.w	r3, r3, #3
 8001814:	2b03      	cmp	r3, #3
 8001816:	d017      	beq.n	8001848 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	005b      	lsls	r3, r3, #1
 8001822:	2203      	movs	r2, #3
 8001824:	fa02 f303 	lsl.w	r3, r2, r3
 8001828:	43db      	mvns	r3, r3
 800182a:	693a      	ldr	r2, [r7, #16]
 800182c:	4013      	ands	r3, r2
 800182e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	689a      	ldr	r2, [r3, #8]
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	005b      	lsls	r3, r3, #1
 8001838:	fa02 f303 	lsl.w	r3, r2, r3
 800183c:	693a      	ldr	r2, [r7, #16]
 800183e:	4313      	orrs	r3, r2
 8001840:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	693a      	ldr	r2, [r7, #16]
 8001846:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f003 0303 	and.w	r3, r3, #3
 8001850:	2b02      	cmp	r3, #2
 8001852:	d123      	bne.n	800189c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	08da      	lsrs	r2, r3, #3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	3208      	adds	r2, #8
 800185c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001860:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	f003 0307 	and.w	r3, r3, #7
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	220f      	movs	r2, #15
 800186c:	fa02 f303 	lsl.w	r3, r2, r3
 8001870:	43db      	mvns	r3, r3
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	4013      	ands	r3, r2
 8001876:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	691a      	ldr	r2, [r3, #16]
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	f003 0307 	and.w	r3, r3, #7
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	fa02 f303 	lsl.w	r3, r2, r3
 8001888:	693a      	ldr	r2, [r7, #16]
 800188a:	4313      	orrs	r3, r2
 800188c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	08da      	lsrs	r2, r3, #3
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	3208      	adds	r2, #8
 8001896:	6939      	ldr	r1, [r7, #16]
 8001898:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	2203      	movs	r2, #3
 80018a8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ac:	43db      	mvns	r3, r3
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	4013      	ands	r3, r2
 80018b2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f003 0203 	and.w	r2, r3, #3
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	fa02 f303 	lsl.w	r3, r2, r3
 80018c4:	693a      	ldr	r2, [r7, #16]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	693a      	ldr	r2, [r7, #16]
 80018ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	f000 80ac 	beq.w	8001a36 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018de:	4b5f      	ldr	r3, [pc, #380]	@ (8001a5c <HAL_GPIO_Init+0x330>)
 80018e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018e2:	4a5e      	ldr	r2, [pc, #376]	@ (8001a5c <HAL_GPIO_Init+0x330>)
 80018e4:	f043 0301 	orr.w	r3, r3, #1
 80018e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80018ea:	4b5c      	ldr	r3, [pc, #368]	@ (8001a5c <HAL_GPIO_Init+0x330>)
 80018ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	60bb      	str	r3, [r7, #8]
 80018f4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80018f6:	4a5a      	ldr	r2, [pc, #360]	@ (8001a60 <HAL_GPIO_Init+0x334>)
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	089b      	lsrs	r3, r3, #2
 80018fc:	3302      	adds	r3, #2
 80018fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001902:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	f003 0303 	and.w	r3, r3, #3
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	220f      	movs	r2, #15
 800190e:	fa02 f303 	lsl.w	r3, r2, r3
 8001912:	43db      	mvns	r3, r3
 8001914:	693a      	ldr	r2, [r7, #16]
 8001916:	4013      	ands	r3, r2
 8001918:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001920:	d025      	beq.n	800196e <HAL_GPIO_Init+0x242>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4a4f      	ldr	r2, [pc, #316]	@ (8001a64 <HAL_GPIO_Init+0x338>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d01f      	beq.n	800196a <HAL_GPIO_Init+0x23e>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a4e      	ldr	r2, [pc, #312]	@ (8001a68 <HAL_GPIO_Init+0x33c>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d019      	beq.n	8001966 <HAL_GPIO_Init+0x23a>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4a4d      	ldr	r2, [pc, #308]	@ (8001a6c <HAL_GPIO_Init+0x340>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d013      	beq.n	8001962 <HAL_GPIO_Init+0x236>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4a4c      	ldr	r2, [pc, #304]	@ (8001a70 <HAL_GPIO_Init+0x344>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d00d      	beq.n	800195e <HAL_GPIO_Init+0x232>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a4b      	ldr	r2, [pc, #300]	@ (8001a74 <HAL_GPIO_Init+0x348>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d007      	beq.n	800195a <HAL_GPIO_Init+0x22e>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4a4a      	ldr	r2, [pc, #296]	@ (8001a78 <HAL_GPIO_Init+0x34c>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d101      	bne.n	8001956 <HAL_GPIO_Init+0x22a>
 8001952:	2306      	movs	r3, #6
 8001954:	e00c      	b.n	8001970 <HAL_GPIO_Init+0x244>
 8001956:	2307      	movs	r3, #7
 8001958:	e00a      	b.n	8001970 <HAL_GPIO_Init+0x244>
 800195a:	2305      	movs	r3, #5
 800195c:	e008      	b.n	8001970 <HAL_GPIO_Init+0x244>
 800195e:	2304      	movs	r3, #4
 8001960:	e006      	b.n	8001970 <HAL_GPIO_Init+0x244>
 8001962:	2303      	movs	r3, #3
 8001964:	e004      	b.n	8001970 <HAL_GPIO_Init+0x244>
 8001966:	2302      	movs	r3, #2
 8001968:	e002      	b.n	8001970 <HAL_GPIO_Init+0x244>
 800196a:	2301      	movs	r3, #1
 800196c:	e000      	b.n	8001970 <HAL_GPIO_Init+0x244>
 800196e:	2300      	movs	r3, #0
 8001970:	697a      	ldr	r2, [r7, #20]
 8001972:	f002 0203 	and.w	r2, r2, #3
 8001976:	0092      	lsls	r2, r2, #2
 8001978:	4093      	lsls	r3, r2
 800197a:	693a      	ldr	r2, [r7, #16]
 800197c:	4313      	orrs	r3, r2
 800197e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001980:	4937      	ldr	r1, [pc, #220]	@ (8001a60 <HAL_GPIO_Init+0x334>)
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	089b      	lsrs	r3, r3, #2
 8001986:	3302      	adds	r3, #2
 8001988:	693a      	ldr	r2, [r7, #16]
 800198a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800198e:	4b3b      	ldr	r3, [pc, #236]	@ (8001a7c <HAL_GPIO_Init+0x350>)
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	43db      	mvns	r3, r3
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	4013      	ands	r3, r2
 800199c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d003      	beq.n	80019b2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80019aa:	693a      	ldr	r2, [r7, #16]
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	4313      	orrs	r3, r2
 80019b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80019b2:	4a32      	ldr	r2, [pc, #200]	@ (8001a7c <HAL_GPIO_Init+0x350>)
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80019b8:	4b30      	ldr	r3, [pc, #192]	@ (8001a7c <HAL_GPIO_Init+0x350>)
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	43db      	mvns	r3, r3
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	4013      	ands	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d003      	beq.n	80019dc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80019d4:	693a      	ldr	r2, [r7, #16]
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	4313      	orrs	r3, r2
 80019da:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80019dc:	4a27      	ldr	r2, [pc, #156]	@ (8001a7c <HAL_GPIO_Init+0x350>)
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80019e2:	4b26      	ldr	r3, [pc, #152]	@ (8001a7c <HAL_GPIO_Init+0x350>)
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	43db      	mvns	r3, r3
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	4013      	ands	r3, r2
 80019f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d003      	beq.n	8001a06 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a06:	4a1d      	ldr	r2, [pc, #116]	@ (8001a7c <HAL_GPIO_Init+0x350>)
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8001a7c <HAL_GPIO_Init+0x350>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	43db      	mvns	r3, r3
 8001a16:	693a      	ldr	r2, [r7, #16]
 8001a18:	4013      	ands	r3, r2
 8001a1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d003      	beq.n	8001a30 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001a28:	693a      	ldr	r2, [r7, #16]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001a30:	4a12      	ldr	r2, [pc, #72]	@ (8001a7c <HAL_GPIO_Init+0x350>)
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	3301      	adds	r3, #1
 8001a3a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	fa22 f303 	lsr.w	r3, r2, r3
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	f47f ae78 	bne.w	800173c <HAL_GPIO_Init+0x10>
  }
}
 8001a4c:	bf00      	nop
 8001a4e:	bf00      	nop
 8001a50:	371c      	adds	r7, #28
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	40021000 	.word	0x40021000
 8001a60:	40010000 	.word	0x40010000
 8001a64:	48000400 	.word	0x48000400
 8001a68:	48000800 	.word	0x48000800
 8001a6c:	48000c00 	.word	0x48000c00
 8001a70:	48001000 	.word	0x48001000
 8001a74:	48001400 	.word	0x48001400
 8001a78:	48001800 	.word	0x48001800
 8001a7c:	40010400 	.word	0x40010400

08001a80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	460b      	mov	r3, r1
 8001a8a:	807b      	strh	r3, [r7, #2]
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a90:	787b      	ldrb	r3, [r7, #1]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d003      	beq.n	8001a9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a96:	887a      	ldrh	r2, [r7, #2]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a9c:	e002      	b.n	8001aa4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a9e:	887a      	ldrh	r2, [r7, #2]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001aa4:	bf00      	nop
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	460b      	mov	r3, r1
 8001aba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	695b      	ldr	r3, [r3, #20]
 8001ac0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ac2:	887a      	ldrh	r2, [r7, #2]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	041a      	lsls	r2, r3, #16
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	43d9      	mvns	r1, r3
 8001ace:	887b      	ldrh	r3, [r7, #2]
 8001ad0:	400b      	ands	r3, r1
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	619a      	str	r2, [r3, #24]
}
 8001ad8:	bf00      	nop
 8001ada:	3714      	adds	r7, #20
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001ae8:	4b04      	ldr	r3, [pc, #16]	@ (8001afc <HAL_PWREx_GetVoltageRange+0x18>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	40007000 	.word	0x40007000

08001b00 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b085      	sub	sp, #20
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b0e:	d130      	bne.n	8001b72 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b10:	4b23      	ldr	r3, [pc, #140]	@ (8001ba0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001b18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b1c:	d038      	beq.n	8001b90 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b1e:	4b20      	ldr	r3, [pc, #128]	@ (8001ba0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001b26:	4a1e      	ldr	r2, [pc, #120]	@ (8001ba0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b28:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b2c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001b2e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ba4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2232      	movs	r2, #50	@ 0x32
 8001b34:	fb02 f303 	mul.w	r3, r2, r3
 8001b38:	4a1b      	ldr	r2, [pc, #108]	@ (8001ba8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b3e:	0c9b      	lsrs	r3, r3, #18
 8001b40:	3301      	adds	r3, #1
 8001b42:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b44:	e002      	b.n	8001b4c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	3b01      	subs	r3, #1
 8001b4a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b4c:	4b14      	ldr	r3, [pc, #80]	@ (8001ba0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b4e:	695b      	ldr	r3, [r3, #20]
 8001b50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b58:	d102      	bne.n	8001b60 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d1f2      	bne.n	8001b46 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b60:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b62:	695b      	ldr	r3, [r3, #20]
 8001b64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b6c:	d110      	bne.n	8001b90 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e00f      	b.n	8001b92 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001b72:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001b7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b7e:	d007      	beq.n	8001b90 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b80:	4b07      	ldr	r3, [pc, #28]	@ (8001ba0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001b88:	4a05      	ldr	r2, [pc, #20]	@ (8001ba0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b8a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b8e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3714      	adds	r7, #20
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	40007000 	.word	0x40007000
 8001ba4:	20000008 	.word	0x20000008
 8001ba8:	431bde83 	.word	0x431bde83

08001bac <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b088      	sub	sp, #32
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d101      	bne.n	8001bbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e3ca      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bbe:	4b97      	ldr	r3, [pc, #604]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	f003 030c 	and.w	r3, r3, #12
 8001bc6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bc8:	4b94      	ldr	r3, [pc, #592]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	f003 0303 	and.w	r3, r3, #3
 8001bd0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0310 	and.w	r3, r3, #16
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	f000 80e4 	beq.w	8001da8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001be0:	69bb      	ldr	r3, [r7, #24]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d007      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x4a>
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	2b0c      	cmp	r3, #12
 8001bea:	f040 808b 	bne.w	8001d04 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	f040 8087 	bne.w	8001d04 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001bf6:	4b89      	ldr	r3, [pc, #548]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 0302 	and.w	r3, r3, #2
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d005      	beq.n	8001c0e <HAL_RCC_OscConfig+0x62>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	699b      	ldr	r3, [r3, #24]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d101      	bne.n	8001c0e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e3a2      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6a1a      	ldr	r2, [r3, #32]
 8001c12:	4b82      	ldr	r3, [pc, #520]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0308 	and.w	r3, r3, #8
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d004      	beq.n	8001c28 <HAL_RCC_OscConfig+0x7c>
 8001c1e:	4b7f      	ldr	r3, [pc, #508]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c26:	e005      	b.n	8001c34 <HAL_RCC_OscConfig+0x88>
 8001c28:	4b7c      	ldr	r3, [pc, #496]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001c2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c2e:	091b      	lsrs	r3, r3, #4
 8001c30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d223      	bcs.n	8001c80 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6a1b      	ldr	r3, [r3, #32]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f000 fd87 	bl	8002750 <RCC_SetFlashLatencyFromMSIRange>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e383      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c4c:	4b73      	ldr	r3, [pc, #460]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a72      	ldr	r2, [pc, #456]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001c52:	f043 0308 	orr.w	r3, r3, #8
 8001c56:	6013      	str	r3, [r2, #0]
 8001c58:	4b70      	ldr	r3, [pc, #448]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6a1b      	ldr	r3, [r3, #32]
 8001c64:	496d      	ldr	r1, [pc, #436]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001c66:	4313      	orrs	r3, r2
 8001c68:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c6a:	4b6c      	ldr	r3, [pc, #432]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	69db      	ldr	r3, [r3, #28]
 8001c76:	021b      	lsls	r3, r3, #8
 8001c78:	4968      	ldr	r1, [pc, #416]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	604b      	str	r3, [r1, #4]
 8001c7e:	e025      	b.n	8001ccc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c80:	4b66      	ldr	r3, [pc, #408]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a65      	ldr	r2, [pc, #404]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001c86:	f043 0308 	orr.w	r3, r3, #8
 8001c8a:	6013      	str	r3, [r2, #0]
 8001c8c:	4b63      	ldr	r3, [pc, #396]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6a1b      	ldr	r3, [r3, #32]
 8001c98:	4960      	ldr	r1, [pc, #384]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c9e:	4b5f      	ldr	r3, [pc, #380]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	021b      	lsls	r3, r3, #8
 8001cac:	495b      	ldr	r1, [pc, #364]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d109      	bne.n	8001ccc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a1b      	ldr	r3, [r3, #32]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f000 fd47 	bl	8002750 <RCC_SetFlashLatencyFromMSIRange>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e343      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ccc:	f000 fc4a 	bl	8002564 <HAL_RCC_GetSysClockFreq>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	4b52      	ldr	r3, [pc, #328]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	091b      	lsrs	r3, r3, #4
 8001cd8:	f003 030f 	and.w	r3, r3, #15
 8001cdc:	4950      	ldr	r1, [pc, #320]	@ (8001e20 <HAL_RCC_OscConfig+0x274>)
 8001cde:	5ccb      	ldrb	r3, [r1, r3]
 8001ce0:	f003 031f 	and.w	r3, r3, #31
 8001ce4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ce8:	4a4e      	ldr	r2, [pc, #312]	@ (8001e24 <HAL_RCC_OscConfig+0x278>)
 8001cea:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001cec:	4b4e      	ldr	r3, [pc, #312]	@ (8001e28 <HAL_RCC_OscConfig+0x27c>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff f937 	bl	8000f64 <HAL_InitTick>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001cfa:	7bfb      	ldrb	r3, [r7, #15]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d052      	beq.n	8001da6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001d00:	7bfb      	ldrb	r3, [r7, #15]
 8001d02:	e327      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d032      	beq.n	8001d72 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001d0c:	4b43      	ldr	r3, [pc, #268]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a42      	ldr	r2, [pc, #264]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001d12:	f043 0301 	orr.w	r3, r3, #1
 8001d16:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001d18:	f7ff fb76 	bl	8001408 <HAL_GetTick>
 8001d1c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d1e:	e008      	b.n	8001d32 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d20:	f7ff fb72 	bl	8001408 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d901      	bls.n	8001d32 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e310      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d32:	4b3a      	ldr	r3, [pc, #232]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d0f0      	beq.n	8001d20 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d3e:	4b37      	ldr	r3, [pc, #220]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a36      	ldr	r2, [pc, #216]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001d44:	f043 0308 	orr.w	r3, r3, #8
 8001d48:	6013      	str	r3, [r2, #0]
 8001d4a:	4b34      	ldr	r3, [pc, #208]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6a1b      	ldr	r3, [r3, #32]
 8001d56:	4931      	ldr	r1, [pc, #196]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d5c:	4b2f      	ldr	r3, [pc, #188]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	69db      	ldr	r3, [r3, #28]
 8001d68:	021b      	lsls	r3, r3, #8
 8001d6a:	492c      	ldr	r1, [pc, #176]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	604b      	str	r3, [r1, #4]
 8001d70:	e01a      	b.n	8001da8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001d72:	4b2a      	ldr	r3, [pc, #168]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a29      	ldr	r2, [pc, #164]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001d78:	f023 0301 	bic.w	r3, r3, #1
 8001d7c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001d7e:	f7ff fb43 	bl	8001408 <HAL_GetTick>
 8001d82:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001d84:	e008      	b.n	8001d98 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d86:	f7ff fb3f 	bl	8001408 <HAL_GetTick>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	2b02      	cmp	r3, #2
 8001d92:	d901      	bls.n	8001d98 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001d94:	2303      	movs	r3, #3
 8001d96:	e2dd      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001d98:	4b20      	ldr	r3, [pc, #128]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0302 	and.w	r3, r3, #2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d1f0      	bne.n	8001d86 <HAL_RCC_OscConfig+0x1da>
 8001da4:	e000      	b.n	8001da8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001da6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 0301 	and.w	r3, r3, #1
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d074      	beq.n	8001e9e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001db4:	69bb      	ldr	r3, [r7, #24]
 8001db6:	2b08      	cmp	r3, #8
 8001db8:	d005      	beq.n	8001dc6 <HAL_RCC_OscConfig+0x21a>
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	2b0c      	cmp	r3, #12
 8001dbe:	d10e      	bne.n	8001dde <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	2b03      	cmp	r3, #3
 8001dc4:	d10b      	bne.n	8001dde <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dc6:	4b15      	ldr	r3, [pc, #84]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d064      	beq.n	8001e9c <HAL_RCC_OscConfig+0x2f0>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d160      	bne.n	8001e9c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e2ba      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001de6:	d106      	bne.n	8001df6 <HAL_RCC_OscConfig+0x24a>
 8001de8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a0b      	ldr	r2, [pc, #44]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001dee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001df2:	6013      	str	r3, [r2, #0]
 8001df4:	e026      	b.n	8001e44 <HAL_RCC_OscConfig+0x298>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001dfe:	d115      	bne.n	8001e2c <HAL_RCC_OscConfig+0x280>
 8001e00:	4b06      	ldr	r3, [pc, #24]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a05      	ldr	r2, [pc, #20]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001e06:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e0a:	6013      	str	r3, [r2, #0]
 8001e0c:	4b03      	ldr	r3, [pc, #12]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a02      	ldr	r2, [pc, #8]	@ (8001e1c <HAL_RCC_OscConfig+0x270>)
 8001e12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e16:	6013      	str	r3, [r2, #0]
 8001e18:	e014      	b.n	8001e44 <HAL_RCC_OscConfig+0x298>
 8001e1a:	bf00      	nop
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	08008720 	.word	0x08008720
 8001e24:	20000008 	.word	0x20000008
 8001e28:	2000000c 	.word	0x2000000c
 8001e2c:	4ba0      	ldr	r3, [pc, #640]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a9f      	ldr	r2, [pc, #636]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001e32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e36:	6013      	str	r3, [r2, #0]
 8001e38:	4b9d      	ldr	r3, [pc, #628]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a9c      	ldr	r2, [pc, #624]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001e3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d013      	beq.n	8001e74 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e4c:	f7ff fadc 	bl	8001408 <HAL_GetTick>
 8001e50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e52:	e008      	b.n	8001e66 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e54:	f7ff fad8 	bl	8001408 <HAL_GetTick>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	2b64      	cmp	r3, #100	@ 0x64
 8001e60:	d901      	bls.n	8001e66 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001e62:	2303      	movs	r3, #3
 8001e64:	e276      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e66:	4b92      	ldr	r3, [pc, #584]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d0f0      	beq.n	8001e54 <HAL_RCC_OscConfig+0x2a8>
 8001e72:	e014      	b.n	8001e9e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e74:	f7ff fac8 	bl	8001408 <HAL_GetTick>
 8001e78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e7a:	e008      	b.n	8001e8e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e7c:	f7ff fac4 	bl	8001408 <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	2b64      	cmp	r3, #100	@ 0x64
 8001e88:	d901      	bls.n	8001e8e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e262      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e8e:	4b88      	ldr	r3, [pc, #544]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d1f0      	bne.n	8001e7c <HAL_RCC_OscConfig+0x2d0>
 8001e9a:	e000      	b.n	8001e9e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f003 0302 	and.w	r3, r3, #2
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d060      	beq.n	8001f6c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001eaa:	69bb      	ldr	r3, [r7, #24]
 8001eac:	2b04      	cmp	r3, #4
 8001eae:	d005      	beq.n	8001ebc <HAL_RCC_OscConfig+0x310>
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	2b0c      	cmp	r3, #12
 8001eb4:	d119      	bne.n	8001eea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	2b02      	cmp	r3, #2
 8001eba:	d116      	bne.n	8001eea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ebc:	4b7c      	ldr	r3, [pc, #496]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d005      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x328>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d101      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e23f      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ed4:	4b76      	ldr	r3, [pc, #472]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	691b      	ldr	r3, [r3, #16]
 8001ee0:	061b      	lsls	r3, r3, #24
 8001ee2:	4973      	ldr	r1, [pc, #460]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ee8:	e040      	b.n	8001f6c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d023      	beq.n	8001f3a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ef2:	4b6f      	ldr	r3, [pc, #444]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a6e      	ldr	r2, [pc, #440]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001ef8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001efc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001efe:	f7ff fa83 	bl	8001408 <HAL_GetTick>
 8001f02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f04:	e008      	b.n	8001f18 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f06:	f7ff fa7f 	bl	8001408 <HAL_GetTick>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	2b02      	cmp	r3, #2
 8001f12:	d901      	bls.n	8001f18 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001f14:	2303      	movs	r3, #3
 8001f16:	e21d      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f18:	4b65      	ldr	r3, [pc, #404]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d0f0      	beq.n	8001f06 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f24:	4b62      	ldr	r3, [pc, #392]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	691b      	ldr	r3, [r3, #16]
 8001f30:	061b      	lsls	r3, r3, #24
 8001f32:	495f      	ldr	r1, [pc, #380]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001f34:	4313      	orrs	r3, r2
 8001f36:	604b      	str	r3, [r1, #4]
 8001f38:	e018      	b.n	8001f6c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f3a:	4b5d      	ldr	r3, [pc, #372]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a5c      	ldr	r2, [pc, #368]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001f40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001f44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f46:	f7ff fa5f 	bl	8001408 <HAL_GetTick>
 8001f4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f4c:	e008      	b.n	8001f60 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f4e:	f7ff fa5b 	bl	8001408 <HAL_GetTick>
 8001f52:	4602      	mov	r2, r0
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	1ad3      	subs	r3, r2, r3
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d901      	bls.n	8001f60 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	e1f9      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f60:	4b53      	ldr	r3, [pc, #332]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d1f0      	bne.n	8001f4e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0308 	and.w	r3, r3, #8
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d03c      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	695b      	ldr	r3, [r3, #20]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d01c      	beq.n	8001fba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f80:	4b4b      	ldr	r3, [pc, #300]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001f82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f86:	4a4a      	ldr	r2, [pc, #296]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001f88:	f043 0301 	orr.w	r3, r3, #1
 8001f8c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f90:	f7ff fa3a 	bl	8001408 <HAL_GetTick>
 8001f94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f96:	e008      	b.n	8001faa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f98:	f7ff fa36 	bl	8001408 <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d901      	bls.n	8001faa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e1d4      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001faa:	4b41      	ldr	r3, [pc, #260]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001fac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fb0:	f003 0302 	and.w	r3, r3, #2
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d0ef      	beq.n	8001f98 <HAL_RCC_OscConfig+0x3ec>
 8001fb8:	e01b      	b.n	8001ff2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fba:	4b3d      	ldr	r3, [pc, #244]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001fbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fc0:	4a3b      	ldr	r2, [pc, #236]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001fc2:	f023 0301 	bic.w	r3, r3, #1
 8001fc6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fca:	f7ff fa1d 	bl	8001408 <HAL_GetTick>
 8001fce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001fd0:	e008      	b.n	8001fe4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fd2:	f7ff fa19 	bl	8001408 <HAL_GetTick>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	2b02      	cmp	r3, #2
 8001fde:	d901      	bls.n	8001fe4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	e1b7      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001fe4:	4b32      	ldr	r3, [pc, #200]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8001fe6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d1ef      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0304 	and.w	r3, r3, #4
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	f000 80a6 	beq.w	800214c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002000:	2300      	movs	r3, #0
 8002002:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002004:	4b2a      	ldr	r3, [pc, #168]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8002006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002008:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800200c:	2b00      	cmp	r3, #0
 800200e:	d10d      	bne.n	800202c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002010:	4b27      	ldr	r3, [pc, #156]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8002012:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002014:	4a26      	ldr	r2, [pc, #152]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8002016:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800201a:	6593      	str	r3, [r2, #88]	@ 0x58
 800201c:	4b24      	ldr	r3, [pc, #144]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 800201e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002020:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002024:	60bb      	str	r3, [r7, #8]
 8002026:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002028:	2301      	movs	r3, #1
 800202a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800202c:	4b21      	ldr	r3, [pc, #132]	@ (80020b4 <HAL_RCC_OscConfig+0x508>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002034:	2b00      	cmp	r3, #0
 8002036:	d118      	bne.n	800206a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002038:	4b1e      	ldr	r3, [pc, #120]	@ (80020b4 <HAL_RCC_OscConfig+0x508>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a1d      	ldr	r2, [pc, #116]	@ (80020b4 <HAL_RCC_OscConfig+0x508>)
 800203e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002042:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002044:	f7ff f9e0 	bl	8001408 <HAL_GetTick>
 8002048:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800204a:	e008      	b.n	800205e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800204c:	f7ff f9dc 	bl	8001408 <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	2b02      	cmp	r3, #2
 8002058:	d901      	bls.n	800205e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	e17a      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800205e:	4b15      	ldr	r3, [pc, #84]	@ (80020b4 <HAL_RCC_OscConfig+0x508>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002066:	2b00      	cmp	r3, #0
 8002068:	d0f0      	beq.n	800204c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d108      	bne.n	8002084 <HAL_RCC_OscConfig+0x4d8>
 8002072:	4b0f      	ldr	r3, [pc, #60]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8002074:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002078:	4a0d      	ldr	r2, [pc, #52]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 800207a:	f043 0301 	orr.w	r3, r3, #1
 800207e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002082:	e029      	b.n	80020d8 <HAL_RCC_OscConfig+0x52c>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	2b05      	cmp	r3, #5
 800208a:	d115      	bne.n	80020b8 <HAL_RCC_OscConfig+0x50c>
 800208c:	4b08      	ldr	r3, [pc, #32]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 800208e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002092:	4a07      	ldr	r2, [pc, #28]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 8002094:	f043 0304 	orr.w	r3, r3, #4
 8002098:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800209c:	4b04      	ldr	r3, [pc, #16]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 800209e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020a2:	4a03      	ldr	r2, [pc, #12]	@ (80020b0 <HAL_RCC_OscConfig+0x504>)
 80020a4:	f043 0301 	orr.w	r3, r3, #1
 80020a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020ac:	e014      	b.n	80020d8 <HAL_RCC_OscConfig+0x52c>
 80020ae:	bf00      	nop
 80020b0:	40021000 	.word	0x40021000
 80020b4:	40007000 	.word	0x40007000
 80020b8:	4b9c      	ldr	r3, [pc, #624]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 80020ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020be:	4a9b      	ldr	r2, [pc, #620]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 80020c0:	f023 0301 	bic.w	r3, r3, #1
 80020c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020c8:	4b98      	ldr	r3, [pc, #608]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 80020ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020ce:	4a97      	ldr	r2, [pc, #604]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 80020d0:	f023 0304 	bic.w	r3, r3, #4
 80020d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d016      	beq.n	800210e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020e0:	f7ff f992 	bl	8001408 <HAL_GetTick>
 80020e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020e6:	e00a      	b.n	80020fe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020e8:	f7ff f98e 	bl	8001408 <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d901      	bls.n	80020fe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e12a      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020fe:	4b8b      	ldr	r3, [pc, #556]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 8002100:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002104:	f003 0302 	and.w	r3, r3, #2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d0ed      	beq.n	80020e8 <HAL_RCC_OscConfig+0x53c>
 800210c:	e015      	b.n	800213a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800210e:	f7ff f97b 	bl	8001408 <HAL_GetTick>
 8002112:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002114:	e00a      	b.n	800212c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002116:	f7ff f977 	bl	8001408 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002124:	4293      	cmp	r3, r2
 8002126:	d901      	bls.n	800212c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	e113      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800212c:	4b7f      	ldr	r3, [pc, #508]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 800212e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002132:	f003 0302 	and.w	r3, r3, #2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1ed      	bne.n	8002116 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800213a:	7ffb      	ldrb	r3, [r7, #31]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d105      	bne.n	800214c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002140:	4b7a      	ldr	r3, [pc, #488]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 8002142:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002144:	4a79      	ldr	r2, [pc, #484]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 8002146:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800214a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002150:	2b00      	cmp	r3, #0
 8002152:	f000 80fe 	beq.w	8002352 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800215a:	2b02      	cmp	r3, #2
 800215c:	f040 80d0 	bne.w	8002300 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002160:	4b72      	ldr	r3, [pc, #456]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	f003 0203 	and.w	r2, r3, #3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002170:	429a      	cmp	r2, r3
 8002172:	d130      	bne.n	80021d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217e:	3b01      	subs	r3, #1
 8002180:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002182:	429a      	cmp	r2, r3
 8002184:	d127      	bne.n	80021d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002190:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002192:	429a      	cmp	r2, r3
 8002194:	d11f      	bne.n	80021d6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80021a0:	2a07      	cmp	r2, #7
 80021a2:	bf14      	ite	ne
 80021a4:	2201      	movne	r2, #1
 80021a6:	2200      	moveq	r2, #0
 80021a8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d113      	bne.n	80021d6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021b8:	085b      	lsrs	r3, r3, #1
 80021ba:	3b01      	subs	r3, #1
 80021bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80021be:	429a      	cmp	r2, r3
 80021c0:	d109      	bne.n	80021d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021cc:	085b      	lsrs	r3, r3, #1
 80021ce:	3b01      	subs	r3, #1
 80021d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80021d2:	429a      	cmp	r2, r3
 80021d4:	d06e      	beq.n	80022b4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	2b0c      	cmp	r3, #12
 80021da:	d069      	beq.n	80022b0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80021dc:	4b53      	ldr	r3, [pc, #332]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d105      	bne.n	80021f4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80021e8:	4b50      	ldr	r3, [pc, #320]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e0ad      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80021f8:	4b4c      	ldr	r3, [pc, #304]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a4b      	ldr	r2, [pc, #300]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 80021fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002202:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002204:	f7ff f900 	bl	8001408 <HAL_GetTick>
 8002208:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800220a:	e008      	b.n	800221e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800220c:	f7ff f8fc 	bl	8001408 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b02      	cmp	r3, #2
 8002218:	d901      	bls.n	800221e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e09a      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800221e:	4b43      	ldr	r3, [pc, #268]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d1f0      	bne.n	800220c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800222a:	4b40      	ldr	r3, [pc, #256]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 800222c:	68da      	ldr	r2, [r3, #12]
 800222e:	4b40      	ldr	r3, [pc, #256]	@ (8002330 <HAL_RCC_OscConfig+0x784>)
 8002230:	4013      	ands	r3, r2
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800223a:	3a01      	subs	r2, #1
 800223c:	0112      	lsls	r2, r2, #4
 800223e:	4311      	orrs	r1, r2
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002244:	0212      	lsls	r2, r2, #8
 8002246:	4311      	orrs	r1, r2
 8002248:	687a      	ldr	r2, [r7, #4]
 800224a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800224c:	0852      	lsrs	r2, r2, #1
 800224e:	3a01      	subs	r2, #1
 8002250:	0552      	lsls	r2, r2, #21
 8002252:	4311      	orrs	r1, r2
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002258:	0852      	lsrs	r2, r2, #1
 800225a:	3a01      	subs	r2, #1
 800225c:	0652      	lsls	r2, r2, #25
 800225e:	4311      	orrs	r1, r2
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002264:	0912      	lsrs	r2, r2, #4
 8002266:	0452      	lsls	r2, r2, #17
 8002268:	430a      	orrs	r2, r1
 800226a:	4930      	ldr	r1, [pc, #192]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 800226c:	4313      	orrs	r3, r2
 800226e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002270:	4b2e      	ldr	r3, [pc, #184]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a2d      	ldr	r2, [pc, #180]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 8002276:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800227a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800227c:	4b2b      	ldr	r3, [pc, #172]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	4a2a      	ldr	r2, [pc, #168]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 8002282:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002286:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002288:	f7ff f8be 	bl	8001408 <HAL_GetTick>
 800228c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800228e:	e008      	b.n	80022a2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002290:	f7ff f8ba 	bl	8001408 <HAL_GetTick>
 8002294:	4602      	mov	r2, r0
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	2b02      	cmp	r3, #2
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e058      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022a2:	4b22      	ldr	r3, [pc, #136]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d0f0      	beq.n	8002290 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80022ae:	e050      	b.n	8002352 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e04f      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022b4:	4b1d      	ldr	r3, [pc, #116]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d148      	bne.n	8002352 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80022c0:	4b1a      	ldr	r3, [pc, #104]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a19      	ldr	r2, [pc, #100]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 80022c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022ca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80022cc:	4b17      	ldr	r3, [pc, #92]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	4a16      	ldr	r2, [pc, #88]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 80022d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022d6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80022d8:	f7ff f896 	bl	8001408 <HAL_GetTick>
 80022dc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022de:	e008      	b.n	80022f2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022e0:	f7ff f892 	bl	8001408 <HAL_GetTick>
 80022e4:	4602      	mov	r2, r0
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d901      	bls.n	80022f2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80022ee:	2303      	movs	r3, #3
 80022f0:	e030      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022f2:	4b0e      	ldr	r3, [pc, #56]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d0f0      	beq.n	80022e0 <HAL_RCC_OscConfig+0x734>
 80022fe:	e028      	b.n	8002352 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002300:	69bb      	ldr	r3, [r7, #24]
 8002302:	2b0c      	cmp	r3, #12
 8002304:	d023      	beq.n	800234e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002306:	4b09      	ldr	r3, [pc, #36]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a08      	ldr	r2, [pc, #32]	@ (800232c <HAL_RCC_OscConfig+0x780>)
 800230c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002310:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002312:	f7ff f879 	bl	8001408 <HAL_GetTick>
 8002316:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002318:	e00c      	b.n	8002334 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800231a:	f7ff f875 	bl	8001408 <HAL_GetTick>
 800231e:	4602      	mov	r2, r0
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	2b02      	cmp	r3, #2
 8002326:	d905      	bls.n	8002334 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002328:	2303      	movs	r3, #3
 800232a:	e013      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
 800232c:	40021000 	.word	0x40021000
 8002330:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002334:	4b09      	ldr	r3, [pc, #36]	@ (800235c <HAL_RCC_OscConfig+0x7b0>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d1ec      	bne.n	800231a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002340:	4b06      	ldr	r3, [pc, #24]	@ (800235c <HAL_RCC_OscConfig+0x7b0>)
 8002342:	68da      	ldr	r2, [r3, #12]
 8002344:	4905      	ldr	r1, [pc, #20]	@ (800235c <HAL_RCC_OscConfig+0x7b0>)
 8002346:	4b06      	ldr	r3, [pc, #24]	@ (8002360 <HAL_RCC_OscConfig+0x7b4>)
 8002348:	4013      	ands	r3, r2
 800234a:	60cb      	str	r3, [r1, #12]
 800234c:	e001      	b.n	8002352 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e000      	b.n	8002354 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	3720      	adds	r7, #32
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40021000 	.word	0x40021000
 8002360:	feeefffc 	.word	0xfeeefffc

08002364 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d101      	bne.n	8002378 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e0e7      	b.n	8002548 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002378:	4b75      	ldr	r3, [pc, #468]	@ (8002550 <HAL_RCC_ClockConfig+0x1ec>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f003 0307 	and.w	r3, r3, #7
 8002380:	683a      	ldr	r2, [r7, #0]
 8002382:	429a      	cmp	r2, r3
 8002384:	d910      	bls.n	80023a8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002386:	4b72      	ldr	r3, [pc, #456]	@ (8002550 <HAL_RCC_ClockConfig+0x1ec>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f023 0207 	bic.w	r2, r3, #7
 800238e:	4970      	ldr	r1, [pc, #448]	@ (8002550 <HAL_RCC_ClockConfig+0x1ec>)
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	4313      	orrs	r3, r2
 8002394:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002396:	4b6e      	ldr	r3, [pc, #440]	@ (8002550 <HAL_RCC_ClockConfig+0x1ec>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0307 	and.w	r3, r3, #7
 800239e:	683a      	ldr	r2, [r7, #0]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d001      	beq.n	80023a8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e0cf      	b.n	8002548 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d010      	beq.n	80023d6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	689a      	ldr	r2, [r3, #8]
 80023b8:	4b66      	ldr	r3, [pc, #408]	@ (8002554 <HAL_RCC_ClockConfig+0x1f0>)
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d908      	bls.n	80023d6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023c4:	4b63      	ldr	r3, [pc, #396]	@ (8002554 <HAL_RCC_ClockConfig+0x1f0>)
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	4960      	ldr	r1, [pc, #384]	@ (8002554 <HAL_RCC_ClockConfig+0x1f0>)
 80023d2:	4313      	orrs	r3, r2
 80023d4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d04c      	beq.n	800247c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	2b03      	cmp	r3, #3
 80023e8:	d107      	bne.n	80023fa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023ea:	4b5a      	ldr	r3, [pc, #360]	@ (8002554 <HAL_RCC_ClockConfig+0x1f0>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d121      	bne.n	800243a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e0a6      	b.n	8002548 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d107      	bne.n	8002412 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002402:	4b54      	ldr	r3, [pc, #336]	@ (8002554 <HAL_RCC_ClockConfig+0x1f0>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d115      	bne.n	800243a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e09a      	b.n	8002548 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d107      	bne.n	800242a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800241a:	4b4e      	ldr	r3, [pc, #312]	@ (8002554 <HAL_RCC_ClockConfig+0x1f0>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	2b00      	cmp	r3, #0
 8002424:	d109      	bne.n	800243a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e08e      	b.n	8002548 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800242a:	4b4a      	ldr	r3, [pc, #296]	@ (8002554 <HAL_RCC_ClockConfig+0x1f0>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002432:	2b00      	cmp	r3, #0
 8002434:	d101      	bne.n	800243a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e086      	b.n	8002548 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800243a:	4b46      	ldr	r3, [pc, #280]	@ (8002554 <HAL_RCC_ClockConfig+0x1f0>)
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	f023 0203 	bic.w	r2, r3, #3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	4943      	ldr	r1, [pc, #268]	@ (8002554 <HAL_RCC_ClockConfig+0x1f0>)
 8002448:	4313      	orrs	r3, r2
 800244a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800244c:	f7fe ffdc 	bl	8001408 <HAL_GetTick>
 8002450:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002452:	e00a      	b.n	800246a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002454:	f7fe ffd8 	bl	8001408 <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002462:	4293      	cmp	r3, r2
 8002464:	d901      	bls.n	800246a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	e06e      	b.n	8002548 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800246a:	4b3a      	ldr	r3, [pc, #232]	@ (8002554 <HAL_RCC_ClockConfig+0x1f0>)
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	f003 020c 	and.w	r2, r3, #12
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	429a      	cmp	r2, r3
 800247a:	d1eb      	bne.n	8002454 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0302 	and.w	r3, r3, #2
 8002484:	2b00      	cmp	r3, #0
 8002486:	d010      	beq.n	80024aa <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	689a      	ldr	r2, [r3, #8]
 800248c:	4b31      	ldr	r3, [pc, #196]	@ (8002554 <HAL_RCC_ClockConfig+0x1f0>)
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002494:	429a      	cmp	r2, r3
 8002496:	d208      	bcs.n	80024aa <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002498:	4b2e      	ldr	r3, [pc, #184]	@ (8002554 <HAL_RCC_ClockConfig+0x1f0>)
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	492b      	ldr	r1, [pc, #172]	@ (8002554 <HAL_RCC_ClockConfig+0x1f0>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024aa:	4b29      	ldr	r3, [pc, #164]	@ (8002550 <HAL_RCC_ClockConfig+0x1ec>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0307 	and.w	r3, r3, #7
 80024b2:	683a      	ldr	r2, [r7, #0]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d210      	bcs.n	80024da <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024b8:	4b25      	ldr	r3, [pc, #148]	@ (8002550 <HAL_RCC_ClockConfig+0x1ec>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f023 0207 	bic.w	r2, r3, #7
 80024c0:	4923      	ldr	r1, [pc, #140]	@ (8002550 <HAL_RCC_ClockConfig+0x1ec>)
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024c8:	4b21      	ldr	r3, [pc, #132]	@ (8002550 <HAL_RCC_ClockConfig+0x1ec>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 0307 	and.w	r3, r3, #7
 80024d0:	683a      	ldr	r2, [r7, #0]
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d001      	beq.n	80024da <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e036      	b.n	8002548 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0304 	and.w	r3, r3, #4
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d008      	beq.n	80024f8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024e6:	4b1b      	ldr	r3, [pc, #108]	@ (8002554 <HAL_RCC_ClockConfig+0x1f0>)
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	4918      	ldr	r1, [pc, #96]	@ (8002554 <HAL_RCC_ClockConfig+0x1f0>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0308 	and.w	r3, r3, #8
 8002500:	2b00      	cmp	r3, #0
 8002502:	d009      	beq.n	8002518 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002504:	4b13      	ldr	r3, [pc, #76]	@ (8002554 <HAL_RCC_ClockConfig+0x1f0>)
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	691b      	ldr	r3, [r3, #16]
 8002510:	00db      	lsls	r3, r3, #3
 8002512:	4910      	ldr	r1, [pc, #64]	@ (8002554 <HAL_RCC_ClockConfig+0x1f0>)
 8002514:	4313      	orrs	r3, r2
 8002516:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002518:	f000 f824 	bl	8002564 <HAL_RCC_GetSysClockFreq>
 800251c:	4602      	mov	r2, r0
 800251e:	4b0d      	ldr	r3, [pc, #52]	@ (8002554 <HAL_RCC_ClockConfig+0x1f0>)
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	091b      	lsrs	r3, r3, #4
 8002524:	f003 030f 	and.w	r3, r3, #15
 8002528:	490b      	ldr	r1, [pc, #44]	@ (8002558 <HAL_RCC_ClockConfig+0x1f4>)
 800252a:	5ccb      	ldrb	r3, [r1, r3]
 800252c:	f003 031f 	and.w	r3, r3, #31
 8002530:	fa22 f303 	lsr.w	r3, r2, r3
 8002534:	4a09      	ldr	r2, [pc, #36]	@ (800255c <HAL_RCC_ClockConfig+0x1f8>)
 8002536:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002538:	4b09      	ldr	r3, [pc, #36]	@ (8002560 <HAL_RCC_ClockConfig+0x1fc>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4618      	mov	r0, r3
 800253e:	f7fe fd11 	bl	8000f64 <HAL_InitTick>
 8002542:	4603      	mov	r3, r0
 8002544:	72fb      	strb	r3, [r7, #11]

  return status;
 8002546:	7afb      	ldrb	r3, [r7, #11]
}
 8002548:	4618      	mov	r0, r3
 800254a:	3710      	adds	r7, #16
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	40022000 	.word	0x40022000
 8002554:	40021000 	.word	0x40021000
 8002558:	08008720 	.word	0x08008720
 800255c:	20000008 	.word	0x20000008
 8002560:	2000000c 	.word	0x2000000c

08002564 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002564:	b480      	push	{r7}
 8002566:	b089      	sub	sp, #36	@ 0x24
 8002568:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800256a:	2300      	movs	r3, #0
 800256c:	61fb      	str	r3, [r7, #28]
 800256e:	2300      	movs	r3, #0
 8002570:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002572:	4b3e      	ldr	r3, [pc, #248]	@ (800266c <HAL_RCC_GetSysClockFreq+0x108>)
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f003 030c 	and.w	r3, r3, #12
 800257a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800257c:	4b3b      	ldr	r3, [pc, #236]	@ (800266c <HAL_RCC_GetSysClockFreq+0x108>)
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	f003 0303 	and.w	r3, r3, #3
 8002584:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d005      	beq.n	8002598 <HAL_RCC_GetSysClockFreq+0x34>
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	2b0c      	cmp	r3, #12
 8002590:	d121      	bne.n	80025d6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2b01      	cmp	r3, #1
 8002596:	d11e      	bne.n	80025d6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002598:	4b34      	ldr	r3, [pc, #208]	@ (800266c <HAL_RCC_GetSysClockFreq+0x108>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f003 0308 	and.w	r3, r3, #8
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d107      	bne.n	80025b4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80025a4:	4b31      	ldr	r3, [pc, #196]	@ (800266c <HAL_RCC_GetSysClockFreq+0x108>)
 80025a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025aa:	0a1b      	lsrs	r3, r3, #8
 80025ac:	f003 030f 	and.w	r3, r3, #15
 80025b0:	61fb      	str	r3, [r7, #28]
 80025b2:	e005      	b.n	80025c0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80025b4:	4b2d      	ldr	r3, [pc, #180]	@ (800266c <HAL_RCC_GetSysClockFreq+0x108>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	091b      	lsrs	r3, r3, #4
 80025ba:	f003 030f 	and.w	r3, r3, #15
 80025be:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80025c0:	4a2b      	ldr	r2, [pc, #172]	@ (8002670 <HAL_RCC_GetSysClockFreq+0x10c>)
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025c8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d10d      	bne.n	80025ec <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80025d4:	e00a      	b.n	80025ec <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	2b04      	cmp	r3, #4
 80025da:	d102      	bne.n	80025e2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80025dc:	4b25      	ldr	r3, [pc, #148]	@ (8002674 <HAL_RCC_GetSysClockFreq+0x110>)
 80025de:	61bb      	str	r3, [r7, #24]
 80025e0:	e004      	b.n	80025ec <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	2b08      	cmp	r3, #8
 80025e6:	d101      	bne.n	80025ec <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80025e8:	4b23      	ldr	r3, [pc, #140]	@ (8002678 <HAL_RCC_GetSysClockFreq+0x114>)
 80025ea:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	2b0c      	cmp	r3, #12
 80025f0:	d134      	bne.n	800265c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80025f2:	4b1e      	ldr	r3, [pc, #120]	@ (800266c <HAL_RCC_GetSysClockFreq+0x108>)
 80025f4:	68db      	ldr	r3, [r3, #12]
 80025f6:	f003 0303 	and.w	r3, r3, #3
 80025fa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d003      	beq.n	800260a <HAL_RCC_GetSysClockFreq+0xa6>
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	2b03      	cmp	r3, #3
 8002606:	d003      	beq.n	8002610 <HAL_RCC_GetSysClockFreq+0xac>
 8002608:	e005      	b.n	8002616 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800260a:	4b1a      	ldr	r3, [pc, #104]	@ (8002674 <HAL_RCC_GetSysClockFreq+0x110>)
 800260c:	617b      	str	r3, [r7, #20]
      break;
 800260e:	e005      	b.n	800261c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002610:	4b19      	ldr	r3, [pc, #100]	@ (8002678 <HAL_RCC_GetSysClockFreq+0x114>)
 8002612:	617b      	str	r3, [r7, #20]
      break;
 8002614:	e002      	b.n	800261c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	617b      	str	r3, [r7, #20]
      break;
 800261a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800261c:	4b13      	ldr	r3, [pc, #76]	@ (800266c <HAL_RCC_GetSysClockFreq+0x108>)
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	091b      	lsrs	r3, r3, #4
 8002622:	f003 0307 	and.w	r3, r3, #7
 8002626:	3301      	adds	r3, #1
 8002628:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800262a:	4b10      	ldr	r3, [pc, #64]	@ (800266c <HAL_RCC_GetSysClockFreq+0x108>)
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	0a1b      	lsrs	r3, r3, #8
 8002630:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002634:	697a      	ldr	r2, [r7, #20]
 8002636:	fb03 f202 	mul.w	r2, r3, r2
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002640:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002642:	4b0a      	ldr	r3, [pc, #40]	@ (800266c <HAL_RCC_GetSysClockFreq+0x108>)
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	0e5b      	lsrs	r3, r3, #25
 8002648:	f003 0303 	and.w	r3, r3, #3
 800264c:	3301      	adds	r3, #1
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002652:	697a      	ldr	r2, [r7, #20]
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	fbb2 f3f3 	udiv	r3, r2, r3
 800265a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800265c:	69bb      	ldr	r3, [r7, #24]
}
 800265e:	4618      	mov	r0, r3
 8002660:	3724      	adds	r7, #36	@ 0x24
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	40021000 	.word	0x40021000
 8002670:	08008738 	.word	0x08008738
 8002674:	00f42400 	.word	0x00f42400
 8002678:	007a1200 	.word	0x007a1200

0800267c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002680:	4b03      	ldr	r3, [pc, #12]	@ (8002690 <HAL_RCC_GetHCLKFreq+0x14>)
 8002682:	681b      	ldr	r3, [r3, #0]
}
 8002684:	4618      	mov	r0, r3
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop
 8002690:	20000008 	.word	0x20000008

08002694 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002698:	f7ff fff0 	bl	800267c <HAL_RCC_GetHCLKFreq>
 800269c:	4602      	mov	r2, r0
 800269e:	4b06      	ldr	r3, [pc, #24]	@ (80026b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	0a1b      	lsrs	r3, r3, #8
 80026a4:	f003 0307 	and.w	r3, r3, #7
 80026a8:	4904      	ldr	r1, [pc, #16]	@ (80026bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80026aa:	5ccb      	ldrb	r3, [r1, r3]
 80026ac:	f003 031f 	and.w	r3, r3, #31
 80026b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	40021000 	.word	0x40021000
 80026bc:	08008730 	.word	0x08008730

080026c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80026c4:	f7ff ffda 	bl	800267c <HAL_RCC_GetHCLKFreq>
 80026c8:	4602      	mov	r2, r0
 80026ca:	4b06      	ldr	r3, [pc, #24]	@ (80026e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	0adb      	lsrs	r3, r3, #11
 80026d0:	f003 0307 	and.w	r3, r3, #7
 80026d4:	4904      	ldr	r1, [pc, #16]	@ (80026e8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80026d6:	5ccb      	ldrb	r3, [r1, r3]
 80026d8:	f003 031f 	and.w	r3, r3, #31
 80026dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	40021000 	.word	0x40021000
 80026e8:	08008730 	.word	0x08008730

080026ec <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	220f      	movs	r2, #15
 80026fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80026fc:	4b12      	ldr	r3, [pc, #72]	@ (8002748 <HAL_RCC_GetClockConfig+0x5c>)
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	f003 0203 	and.w	r2, r3, #3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002708:	4b0f      	ldr	r3, [pc, #60]	@ (8002748 <HAL_RCC_GetClockConfig+0x5c>)
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002714:	4b0c      	ldr	r3, [pc, #48]	@ (8002748 <HAL_RCC_GetClockConfig+0x5c>)
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002720:	4b09      	ldr	r3, [pc, #36]	@ (8002748 <HAL_RCC_GetClockConfig+0x5c>)
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	08db      	lsrs	r3, r3, #3
 8002726:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800272e:	4b07      	ldr	r3, [pc, #28]	@ (800274c <HAL_RCC_GetClockConfig+0x60>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0207 	and.w	r2, r3, #7
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	601a      	str	r2, [r3, #0]
}
 800273a:	bf00      	nop
 800273c:	370c      	adds	r7, #12
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	40021000 	.word	0x40021000
 800274c:	40022000 	.word	0x40022000

08002750 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002758:	2300      	movs	r3, #0
 800275a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800275c:	4b2a      	ldr	r3, [pc, #168]	@ (8002808 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800275e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002760:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002764:	2b00      	cmp	r3, #0
 8002766:	d003      	beq.n	8002770 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002768:	f7ff f9bc 	bl	8001ae4 <HAL_PWREx_GetVoltageRange>
 800276c:	6178      	str	r0, [r7, #20]
 800276e:	e014      	b.n	800279a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002770:	4b25      	ldr	r3, [pc, #148]	@ (8002808 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002772:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002774:	4a24      	ldr	r2, [pc, #144]	@ (8002808 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002776:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800277a:	6593      	str	r3, [r2, #88]	@ 0x58
 800277c:	4b22      	ldr	r3, [pc, #136]	@ (8002808 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800277e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002780:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002784:	60fb      	str	r3, [r7, #12]
 8002786:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002788:	f7ff f9ac 	bl	8001ae4 <HAL_PWREx_GetVoltageRange>
 800278c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800278e:	4b1e      	ldr	r3, [pc, #120]	@ (8002808 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002792:	4a1d      	ldr	r2, [pc, #116]	@ (8002808 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002794:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002798:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027a0:	d10b      	bne.n	80027ba <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2b80      	cmp	r3, #128	@ 0x80
 80027a6:	d919      	bls.n	80027dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2ba0      	cmp	r3, #160	@ 0xa0
 80027ac:	d902      	bls.n	80027b4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80027ae:	2302      	movs	r3, #2
 80027b0:	613b      	str	r3, [r7, #16]
 80027b2:	e013      	b.n	80027dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80027b4:	2301      	movs	r3, #1
 80027b6:	613b      	str	r3, [r7, #16]
 80027b8:	e010      	b.n	80027dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2b80      	cmp	r3, #128	@ 0x80
 80027be:	d902      	bls.n	80027c6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80027c0:	2303      	movs	r3, #3
 80027c2:	613b      	str	r3, [r7, #16]
 80027c4:	e00a      	b.n	80027dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2b80      	cmp	r3, #128	@ 0x80
 80027ca:	d102      	bne.n	80027d2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80027cc:	2302      	movs	r3, #2
 80027ce:	613b      	str	r3, [r7, #16]
 80027d0:	e004      	b.n	80027dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2b70      	cmp	r3, #112	@ 0x70
 80027d6:	d101      	bne.n	80027dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80027d8:	2301      	movs	r3, #1
 80027da:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80027dc:	4b0b      	ldr	r3, [pc, #44]	@ (800280c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f023 0207 	bic.w	r2, r3, #7
 80027e4:	4909      	ldr	r1, [pc, #36]	@ (800280c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80027ec:	4b07      	ldr	r3, [pc, #28]	@ (800280c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0307 	and.w	r3, r3, #7
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d001      	beq.n	80027fe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e000      	b.n	8002800 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	3718      	adds	r7, #24
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	40021000 	.word	0x40021000
 800280c:	40022000 	.word	0x40022000

08002810 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b086      	sub	sp, #24
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002818:	2300      	movs	r3, #0
 800281a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800281c:	2300      	movs	r3, #0
 800281e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002828:	2b00      	cmp	r3, #0
 800282a:	d041      	beq.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002830:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002834:	d02a      	beq.n	800288c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002836:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800283a:	d824      	bhi.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800283c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002840:	d008      	beq.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002842:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002846:	d81e      	bhi.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002848:	2b00      	cmp	r3, #0
 800284a:	d00a      	beq.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800284c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002850:	d010      	beq.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002852:	e018      	b.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002854:	4b86      	ldr	r3, [pc, #536]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	4a85      	ldr	r2, [pc, #532]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800285a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800285e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002860:	e015      	b.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	3304      	adds	r3, #4
 8002866:	2100      	movs	r1, #0
 8002868:	4618      	mov	r0, r3
 800286a:	f000 fabb 	bl	8002de4 <RCCEx_PLLSAI1_Config>
 800286e:	4603      	mov	r3, r0
 8002870:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002872:	e00c      	b.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	3320      	adds	r3, #32
 8002878:	2100      	movs	r1, #0
 800287a:	4618      	mov	r0, r3
 800287c:	f000 fba6 	bl	8002fcc <RCCEx_PLLSAI2_Config>
 8002880:	4603      	mov	r3, r0
 8002882:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002884:	e003      	b.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	74fb      	strb	r3, [r7, #19]
      break;
 800288a:	e000      	b.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800288c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800288e:	7cfb      	ldrb	r3, [r7, #19]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d10b      	bne.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002894:	4b76      	ldr	r3, [pc, #472]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002896:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800289a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80028a2:	4973      	ldr	r1, [pc, #460]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028a4:	4313      	orrs	r3, r2
 80028a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80028aa:	e001      	b.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028ac:	7cfb      	ldrb	r3, [r7, #19]
 80028ae:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d041      	beq.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80028c0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80028c4:	d02a      	beq.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80028c6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80028ca:	d824      	bhi.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80028cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80028d0:	d008      	beq.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80028d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80028d6:	d81e      	bhi.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d00a      	beq.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80028dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028e0:	d010      	beq.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80028e2:	e018      	b.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80028e4:	4b62      	ldr	r3, [pc, #392]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	4a61      	ldr	r2, [pc, #388]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028ee:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80028f0:	e015      	b.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	3304      	adds	r3, #4
 80028f6:	2100      	movs	r1, #0
 80028f8:	4618      	mov	r0, r3
 80028fa:	f000 fa73 	bl	8002de4 <RCCEx_PLLSAI1_Config>
 80028fe:	4603      	mov	r3, r0
 8002900:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002902:	e00c      	b.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	3320      	adds	r3, #32
 8002908:	2100      	movs	r1, #0
 800290a:	4618      	mov	r0, r3
 800290c:	f000 fb5e 	bl	8002fcc <RCCEx_PLLSAI2_Config>
 8002910:	4603      	mov	r3, r0
 8002912:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002914:	e003      	b.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	74fb      	strb	r3, [r7, #19]
      break;
 800291a:	e000      	b.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800291c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800291e:	7cfb      	ldrb	r3, [r7, #19]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d10b      	bne.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002924:	4b52      	ldr	r3, [pc, #328]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800292a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002932:	494f      	ldr	r1, [pc, #316]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002934:	4313      	orrs	r3, r2
 8002936:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800293a:	e001      	b.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800293c:	7cfb      	ldrb	r3, [r7, #19]
 800293e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002948:	2b00      	cmp	r3, #0
 800294a:	f000 80a0 	beq.w	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800294e:	2300      	movs	r3, #0
 8002950:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002952:	4b47      	ldr	r3, [pc, #284]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002956:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d101      	bne.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800295e:	2301      	movs	r3, #1
 8002960:	e000      	b.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002962:	2300      	movs	r3, #0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d00d      	beq.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002968:	4b41      	ldr	r3, [pc, #260]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800296a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800296c:	4a40      	ldr	r2, [pc, #256]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800296e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002972:	6593      	str	r3, [r2, #88]	@ 0x58
 8002974:	4b3e      	ldr	r3, [pc, #248]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002976:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002978:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800297c:	60bb      	str	r3, [r7, #8]
 800297e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002980:	2301      	movs	r3, #1
 8002982:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002984:	4b3b      	ldr	r3, [pc, #236]	@ (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a3a      	ldr	r2, [pc, #232]	@ (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800298a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800298e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002990:	f7fe fd3a 	bl	8001408 <HAL_GetTick>
 8002994:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002996:	e009      	b.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002998:	f7fe fd36 	bl	8001408 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d902      	bls.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	74fb      	strb	r3, [r7, #19]
        break;
 80029aa:	e005      	b.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80029ac:	4b31      	ldr	r3, [pc, #196]	@ (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d0ef      	beq.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80029b8:	7cfb      	ldrb	r3, [r7, #19]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d15c      	bne.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80029be:	4b2c      	ldr	r3, [pc, #176]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029c8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d01f      	beq.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029d6:	697a      	ldr	r2, [r7, #20]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d019      	beq.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80029dc:	4b24      	ldr	r3, [pc, #144]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80029e8:	4b21      	ldr	r3, [pc, #132]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029ee:	4a20      	ldr	r2, [pc, #128]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80029f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002a08:	4a19      	ldr	r2, [pc, #100]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	f003 0301 	and.w	r3, r3, #1
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d016      	beq.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1a:	f7fe fcf5 	bl	8001408 <HAL_GetTick>
 8002a1e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a20:	e00b      	b.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a22:	f7fe fcf1 	bl	8001408 <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d902      	bls.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	74fb      	strb	r3, [r7, #19]
            break;
 8002a38:	e006      	b.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a40:	f003 0302 	and.w	r3, r3, #2
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d0ec      	beq.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002a48:	7cfb      	ldrb	r3, [r7, #19]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d10c      	bne.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a4e:	4b08      	ldr	r3, [pc, #32]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a54:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a5e:	4904      	ldr	r1, [pc, #16]	@ (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a60:	4313      	orrs	r3, r2
 8002a62:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002a66:	e009      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002a68:	7cfb      	ldrb	r3, [r7, #19]
 8002a6a:	74bb      	strb	r3, [r7, #18]
 8002a6c:	e006      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002a6e:	bf00      	nop
 8002a70:	40021000 	.word	0x40021000
 8002a74:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a78:	7cfb      	ldrb	r3, [r7, #19]
 8002a7a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a7c:	7c7b      	ldrb	r3, [r7, #17]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d105      	bne.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a82:	4b9e      	ldr	r3, [pc, #632]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a86:	4a9d      	ldr	r2, [pc, #628]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a8c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d00a      	beq.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a9a:	4b98      	ldr	r3, [pc, #608]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aa0:	f023 0203 	bic.w	r2, r3, #3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aa8:	4994      	ldr	r1, [pc, #592]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0302 	and.w	r3, r3, #2
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d00a      	beq.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002abc:	4b8f      	ldr	r3, [pc, #572]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ac2:	f023 020c 	bic.w	r2, r3, #12
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aca:	498c      	ldr	r1, [pc, #560]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002acc:	4313      	orrs	r3, r2
 8002ace:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0304 	and.w	r3, r3, #4
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d00a      	beq.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002ade:	4b87      	ldr	r3, [pc, #540]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ae4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aec:	4983      	ldr	r1, [pc, #524]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0308 	and.w	r3, r3, #8
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d00a      	beq.n	8002b16 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002b00:	4b7e      	ldr	r3, [pc, #504]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b06:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b0e:	497b      	ldr	r1, [pc, #492]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b10:	4313      	orrs	r3, r2
 8002b12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0310 	and.w	r3, r3, #16
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d00a      	beq.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002b22:	4b76      	ldr	r3, [pc, #472]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b28:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b30:	4972      	ldr	r1, [pc, #456]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b32:	4313      	orrs	r3, r2
 8002b34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0320 	and.w	r3, r3, #32
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d00a      	beq.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002b44:	4b6d      	ldr	r3, [pc, #436]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b4a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b52:	496a      	ldr	r1, [pc, #424]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b54:	4313      	orrs	r3, r2
 8002b56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d00a      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002b66:	4b65      	ldr	r3, [pc, #404]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b6c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b74:	4961      	ldr	r1, [pc, #388]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b76:	4313      	orrs	r3, r2
 8002b78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d00a      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002b88:	4b5c      	ldr	r3, [pc, #368]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b8e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b96:	4959      	ldr	r1, [pc, #356]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d00a      	beq.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002baa:	4b54      	ldr	r3, [pc, #336]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bb0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bb8:	4950      	ldr	r1, [pc, #320]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d00a      	beq.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002bcc:	4b4b      	ldr	r3, [pc, #300]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bd2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bda:	4948      	ldr	r1, [pc, #288]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d00a      	beq.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002bee:	4b43      	ldr	r3, [pc, #268]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bf4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bfc:	493f      	ldr	r1, [pc, #252]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d028      	beq.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c10:	4b3a      	ldr	r3, [pc, #232]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c16:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c1e:	4937      	ldr	r1, [pc, #220]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c20:	4313      	orrs	r3, r2
 8002c22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c2e:	d106      	bne.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c30:	4b32      	ldr	r3, [pc, #200]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	4a31      	ldr	r2, [pc, #196]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c3a:	60d3      	str	r3, [r2, #12]
 8002c3c:	e011      	b.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c42:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002c46:	d10c      	bne.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	3304      	adds	r3, #4
 8002c4c:	2101      	movs	r1, #1
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f000 f8c8 	bl	8002de4 <RCCEx_PLLSAI1_Config>
 8002c54:	4603      	mov	r3, r0
 8002c56:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002c58:	7cfb      	ldrb	r3, [r7, #19]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002c5e:	7cfb      	ldrb	r3, [r7, #19]
 8002c60:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d028      	beq.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002c6e:	4b23      	ldr	r3, [pc, #140]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c74:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c7c:	491f      	ldr	r1, [pc, #124]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c8c:	d106      	bne.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	4a1a      	ldr	r2, [pc, #104]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c94:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c98:	60d3      	str	r3, [r2, #12]
 8002c9a:	e011      	b.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ca0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ca4:	d10c      	bne.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	3304      	adds	r3, #4
 8002caa:	2101      	movs	r1, #1
 8002cac:	4618      	mov	r0, r3
 8002cae:	f000 f899 	bl	8002de4 <RCCEx_PLLSAI1_Config>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002cb6:	7cfb      	ldrb	r3, [r7, #19]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d001      	beq.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002cbc:	7cfb      	ldrb	r3, [r7, #19]
 8002cbe:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d02b      	beq.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cd2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cda:	4908      	ldr	r1, [pc, #32]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ce6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002cea:	d109      	bne.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002cec:	4b03      	ldr	r3, [pc, #12]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	4a02      	ldr	r2, [pc, #8]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002cf6:	60d3      	str	r3, [r2, #12]
 8002cf8:	e014      	b.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002cfa:	bf00      	nop
 8002cfc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d04:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d08:	d10c      	bne.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	3304      	adds	r3, #4
 8002d0e:	2101      	movs	r1, #1
 8002d10:	4618      	mov	r0, r3
 8002d12:	f000 f867 	bl	8002de4 <RCCEx_PLLSAI1_Config>
 8002d16:	4603      	mov	r3, r0
 8002d18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d1a:	7cfb      	ldrb	r3, [r7, #19]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d001      	beq.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002d20:	7cfb      	ldrb	r3, [r7, #19]
 8002d22:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d02f      	beq.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d30:	4b2b      	ldr	r3, [pc, #172]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d36:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002d3e:	4928      	ldr	r1, [pc, #160]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002d4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d4e:	d10d      	bne.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	3304      	adds	r3, #4
 8002d54:	2102      	movs	r1, #2
 8002d56:	4618      	mov	r0, r3
 8002d58:	f000 f844 	bl	8002de4 <RCCEx_PLLSAI1_Config>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d60:	7cfb      	ldrb	r3, [r7, #19]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d014      	beq.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002d66:	7cfb      	ldrb	r3, [r7, #19]
 8002d68:	74bb      	strb	r3, [r7, #18]
 8002d6a:	e011      	b.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002d70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d74:	d10c      	bne.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	3320      	adds	r3, #32
 8002d7a:	2102      	movs	r1, #2
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f000 f925 	bl	8002fcc <RCCEx_PLLSAI2_Config>
 8002d82:	4603      	mov	r3, r0
 8002d84:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d86:	7cfb      	ldrb	r3, [r7, #19]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d001      	beq.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002d8c:	7cfb      	ldrb	r3, [r7, #19]
 8002d8e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d00a      	beq.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002d9c:	4b10      	ldr	r3, [pc, #64]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002da2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002daa:	490d      	ldr	r1, [pc, #52]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002dac:	4313      	orrs	r3, r2
 8002dae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d00b      	beq.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002dbe:	4b08      	ldr	r3, [pc, #32]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dc4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002dce:	4904      	ldr	r1, [pc, #16]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002dd6:	7cbb      	ldrb	r3, [r7, #18]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3718      	adds	r7, #24
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	40021000 	.word	0x40021000

08002de4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002dee:	2300      	movs	r3, #0
 8002df0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002df2:	4b75      	ldr	r3, [pc, #468]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	f003 0303 	and.w	r3, r3, #3
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d018      	beq.n	8002e30 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002dfe:	4b72      	ldr	r3, [pc, #456]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	f003 0203 	and.w	r2, r3, #3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d10d      	bne.n	8002e2a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
       ||
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d009      	beq.n	8002e2a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002e16:	4b6c      	ldr	r3, [pc, #432]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	091b      	lsrs	r3, r3, #4
 8002e1c:	f003 0307 	and.w	r3, r3, #7
 8002e20:	1c5a      	adds	r2, r3, #1
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685b      	ldr	r3, [r3, #4]
       ||
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d047      	beq.n	8002eba <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	73fb      	strb	r3, [r7, #15]
 8002e2e:	e044      	b.n	8002eba <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2b03      	cmp	r3, #3
 8002e36:	d018      	beq.n	8002e6a <RCCEx_PLLSAI1_Config+0x86>
 8002e38:	2b03      	cmp	r3, #3
 8002e3a:	d825      	bhi.n	8002e88 <RCCEx_PLLSAI1_Config+0xa4>
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d002      	beq.n	8002e46 <RCCEx_PLLSAI1_Config+0x62>
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	d009      	beq.n	8002e58 <RCCEx_PLLSAI1_Config+0x74>
 8002e44:	e020      	b.n	8002e88 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002e46:	4b60      	ldr	r3, [pc, #384]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0302 	and.w	r3, r3, #2
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d11d      	bne.n	8002e8e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e56:	e01a      	b.n	8002e8e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002e58:	4b5b      	ldr	r3, [pc, #364]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d116      	bne.n	8002e92 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e68:	e013      	b.n	8002e92 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002e6a:	4b57      	ldr	r3, [pc, #348]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d10f      	bne.n	8002e96 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002e76:	4b54      	ldr	r3, [pc, #336]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d109      	bne.n	8002e96 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002e86:	e006      	b.n	8002e96 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	73fb      	strb	r3, [r7, #15]
      break;
 8002e8c:	e004      	b.n	8002e98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002e8e:	bf00      	nop
 8002e90:	e002      	b.n	8002e98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002e92:	bf00      	nop
 8002e94:	e000      	b.n	8002e98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002e96:	bf00      	nop
    }

    if(status == HAL_OK)
 8002e98:	7bfb      	ldrb	r3, [r7, #15]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d10d      	bne.n	8002eba <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002e9e:	4b4a      	ldr	r3, [pc, #296]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6819      	ldr	r1, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	3b01      	subs	r3, #1
 8002eb0:	011b      	lsls	r3, r3, #4
 8002eb2:	430b      	orrs	r3, r1
 8002eb4:	4944      	ldr	r1, [pc, #272]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002eba:	7bfb      	ldrb	r3, [r7, #15]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d17d      	bne.n	8002fbc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002ec0:	4b41      	ldr	r3, [pc, #260]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a40      	ldr	r2, [pc, #256]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ec6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002eca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ecc:	f7fe fa9c 	bl	8001408 <HAL_GetTick>
 8002ed0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002ed2:	e009      	b.n	8002ee8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ed4:	f7fe fa98 	bl	8001408 <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d902      	bls.n	8002ee8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	73fb      	strb	r3, [r7, #15]
        break;
 8002ee6:	e005      	b.n	8002ef4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002ee8:	4b37      	ldr	r3, [pc, #220]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d1ef      	bne.n	8002ed4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002ef4:	7bfb      	ldrb	r3, [r7, #15]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d160      	bne.n	8002fbc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d111      	bne.n	8002f24 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f00:	4b31      	ldr	r3, [pc, #196]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f02:	691b      	ldr	r3, [r3, #16]
 8002f04:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002f08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	6892      	ldr	r2, [r2, #8]
 8002f10:	0211      	lsls	r1, r2, #8
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	68d2      	ldr	r2, [r2, #12]
 8002f16:	0912      	lsrs	r2, r2, #4
 8002f18:	0452      	lsls	r2, r2, #17
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	492a      	ldr	r1, [pc, #168]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	610b      	str	r3, [r1, #16]
 8002f22:	e027      	b.n	8002f74 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d112      	bne.n	8002f50 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f2a:	4b27      	ldr	r3, [pc, #156]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002f32:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	6892      	ldr	r2, [r2, #8]
 8002f3a:	0211      	lsls	r1, r2, #8
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	6912      	ldr	r2, [r2, #16]
 8002f40:	0852      	lsrs	r2, r2, #1
 8002f42:	3a01      	subs	r2, #1
 8002f44:	0552      	lsls	r2, r2, #21
 8002f46:	430a      	orrs	r2, r1
 8002f48:	491f      	ldr	r1, [pc, #124]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	610b      	str	r3, [r1, #16]
 8002f4e:	e011      	b.n	8002f74 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f50:	4b1d      	ldr	r3, [pc, #116]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002f58:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	6892      	ldr	r2, [r2, #8]
 8002f60:	0211      	lsls	r1, r2, #8
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	6952      	ldr	r2, [r2, #20]
 8002f66:	0852      	lsrs	r2, r2, #1
 8002f68:	3a01      	subs	r2, #1
 8002f6a:	0652      	lsls	r2, r2, #25
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	4916      	ldr	r1, [pc, #88]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002f74:	4b14      	ldr	r3, [pc, #80]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a13      	ldr	r2, [pc, #76]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f7a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002f7e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f80:	f7fe fa42 	bl	8001408 <HAL_GetTick>
 8002f84:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002f86:	e009      	b.n	8002f9c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f88:	f7fe fa3e 	bl	8001408 <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	2b02      	cmp	r3, #2
 8002f94:	d902      	bls.n	8002f9c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002f96:	2303      	movs	r3, #3
 8002f98:	73fb      	strb	r3, [r7, #15]
          break;
 8002f9a:	e005      	b.n	8002fa8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d0ef      	beq.n	8002f88 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002fa8:	7bfb      	ldrb	r3, [r7, #15]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d106      	bne.n	8002fbc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002fae:	4b06      	ldr	r3, [pc, #24]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fb0:	691a      	ldr	r2, [r3, #16]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	699b      	ldr	r3, [r3, #24]
 8002fb6:	4904      	ldr	r1, [pc, #16]	@ (8002fc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3710      	adds	r7, #16
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	40021000 	.word	0x40021000

08002fcc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
 8002fd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002fda:	4b6a      	ldr	r3, [pc, #424]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	f003 0303 	and.w	r3, r3, #3
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d018      	beq.n	8003018 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002fe6:	4b67      	ldr	r3, [pc, #412]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	f003 0203 	and.w	r2, r3, #3
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d10d      	bne.n	8003012 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
       ||
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d009      	beq.n	8003012 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002ffe:	4b61      	ldr	r3, [pc, #388]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003000:	68db      	ldr	r3, [r3, #12]
 8003002:	091b      	lsrs	r3, r3, #4
 8003004:	f003 0307 	and.w	r3, r3, #7
 8003008:	1c5a      	adds	r2, r3, #1
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	685b      	ldr	r3, [r3, #4]
       ||
 800300e:	429a      	cmp	r2, r3
 8003010:	d047      	beq.n	80030a2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	73fb      	strb	r3, [r7, #15]
 8003016:	e044      	b.n	80030a2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2b03      	cmp	r3, #3
 800301e:	d018      	beq.n	8003052 <RCCEx_PLLSAI2_Config+0x86>
 8003020:	2b03      	cmp	r3, #3
 8003022:	d825      	bhi.n	8003070 <RCCEx_PLLSAI2_Config+0xa4>
 8003024:	2b01      	cmp	r3, #1
 8003026:	d002      	beq.n	800302e <RCCEx_PLLSAI2_Config+0x62>
 8003028:	2b02      	cmp	r3, #2
 800302a:	d009      	beq.n	8003040 <RCCEx_PLLSAI2_Config+0x74>
 800302c:	e020      	b.n	8003070 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800302e:	4b55      	ldr	r3, [pc, #340]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0302 	and.w	r3, r3, #2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d11d      	bne.n	8003076 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800303e:	e01a      	b.n	8003076 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003040:	4b50      	ldr	r3, [pc, #320]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003048:	2b00      	cmp	r3, #0
 800304a:	d116      	bne.n	800307a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003050:	e013      	b.n	800307a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003052:	4b4c      	ldr	r3, [pc, #304]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d10f      	bne.n	800307e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800305e:	4b49      	ldr	r3, [pc, #292]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d109      	bne.n	800307e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800306e:	e006      	b.n	800307e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	73fb      	strb	r3, [r7, #15]
      break;
 8003074:	e004      	b.n	8003080 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003076:	bf00      	nop
 8003078:	e002      	b.n	8003080 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800307a:	bf00      	nop
 800307c:	e000      	b.n	8003080 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800307e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003080:	7bfb      	ldrb	r3, [r7, #15]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d10d      	bne.n	80030a2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003086:	4b3f      	ldr	r3, [pc, #252]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6819      	ldr	r1, [r3, #0]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	3b01      	subs	r3, #1
 8003098:	011b      	lsls	r3, r3, #4
 800309a:	430b      	orrs	r3, r1
 800309c:	4939      	ldr	r1, [pc, #228]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 800309e:	4313      	orrs	r3, r2
 80030a0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80030a2:	7bfb      	ldrb	r3, [r7, #15]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d167      	bne.n	8003178 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80030a8:	4b36      	ldr	r3, [pc, #216]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a35      	ldr	r2, [pc, #212]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030b4:	f7fe f9a8 	bl	8001408 <HAL_GetTick>
 80030b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80030ba:	e009      	b.n	80030d0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80030bc:	f7fe f9a4 	bl	8001408 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d902      	bls.n	80030d0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	73fb      	strb	r3, [r7, #15]
        break;
 80030ce:	e005      	b.n	80030dc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80030d0:	4b2c      	ldr	r3, [pc, #176]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d1ef      	bne.n	80030bc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80030dc:	7bfb      	ldrb	r3, [r7, #15]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d14a      	bne.n	8003178 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d111      	bne.n	800310c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80030e8:	4b26      	ldr	r3, [pc, #152]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030ea:	695b      	ldr	r3, [r3, #20]
 80030ec:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80030f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	6892      	ldr	r2, [r2, #8]
 80030f8:	0211      	lsls	r1, r2, #8
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	68d2      	ldr	r2, [r2, #12]
 80030fe:	0912      	lsrs	r2, r2, #4
 8003100:	0452      	lsls	r2, r2, #17
 8003102:	430a      	orrs	r2, r1
 8003104:	491f      	ldr	r1, [pc, #124]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003106:	4313      	orrs	r3, r2
 8003108:	614b      	str	r3, [r1, #20]
 800310a:	e011      	b.n	8003130 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800310c:	4b1d      	ldr	r3, [pc, #116]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 800310e:	695b      	ldr	r3, [r3, #20]
 8003110:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003114:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003118:	687a      	ldr	r2, [r7, #4]
 800311a:	6892      	ldr	r2, [r2, #8]
 800311c:	0211      	lsls	r1, r2, #8
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	6912      	ldr	r2, [r2, #16]
 8003122:	0852      	lsrs	r2, r2, #1
 8003124:	3a01      	subs	r2, #1
 8003126:	0652      	lsls	r2, r2, #25
 8003128:	430a      	orrs	r2, r1
 800312a:	4916      	ldr	r1, [pc, #88]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 800312c:	4313      	orrs	r3, r2
 800312e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003130:	4b14      	ldr	r3, [pc, #80]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a13      	ldr	r2, [pc, #76]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003136:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800313a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800313c:	f7fe f964 	bl	8001408 <HAL_GetTick>
 8003140:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003142:	e009      	b.n	8003158 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003144:	f7fe f960 	bl	8001408 <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	2b02      	cmp	r3, #2
 8003150:	d902      	bls.n	8003158 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	73fb      	strb	r3, [r7, #15]
          break;
 8003156:	e005      	b.n	8003164 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003158:	4b0a      	ldr	r3, [pc, #40]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d0ef      	beq.n	8003144 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003164:	7bfb      	ldrb	r3, [r7, #15]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d106      	bne.n	8003178 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800316a:	4b06      	ldr	r3, [pc, #24]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 800316c:	695a      	ldr	r2, [r3, #20]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	695b      	ldr	r3, [r3, #20]
 8003172:	4904      	ldr	r1, [pc, #16]	@ (8003184 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003174:	4313      	orrs	r3, r2
 8003176:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003178:	7bfb      	ldrb	r3, [r7, #15]
}
 800317a:	4618      	mov	r0, r3
 800317c:	3710      	adds	r7, #16
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	40021000 	.word	0x40021000

08003188 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d101      	bne.n	800319a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e049      	b.n	800322e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d106      	bne.n	80031b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f000 f841 	bl	8003236 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2202      	movs	r2, #2
 80031b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	3304      	adds	r3, #4
 80031c4:	4619      	mov	r1, r3
 80031c6:	4610      	mov	r0, r2
 80031c8:	f000 f9e0 	bl	800358c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2201      	movs	r2, #1
 80031f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2201      	movs	r2, #1
 8003228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800322c:	2300      	movs	r3, #0
}
 800322e:	4618      	mov	r0, r3
 8003230:	3708      	adds	r7, #8
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}

08003236 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003236:	b480      	push	{r7}
 8003238:	b083      	sub	sp, #12
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800323e:	bf00      	nop
 8003240:	370c      	adds	r7, #12
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
	...

0800324c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800324c:	b480      	push	{r7}
 800324e:	b085      	sub	sp, #20
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800325a:	b2db      	uxtb	r3, r3
 800325c:	2b01      	cmp	r3, #1
 800325e:	d001      	beq.n	8003264 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e04f      	b.n	8003304 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2202      	movs	r2, #2
 8003268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	68da      	ldr	r2, [r3, #12]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f042 0201 	orr.w	r2, r2, #1
 800327a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a23      	ldr	r2, [pc, #140]	@ (8003310 <HAL_TIM_Base_Start_IT+0xc4>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d01d      	beq.n	80032c2 <HAL_TIM_Base_Start_IT+0x76>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800328e:	d018      	beq.n	80032c2 <HAL_TIM_Base_Start_IT+0x76>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a1f      	ldr	r2, [pc, #124]	@ (8003314 <HAL_TIM_Base_Start_IT+0xc8>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d013      	beq.n	80032c2 <HAL_TIM_Base_Start_IT+0x76>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a1e      	ldr	r2, [pc, #120]	@ (8003318 <HAL_TIM_Base_Start_IT+0xcc>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d00e      	beq.n	80032c2 <HAL_TIM_Base_Start_IT+0x76>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a1c      	ldr	r2, [pc, #112]	@ (800331c <HAL_TIM_Base_Start_IT+0xd0>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d009      	beq.n	80032c2 <HAL_TIM_Base_Start_IT+0x76>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a1b      	ldr	r2, [pc, #108]	@ (8003320 <HAL_TIM_Base_Start_IT+0xd4>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d004      	beq.n	80032c2 <HAL_TIM_Base_Start_IT+0x76>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a19      	ldr	r2, [pc, #100]	@ (8003324 <HAL_TIM_Base_Start_IT+0xd8>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d115      	bne.n	80032ee <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	4b17      	ldr	r3, [pc, #92]	@ (8003328 <HAL_TIM_Base_Start_IT+0xdc>)
 80032ca:	4013      	ands	r3, r2
 80032cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2b06      	cmp	r3, #6
 80032d2:	d015      	beq.n	8003300 <HAL_TIM_Base_Start_IT+0xb4>
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032da:	d011      	beq.n	8003300 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f042 0201 	orr.w	r2, r2, #1
 80032ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032ec:	e008      	b.n	8003300 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f042 0201 	orr.w	r2, r2, #1
 80032fc:	601a      	str	r2, [r3, #0]
 80032fe:	e000      	b.n	8003302 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003300:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003302:	2300      	movs	r3, #0
}
 8003304:	4618      	mov	r0, r3
 8003306:	3714      	adds	r7, #20
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr
 8003310:	40012c00 	.word	0x40012c00
 8003314:	40000400 	.word	0x40000400
 8003318:	40000800 	.word	0x40000800
 800331c:	40000c00 	.word	0x40000c00
 8003320:	40013400 	.word	0x40013400
 8003324:	40014000 	.word	0x40014000
 8003328:	00010007 	.word	0x00010007

0800332c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	691b      	ldr	r3, [r3, #16]
 8003342:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	f003 0302 	and.w	r3, r3, #2
 800334a:	2b00      	cmp	r3, #0
 800334c:	d020      	beq.n	8003390 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f003 0302 	and.w	r3, r3, #2
 8003354:	2b00      	cmp	r3, #0
 8003356:	d01b      	beq.n	8003390 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f06f 0202 	mvn.w	r2, #2
 8003360:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2201      	movs	r2, #1
 8003366:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	f003 0303 	and.w	r3, r3, #3
 8003372:	2b00      	cmp	r3, #0
 8003374:	d003      	beq.n	800337e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f000 f8e9 	bl	800354e <HAL_TIM_IC_CaptureCallback>
 800337c:	e005      	b.n	800338a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	f000 f8db 	bl	800353a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f000 f8ec 	bl	8003562 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2200      	movs	r2, #0
 800338e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	f003 0304 	and.w	r3, r3, #4
 8003396:	2b00      	cmp	r3, #0
 8003398:	d020      	beq.n	80033dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f003 0304 	and.w	r3, r3, #4
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d01b      	beq.n	80033dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f06f 0204 	mvn.w	r2, #4
 80033ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2202      	movs	r2, #2
 80033b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	699b      	ldr	r3, [r3, #24]
 80033ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d003      	beq.n	80033ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f000 f8c3 	bl	800354e <HAL_TIM_IC_CaptureCallback>
 80033c8:	e005      	b.n	80033d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f000 f8b5 	bl	800353a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	f000 f8c6 	bl	8003562 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	f003 0308 	and.w	r3, r3, #8
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d020      	beq.n	8003428 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	f003 0308 	and.w	r3, r3, #8
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d01b      	beq.n	8003428 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f06f 0208 	mvn.w	r2, #8
 80033f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2204      	movs	r2, #4
 80033fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	69db      	ldr	r3, [r3, #28]
 8003406:	f003 0303 	and.w	r3, r3, #3
 800340a:	2b00      	cmp	r3, #0
 800340c:	d003      	beq.n	8003416 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f000 f89d 	bl	800354e <HAL_TIM_IC_CaptureCallback>
 8003414:	e005      	b.n	8003422 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003416:	6878      	ldr	r0, [r7, #4]
 8003418:	f000 f88f 	bl	800353a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f000 f8a0 	bl	8003562 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	f003 0310 	and.w	r3, r3, #16
 800342e:	2b00      	cmp	r3, #0
 8003430:	d020      	beq.n	8003474 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	f003 0310 	and.w	r3, r3, #16
 8003438:	2b00      	cmp	r3, #0
 800343a:	d01b      	beq.n	8003474 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f06f 0210 	mvn.w	r2, #16
 8003444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2208      	movs	r2, #8
 800344a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	69db      	ldr	r3, [r3, #28]
 8003452:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003456:	2b00      	cmp	r3, #0
 8003458:	d003      	beq.n	8003462 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	f000 f877 	bl	800354e <HAL_TIM_IC_CaptureCallback>
 8003460:	e005      	b.n	800346e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f000 f869 	bl	800353a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f000 f87a 	bl	8003562 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	f003 0301 	and.w	r3, r3, #1
 800347a:	2b00      	cmp	r3, #0
 800347c:	d00c      	beq.n	8003498 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f003 0301 	and.w	r3, r3, #1
 8003484:	2b00      	cmp	r3, #0
 8003486:	d007      	beq.n	8003498 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f06f 0201 	mvn.w	r2, #1
 8003490:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f7fd fd26 	bl	8000ee4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d104      	bne.n	80034ac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d00c      	beq.n	80034c6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d007      	beq.n	80034c6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80034be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f000 f913 	bl	80036ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d00c      	beq.n	80034ea <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d007      	beq.n	80034ea <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80034e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f000 f90b 	bl	8003700 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d00c      	beq.n	800350e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d007      	beq.n	800350e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003506:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f000 f834 	bl	8003576 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	f003 0320 	and.w	r3, r3, #32
 8003514:	2b00      	cmp	r3, #0
 8003516:	d00c      	beq.n	8003532 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	f003 0320 	and.w	r3, r3, #32
 800351e:	2b00      	cmp	r3, #0
 8003520:	d007      	beq.n	8003532 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f06f 0220 	mvn.w	r2, #32
 800352a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f000 f8d3 	bl	80036d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003532:	bf00      	nop
 8003534:	3710      	adds	r7, #16
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}

0800353a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800353a:	b480      	push	{r7}
 800353c:	b083      	sub	sp, #12
 800353e:	af00      	add	r7, sp, #0
 8003540:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003542:	bf00      	nop
 8003544:	370c      	adds	r7, #12
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr

0800354e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800354e:	b480      	push	{r7}
 8003550:	b083      	sub	sp, #12
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003556:	bf00      	nop
 8003558:	370c      	adds	r7, #12
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr

08003562 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003562:	b480      	push	{r7}
 8003564:	b083      	sub	sp, #12
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800356a:	bf00      	nop
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr

08003576 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003576:	b480      	push	{r7}
 8003578:	b083      	sub	sp, #12
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800357e:	bf00      	nop
 8003580:	370c      	adds	r7, #12
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr
	...

0800358c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800358c:	b480      	push	{r7}
 800358e:	b085      	sub	sp, #20
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	4a46      	ldr	r2, [pc, #280]	@ (80036b8 <TIM_Base_SetConfig+0x12c>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d013      	beq.n	80035cc <TIM_Base_SetConfig+0x40>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035aa:	d00f      	beq.n	80035cc <TIM_Base_SetConfig+0x40>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	4a43      	ldr	r2, [pc, #268]	@ (80036bc <TIM_Base_SetConfig+0x130>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d00b      	beq.n	80035cc <TIM_Base_SetConfig+0x40>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	4a42      	ldr	r2, [pc, #264]	@ (80036c0 <TIM_Base_SetConfig+0x134>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d007      	beq.n	80035cc <TIM_Base_SetConfig+0x40>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	4a41      	ldr	r2, [pc, #260]	@ (80036c4 <TIM_Base_SetConfig+0x138>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d003      	beq.n	80035cc <TIM_Base_SetConfig+0x40>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	4a40      	ldr	r2, [pc, #256]	@ (80036c8 <TIM_Base_SetConfig+0x13c>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d108      	bne.n	80035de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	68fa      	ldr	r2, [r7, #12]
 80035da:	4313      	orrs	r3, r2
 80035dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	4a35      	ldr	r2, [pc, #212]	@ (80036b8 <TIM_Base_SetConfig+0x12c>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d01f      	beq.n	8003626 <TIM_Base_SetConfig+0x9a>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035ec:	d01b      	beq.n	8003626 <TIM_Base_SetConfig+0x9a>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a32      	ldr	r2, [pc, #200]	@ (80036bc <TIM_Base_SetConfig+0x130>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d017      	beq.n	8003626 <TIM_Base_SetConfig+0x9a>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4a31      	ldr	r2, [pc, #196]	@ (80036c0 <TIM_Base_SetConfig+0x134>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d013      	beq.n	8003626 <TIM_Base_SetConfig+0x9a>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a30      	ldr	r2, [pc, #192]	@ (80036c4 <TIM_Base_SetConfig+0x138>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d00f      	beq.n	8003626 <TIM_Base_SetConfig+0x9a>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a2f      	ldr	r2, [pc, #188]	@ (80036c8 <TIM_Base_SetConfig+0x13c>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d00b      	beq.n	8003626 <TIM_Base_SetConfig+0x9a>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a2e      	ldr	r2, [pc, #184]	@ (80036cc <TIM_Base_SetConfig+0x140>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d007      	beq.n	8003626 <TIM_Base_SetConfig+0x9a>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a2d      	ldr	r2, [pc, #180]	@ (80036d0 <TIM_Base_SetConfig+0x144>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d003      	beq.n	8003626 <TIM_Base_SetConfig+0x9a>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a2c      	ldr	r2, [pc, #176]	@ (80036d4 <TIM_Base_SetConfig+0x148>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d108      	bne.n	8003638 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800362c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	68db      	ldr	r3, [r3, #12]
 8003632:	68fa      	ldr	r2, [r7, #12]
 8003634:	4313      	orrs	r3, r2
 8003636:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	695b      	ldr	r3, [r3, #20]
 8003642:	4313      	orrs	r3, r2
 8003644:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	68fa      	ldr	r2, [r7, #12]
 800364a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	689a      	ldr	r2, [r3, #8]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	4a16      	ldr	r2, [pc, #88]	@ (80036b8 <TIM_Base_SetConfig+0x12c>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d00f      	beq.n	8003684 <TIM_Base_SetConfig+0xf8>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	4a18      	ldr	r2, [pc, #96]	@ (80036c8 <TIM_Base_SetConfig+0x13c>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d00b      	beq.n	8003684 <TIM_Base_SetConfig+0xf8>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	4a17      	ldr	r2, [pc, #92]	@ (80036cc <TIM_Base_SetConfig+0x140>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d007      	beq.n	8003684 <TIM_Base_SetConfig+0xf8>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	4a16      	ldr	r2, [pc, #88]	@ (80036d0 <TIM_Base_SetConfig+0x144>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d003      	beq.n	8003684 <TIM_Base_SetConfig+0xf8>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	4a15      	ldr	r2, [pc, #84]	@ (80036d4 <TIM_Base_SetConfig+0x148>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d103      	bne.n	800368c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	691a      	ldr	r2, [r3, #16]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	691b      	ldr	r3, [r3, #16]
 8003696:	f003 0301 	and.w	r3, r3, #1
 800369a:	2b01      	cmp	r3, #1
 800369c:	d105      	bne.n	80036aa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	691b      	ldr	r3, [r3, #16]
 80036a2:	f023 0201 	bic.w	r2, r3, #1
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	611a      	str	r2, [r3, #16]
  }
}
 80036aa:	bf00      	nop
 80036ac:	3714      	adds	r7, #20
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr
 80036b6:	bf00      	nop
 80036b8:	40012c00 	.word	0x40012c00
 80036bc:	40000400 	.word	0x40000400
 80036c0:	40000800 	.word	0x40000800
 80036c4:	40000c00 	.word	0x40000c00
 80036c8:	40013400 	.word	0x40013400
 80036cc:	40014000 	.word	0x40014000
 80036d0:	40014400 	.word	0x40014400
 80036d4:	40014800 	.word	0x40014800

080036d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80036e0:	bf00      	nop
 80036e2:	370c      	adds	r7, #12
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b083      	sub	sp, #12
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80036f4:	bf00      	nop
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr

08003700 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003708:	bf00      	nop
 800370a:	370c      	adds	r7, #12
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr

08003714 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d101      	bne.n	8003726 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e040      	b.n	80037a8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800372a:	2b00      	cmp	r3, #0
 800372c:	d106      	bne.n	800373c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f7fd fda4 	bl	8001284 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2224      	movs	r2, #36	@ 0x24
 8003740:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f022 0201 	bic.w	r2, r2, #1
 8003750:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003756:	2b00      	cmp	r3, #0
 8003758:	d002      	beq.n	8003760 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f000 ff58 	bl	8004610 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f000 fc9d 	bl	80040a0 <UART_SetConfig>
 8003766:	4603      	mov	r3, r0
 8003768:	2b01      	cmp	r3, #1
 800376a:	d101      	bne.n	8003770 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e01b      	b.n	80037a8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	685a      	ldr	r2, [r3, #4]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800377e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	689a      	ldr	r2, [r3, #8]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800378e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f042 0201 	orr.w	r2, r2, #1
 800379e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f000 ffd7 	bl	8004754 <UART_CheckIdleState>
 80037a6:	4603      	mov	r3, r0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3708      	adds	r7, #8
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b08a      	sub	sp, #40	@ 0x28
 80037b4:	af02      	add	r7, sp, #8
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	60b9      	str	r1, [r7, #8]
 80037ba:	603b      	str	r3, [r7, #0]
 80037bc:	4613      	mov	r3, r2
 80037be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037c4:	2b20      	cmp	r3, #32
 80037c6:	d177      	bne.n	80038b8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d002      	beq.n	80037d4 <HAL_UART_Transmit+0x24>
 80037ce:	88fb      	ldrh	r3, [r7, #6]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d101      	bne.n	80037d8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e070      	b.n	80038ba <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2221      	movs	r2, #33	@ 0x21
 80037e4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80037e6:	f7fd fe0f 	bl	8001408 <HAL_GetTick>
 80037ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	88fa      	ldrh	r2, [r7, #6]
 80037f0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	88fa      	ldrh	r2, [r7, #6]
 80037f8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003804:	d108      	bne.n	8003818 <HAL_UART_Transmit+0x68>
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d104      	bne.n	8003818 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800380e:	2300      	movs	r3, #0
 8003810:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	61bb      	str	r3, [r7, #24]
 8003816:	e003      	b.n	8003820 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800381c:	2300      	movs	r3, #0
 800381e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003820:	e02f      	b.n	8003882 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	9300      	str	r3, [sp, #0]
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	2200      	movs	r2, #0
 800382a:	2180      	movs	r1, #128	@ 0x80
 800382c:	68f8      	ldr	r0, [r7, #12]
 800382e:	f001 f839 	bl	80048a4 <UART_WaitOnFlagUntilTimeout>
 8003832:	4603      	mov	r3, r0
 8003834:	2b00      	cmp	r3, #0
 8003836:	d004      	beq.n	8003842 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2220      	movs	r2, #32
 800383c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e03b      	b.n	80038ba <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d10b      	bne.n	8003860 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	881a      	ldrh	r2, [r3, #0]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003854:	b292      	uxth	r2, r2
 8003856:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	3302      	adds	r3, #2
 800385c:	61bb      	str	r3, [r7, #24]
 800385e:	e007      	b.n	8003870 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	781a      	ldrb	r2, [r3, #0]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	3301      	adds	r3, #1
 800386e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003876:	b29b      	uxth	r3, r3
 8003878:	3b01      	subs	r3, #1
 800387a:	b29a      	uxth	r2, r3
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003888:	b29b      	uxth	r3, r3
 800388a:	2b00      	cmp	r3, #0
 800388c:	d1c9      	bne.n	8003822 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	9300      	str	r3, [sp, #0]
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	2200      	movs	r2, #0
 8003896:	2140      	movs	r1, #64	@ 0x40
 8003898:	68f8      	ldr	r0, [r7, #12]
 800389a:	f001 f803 	bl	80048a4 <UART_WaitOnFlagUntilTimeout>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d004      	beq.n	80038ae <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2220      	movs	r2, #32
 80038a8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	e005      	b.n	80038ba <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2220      	movs	r2, #32
 80038b2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80038b4:	2300      	movs	r3, #0
 80038b6:	e000      	b.n	80038ba <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80038b8:	2302      	movs	r3, #2
  }
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3720      	adds	r7, #32
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}

080038c2 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b08a      	sub	sp, #40	@ 0x28
 80038c6:	af02      	add	r7, sp, #8
 80038c8:	60f8      	str	r0, [r7, #12]
 80038ca:	60b9      	str	r1, [r7, #8]
 80038cc:	603b      	str	r3, [r7, #0]
 80038ce:	4613      	mov	r3, r2
 80038d0:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038d8:	2b20      	cmp	r3, #32
 80038da:	f040 80b6 	bne.w	8003a4a <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d002      	beq.n	80038ea <HAL_UART_Receive+0x28>
 80038e4:	88fb      	ldrh	r3, [r7, #6]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d101      	bne.n	80038ee <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e0ae      	b.n	8003a4c <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2200      	movs	r2, #0
 80038f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2222      	movs	r2, #34	@ 0x22
 80038fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2200      	movs	r2, #0
 8003902:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003904:	f7fd fd80 	bl	8001408 <HAL_GetTick>
 8003908:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	88fa      	ldrh	r2, [r7, #6]
 800390e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	88fa      	ldrh	r2, [r7, #6]
 8003916:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003922:	d10e      	bne.n	8003942 <HAL_UART_Receive+0x80>
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	691b      	ldr	r3, [r3, #16]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d105      	bne.n	8003938 <HAL_UART_Receive+0x76>
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003932:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003936:	e02d      	b.n	8003994 <HAL_UART_Receive+0xd2>
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	22ff      	movs	r2, #255	@ 0xff
 800393c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003940:	e028      	b.n	8003994 <HAL_UART_Receive+0xd2>
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d10d      	bne.n	8003966 <HAL_UART_Receive+0xa4>
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d104      	bne.n	800395c <HAL_UART_Receive+0x9a>
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	22ff      	movs	r2, #255	@ 0xff
 8003956:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800395a:	e01b      	b.n	8003994 <HAL_UART_Receive+0xd2>
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	227f      	movs	r2, #127	@ 0x7f
 8003960:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003964:	e016      	b.n	8003994 <HAL_UART_Receive+0xd2>
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800396e:	d10d      	bne.n	800398c <HAL_UART_Receive+0xca>
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	691b      	ldr	r3, [r3, #16]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d104      	bne.n	8003982 <HAL_UART_Receive+0xc0>
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	227f      	movs	r2, #127	@ 0x7f
 800397c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003980:	e008      	b.n	8003994 <HAL_UART_Receive+0xd2>
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	223f      	movs	r2, #63	@ 0x3f
 8003986:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800398a:	e003      	b.n	8003994 <HAL_UART_Receive+0xd2>
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2200      	movs	r2, #0
 8003990:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800399a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039a4:	d108      	bne.n	80039b8 <HAL_UART_Receive+0xf6>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	691b      	ldr	r3, [r3, #16]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d104      	bne.n	80039b8 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80039ae:	2300      	movs	r3, #0
 80039b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	61bb      	str	r3, [r7, #24]
 80039b6:	e003      	b.n	80039c0 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039bc:	2300      	movs	r3, #0
 80039be:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80039c0:	e037      	b.n	8003a32 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	9300      	str	r3, [sp, #0]
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	2200      	movs	r2, #0
 80039ca:	2120      	movs	r1, #32
 80039cc:	68f8      	ldr	r0, [r7, #12]
 80039ce:	f000 ff69 	bl	80048a4 <UART_WaitOnFlagUntilTimeout>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d005      	beq.n	80039e4 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2220      	movs	r2, #32
 80039dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 80039e0:	2303      	movs	r3, #3
 80039e2:	e033      	b.n	8003a4c <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d10c      	bne.n	8003a04 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80039f0:	b29a      	uxth	r2, r3
 80039f2:	8a7b      	ldrh	r3, [r7, #18]
 80039f4:	4013      	ands	r3, r2
 80039f6:	b29a      	uxth	r2, r3
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	3302      	adds	r3, #2
 8003a00:	61bb      	str	r3, [r7, #24]
 8003a02:	e00d      	b.n	8003a20 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	b2da      	uxtb	r2, r3
 8003a0e:	8a7b      	ldrh	r3, [r7, #18]
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	4013      	ands	r3, r2
 8003a14:	b2da      	uxtb	r2, r3
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	3301      	adds	r3, #1
 8003a1e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003a26:	b29b      	uxth	r3, r3
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	b29a      	uxth	r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d1c1      	bne.n	80039c2 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2220      	movs	r2, #32
 8003a42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8003a46:	2300      	movs	r3, #0
 8003a48:	e000      	b.n	8003a4c <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8003a4a:	2302      	movs	r3, #2
  }
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3720      	adds	r7, #32
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b0ba      	sub	sp, #232	@ 0xe8
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	69db      	ldr	r3, [r3, #28]
 8003a62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003a7a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003a7e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003a82:	4013      	ands	r3, r2
 8003a84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003a88:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d115      	bne.n	8003abc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a94:	f003 0320 	and.w	r3, r3, #32
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d00f      	beq.n	8003abc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003aa0:	f003 0320 	and.w	r3, r3, #32
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d009      	beq.n	8003abc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	f000 82ca 	beq.w	8004046 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	4798      	blx	r3
      }
      return;
 8003aba:	e2c4      	b.n	8004046 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003abc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	f000 8117 	beq.w	8003cf4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003ac6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d106      	bne.n	8003ae0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003ad2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003ad6:	4b85      	ldr	r3, [pc, #532]	@ (8003cec <HAL_UART_IRQHandler+0x298>)
 8003ad8:	4013      	ands	r3, r2
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	f000 810a 	beq.w	8003cf4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003ae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ae4:	f003 0301 	and.w	r3, r3, #1
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d011      	beq.n	8003b10 <HAL_UART_IRQHandler+0xbc>
 8003aec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003af0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d00b      	beq.n	8003b10 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	2201      	movs	r2, #1
 8003afe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b06:	f043 0201 	orr.w	r2, r3, #1
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003b10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b14:	f003 0302 	and.w	r3, r3, #2
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d011      	beq.n	8003b40 <HAL_UART_IRQHandler+0xec>
 8003b1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b20:	f003 0301 	and.w	r3, r3, #1
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00b      	beq.n	8003b40 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	2202      	movs	r2, #2
 8003b2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b36:	f043 0204 	orr.w	r2, r3, #4
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003b40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b44:	f003 0304 	and.w	r3, r3, #4
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d011      	beq.n	8003b70 <HAL_UART_IRQHandler+0x11c>
 8003b4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b50:	f003 0301 	and.w	r3, r3, #1
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d00b      	beq.n	8003b70 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	2204      	movs	r2, #4
 8003b5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b66:	f043 0202 	orr.w	r2, r3, #2
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003b70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b74:	f003 0308 	and.w	r3, r3, #8
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d017      	beq.n	8003bac <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003b7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b80:	f003 0320 	and.w	r3, r3, #32
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d105      	bne.n	8003b94 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003b88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b8c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d00b      	beq.n	8003bac <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	2208      	movs	r2, #8
 8003b9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ba2:	f043 0208 	orr.w	r2, r3, #8
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003bac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d012      	beq.n	8003bde <HAL_UART_IRQHandler+0x18a>
 8003bb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bbc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d00c      	beq.n	8003bde <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003bcc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003bd4:	f043 0220 	orr.w	r2, r3, #32
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	f000 8230 	beq.w	800404a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003bea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bee:	f003 0320 	and.w	r3, r3, #32
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00d      	beq.n	8003c12 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003bf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bfa:	f003 0320 	and.w	r3, r3, #32
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d007      	beq.n	8003c12 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d003      	beq.n	8003c12 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c18:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c26:	2b40      	cmp	r3, #64	@ 0x40
 8003c28:	d005      	beq.n	8003c36 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003c2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c2e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d04f      	beq.n	8003cd6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f000 fea1 	bl	800497e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c46:	2b40      	cmp	r3, #64	@ 0x40
 8003c48:	d141      	bne.n	8003cce <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	3308      	adds	r3, #8
 8003c50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003c58:	e853 3f00 	ldrex	r3, [r3]
 8003c5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003c60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003c64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	3308      	adds	r3, #8
 8003c72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003c76:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003c7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003c82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003c86:	e841 2300 	strex	r3, r2, [r1]
 8003c8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003c8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1d9      	bne.n	8003c4a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d013      	beq.n	8003cc6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ca2:	4a13      	ldr	r2, [pc, #76]	@ (8003cf0 <HAL_UART_IRQHandler+0x29c>)
 8003ca4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003caa:	4618      	mov	r0, r3
 8003cac:	f7fd fcfc 	bl	80016a8 <HAL_DMA_Abort_IT>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d017      	beq.n	8003ce6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cbc:	687a      	ldr	r2, [r7, #4]
 8003cbe:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003cc0:	4610      	mov	r0, r2
 8003cc2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cc4:	e00f      	b.n	8003ce6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f000 f9d4 	bl	8004074 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ccc:	e00b      	b.n	8003ce6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f000 f9d0 	bl	8004074 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cd4:	e007      	b.n	8003ce6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f000 f9cc 	bl	8004074 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8003ce4:	e1b1      	b.n	800404a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ce6:	bf00      	nop
    return;
 8003ce8:	e1af      	b.n	800404a <HAL_UART_IRQHandler+0x5f6>
 8003cea:	bf00      	nop
 8003cec:	04000120 	.word	0x04000120
 8003cf0:	08004a47 	.word	0x08004a47

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	f040 816a 	bne.w	8003fd2 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003cfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d02:	f003 0310 	and.w	r3, r3, #16
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	f000 8163 	beq.w	8003fd2 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003d0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d10:	f003 0310 	and.w	r3, r3, #16
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	f000 815c 	beq.w	8003fd2 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2210      	movs	r2, #16
 8003d20:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d2c:	2b40      	cmp	r3, #64	@ 0x40
 8003d2e:	f040 80d4 	bne.w	8003eda <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003d3e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	f000 80ad 	beq.w	8003ea2 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003d4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003d52:	429a      	cmp	r2, r3
 8003d54:	f080 80a5 	bcs.w	8003ea2 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003d5e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 0320 	and.w	r3, r3, #32
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	f040 8086 	bne.w	8003e80 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003d80:	e853 3f00 	ldrex	r3, [r3]
 8003d84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003d88:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003d8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	461a      	mov	r2, r3
 8003d9a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003d9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003da2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003daa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003dae:	e841 2300 	strex	r3, r2, [r1]
 8003db2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003db6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d1da      	bne.n	8003d74 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	3308      	adds	r3, #8
 8003dc4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dc6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003dc8:	e853 3f00 	ldrex	r3, [r3]
 8003dcc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003dce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003dd0:	f023 0301 	bic.w	r3, r3, #1
 8003dd4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	3308      	adds	r3, #8
 8003dde:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003de2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003de6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003de8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003dea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003dee:	e841 2300 	strex	r3, r2, [r1]
 8003df2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003df4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d1e1      	bne.n	8003dbe <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	3308      	adds	r3, #8
 8003e00:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e04:	e853 3f00 	ldrex	r3, [r3]
 8003e08:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003e0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	3308      	adds	r3, #8
 8003e1a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003e1e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003e20:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e22:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003e24:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003e26:	e841 2300 	strex	r3, r2, [r1]
 8003e2a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003e2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1e3      	bne.n	8003dfa <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2220      	movs	r2, #32
 8003e36:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e48:	e853 3f00 	ldrex	r3, [r3]
 8003e4c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003e4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e50:	f023 0310 	bic.w	r3, r3, #16
 8003e54:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003e62:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003e64:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e66:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003e68:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003e6a:	e841 2300 	strex	r3, r2, [r1]
 8003e6e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003e70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d1e4      	bne.n	8003e40 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f7fd fbd6 	bl	800162c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2202      	movs	r2, #2
 8003e84:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003e92:	b29b      	uxth	r3, r3
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	4619      	mov	r1, r3
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f000 f8f4 	bl	8004088 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003ea0:	e0d5      	b.n	800404e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003ea8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003eac:	429a      	cmp	r2, r3
 8003eae:	f040 80ce 	bne.w	800404e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0320 	and.w	r3, r3, #32
 8003ebe:	2b20      	cmp	r3, #32
 8003ec0:	f040 80c5 	bne.w	800404e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2202      	movs	r2, #2
 8003ec8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f000 f8d8 	bl	8004088 <HAL_UARTEx_RxEventCallback>
      return;
 8003ed8:	e0b9      	b.n	800404e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003ee6:	b29b      	uxth	r3, r3
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	f000 80ab 	beq.w	8004052 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8003efc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	f000 80a6 	beq.w	8004052 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f0e:	e853 3f00 	ldrex	r3, [r3]
 8003f12:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003f14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f16:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f1a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	461a      	mov	r2, r3
 8003f24:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003f28:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f2a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f2c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003f2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f30:	e841 2300 	strex	r3, r2, [r1]
 8003f34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003f36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d1e4      	bne.n	8003f06 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	3308      	adds	r3, #8
 8003f42:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f46:	e853 3f00 	ldrex	r3, [r3]
 8003f4a:	623b      	str	r3, [r7, #32]
   return(result);
 8003f4c:	6a3b      	ldr	r3, [r7, #32]
 8003f4e:	f023 0301 	bic.w	r3, r3, #1
 8003f52:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	3308      	adds	r3, #8
 8003f5c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003f60:	633a      	str	r2, [r7, #48]	@ 0x30
 8003f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f64:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f68:	e841 2300 	strex	r3, r2, [r1]
 8003f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d1e3      	bne.n	8003f3c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2220      	movs	r2, #32
 8003f78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	e853 3f00 	ldrex	r3, [r3]
 8003f94:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	f023 0310 	bic.w	r3, r3, #16
 8003f9c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003faa:	61fb      	str	r3, [r7, #28]
 8003fac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fae:	69b9      	ldr	r1, [r7, #24]
 8003fb0:	69fa      	ldr	r2, [r7, #28]
 8003fb2:	e841 2300 	strex	r3, r2, [r1]
 8003fb6:	617b      	str	r3, [r7, #20]
   return(result);
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1e4      	bne.n	8003f88 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2202      	movs	r2, #2
 8003fc2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003fc4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003fc8:	4619      	mov	r1, r3
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f000 f85c 	bl	8004088 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003fd0:	e03f      	b.n	8004052 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003fd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d00e      	beq.n	8003ffc <HAL_UART_IRQHandler+0x5a8>
 8003fde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003fe2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d008      	beq.n	8003ffc <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003ff2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f000 fd66 	bl	8004ac6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003ffa:	e02d      	b.n	8004058 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003ffc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004000:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004004:	2b00      	cmp	r3, #0
 8004006:	d00e      	beq.n	8004026 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004008:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800400c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004010:	2b00      	cmp	r3, #0
 8004012:	d008      	beq.n	8004026 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004018:	2b00      	cmp	r3, #0
 800401a:	d01c      	beq.n	8004056 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	4798      	blx	r3
    }
    return;
 8004024:	e017      	b.n	8004056 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800402a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800402e:	2b00      	cmp	r3, #0
 8004030:	d012      	beq.n	8004058 <HAL_UART_IRQHandler+0x604>
 8004032:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004036:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800403a:	2b00      	cmp	r3, #0
 800403c:	d00c      	beq.n	8004058 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f000 fd17 	bl	8004a72 <UART_EndTransmit_IT>
    return;
 8004044:	e008      	b.n	8004058 <HAL_UART_IRQHandler+0x604>
      return;
 8004046:	bf00      	nop
 8004048:	e006      	b.n	8004058 <HAL_UART_IRQHandler+0x604>
    return;
 800404a:	bf00      	nop
 800404c:	e004      	b.n	8004058 <HAL_UART_IRQHandler+0x604>
      return;
 800404e:	bf00      	nop
 8004050:	e002      	b.n	8004058 <HAL_UART_IRQHandler+0x604>
      return;
 8004052:	bf00      	nop
 8004054:	e000      	b.n	8004058 <HAL_UART_IRQHandler+0x604>
    return;
 8004056:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004058:	37e8      	adds	r7, #232	@ 0xe8
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop

08004060 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004068:	bf00      	nop
 800406a:	370c      	adds	r7, #12
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr

08004074 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800407c:	bf00      	nop
 800407e:	370c      	adds	r7, #12
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr

08004088 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	460b      	mov	r3, r1
 8004092:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004094:	bf00      	nop
 8004096:	370c      	adds	r7, #12
 8004098:	46bd      	mov	sp, r7
 800409a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409e:	4770      	bx	lr

080040a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040a4:	b08a      	sub	sp, #40	@ 0x28
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80040aa:	2300      	movs	r3, #0
 80040ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	689a      	ldr	r2, [r3, #8]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	691b      	ldr	r3, [r3, #16]
 80040b8:	431a      	orrs	r2, r3
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	431a      	orrs	r2, r3
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	69db      	ldr	r3, [r3, #28]
 80040c4:	4313      	orrs	r3, r2
 80040c6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	4ba4      	ldr	r3, [pc, #656]	@ (8004360 <UART_SetConfig+0x2c0>)
 80040d0:	4013      	ands	r3, r2
 80040d2:	68fa      	ldr	r2, [r7, #12]
 80040d4:	6812      	ldr	r2, [r2, #0]
 80040d6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80040d8:	430b      	orrs	r3, r1
 80040da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	68da      	ldr	r2, [r3, #12]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	430a      	orrs	r2, r1
 80040f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	699b      	ldr	r3, [r3, #24]
 80040f6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a99      	ldr	r2, [pc, #612]	@ (8004364 <UART_SetConfig+0x2c4>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d004      	beq.n	800410c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	6a1b      	ldr	r3, [r3, #32]
 8004106:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004108:	4313      	orrs	r3, r2
 800410a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800411c:	430a      	orrs	r2, r1
 800411e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a90      	ldr	r2, [pc, #576]	@ (8004368 <UART_SetConfig+0x2c8>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d126      	bne.n	8004178 <UART_SetConfig+0xd8>
 800412a:	4b90      	ldr	r3, [pc, #576]	@ (800436c <UART_SetConfig+0x2cc>)
 800412c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004130:	f003 0303 	and.w	r3, r3, #3
 8004134:	2b03      	cmp	r3, #3
 8004136:	d81b      	bhi.n	8004170 <UART_SetConfig+0xd0>
 8004138:	a201      	add	r2, pc, #4	@ (adr r2, 8004140 <UART_SetConfig+0xa0>)
 800413a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800413e:	bf00      	nop
 8004140:	08004151 	.word	0x08004151
 8004144:	08004161 	.word	0x08004161
 8004148:	08004159 	.word	0x08004159
 800414c:	08004169 	.word	0x08004169
 8004150:	2301      	movs	r3, #1
 8004152:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004156:	e116      	b.n	8004386 <UART_SetConfig+0x2e6>
 8004158:	2302      	movs	r3, #2
 800415a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800415e:	e112      	b.n	8004386 <UART_SetConfig+0x2e6>
 8004160:	2304      	movs	r3, #4
 8004162:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004166:	e10e      	b.n	8004386 <UART_SetConfig+0x2e6>
 8004168:	2308      	movs	r3, #8
 800416a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800416e:	e10a      	b.n	8004386 <UART_SetConfig+0x2e6>
 8004170:	2310      	movs	r3, #16
 8004172:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004176:	e106      	b.n	8004386 <UART_SetConfig+0x2e6>
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a7c      	ldr	r2, [pc, #496]	@ (8004370 <UART_SetConfig+0x2d0>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d138      	bne.n	80041f4 <UART_SetConfig+0x154>
 8004182:	4b7a      	ldr	r3, [pc, #488]	@ (800436c <UART_SetConfig+0x2cc>)
 8004184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004188:	f003 030c 	and.w	r3, r3, #12
 800418c:	2b0c      	cmp	r3, #12
 800418e:	d82d      	bhi.n	80041ec <UART_SetConfig+0x14c>
 8004190:	a201      	add	r2, pc, #4	@ (adr r2, 8004198 <UART_SetConfig+0xf8>)
 8004192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004196:	bf00      	nop
 8004198:	080041cd 	.word	0x080041cd
 800419c:	080041ed 	.word	0x080041ed
 80041a0:	080041ed 	.word	0x080041ed
 80041a4:	080041ed 	.word	0x080041ed
 80041a8:	080041dd 	.word	0x080041dd
 80041ac:	080041ed 	.word	0x080041ed
 80041b0:	080041ed 	.word	0x080041ed
 80041b4:	080041ed 	.word	0x080041ed
 80041b8:	080041d5 	.word	0x080041d5
 80041bc:	080041ed 	.word	0x080041ed
 80041c0:	080041ed 	.word	0x080041ed
 80041c4:	080041ed 	.word	0x080041ed
 80041c8:	080041e5 	.word	0x080041e5
 80041cc:	2300      	movs	r3, #0
 80041ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041d2:	e0d8      	b.n	8004386 <UART_SetConfig+0x2e6>
 80041d4:	2302      	movs	r3, #2
 80041d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041da:	e0d4      	b.n	8004386 <UART_SetConfig+0x2e6>
 80041dc:	2304      	movs	r3, #4
 80041de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041e2:	e0d0      	b.n	8004386 <UART_SetConfig+0x2e6>
 80041e4:	2308      	movs	r3, #8
 80041e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041ea:	e0cc      	b.n	8004386 <UART_SetConfig+0x2e6>
 80041ec:	2310      	movs	r3, #16
 80041ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041f2:	e0c8      	b.n	8004386 <UART_SetConfig+0x2e6>
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a5e      	ldr	r2, [pc, #376]	@ (8004374 <UART_SetConfig+0x2d4>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d125      	bne.n	800424a <UART_SetConfig+0x1aa>
 80041fe:	4b5b      	ldr	r3, [pc, #364]	@ (800436c <UART_SetConfig+0x2cc>)
 8004200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004204:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004208:	2b30      	cmp	r3, #48	@ 0x30
 800420a:	d016      	beq.n	800423a <UART_SetConfig+0x19a>
 800420c:	2b30      	cmp	r3, #48	@ 0x30
 800420e:	d818      	bhi.n	8004242 <UART_SetConfig+0x1a2>
 8004210:	2b20      	cmp	r3, #32
 8004212:	d00a      	beq.n	800422a <UART_SetConfig+0x18a>
 8004214:	2b20      	cmp	r3, #32
 8004216:	d814      	bhi.n	8004242 <UART_SetConfig+0x1a2>
 8004218:	2b00      	cmp	r3, #0
 800421a:	d002      	beq.n	8004222 <UART_SetConfig+0x182>
 800421c:	2b10      	cmp	r3, #16
 800421e:	d008      	beq.n	8004232 <UART_SetConfig+0x192>
 8004220:	e00f      	b.n	8004242 <UART_SetConfig+0x1a2>
 8004222:	2300      	movs	r3, #0
 8004224:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004228:	e0ad      	b.n	8004386 <UART_SetConfig+0x2e6>
 800422a:	2302      	movs	r3, #2
 800422c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004230:	e0a9      	b.n	8004386 <UART_SetConfig+0x2e6>
 8004232:	2304      	movs	r3, #4
 8004234:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004238:	e0a5      	b.n	8004386 <UART_SetConfig+0x2e6>
 800423a:	2308      	movs	r3, #8
 800423c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004240:	e0a1      	b.n	8004386 <UART_SetConfig+0x2e6>
 8004242:	2310      	movs	r3, #16
 8004244:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004248:	e09d      	b.n	8004386 <UART_SetConfig+0x2e6>
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a4a      	ldr	r2, [pc, #296]	@ (8004378 <UART_SetConfig+0x2d8>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d125      	bne.n	80042a0 <UART_SetConfig+0x200>
 8004254:	4b45      	ldr	r3, [pc, #276]	@ (800436c <UART_SetConfig+0x2cc>)
 8004256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800425a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800425e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004260:	d016      	beq.n	8004290 <UART_SetConfig+0x1f0>
 8004262:	2bc0      	cmp	r3, #192	@ 0xc0
 8004264:	d818      	bhi.n	8004298 <UART_SetConfig+0x1f8>
 8004266:	2b80      	cmp	r3, #128	@ 0x80
 8004268:	d00a      	beq.n	8004280 <UART_SetConfig+0x1e0>
 800426a:	2b80      	cmp	r3, #128	@ 0x80
 800426c:	d814      	bhi.n	8004298 <UART_SetConfig+0x1f8>
 800426e:	2b00      	cmp	r3, #0
 8004270:	d002      	beq.n	8004278 <UART_SetConfig+0x1d8>
 8004272:	2b40      	cmp	r3, #64	@ 0x40
 8004274:	d008      	beq.n	8004288 <UART_SetConfig+0x1e8>
 8004276:	e00f      	b.n	8004298 <UART_SetConfig+0x1f8>
 8004278:	2300      	movs	r3, #0
 800427a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800427e:	e082      	b.n	8004386 <UART_SetConfig+0x2e6>
 8004280:	2302      	movs	r3, #2
 8004282:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004286:	e07e      	b.n	8004386 <UART_SetConfig+0x2e6>
 8004288:	2304      	movs	r3, #4
 800428a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800428e:	e07a      	b.n	8004386 <UART_SetConfig+0x2e6>
 8004290:	2308      	movs	r3, #8
 8004292:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004296:	e076      	b.n	8004386 <UART_SetConfig+0x2e6>
 8004298:	2310      	movs	r3, #16
 800429a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800429e:	e072      	b.n	8004386 <UART_SetConfig+0x2e6>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a35      	ldr	r2, [pc, #212]	@ (800437c <UART_SetConfig+0x2dc>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d12a      	bne.n	8004300 <UART_SetConfig+0x260>
 80042aa:	4b30      	ldr	r3, [pc, #192]	@ (800436c <UART_SetConfig+0x2cc>)
 80042ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042b8:	d01a      	beq.n	80042f0 <UART_SetConfig+0x250>
 80042ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042be:	d81b      	bhi.n	80042f8 <UART_SetConfig+0x258>
 80042c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042c4:	d00c      	beq.n	80042e0 <UART_SetConfig+0x240>
 80042c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042ca:	d815      	bhi.n	80042f8 <UART_SetConfig+0x258>
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d003      	beq.n	80042d8 <UART_SetConfig+0x238>
 80042d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042d4:	d008      	beq.n	80042e8 <UART_SetConfig+0x248>
 80042d6:	e00f      	b.n	80042f8 <UART_SetConfig+0x258>
 80042d8:	2300      	movs	r3, #0
 80042da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042de:	e052      	b.n	8004386 <UART_SetConfig+0x2e6>
 80042e0:	2302      	movs	r3, #2
 80042e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042e6:	e04e      	b.n	8004386 <UART_SetConfig+0x2e6>
 80042e8:	2304      	movs	r3, #4
 80042ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042ee:	e04a      	b.n	8004386 <UART_SetConfig+0x2e6>
 80042f0:	2308      	movs	r3, #8
 80042f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042f6:	e046      	b.n	8004386 <UART_SetConfig+0x2e6>
 80042f8:	2310      	movs	r3, #16
 80042fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042fe:	e042      	b.n	8004386 <UART_SetConfig+0x2e6>
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a17      	ldr	r2, [pc, #92]	@ (8004364 <UART_SetConfig+0x2c4>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d13a      	bne.n	8004380 <UART_SetConfig+0x2e0>
 800430a:	4b18      	ldr	r3, [pc, #96]	@ (800436c <UART_SetConfig+0x2cc>)
 800430c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004310:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004314:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004318:	d01a      	beq.n	8004350 <UART_SetConfig+0x2b0>
 800431a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800431e:	d81b      	bhi.n	8004358 <UART_SetConfig+0x2b8>
 8004320:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004324:	d00c      	beq.n	8004340 <UART_SetConfig+0x2a0>
 8004326:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800432a:	d815      	bhi.n	8004358 <UART_SetConfig+0x2b8>
 800432c:	2b00      	cmp	r3, #0
 800432e:	d003      	beq.n	8004338 <UART_SetConfig+0x298>
 8004330:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004334:	d008      	beq.n	8004348 <UART_SetConfig+0x2a8>
 8004336:	e00f      	b.n	8004358 <UART_SetConfig+0x2b8>
 8004338:	2300      	movs	r3, #0
 800433a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800433e:	e022      	b.n	8004386 <UART_SetConfig+0x2e6>
 8004340:	2302      	movs	r3, #2
 8004342:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004346:	e01e      	b.n	8004386 <UART_SetConfig+0x2e6>
 8004348:	2304      	movs	r3, #4
 800434a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800434e:	e01a      	b.n	8004386 <UART_SetConfig+0x2e6>
 8004350:	2308      	movs	r3, #8
 8004352:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004356:	e016      	b.n	8004386 <UART_SetConfig+0x2e6>
 8004358:	2310      	movs	r3, #16
 800435a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800435e:	e012      	b.n	8004386 <UART_SetConfig+0x2e6>
 8004360:	efff69f3 	.word	0xefff69f3
 8004364:	40008000 	.word	0x40008000
 8004368:	40013800 	.word	0x40013800
 800436c:	40021000 	.word	0x40021000
 8004370:	40004400 	.word	0x40004400
 8004374:	40004800 	.word	0x40004800
 8004378:	40004c00 	.word	0x40004c00
 800437c:	40005000 	.word	0x40005000
 8004380:	2310      	movs	r3, #16
 8004382:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a9f      	ldr	r2, [pc, #636]	@ (8004608 <UART_SetConfig+0x568>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d17a      	bne.n	8004486 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004390:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004394:	2b08      	cmp	r3, #8
 8004396:	d824      	bhi.n	80043e2 <UART_SetConfig+0x342>
 8004398:	a201      	add	r2, pc, #4	@ (adr r2, 80043a0 <UART_SetConfig+0x300>)
 800439a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800439e:	bf00      	nop
 80043a0:	080043c5 	.word	0x080043c5
 80043a4:	080043e3 	.word	0x080043e3
 80043a8:	080043cd 	.word	0x080043cd
 80043ac:	080043e3 	.word	0x080043e3
 80043b0:	080043d3 	.word	0x080043d3
 80043b4:	080043e3 	.word	0x080043e3
 80043b8:	080043e3 	.word	0x080043e3
 80043bc:	080043e3 	.word	0x080043e3
 80043c0:	080043db 	.word	0x080043db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043c4:	f7fe f966 	bl	8002694 <HAL_RCC_GetPCLK1Freq>
 80043c8:	61f8      	str	r0, [r7, #28]
        break;
 80043ca:	e010      	b.n	80043ee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043cc:	4b8f      	ldr	r3, [pc, #572]	@ (800460c <UART_SetConfig+0x56c>)
 80043ce:	61fb      	str	r3, [r7, #28]
        break;
 80043d0:	e00d      	b.n	80043ee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043d2:	f7fe f8c7 	bl	8002564 <HAL_RCC_GetSysClockFreq>
 80043d6:	61f8      	str	r0, [r7, #28]
        break;
 80043d8:	e009      	b.n	80043ee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80043de:	61fb      	str	r3, [r7, #28]
        break;
 80043e0:	e005      	b.n	80043ee <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80043e2:	2300      	movs	r3, #0
 80043e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80043ec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	f000 80fb 	beq.w	80045ec <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	685a      	ldr	r2, [r3, #4]
 80043fa:	4613      	mov	r3, r2
 80043fc:	005b      	lsls	r3, r3, #1
 80043fe:	4413      	add	r3, r2
 8004400:	69fa      	ldr	r2, [r7, #28]
 8004402:	429a      	cmp	r2, r3
 8004404:	d305      	bcc.n	8004412 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800440c:	69fa      	ldr	r2, [r7, #28]
 800440e:	429a      	cmp	r2, r3
 8004410:	d903      	bls.n	800441a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004418:	e0e8      	b.n	80045ec <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800441a:	69fb      	ldr	r3, [r7, #28]
 800441c:	2200      	movs	r2, #0
 800441e:	461c      	mov	r4, r3
 8004420:	4615      	mov	r5, r2
 8004422:	f04f 0200 	mov.w	r2, #0
 8004426:	f04f 0300 	mov.w	r3, #0
 800442a:	022b      	lsls	r3, r5, #8
 800442c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004430:	0222      	lsls	r2, r4, #8
 8004432:	68f9      	ldr	r1, [r7, #12]
 8004434:	6849      	ldr	r1, [r1, #4]
 8004436:	0849      	lsrs	r1, r1, #1
 8004438:	2000      	movs	r0, #0
 800443a:	4688      	mov	r8, r1
 800443c:	4681      	mov	r9, r0
 800443e:	eb12 0a08 	adds.w	sl, r2, r8
 8004442:	eb43 0b09 	adc.w	fp, r3, r9
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	603b      	str	r3, [r7, #0]
 800444e:	607a      	str	r2, [r7, #4]
 8004450:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004454:	4650      	mov	r0, sl
 8004456:	4659      	mov	r1, fp
 8004458:	f7fb ff0a 	bl	8000270 <__aeabi_uldivmod>
 800445c:	4602      	mov	r2, r0
 800445e:	460b      	mov	r3, r1
 8004460:	4613      	mov	r3, r2
 8004462:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004464:	69bb      	ldr	r3, [r7, #24]
 8004466:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800446a:	d308      	bcc.n	800447e <UART_SetConfig+0x3de>
 800446c:	69bb      	ldr	r3, [r7, #24]
 800446e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004472:	d204      	bcs.n	800447e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	69ba      	ldr	r2, [r7, #24]
 800447a:	60da      	str	r2, [r3, #12]
 800447c:	e0b6      	b.n	80045ec <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004484:	e0b2      	b.n	80045ec <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	69db      	ldr	r3, [r3, #28]
 800448a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800448e:	d15e      	bne.n	800454e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004490:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004494:	2b08      	cmp	r3, #8
 8004496:	d828      	bhi.n	80044ea <UART_SetConfig+0x44a>
 8004498:	a201      	add	r2, pc, #4	@ (adr r2, 80044a0 <UART_SetConfig+0x400>)
 800449a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800449e:	bf00      	nop
 80044a0:	080044c5 	.word	0x080044c5
 80044a4:	080044cd 	.word	0x080044cd
 80044a8:	080044d5 	.word	0x080044d5
 80044ac:	080044eb 	.word	0x080044eb
 80044b0:	080044db 	.word	0x080044db
 80044b4:	080044eb 	.word	0x080044eb
 80044b8:	080044eb 	.word	0x080044eb
 80044bc:	080044eb 	.word	0x080044eb
 80044c0:	080044e3 	.word	0x080044e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044c4:	f7fe f8e6 	bl	8002694 <HAL_RCC_GetPCLK1Freq>
 80044c8:	61f8      	str	r0, [r7, #28]
        break;
 80044ca:	e014      	b.n	80044f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80044cc:	f7fe f8f8 	bl	80026c0 <HAL_RCC_GetPCLK2Freq>
 80044d0:	61f8      	str	r0, [r7, #28]
        break;
 80044d2:	e010      	b.n	80044f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044d4:	4b4d      	ldr	r3, [pc, #308]	@ (800460c <UART_SetConfig+0x56c>)
 80044d6:	61fb      	str	r3, [r7, #28]
        break;
 80044d8:	e00d      	b.n	80044f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044da:	f7fe f843 	bl	8002564 <HAL_RCC_GetSysClockFreq>
 80044de:	61f8      	str	r0, [r7, #28]
        break;
 80044e0:	e009      	b.n	80044f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044e6:	61fb      	str	r3, [r7, #28]
        break;
 80044e8:	e005      	b.n	80044f6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80044ea:	2300      	movs	r3, #0
 80044ec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80044f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d077      	beq.n	80045ec <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	005a      	lsls	r2, r3, #1
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	085b      	lsrs	r3, r3, #1
 8004506:	441a      	add	r2, r3
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004510:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004512:	69bb      	ldr	r3, [r7, #24]
 8004514:	2b0f      	cmp	r3, #15
 8004516:	d916      	bls.n	8004546 <UART_SetConfig+0x4a6>
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800451e:	d212      	bcs.n	8004546 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004520:	69bb      	ldr	r3, [r7, #24]
 8004522:	b29b      	uxth	r3, r3
 8004524:	f023 030f 	bic.w	r3, r3, #15
 8004528:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800452a:	69bb      	ldr	r3, [r7, #24]
 800452c:	085b      	lsrs	r3, r3, #1
 800452e:	b29b      	uxth	r3, r3
 8004530:	f003 0307 	and.w	r3, r3, #7
 8004534:	b29a      	uxth	r2, r3
 8004536:	8afb      	ldrh	r3, [r7, #22]
 8004538:	4313      	orrs	r3, r2
 800453a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	8afa      	ldrh	r2, [r7, #22]
 8004542:	60da      	str	r2, [r3, #12]
 8004544:	e052      	b.n	80045ec <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800454c:	e04e      	b.n	80045ec <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800454e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004552:	2b08      	cmp	r3, #8
 8004554:	d827      	bhi.n	80045a6 <UART_SetConfig+0x506>
 8004556:	a201      	add	r2, pc, #4	@ (adr r2, 800455c <UART_SetConfig+0x4bc>)
 8004558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800455c:	08004581 	.word	0x08004581
 8004560:	08004589 	.word	0x08004589
 8004564:	08004591 	.word	0x08004591
 8004568:	080045a7 	.word	0x080045a7
 800456c:	08004597 	.word	0x08004597
 8004570:	080045a7 	.word	0x080045a7
 8004574:	080045a7 	.word	0x080045a7
 8004578:	080045a7 	.word	0x080045a7
 800457c:	0800459f 	.word	0x0800459f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004580:	f7fe f888 	bl	8002694 <HAL_RCC_GetPCLK1Freq>
 8004584:	61f8      	str	r0, [r7, #28]
        break;
 8004586:	e014      	b.n	80045b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004588:	f7fe f89a 	bl	80026c0 <HAL_RCC_GetPCLK2Freq>
 800458c:	61f8      	str	r0, [r7, #28]
        break;
 800458e:	e010      	b.n	80045b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004590:	4b1e      	ldr	r3, [pc, #120]	@ (800460c <UART_SetConfig+0x56c>)
 8004592:	61fb      	str	r3, [r7, #28]
        break;
 8004594:	e00d      	b.n	80045b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004596:	f7fd ffe5 	bl	8002564 <HAL_RCC_GetSysClockFreq>
 800459a:	61f8      	str	r0, [r7, #28]
        break;
 800459c:	e009      	b.n	80045b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800459e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045a2:	61fb      	str	r3, [r7, #28]
        break;
 80045a4:	e005      	b.n	80045b2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80045a6:	2300      	movs	r3, #0
 80045a8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80045b0:	bf00      	nop
    }

    if (pclk != 0U)
 80045b2:	69fb      	ldr	r3, [r7, #28]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d019      	beq.n	80045ec <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	085a      	lsrs	r2, r3, #1
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	441a      	add	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ca:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	2b0f      	cmp	r3, #15
 80045d0:	d909      	bls.n	80045e6 <UART_SetConfig+0x546>
 80045d2:	69bb      	ldr	r3, [r7, #24]
 80045d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045d8:	d205      	bcs.n	80045e6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80045da:	69bb      	ldr	r3, [r7, #24]
 80045dc:	b29a      	uxth	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	60da      	str	r2, [r3, #12]
 80045e4:	e002      	b.n	80045ec <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2200      	movs	r2, #0
 80045f0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2200      	movs	r2, #0
 80045f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80045f8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3728      	adds	r7, #40	@ 0x28
 8004600:	46bd      	mov	sp, r7
 8004602:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004606:	bf00      	nop
 8004608:	40008000 	.word	0x40008000
 800460c:	00f42400 	.word	0x00f42400

08004610 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800461c:	f003 0308 	and.w	r3, r3, #8
 8004620:	2b00      	cmp	r3, #0
 8004622:	d00a      	beq.n	800463a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	430a      	orrs	r2, r1
 8004638:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800463e:	f003 0301 	and.w	r3, r3, #1
 8004642:	2b00      	cmp	r3, #0
 8004644:	d00a      	beq.n	800465c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	430a      	orrs	r2, r1
 800465a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004660:	f003 0302 	and.w	r3, r3, #2
 8004664:	2b00      	cmp	r3, #0
 8004666:	d00a      	beq.n	800467e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	430a      	orrs	r2, r1
 800467c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004682:	f003 0304 	and.w	r3, r3, #4
 8004686:	2b00      	cmp	r3, #0
 8004688:	d00a      	beq.n	80046a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	430a      	orrs	r2, r1
 800469e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a4:	f003 0310 	and.w	r3, r3, #16
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d00a      	beq.n	80046c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	430a      	orrs	r2, r1
 80046c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c6:	f003 0320 	and.w	r3, r3, #32
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d00a      	beq.n	80046e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	430a      	orrs	r2, r1
 80046e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d01a      	beq.n	8004726 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	430a      	orrs	r2, r1
 8004704:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800470e:	d10a      	bne.n	8004726 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	430a      	orrs	r2, r1
 8004724:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800472a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800472e:	2b00      	cmp	r3, #0
 8004730:	d00a      	beq.n	8004748 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	430a      	orrs	r2, r1
 8004746:	605a      	str	r2, [r3, #4]
  }
}
 8004748:	bf00      	nop
 800474a:	370c      	adds	r7, #12
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr

08004754 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b098      	sub	sp, #96	@ 0x60
 8004758:	af02      	add	r7, sp, #8
 800475a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004764:	f7fc fe50 	bl	8001408 <HAL_GetTick>
 8004768:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 0308 	and.w	r3, r3, #8
 8004774:	2b08      	cmp	r3, #8
 8004776:	d12e      	bne.n	80047d6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004778:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800477c:	9300      	str	r3, [sp, #0]
 800477e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004780:	2200      	movs	r2, #0
 8004782:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f000 f88c 	bl	80048a4 <UART_WaitOnFlagUntilTimeout>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	d021      	beq.n	80047d6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800479a:	e853 3f00 	ldrex	r3, [r3]
 800479e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80047a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	461a      	mov	r2, r3
 80047ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80047b2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80047b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047b8:	e841 2300 	strex	r3, r2, [r1]
 80047bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80047be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d1e6      	bne.n	8004792 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2220      	movs	r2, #32
 80047c8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	e062      	b.n	800489c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0304 	and.w	r3, r3, #4
 80047e0:	2b04      	cmp	r3, #4
 80047e2:	d149      	bne.n	8004878 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80047e8:	9300      	str	r3, [sp, #0]
 80047ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047ec:	2200      	movs	r2, #0
 80047ee:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f000 f856 	bl	80048a4 <UART_WaitOnFlagUntilTimeout>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d03c      	beq.n	8004878 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004806:	e853 3f00 	ldrex	r3, [r3]
 800480a:	623b      	str	r3, [r7, #32]
   return(result);
 800480c:	6a3b      	ldr	r3, [r7, #32]
 800480e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004812:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	461a      	mov	r2, r3
 800481a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800481c:	633b      	str	r3, [r7, #48]	@ 0x30
 800481e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004820:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004822:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004824:	e841 2300 	strex	r3, r2, [r1]
 8004828:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800482a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800482c:	2b00      	cmp	r3, #0
 800482e:	d1e6      	bne.n	80047fe <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	3308      	adds	r3, #8
 8004836:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	e853 3f00 	ldrex	r3, [r3]
 800483e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f023 0301 	bic.w	r3, r3, #1
 8004846:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	3308      	adds	r3, #8
 800484e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004850:	61fa      	str	r2, [r7, #28]
 8004852:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004854:	69b9      	ldr	r1, [r7, #24]
 8004856:	69fa      	ldr	r2, [r7, #28]
 8004858:	e841 2300 	strex	r3, r2, [r1]
 800485c:	617b      	str	r3, [r7, #20]
   return(result);
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1e5      	bne.n	8004830 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2220      	movs	r2, #32
 8004868:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004874:	2303      	movs	r3, #3
 8004876:	e011      	b.n	800489c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2220      	movs	r2, #32
 800487c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2220      	movs	r2, #32
 8004882:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2200      	movs	r2, #0
 800488a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800489a:	2300      	movs	r3, #0
}
 800489c:	4618      	mov	r0, r3
 800489e:	3758      	adds	r7, #88	@ 0x58
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	60f8      	str	r0, [r7, #12]
 80048ac:	60b9      	str	r1, [r7, #8]
 80048ae:	603b      	str	r3, [r7, #0]
 80048b0:	4613      	mov	r3, r2
 80048b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048b4:	e04f      	b.n	8004956 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048b6:	69bb      	ldr	r3, [r7, #24]
 80048b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048bc:	d04b      	beq.n	8004956 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048be:	f7fc fda3 	bl	8001408 <HAL_GetTick>
 80048c2:	4602      	mov	r2, r0
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	1ad3      	subs	r3, r2, r3
 80048c8:	69ba      	ldr	r2, [r7, #24]
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d302      	bcc.n	80048d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d101      	bne.n	80048d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80048d4:	2303      	movs	r3, #3
 80048d6:	e04e      	b.n	8004976 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0304 	and.w	r3, r3, #4
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d037      	beq.n	8004956 <UART_WaitOnFlagUntilTimeout+0xb2>
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	2b80      	cmp	r3, #128	@ 0x80
 80048ea:	d034      	beq.n	8004956 <UART_WaitOnFlagUntilTimeout+0xb2>
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	2b40      	cmp	r3, #64	@ 0x40
 80048f0:	d031      	beq.n	8004956 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	69db      	ldr	r3, [r3, #28]
 80048f8:	f003 0308 	and.w	r3, r3, #8
 80048fc:	2b08      	cmp	r3, #8
 80048fe:	d110      	bne.n	8004922 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2208      	movs	r2, #8
 8004906:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004908:	68f8      	ldr	r0, [r7, #12]
 800490a:	f000 f838 	bl	800497e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2208      	movs	r2, #8
 8004912:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e029      	b.n	8004976 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	69db      	ldr	r3, [r3, #28]
 8004928:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800492c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004930:	d111      	bne.n	8004956 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800493a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800493c:	68f8      	ldr	r0, [r7, #12]
 800493e:	f000 f81e 	bl	800497e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2220      	movs	r2, #32
 8004946:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	e00f      	b.n	8004976 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	69da      	ldr	r2, [r3, #28]
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	4013      	ands	r3, r2
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	429a      	cmp	r2, r3
 8004964:	bf0c      	ite	eq
 8004966:	2301      	moveq	r3, #1
 8004968:	2300      	movne	r3, #0
 800496a:	b2db      	uxtb	r3, r3
 800496c:	461a      	mov	r2, r3
 800496e:	79fb      	ldrb	r3, [r7, #7]
 8004970:	429a      	cmp	r2, r3
 8004972:	d0a0      	beq.n	80048b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3710      	adds	r7, #16
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}

0800497e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800497e:	b480      	push	{r7}
 8004980:	b095      	sub	sp, #84	@ 0x54
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800498c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800498e:	e853 3f00 	ldrex	r3, [r3]
 8004992:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004996:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800499a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	461a      	mov	r2, r3
 80049a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80049a6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80049aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80049ac:	e841 2300 	strex	r3, r2, [r1]
 80049b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80049b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d1e6      	bne.n	8004986 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	3308      	adds	r3, #8
 80049be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049c0:	6a3b      	ldr	r3, [r7, #32]
 80049c2:	e853 3f00 	ldrex	r3, [r3]
 80049c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	f023 0301 	bic.w	r3, r3, #1
 80049ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	3308      	adds	r3, #8
 80049d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80049d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80049da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80049de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049e0:	e841 2300 	strex	r3, r2, [r1]
 80049e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80049e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d1e5      	bne.n	80049b8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d118      	bne.n	8004a26 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	e853 3f00 	ldrex	r3, [r3]
 8004a00:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	f023 0310 	bic.w	r3, r3, #16
 8004a08:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	461a      	mov	r2, r3
 8004a10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a12:	61bb      	str	r3, [r7, #24]
 8004a14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a16:	6979      	ldr	r1, [r7, #20]
 8004a18:	69ba      	ldr	r2, [r7, #24]
 8004a1a:	e841 2300 	strex	r3, r2, [r1]
 8004a1e:	613b      	str	r3, [r7, #16]
   return(result);
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1e6      	bne.n	80049f4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2220      	movs	r2, #32
 8004a2a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2200      	movs	r2, #0
 8004a32:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004a3a:	bf00      	nop
 8004a3c:	3754      	adds	r7, #84	@ 0x54
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr

08004a46 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a46:	b580      	push	{r7, lr}
 8004a48:	b084      	sub	sp, #16
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a52:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a64:	68f8      	ldr	r0, [r7, #12]
 8004a66:	f7ff fb05 	bl	8004074 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a6a:	bf00      	nop
 8004a6c:	3710      	adds	r7, #16
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}

08004a72 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a72:	b580      	push	{r7, lr}
 8004a74:	b088      	sub	sp, #32
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	e853 3f00 	ldrex	r3, [r3]
 8004a86:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a8e:	61fb      	str	r3, [r7, #28]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	461a      	mov	r2, r3
 8004a96:	69fb      	ldr	r3, [r7, #28]
 8004a98:	61bb      	str	r3, [r7, #24]
 8004a9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a9c:	6979      	ldr	r1, [r7, #20]
 8004a9e:	69ba      	ldr	r2, [r7, #24]
 8004aa0:	e841 2300 	strex	r3, r2, [r1]
 8004aa4:	613b      	str	r3, [r7, #16]
   return(result);
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d1e6      	bne.n	8004a7a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2220      	movs	r2, #32
 8004ab0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f7ff fad1 	bl	8004060 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004abe:	bf00      	nop
 8004ac0:	3720      	adds	r7, #32
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}

08004ac6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004ac6:	b480      	push	{r7}
 8004ac8:	b083      	sub	sp, #12
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004ace:	bf00      	nop
 8004ad0:	370c      	adds	r7, #12
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr

08004ada <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004ada:	b480      	push	{r7}
 8004adc:	b085      	sub	sp, #20
 8004ade:	af00      	add	r7, sp, #0
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004ae8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004aec:	2b84      	cmp	r3, #132	@ 0x84
 8004aee:	d005      	beq.n	8004afc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004af0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	4413      	add	r3, r2
 8004af8:	3303      	adds	r3, #3
 8004afa:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004afc:	68fb      	ldr	r3, [r7, #12]
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3714      	adds	r7, #20
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr

08004b0a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004b0a:	b580      	push	{r7, lr}
 8004b0c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004b0e:	f001 f801 	bl	8005b14 <vTaskStartScheduler>
  
  return osOK;
 8004b12:	2300      	movs	r3, #0
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	bd80      	pop	{r7, pc}

08004b18 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b1a:	b089      	sub	sp, #36	@ 0x24
 8004b1c:	af04      	add	r7, sp, #16
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	695b      	ldr	r3, [r3, #20]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d020      	beq.n	8004b6c <osThreadCreate+0x54>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	699b      	ldr	r3, [r3, #24]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d01c      	beq.n	8004b6c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685c      	ldr	r4, [r3, #4]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	691e      	ldr	r6, [r3, #16]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b44:	4618      	mov	r0, r3
 8004b46:	f7ff ffc8 	bl	8004ada <makeFreeRtosPriority>
 8004b4a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	695b      	ldr	r3, [r3, #20]
 8004b50:	687a      	ldr	r2, [r7, #4]
 8004b52:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b54:	9202      	str	r2, [sp, #8]
 8004b56:	9301      	str	r3, [sp, #4]
 8004b58:	9100      	str	r1, [sp, #0]
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	4632      	mov	r2, r6
 8004b5e:	4629      	mov	r1, r5
 8004b60:	4620      	mov	r0, r4
 8004b62:	f000 fcc5 	bl	80054f0 <xTaskCreateStatic>
 8004b66:	4603      	mov	r3, r0
 8004b68:	60fb      	str	r3, [r7, #12]
 8004b6a:	e01c      	b.n	8004ba6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685c      	ldr	r4, [r3, #4]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b78:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b80:	4618      	mov	r0, r3
 8004b82:	f7ff ffaa 	bl	8004ada <makeFreeRtosPriority>
 8004b86:	4602      	mov	r2, r0
 8004b88:	f107 030c 	add.w	r3, r7, #12
 8004b8c:	9301      	str	r3, [sp, #4]
 8004b8e:	9200      	str	r2, [sp, #0]
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	4632      	mov	r2, r6
 8004b94:	4629      	mov	r1, r5
 8004b96:	4620      	mov	r0, r4
 8004b98:	f000 fd0a 	bl	80055b0 <xTaskCreate>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	d001      	beq.n	8004ba6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	e000      	b.n	8004ba8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3714      	adds	r7, #20
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004bb0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b084      	sub	sp, #16
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d001      	beq.n	8004bc6 <osDelay+0x16>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	e000      	b.n	8004bc8 <osDelay+0x18>
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f000 fe49 	bl	8005860 <vTaskDelay>
  
  return osOK;
 8004bce:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3710      	adds	r7, #16
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	f103 0208 	add.w	r2, r3, #8
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f04f 32ff 	mov.w	r2, #4294967295
 8004bf0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f103 0208 	add.w	r2, r3, #8
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f103 0208 	add.w	r2, r3, #8
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004c0c:	bf00      	nop
 8004c0e:	370c      	adds	r7, #12
 8004c10:	46bd      	mov	sp, r7
 8004c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c16:	4770      	bx	lr

08004c18 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004c26:	bf00      	nop
 8004c28:	370c      	adds	r7, #12
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr

08004c32 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c32:	b480      	push	{r7}
 8004c34:	b085      	sub	sp, #20
 8004c36:	af00      	add	r7, sp, #0
 8004c38:	6078      	str	r0, [r7, #4]
 8004c3a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	689a      	ldr	r2, [r3, #8]
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	683a      	ldr	r2, [r7, #0]
 8004c56:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	683a      	ldr	r2, [r7, #0]
 8004c5c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	687a      	ldr	r2, [r7, #4]
 8004c62:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	1c5a      	adds	r2, r3, #1
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	601a      	str	r2, [r3, #0]
}
 8004c6e:	bf00      	nop
 8004c70:	3714      	adds	r7, #20
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr

08004c7a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c7a:	b480      	push	{r7}
 8004c7c:	b085      	sub	sp, #20
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
 8004c82:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c90:	d103      	bne.n	8004c9a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	691b      	ldr	r3, [r3, #16]
 8004c96:	60fb      	str	r3, [r7, #12]
 8004c98:	e00c      	b.n	8004cb4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	3308      	adds	r3, #8
 8004c9e:	60fb      	str	r3, [r7, #12]
 8004ca0:	e002      	b.n	8004ca8 <vListInsert+0x2e>
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	60fb      	str	r3, [r7, #12]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	68ba      	ldr	r2, [r7, #8]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d2f6      	bcs.n	8004ca2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	685a      	ldr	r2, [r3, #4]
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	683a      	ldr	r2, [r7, #0]
 8004cc2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	68fa      	ldr	r2, [r7, #12]
 8004cc8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	683a      	ldr	r2, [r7, #0]
 8004cce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	1c5a      	adds	r2, r3, #1
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	601a      	str	r2, [r3, #0]
}
 8004ce0:	bf00      	nop
 8004ce2:	3714      	adds	r7, #20
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr

08004cec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004cec:	b480      	push	{r7}
 8004cee:	b085      	sub	sp, #20
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	691b      	ldr	r3, [r3, #16]
 8004cf8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	6892      	ldr	r2, [r2, #8]
 8004d02:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	687a      	ldr	r2, [r7, #4]
 8004d0a:	6852      	ldr	r2, [r2, #4]
 8004d0c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d103      	bne.n	8004d20 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	689a      	ldr	r2, [r3, #8]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	1e5a      	subs	r2, r3, #1
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3714      	adds	r7, #20
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr

08004d40 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
 8004d48:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d10b      	bne.n	8004d6c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d58:	f383 8811 	msr	BASEPRI, r3
 8004d5c:	f3bf 8f6f 	isb	sy
 8004d60:	f3bf 8f4f 	dsb	sy
 8004d64:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004d66:	bf00      	nop
 8004d68:	bf00      	nop
 8004d6a:	e7fd      	b.n	8004d68 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004d6c:	f001 fe6c 	bl	8006a48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d78:	68f9      	ldr	r1, [r7, #12]
 8004d7a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004d7c:	fb01 f303 	mul.w	r3, r1, r3
 8004d80:	441a      	add	r2, r3
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	68f9      	ldr	r1, [r7, #12]
 8004da0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004da2:	fb01 f303 	mul.w	r3, r1, r3
 8004da6:	441a      	add	r2, r3
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	22ff      	movs	r2, #255	@ 0xff
 8004db0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	22ff      	movs	r2, #255	@ 0xff
 8004db8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d114      	bne.n	8004dec <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	691b      	ldr	r3, [r3, #16]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d01a      	beq.n	8004e00 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	3310      	adds	r3, #16
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f001 f91e 	bl	8006010 <xTaskRemoveFromEventList>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d012      	beq.n	8004e00 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004dda:	4b0d      	ldr	r3, [pc, #52]	@ (8004e10 <xQueueGenericReset+0xd0>)
 8004ddc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004de0:	601a      	str	r2, [r3, #0]
 8004de2:	f3bf 8f4f 	dsb	sy
 8004de6:	f3bf 8f6f 	isb	sy
 8004dea:	e009      	b.n	8004e00 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	3310      	adds	r3, #16
 8004df0:	4618      	mov	r0, r3
 8004df2:	f7ff fef1 	bl	8004bd8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	3324      	adds	r3, #36	@ 0x24
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f7ff feec 	bl	8004bd8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004e00:	f001 fe54 	bl	8006aac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004e04:	2301      	movs	r3, #1
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3710      	adds	r7, #16
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	e000ed04 	.word	0xe000ed04

08004e14 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b08a      	sub	sp, #40	@ 0x28
 8004e18:	af02      	add	r7, sp, #8
 8004e1a:	60f8      	str	r0, [r7, #12]
 8004e1c:	60b9      	str	r1, [r7, #8]
 8004e1e:	4613      	mov	r3, r2
 8004e20:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d10b      	bne.n	8004e40 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004e28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e2c:	f383 8811 	msr	BASEPRI, r3
 8004e30:	f3bf 8f6f 	isb	sy
 8004e34:	f3bf 8f4f 	dsb	sy
 8004e38:	613b      	str	r3, [r7, #16]
}
 8004e3a:	bf00      	nop
 8004e3c:	bf00      	nop
 8004e3e:	e7fd      	b.n	8004e3c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	68ba      	ldr	r2, [r7, #8]
 8004e44:	fb02 f303 	mul.w	r3, r2, r3
 8004e48:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004e4a:	69fb      	ldr	r3, [r7, #28]
 8004e4c:	3348      	adds	r3, #72	@ 0x48
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f001 feda 	bl	8006c08 <pvPortMalloc>
 8004e54:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004e56:	69bb      	ldr	r3, [r7, #24]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d011      	beq.n	8004e80 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004e5c:	69bb      	ldr	r3, [r7, #24]
 8004e5e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	3348      	adds	r3, #72	@ 0x48
 8004e64:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004e6e:	79fa      	ldrb	r2, [r7, #7]
 8004e70:	69bb      	ldr	r3, [r7, #24]
 8004e72:	9300      	str	r3, [sp, #0]
 8004e74:	4613      	mov	r3, r2
 8004e76:	697a      	ldr	r2, [r7, #20]
 8004e78:	68b9      	ldr	r1, [r7, #8]
 8004e7a:	68f8      	ldr	r0, [r7, #12]
 8004e7c:	f000 f805 	bl	8004e8a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004e80:	69bb      	ldr	r3, [r7, #24]
	}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3720      	adds	r7, #32
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004e8a:	b580      	push	{r7, lr}
 8004e8c:	b084      	sub	sp, #16
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	60f8      	str	r0, [r7, #12]
 8004e92:	60b9      	str	r1, [r7, #8]
 8004e94:	607a      	str	r2, [r7, #4]
 8004e96:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d103      	bne.n	8004ea6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004e9e:	69bb      	ldr	r3, [r7, #24]
 8004ea0:	69ba      	ldr	r2, [r7, #24]
 8004ea2:	601a      	str	r2, [r3, #0]
 8004ea4:	e002      	b.n	8004eac <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004ea6:	69bb      	ldr	r3, [r7, #24]
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004eac:	69bb      	ldr	r3, [r7, #24]
 8004eae:	68fa      	ldr	r2, [r7, #12]
 8004eb0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	68ba      	ldr	r2, [r7, #8]
 8004eb6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004eb8:	2101      	movs	r1, #1
 8004eba:	69b8      	ldr	r0, [r7, #24]
 8004ebc:	f7ff ff40 	bl	8004d40 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004ec0:	bf00      	nop
 8004ec2:	3710      	adds	r7, #16
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b08e      	sub	sp, #56	@ 0x38
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	60f8      	str	r0, [r7, #12]
 8004ed0:	60b9      	str	r1, [r7, #8]
 8004ed2:	607a      	str	r2, [r7, #4]
 8004ed4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d10b      	bne.n	8004efc <xQueueGenericSend+0x34>
	__asm volatile
 8004ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ee8:	f383 8811 	msr	BASEPRI, r3
 8004eec:	f3bf 8f6f 	isb	sy
 8004ef0:	f3bf 8f4f 	dsb	sy
 8004ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004ef6:	bf00      	nop
 8004ef8:	bf00      	nop
 8004efa:	e7fd      	b.n	8004ef8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d103      	bne.n	8004f0a <xQueueGenericSend+0x42>
 8004f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d101      	bne.n	8004f0e <xQueueGenericSend+0x46>
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e000      	b.n	8004f10 <xQueueGenericSend+0x48>
 8004f0e:	2300      	movs	r3, #0
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d10b      	bne.n	8004f2c <xQueueGenericSend+0x64>
	__asm volatile
 8004f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f18:	f383 8811 	msr	BASEPRI, r3
 8004f1c:	f3bf 8f6f 	isb	sy
 8004f20:	f3bf 8f4f 	dsb	sy
 8004f24:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004f26:	bf00      	nop
 8004f28:	bf00      	nop
 8004f2a:	e7fd      	b.n	8004f28 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	2b02      	cmp	r3, #2
 8004f30:	d103      	bne.n	8004f3a <xQueueGenericSend+0x72>
 8004f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d101      	bne.n	8004f3e <xQueueGenericSend+0x76>
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e000      	b.n	8004f40 <xQueueGenericSend+0x78>
 8004f3e:	2300      	movs	r3, #0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d10b      	bne.n	8004f5c <xQueueGenericSend+0x94>
	__asm volatile
 8004f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f48:	f383 8811 	msr	BASEPRI, r3
 8004f4c:	f3bf 8f6f 	isb	sy
 8004f50:	f3bf 8f4f 	dsb	sy
 8004f54:	623b      	str	r3, [r7, #32]
}
 8004f56:	bf00      	nop
 8004f58:	bf00      	nop
 8004f5a:	e7fd      	b.n	8004f58 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004f5c:	f001 fa1e 	bl	800639c <xTaskGetSchedulerState>
 8004f60:	4603      	mov	r3, r0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d102      	bne.n	8004f6c <xQueueGenericSend+0xa4>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d101      	bne.n	8004f70 <xQueueGenericSend+0xa8>
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e000      	b.n	8004f72 <xQueueGenericSend+0xaa>
 8004f70:	2300      	movs	r3, #0
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d10b      	bne.n	8004f8e <xQueueGenericSend+0xc6>
	__asm volatile
 8004f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f7a:	f383 8811 	msr	BASEPRI, r3
 8004f7e:	f3bf 8f6f 	isb	sy
 8004f82:	f3bf 8f4f 	dsb	sy
 8004f86:	61fb      	str	r3, [r7, #28]
}
 8004f88:	bf00      	nop
 8004f8a:	bf00      	nop
 8004f8c:	e7fd      	b.n	8004f8a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004f8e:	f001 fd5b 	bl	8006a48 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d302      	bcc.n	8004fa4 <xQueueGenericSend+0xdc>
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	2b02      	cmp	r3, #2
 8004fa2:	d129      	bne.n	8004ff8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004fa4:	683a      	ldr	r2, [r7, #0]
 8004fa6:	68b9      	ldr	r1, [r7, #8]
 8004fa8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004faa:	f000 f9b7 	bl	800531c <prvCopyDataToQueue>
 8004fae:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d010      	beq.n	8004fda <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fba:	3324      	adds	r3, #36	@ 0x24
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f001 f827 	bl	8006010 <xTaskRemoveFromEventList>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d013      	beq.n	8004ff0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004fc8:	4b3f      	ldr	r3, [pc, #252]	@ (80050c8 <xQueueGenericSend+0x200>)
 8004fca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fce:	601a      	str	r2, [r3, #0]
 8004fd0:	f3bf 8f4f 	dsb	sy
 8004fd4:	f3bf 8f6f 	isb	sy
 8004fd8:	e00a      	b.n	8004ff0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d007      	beq.n	8004ff0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004fe0:	4b39      	ldr	r3, [pc, #228]	@ (80050c8 <xQueueGenericSend+0x200>)
 8004fe2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fe6:	601a      	str	r2, [r3, #0]
 8004fe8:	f3bf 8f4f 	dsb	sy
 8004fec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004ff0:	f001 fd5c 	bl	8006aac <vPortExitCritical>
				return pdPASS;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e063      	b.n	80050c0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d103      	bne.n	8005006 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004ffe:	f001 fd55 	bl	8006aac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005002:	2300      	movs	r3, #0
 8005004:	e05c      	b.n	80050c0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005008:	2b00      	cmp	r3, #0
 800500a:	d106      	bne.n	800501a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800500c:	f107 0314 	add.w	r3, r7, #20
 8005010:	4618      	mov	r0, r3
 8005012:	f001 f861 	bl	80060d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005016:	2301      	movs	r3, #1
 8005018:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800501a:	f001 fd47 	bl	8006aac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800501e:	f000 fde3 	bl	8005be8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005022:	f001 fd11 	bl	8006a48 <vPortEnterCritical>
 8005026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005028:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800502c:	b25b      	sxtb	r3, r3
 800502e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005032:	d103      	bne.n	800503c <xQueueGenericSend+0x174>
 8005034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005036:	2200      	movs	r2, #0
 8005038:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800503c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800503e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005042:	b25b      	sxtb	r3, r3
 8005044:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005048:	d103      	bne.n	8005052 <xQueueGenericSend+0x18a>
 800504a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800504c:	2200      	movs	r2, #0
 800504e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005052:	f001 fd2b 	bl	8006aac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005056:	1d3a      	adds	r2, r7, #4
 8005058:	f107 0314 	add.w	r3, r7, #20
 800505c:	4611      	mov	r1, r2
 800505e:	4618      	mov	r0, r3
 8005060:	f001 f850 	bl	8006104 <xTaskCheckForTimeOut>
 8005064:	4603      	mov	r3, r0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d124      	bne.n	80050b4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800506a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800506c:	f000 fa28 	bl	80054c0 <prvIsQueueFull>
 8005070:	4603      	mov	r3, r0
 8005072:	2b00      	cmp	r3, #0
 8005074:	d018      	beq.n	80050a8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005078:	3310      	adds	r3, #16
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	4611      	mov	r1, r2
 800507e:	4618      	mov	r0, r3
 8005080:	f000 ffa0 	bl	8005fc4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005084:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005086:	f000 f9b3 	bl	80053f0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800508a:	f000 fdbb 	bl	8005c04 <xTaskResumeAll>
 800508e:	4603      	mov	r3, r0
 8005090:	2b00      	cmp	r3, #0
 8005092:	f47f af7c 	bne.w	8004f8e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005096:	4b0c      	ldr	r3, [pc, #48]	@ (80050c8 <xQueueGenericSend+0x200>)
 8005098:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800509c:	601a      	str	r2, [r3, #0]
 800509e:	f3bf 8f4f 	dsb	sy
 80050a2:	f3bf 8f6f 	isb	sy
 80050a6:	e772      	b.n	8004f8e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80050a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050aa:	f000 f9a1 	bl	80053f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80050ae:	f000 fda9 	bl	8005c04 <xTaskResumeAll>
 80050b2:	e76c      	b.n	8004f8e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80050b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050b6:	f000 f99b 	bl	80053f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80050ba:	f000 fda3 	bl	8005c04 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80050be:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	3738      	adds	r7, #56	@ 0x38
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}
 80050c8:	e000ed04 	.word	0xe000ed04

080050cc <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b08e      	sub	sp, #56	@ 0x38
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
 80050d4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80050d6:	2300      	movs	r3, #0
 80050d8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80050de:	2300      	movs	r3, #0
 80050e0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80050e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d10b      	bne.n	8005100 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80050e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ec:	f383 8811 	msr	BASEPRI, r3
 80050f0:	f3bf 8f6f 	isb	sy
 80050f4:	f3bf 8f4f 	dsb	sy
 80050f8:	623b      	str	r3, [r7, #32]
}
 80050fa:	bf00      	nop
 80050fc:	bf00      	nop
 80050fe:	e7fd      	b.n	80050fc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005104:	2b00      	cmp	r3, #0
 8005106:	d00b      	beq.n	8005120 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800510c:	f383 8811 	msr	BASEPRI, r3
 8005110:	f3bf 8f6f 	isb	sy
 8005114:	f3bf 8f4f 	dsb	sy
 8005118:	61fb      	str	r3, [r7, #28]
}
 800511a:	bf00      	nop
 800511c:	bf00      	nop
 800511e:	e7fd      	b.n	800511c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005120:	f001 f93c 	bl	800639c <xTaskGetSchedulerState>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d102      	bne.n	8005130 <xQueueSemaphoreTake+0x64>
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d101      	bne.n	8005134 <xQueueSemaphoreTake+0x68>
 8005130:	2301      	movs	r3, #1
 8005132:	e000      	b.n	8005136 <xQueueSemaphoreTake+0x6a>
 8005134:	2300      	movs	r3, #0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d10b      	bne.n	8005152 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800513a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800513e:	f383 8811 	msr	BASEPRI, r3
 8005142:	f3bf 8f6f 	isb	sy
 8005146:	f3bf 8f4f 	dsb	sy
 800514a:	61bb      	str	r3, [r7, #24]
}
 800514c:	bf00      	nop
 800514e:	bf00      	nop
 8005150:	e7fd      	b.n	800514e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005152:	f001 fc79 	bl	8006a48 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005158:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800515a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800515c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800515e:	2b00      	cmp	r3, #0
 8005160:	d024      	beq.n	80051ac <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005164:	1e5a      	subs	r2, r3, #1
 8005166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005168:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800516a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d104      	bne.n	800517c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005172:	f001 fabf 	bl	80066f4 <pvTaskIncrementMutexHeldCount>
 8005176:	4602      	mov	r2, r0
 8005178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800517a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800517c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800517e:	691b      	ldr	r3, [r3, #16]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d00f      	beq.n	80051a4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005186:	3310      	adds	r3, #16
 8005188:	4618      	mov	r0, r3
 800518a:	f000 ff41 	bl	8006010 <xTaskRemoveFromEventList>
 800518e:	4603      	mov	r3, r0
 8005190:	2b00      	cmp	r3, #0
 8005192:	d007      	beq.n	80051a4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005194:	4b54      	ldr	r3, [pc, #336]	@ (80052e8 <xQueueSemaphoreTake+0x21c>)
 8005196:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800519a:	601a      	str	r2, [r3, #0]
 800519c:	f3bf 8f4f 	dsb	sy
 80051a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80051a4:	f001 fc82 	bl	8006aac <vPortExitCritical>
				return pdPASS;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e098      	b.n	80052de <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d112      	bne.n	80051d8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80051b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d00b      	beq.n	80051d0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80051b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051bc:	f383 8811 	msr	BASEPRI, r3
 80051c0:	f3bf 8f6f 	isb	sy
 80051c4:	f3bf 8f4f 	dsb	sy
 80051c8:	617b      	str	r3, [r7, #20]
}
 80051ca:	bf00      	nop
 80051cc:	bf00      	nop
 80051ce:	e7fd      	b.n	80051cc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80051d0:	f001 fc6c 	bl	8006aac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80051d4:	2300      	movs	r3, #0
 80051d6:	e082      	b.n	80052de <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80051d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d106      	bne.n	80051ec <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80051de:	f107 030c 	add.w	r3, r7, #12
 80051e2:	4618      	mov	r0, r3
 80051e4:	f000 ff78 	bl	80060d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80051e8:	2301      	movs	r3, #1
 80051ea:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80051ec:	f001 fc5e 	bl	8006aac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80051f0:	f000 fcfa 	bl	8005be8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80051f4:	f001 fc28 	bl	8006a48 <vPortEnterCritical>
 80051f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051fa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80051fe:	b25b      	sxtb	r3, r3
 8005200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005204:	d103      	bne.n	800520e <xQueueSemaphoreTake+0x142>
 8005206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005208:	2200      	movs	r2, #0
 800520a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800520e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005210:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005214:	b25b      	sxtb	r3, r3
 8005216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800521a:	d103      	bne.n	8005224 <xQueueSemaphoreTake+0x158>
 800521c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800521e:	2200      	movs	r2, #0
 8005220:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005224:	f001 fc42 	bl	8006aac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005228:	463a      	mov	r2, r7
 800522a:	f107 030c 	add.w	r3, r7, #12
 800522e:	4611      	mov	r1, r2
 8005230:	4618      	mov	r0, r3
 8005232:	f000 ff67 	bl	8006104 <xTaskCheckForTimeOut>
 8005236:	4603      	mov	r3, r0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d132      	bne.n	80052a2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800523c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800523e:	f000 f929 	bl	8005494 <prvIsQueueEmpty>
 8005242:	4603      	mov	r3, r0
 8005244:	2b00      	cmp	r3, #0
 8005246:	d026      	beq.n	8005296 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d109      	bne.n	8005264 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005250:	f001 fbfa 	bl	8006a48 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	4618      	mov	r0, r3
 800525a:	f001 f8bd 	bl	80063d8 <xTaskPriorityInherit>
 800525e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005260:	f001 fc24 	bl	8006aac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005266:	3324      	adds	r3, #36	@ 0x24
 8005268:	683a      	ldr	r2, [r7, #0]
 800526a:	4611      	mov	r1, r2
 800526c:	4618      	mov	r0, r3
 800526e:	f000 fea9 	bl	8005fc4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005272:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005274:	f000 f8bc 	bl	80053f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005278:	f000 fcc4 	bl	8005c04 <xTaskResumeAll>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	f47f af67 	bne.w	8005152 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005284:	4b18      	ldr	r3, [pc, #96]	@ (80052e8 <xQueueSemaphoreTake+0x21c>)
 8005286:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800528a:	601a      	str	r2, [r3, #0]
 800528c:	f3bf 8f4f 	dsb	sy
 8005290:	f3bf 8f6f 	isb	sy
 8005294:	e75d      	b.n	8005152 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005296:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005298:	f000 f8aa 	bl	80053f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800529c:	f000 fcb2 	bl	8005c04 <xTaskResumeAll>
 80052a0:	e757      	b.n	8005152 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80052a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80052a4:	f000 f8a4 	bl	80053f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80052a8:	f000 fcac 	bl	8005c04 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80052ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80052ae:	f000 f8f1 	bl	8005494 <prvIsQueueEmpty>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	f43f af4c 	beq.w	8005152 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80052ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d00d      	beq.n	80052dc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80052c0:	f001 fbc2 	bl	8006a48 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80052c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80052c6:	f000 f811 	bl	80052ec <prvGetDisinheritPriorityAfterTimeout>
 80052ca:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80052cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80052d2:	4618      	mov	r0, r3
 80052d4:	f001 f97e 	bl	80065d4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80052d8:	f001 fbe8 	bl	8006aac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80052dc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3738      	adds	r7, #56	@ 0x38
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	e000ed04 	.word	0xe000ed04

080052ec <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80052ec:	b480      	push	{r7}
 80052ee:	b085      	sub	sp, #20
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d006      	beq.n	800530a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f1c3 0307 	rsb	r3, r3, #7
 8005306:	60fb      	str	r3, [r7, #12]
 8005308:	e001      	b.n	800530e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800530a:	2300      	movs	r3, #0
 800530c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800530e:	68fb      	ldr	r3, [r7, #12]
	}
 8005310:	4618      	mov	r0, r3
 8005312:	3714      	adds	r7, #20
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b086      	sub	sp, #24
 8005320:	af00      	add	r7, sp, #0
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	60b9      	str	r1, [r7, #8]
 8005326:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005328:	2300      	movs	r3, #0
 800532a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005330:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005336:	2b00      	cmp	r3, #0
 8005338:	d10d      	bne.n	8005356 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d14d      	bne.n	80053de <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	4618      	mov	r0, r3
 8005348:	f001 f8bc 	bl	80064c4 <xTaskPriorityDisinherit>
 800534c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2200      	movs	r2, #0
 8005352:	609a      	str	r2, [r3, #8]
 8005354:	e043      	b.n	80053de <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d119      	bne.n	8005390 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	6858      	ldr	r0, [r3, #4]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005364:	461a      	mov	r2, r3
 8005366:	68b9      	ldr	r1, [r7, #8]
 8005368:	f002 f9dd 	bl	8007726 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	685a      	ldr	r2, [r3, #4]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005374:	441a      	add	r2, r3
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	685a      	ldr	r2, [r3, #4]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	429a      	cmp	r2, r3
 8005384:	d32b      	bcc.n	80053de <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	605a      	str	r2, [r3, #4]
 800538e:	e026      	b.n	80053de <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	68d8      	ldr	r0, [r3, #12]
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005398:	461a      	mov	r2, r3
 800539a:	68b9      	ldr	r1, [r7, #8]
 800539c:	f002 f9c3 	bl	8007726 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	68da      	ldr	r2, [r3, #12]
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a8:	425b      	negs	r3, r3
 80053aa:	441a      	add	r2, r3
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	68da      	ldr	r2, [r3, #12]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d207      	bcs.n	80053cc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	689a      	ldr	r2, [r3, #8]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053c4:	425b      	negs	r3, r3
 80053c6:	441a      	add	r2, r3
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2b02      	cmp	r3, #2
 80053d0:	d105      	bne.n	80053de <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d002      	beq.n	80053de <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	3b01      	subs	r3, #1
 80053dc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	1c5a      	adds	r2, r3, #1
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80053e6:	697b      	ldr	r3, [r7, #20]
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3718      	adds	r7, #24
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80053f8:	f001 fb26 	bl	8006a48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005402:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005404:	e011      	b.n	800542a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800540a:	2b00      	cmp	r3, #0
 800540c:	d012      	beq.n	8005434 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	3324      	adds	r3, #36	@ 0x24
 8005412:	4618      	mov	r0, r3
 8005414:	f000 fdfc 	bl	8006010 <xTaskRemoveFromEventList>
 8005418:	4603      	mov	r3, r0
 800541a:	2b00      	cmp	r3, #0
 800541c:	d001      	beq.n	8005422 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800541e:	f000 fed5 	bl	80061cc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005422:	7bfb      	ldrb	r3, [r7, #15]
 8005424:	3b01      	subs	r3, #1
 8005426:	b2db      	uxtb	r3, r3
 8005428:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800542a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800542e:	2b00      	cmp	r3, #0
 8005430:	dce9      	bgt.n	8005406 <prvUnlockQueue+0x16>
 8005432:	e000      	b.n	8005436 <prvUnlockQueue+0x46>
					break;
 8005434:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	22ff      	movs	r2, #255	@ 0xff
 800543a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800543e:	f001 fb35 	bl	8006aac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005442:	f001 fb01 	bl	8006a48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800544c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800544e:	e011      	b.n	8005474 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	691b      	ldr	r3, [r3, #16]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d012      	beq.n	800547e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	3310      	adds	r3, #16
 800545c:	4618      	mov	r0, r3
 800545e:	f000 fdd7 	bl	8006010 <xTaskRemoveFromEventList>
 8005462:	4603      	mov	r3, r0
 8005464:	2b00      	cmp	r3, #0
 8005466:	d001      	beq.n	800546c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005468:	f000 feb0 	bl	80061cc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800546c:	7bbb      	ldrb	r3, [r7, #14]
 800546e:	3b01      	subs	r3, #1
 8005470:	b2db      	uxtb	r3, r3
 8005472:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005474:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005478:	2b00      	cmp	r3, #0
 800547a:	dce9      	bgt.n	8005450 <prvUnlockQueue+0x60>
 800547c:	e000      	b.n	8005480 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800547e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	22ff      	movs	r2, #255	@ 0xff
 8005484:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005488:	f001 fb10 	bl	8006aac <vPortExitCritical>
}
 800548c:	bf00      	nop
 800548e:	3710      	adds	r7, #16
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}

08005494 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b084      	sub	sp, #16
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800549c:	f001 fad4 	bl	8006a48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d102      	bne.n	80054ae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80054a8:	2301      	movs	r3, #1
 80054aa:	60fb      	str	r3, [r7, #12]
 80054ac:	e001      	b.n	80054b2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80054ae:	2300      	movs	r3, #0
 80054b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80054b2:	f001 fafb 	bl	8006aac <vPortExitCritical>

	return xReturn;
 80054b6:	68fb      	ldr	r3, [r7, #12]
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	3710      	adds	r7, #16
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}

080054c0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b084      	sub	sp, #16
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80054c8:	f001 fabe 	bl	8006a48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d102      	bne.n	80054de <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80054d8:	2301      	movs	r3, #1
 80054da:	60fb      	str	r3, [r7, #12]
 80054dc:	e001      	b.n	80054e2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80054de:	2300      	movs	r3, #0
 80054e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80054e2:	f001 fae3 	bl	8006aac <vPortExitCritical>

	return xReturn;
 80054e6:	68fb      	ldr	r3, [r7, #12]
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3710      	adds	r7, #16
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b08e      	sub	sp, #56	@ 0x38
 80054f4:	af04      	add	r7, sp, #16
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	60b9      	str	r1, [r7, #8]
 80054fa:	607a      	str	r2, [r7, #4]
 80054fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80054fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005500:	2b00      	cmp	r3, #0
 8005502:	d10b      	bne.n	800551c <xTaskCreateStatic+0x2c>
	__asm volatile
 8005504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005508:	f383 8811 	msr	BASEPRI, r3
 800550c:	f3bf 8f6f 	isb	sy
 8005510:	f3bf 8f4f 	dsb	sy
 8005514:	623b      	str	r3, [r7, #32]
}
 8005516:	bf00      	nop
 8005518:	bf00      	nop
 800551a:	e7fd      	b.n	8005518 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800551c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800551e:	2b00      	cmp	r3, #0
 8005520:	d10b      	bne.n	800553a <xTaskCreateStatic+0x4a>
	__asm volatile
 8005522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005526:	f383 8811 	msr	BASEPRI, r3
 800552a:	f3bf 8f6f 	isb	sy
 800552e:	f3bf 8f4f 	dsb	sy
 8005532:	61fb      	str	r3, [r7, #28]
}
 8005534:	bf00      	nop
 8005536:	bf00      	nop
 8005538:	e7fd      	b.n	8005536 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800553a:	23a0      	movs	r3, #160	@ 0xa0
 800553c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	2ba0      	cmp	r3, #160	@ 0xa0
 8005542:	d00b      	beq.n	800555c <xTaskCreateStatic+0x6c>
	__asm volatile
 8005544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005548:	f383 8811 	msr	BASEPRI, r3
 800554c:	f3bf 8f6f 	isb	sy
 8005550:	f3bf 8f4f 	dsb	sy
 8005554:	61bb      	str	r3, [r7, #24]
}
 8005556:	bf00      	nop
 8005558:	bf00      	nop
 800555a:	e7fd      	b.n	8005558 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800555c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800555e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005560:	2b00      	cmp	r3, #0
 8005562:	d01e      	beq.n	80055a2 <xTaskCreateStatic+0xb2>
 8005564:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005566:	2b00      	cmp	r3, #0
 8005568:	d01b      	beq.n	80055a2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800556a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800556c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800556e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005570:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005572:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005576:	2202      	movs	r2, #2
 8005578:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800557c:	2300      	movs	r3, #0
 800557e:	9303      	str	r3, [sp, #12]
 8005580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005582:	9302      	str	r3, [sp, #8]
 8005584:	f107 0314 	add.w	r3, r7, #20
 8005588:	9301      	str	r3, [sp, #4]
 800558a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558c:	9300      	str	r3, [sp, #0]
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	68b9      	ldr	r1, [r7, #8]
 8005594:	68f8      	ldr	r0, [r7, #12]
 8005596:	f000 f851 	bl	800563c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800559a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800559c:	f000 f8f6 	bl	800578c <prvAddNewTaskToReadyList>
 80055a0:	e001      	b.n	80055a6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80055a2:	2300      	movs	r3, #0
 80055a4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80055a6:	697b      	ldr	r3, [r7, #20]
	}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3728      	adds	r7, #40	@ 0x28
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}

080055b0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b08c      	sub	sp, #48	@ 0x30
 80055b4:	af04      	add	r7, sp, #16
 80055b6:	60f8      	str	r0, [r7, #12]
 80055b8:	60b9      	str	r1, [r7, #8]
 80055ba:	603b      	str	r3, [r7, #0]
 80055bc:	4613      	mov	r3, r2
 80055be:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80055c0:	88fb      	ldrh	r3, [r7, #6]
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	4618      	mov	r0, r3
 80055c6:	f001 fb1f 	bl	8006c08 <pvPortMalloc>
 80055ca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d00e      	beq.n	80055f0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80055d2:	20a0      	movs	r0, #160	@ 0xa0
 80055d4:	f001 fb18 	bl	8006c08 <pvPortMalloc>
 80055d8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80055da:	69fb      	ldr	r3, [r7, #28]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d003      	beq.n	80055e8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	697a      	ldr	r2, [r7, #20]
 80055e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80055e6:	e005      	b.n	80055f4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80055e8:	6978      	ldr	r0, [r7, #20]
 80055ea:	f001 fbdb 	bl	8006da4 <vPortFree>
 80055ee:	e001      	b.n	80055f4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80055f0:	2300      	movs	r3, #0
 80055f2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80055f4:	69fb      	ldr	r3, [r7, #28]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d017      	beq.n	800562a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005602:	88fa      	ldrh	r2, [r7, #6]
 8005604:	2300      	movs	r3, #0
 8005606:	9303      	str	r3, [sp, #12]
 8005608:	69fb      	ldr	r3, [r7, #28]
 800560a:	9302      	str	r3, [sp, #8]
 800560c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800560e:	9301      	str	r3, [sp, #4]
 8005610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005612:	9300      	str	r3, [sp, #0]
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	68b9      	ldr	r1, [r7, #8]
 8005618:	68f8      	ldr	r0, [r7, #12]
 800561a:	f000 f80f 	bl	800563c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800561e:	69f8      	ldr	r0, [r7, #28]
 8005620:	f000 f8b4 	bl	800578c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005624:	2301      	movs	r3, #1
 8005626:	61bb      	str	r3, [r7, #24]
 8005628:	e002      	b.n	8005630 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800562a:	f04f 33ff 	mov.w	r3, #4294967295
 800562e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005630:	69bb      	ldr	r3, [r7, #24]
	}
 8005632:	4618      	mov	r0, r3
 8005634:	3720      	adds	r7, #32
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
	...

0800563c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b088      	sub	sp, #32
 8005640:	af00      	add	r7, sp, #0
 8005642:	60f8      	str	r0, [r7, #12]
 8005644:	60b9      	str	r1, [r7, #8]
 8005646:	607a      	str	r2, [r7, #4]
 8005648:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800564a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800564c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	009b      	lsls	r3, r3, #2
 8005652:	461a      	mov	r2, r3
 8005654:	21a5      	movs	r1, #165	@ 0xa5
 8005656:	f001 ff8d 	bl	8007574 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800565a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800565c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005664:	3b01      	subs	r3, #1
 8005666:	009b      	lsls	r3, r3, #2
 8005668:	4413      	add	r3, r2
 800566a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800566c:	69bb      	ldr	r3, [r7, #24]
 800566e:	f023 0307 	bic.w	r3, r3, #7
 8005672:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005674:	69bb      	ldr	r3, [r7, #24]
 8005676:	f003 0307 	and.w	r3, r3, #7
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00b      	beq.n	8005696 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800567e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005682:	f383 8811 	msr	BASEPRI, r3
 8005686:	f3bf 8f6f 	isb	sy
 800568a:	f3bf 8f4f 	dsb	sy
 800568e:	617b      	str	r3, [r7, #20]
}
 8005690:	bf00      	nop
 8005692:	bf00      	nop
 8005694:	e7fd      	b.n	8005692 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d01f      	beq.n	80056dc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800569c:	2300      	movs	r3, #0
 800569e:	61fb      	str	r3, [r7, #28]
 80056a0:	e012      	b.n	80056c8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80056a2:	68ba      	ldr	r2, [r7, #8]
 80056a4:	69fb      	ldr	r3, [r7, #28]
 80056a6:	4413      	add	r3, r2
 80056a8:	7819      	ldrb	r1, [r3, #0]
 80056aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056ac:	69fb      	ldr	r3, [r7, #28]
 80056ae:	4413      	add	r3, r2
 80056b0:	3334      	adds	r3, #52	@ 0x34
 80056b2:	460a      	mov	r2, r1
 80056b4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80056b6:	68ba      	ldr	r2, [r7, #8]
 80056b8:	69fb      	ldr	r3, [r7, #28]
 80056ba:	4413      	add	r3, r2
 80056bc:	781b      	ldrb	r3, [r3, #0]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d006      	beq.n	80056d0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	3301      	adds	r3, #1
 80056c6:	61fb      	str	r3, [r7, #28]
 80056c8:	69fb      	ldr	r3, [r7, #28]
 80056ca:	2b0f      	cmp	r3, #15
 80056cc:	d9e9      	bls.n	80056a2 <prvInitialiseNewTask+0x66>
 80056ce:	e000      	b.n	80056d2 <prvInitialiseNewTask+0x96>
			{
				break;
 80056d0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80056d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80056da:	e003      	b.n	80056e4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80056dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056de:	2200      	movs	r2, #0
 80056e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80056e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e6:	2b06      	cmp	r3, #6
 80056e8:	d901      	bls.n	80056ee <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80056ea:	2306      	movs	r3, #6
 80056ec:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80056ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056f2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80056f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056f8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80056fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056fc:	2200      	movs	r2, #0
 80056fe:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005702:	3304      	adds	r3, #4
 8005704:	4618      	mov	r0, r3
 8005706:	f7ff fa87 	bl	8004c18 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800570a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800570c:	3318      	adds	r3, #24
 800570e:	4618      	mov	r0, r3
 8005710:	f7ff fa82 	bl	8004c18 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005716:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005718:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800571a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800571c:	f1c3 0207 	rsb	r2, r3, #7
 8005720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005722:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005726:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005728:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800572a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572c:	2200      	movs	r2, #0
 800572e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005734:	2200      	movs	r2, #0
 8005736:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800573a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800573c:	334c      	adds	r3, #76	@ 0x4c
 800573e:	224c      	movs	r2, #76	@ 0x4c
 8005740:	2100      	movs	r1, #0
 8005742:	4618      	mov	r0, r3
 8005744:	f001 ff16 	bl	8007574 <memset>
 8005748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800574a:	4a0d      	ldr	r2, [pc, #52]	@ (8005780 <prvInitialiseNewTask+0x144>)
 800574c:	651a      	str	r2, [r3, #80]	@ 0x50
 800574e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005750:	4a0c      	ldr	r2, [pc, #48]	@ (8005784 <prvInitialiseNewTask+0x148>)
 8005752:	655a      	str	r2, [r3, #84]	@ 0x54
 8005754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005756:	4a0c      	ldr	r2, [pc, #48]	@ (8005788 <prvInitialiseNewTask+0x14c>)
 8005758:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800575a:	683a      	ldr	r2, [r7, #0]
 800575c:	68f9      	ldr	r1, [r7, #12]
 800575e:	69b8      	ldr	r0, [r7, #24]
 8005760:	f001 f842 	bl	80067e8 <pxPortInitialiseStack>
 8005764:	4602      	mov	r2, r0
 8005766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005768:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800576a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800576c:	2b00      	cmp	r3, #0
 800576e:	d002      	beq.n	8005776 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005772:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005774:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005776:	bf00      	nop
 8005778:	3720      	adds	r7, #32
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	2000cc1c 	.word	0x2000cc1c
 8005784:	2000cc84 	.word	0x2000cc84
 8005788:	2000ccec 	.word	0x2000ccec

0800578c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b082      	sub	sp, #8
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005794:	f001 f958 	bl	8006a48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005798:	4b2a      	ldr	r3, [pc, #168]	@ (8005844 <prvAddNewTaskToReadyList+0xb8>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	3301      	adds	r3, #1
 800579e:	4a29      	ldr	r2, [pc, #164]	@ (8005844 <prvAddNewTaskToReadyList+0xb8>)
 80057a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80057a2:	4b29      	ldr	r3, [pc, #164]	@ (8005848 <prvAddNewTaskToReadyList+0xbc>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d109      	bne.n	80057be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80057aa:	4a27      	ldr	r2, [pc, #156]	@ (8005848 <prvAddNewTaskToReadyList+0xbc>)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80057b0:	4b24      	ldr	r3, [pc, #144]	@ (8005844 <prvAddNewTaskToReadyList+0xb8>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d110      	bne.n	80057da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80057b8:	f000 fd2c 	bl	8006214 <prvInitialiseTaskLists>
 80057bc:	e00d      	b.n	80057da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80057be:	4b23      	ldr	r3, [pc, #140]	@ (800584c <prvAddNewTaskToReadyList+0xc0>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d109      	bne.n	80057da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80057c6:	4b20      	ldr	r3, [pc, #128]	@ (8005848 <prvAddNewTaskToReadyList+0xbc>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d802      	bhi.n	80057da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80057d4:	4a1c      	ldr	r2, [pc, #112]	@ (8005848 <prvAddNewTaskToReadyList+0xbc>)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80057da:	4b1d      	ldr	r3, [pc, #116]	@ (8005850 <prvAddNewTaskToReadyList+0xc4>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	3301      	adds	r3, #1
 80057e0:	4a1b      	ldr	r2, [pc, #108]	@ (8005850 <prvAddNewTaskToReadyList+0xc4>)
 80057e2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057e8:	2201      	movs	r2, #1
 80057ea:	409a      	lsls	r2, r3
 80057ec:	4b19      	ldr	r3, [pc, #100]	@ (8005854 <prvAddNewTaskToReadyList+0xc8>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	4a18      	ldr	r2, [pc, #96]	@ (8005854 <prvAddNewTaskToReadyList+0xc8>)
 80057f4:	6013      	str	r3, [r2, #0]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057fa:	4613      	mov	r3, r2
 80057fc:	009b      	lsls	r3, r3, #2
 80057fe:	4413      	add	r3, r2
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	4a15      	ldr	r2, [pc, #84]	@ (8005858 <prvAddNewTaskToReadyList+0xcc>)
 8005804:	441a      	add	r2, r3
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	3304      	adds	r3, #4
 800580a:	4619      	mov	r1, r3
 800580c:	4610      	mov	r0, r2
 800580e:	f7ff fa10 	bl	8004c32 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005812:	f001 f94b 	bl	8006aac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005816:	4b0d      	ldr	r3, [pc, #52]	@ (800584c <prvAddNewTaskToReadyList+0xc0>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d00e      	beq.n	800583c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800581e:	4b0a      	ldr	r3, [pc, #40]	@ (8005848 <prvAddNewTaskToReadyList+0xbc>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005828:	429a      	cmp	r2, r3
 800582a:	d207      	bcs.n	800583c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800582c:	4b0b      	ldr	r3, [pc, #44]	@ (800585c <prvAddNewTaskToReadyList+0xd0>)
 800582e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005832:	601a      	str	r2, [r3, #0]
 8005834:	f3bf 8f4f 	dsb	sy
 8005838:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800583c:	bf00      	nop
 800583e:	3708      	adds	r7, #8
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}
 8005844:	20000878 	.word	0x20000878
 8005848:	20000778 	.word	0x20000778
 800584c:	20000884 	.word	0x20000884
 8005850:	20000894 	.word	0x20000894
 8005854:	20000880 	.word	0x20000880
 8005858:	2000077c 	.word	0x2000077c
 800585c:	e000ed04 	.word	0xe000ed04

08005860 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005860:	b580      	push	{r7, lr}
 8005862:	b084      	sub	sp, #16
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005868:	2300      	movs	r3, #0
 800586a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d018      	beq.n	80058a4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005872:	4b14      	ldr	r3, [pc, #80]	@ (80058c4 <vTaskDelay+0x64>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d00b      	beq.n	8005892 <vTaskDelay+0x32>
	__asm volatile
 800587a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800587e:	f383 8811 	msr	BASEPRI, r3
 8005882:	f3bf 8f6f 	isb	sy
 8005886:	f3bf 8f4f 	dsb	sy
 800588a:	60bb      	str	r3, [r7, #8]
}
 800588c:	bf00      	nop
 800588e:	bf00      	nop
 8005890:	e7fd      	b.n	800588e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005892:	f000 f9a9 	bl	8005be8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005896:	2100      	movs	r1, #0
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f000 ff3f 	bl	800671c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800589e:	f000 f9b1 	bl	8005c04 <xTaskResumeAll>
 80058a2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d107      	bne.n	80058ba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80058aa:	4b07      	ldr	r3, [pc, #28]	@ (80058c8 <vTaskDelay+0x68>)
 80058ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058b0:	601a      	str	r2, [r3, #0]
 80058b2:	f3bf 8f4f 	dsb	sy
 80058b6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80058ba:	bf00      	nop
 80058bc:	3710      	adds	r7, #16
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}
 80058c2:	bf00      	nop
 80058c4:	200008a0 	.word	0x200008a0
 80058c8:	e000ed04 	.word	0xe000ed04

080058cc <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80058d4:	f001 f8b8 	bl	8006a48 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d102      	bne.n	80058e4 <vTaskSuspend+0x18>
 80058de:	4b3d      	ldr	r3, [pc, #244]	@ (80059d4 <vTaskSuspend+0x108>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	e000      	b.n	80058e6 <vTaskSuspend+0x1a>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	3304      	adds	r3, #4
 80058ec:	4618      	mov	r0, r3
 80058ee:	f7ff f9fd 	bl	8004cec <uxListRemove>
 80058f2:	4603      	mov	r3, r0
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d115      	bne.n	8005924 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058fc:	4936      	ldr	r1, [pc, #216]	@ (80059d8 <vTaskSuspend+0x10c>)
 80058fe:	4613      	mov	r3, r2
 8005900:	009b      	lsls	r3, r3, #2
 8005902:	4413      	add	r3, r2
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	440b      	add	r3, r1
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d10a      	bne.n	8005924 <vTaskSuspend+0x58>
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005912:	2201      	movs	r2, #1
 8005914:	fa02 f303 	lsl.w	r3, r2, r3
 8005918:	43da      	mvns	r2, r3
 800591a:	4b30      	ldr	r3, [pc, #192]	@ (80059dc <vTaskSuspend+0x110>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4013      	ands	r3, r2
 8005920:	4a2e      	ldr	r2, [pc, #184]	@ (80059dc <vTaskSuspend+0x110>)
 8005922:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005928:	2b00      	cmp	r3, #0
 800592a:	d004      	beq.n	8005936 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	3318      	adds	r3, #24
 8005930:	4618      	mov	r0, r3
 8005932:	f7ff f9db 	bl	8004cec <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	3304      	adds	r3, #4
 800593a:	4619      	mov	r1, r3
 800593c:	4828      	ldr	r0, [pc, #160]	@ (80059e0 <vTaskSuspend+0x114>)
 800593e:	f7ff f978 	bl	8004c32 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8005948:	b2db      	uxtb	r3, r3
 800594a:	2b01      	cmp	r3, #1
 800594c:	d103      	bne.n	8005956 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2200      	movs	r2, #0
 8005952:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8005956:	f001 f8a9 	bl	8006aac <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800595a:	4b22      	ldr	r3, [pc, #136]	@ (80059e4 <vTaskSuspend+0x118>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d005      	beq.n	800596e <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8005962:	f001 f871 	bl	8006a48 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8005966:	f000 fcf9 	bl	800635c <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800596a:	f001 f89f 	bl	8006aac <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800596e:	4b19      	ldr	r3, [pc, #100]	@ (80059d4 <vTaskSuspend+0x108>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	68fa      	ldr	r2, [r7, #12]
 8005974:	429a      	cmp	r2, r3
 8005976:	d128      	bne.n	80059ca <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 8005978:	4b1a      	ldr	r3, [pc, #104]	@ (80059e4 <vTaskSuspend+0x118>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d018      	beq.n	80059b2 <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8005980:	4b19      	ldr	r3, [pc, #100]	@ (80059e8 <vTaskSuspend+0x11c>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d00b      	beq.n	80059a0 <vTaskSuspend+0xd4>
	__asm volatile
 8005988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800598c:	f383 8811 	msr	BASEPRI, r3
 8005990:	f3bf 8f6f 	isb	sy
 8005994:	f3bf 8f4f 	dsb	sy
 8005998:	60bb      	str	r3, [r7, #8]
}
 800599a:	bf00      	nop
 800599c:	bf00      	nop
 800599e:	e7fd      	b.n	800599c <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 80059a0:	4b12      	ldr	r3, [pc, #72]	@ (80059ec <vTaskSuspend+0x120>)
 80059a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059a6:	601a      	str	r2, [r3, #0]
 80059a8:	f3bf 8f4f 	dsb	sy
 80059ac:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80059b0:	e00b      	b.n	80059ca <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 80059b2:	4b0b      	ldr	r3, [pc, #44]	@ (80059e0 <vTaskSuspend+0x114>)
 80059b4:	681a      	ldr	r2, [r3, #0]
 80059b6:	4b0e      	ldr	r3, [pc, #56]	@ (80059f0 <vTaskSuspend+0x124>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d103      	bne.n	80059c6 <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 80059be:	4b05      	ldr	r3, [pc, #20]	@ (80059d4 <vTaskSuspend+0x108>)
 80059c0:	2200      	movs	r2, #0
 80059c2:	601a      	str	r2, [r3, #0]
	}
 80059c4:	e001      	b.n	80059ca <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 80059c6:	f000 fa75 	bl	8005eb4 <vTaskSwitchContext>
	}
 80059ca:	bf00      	nop
 80059cc:	3710      	adds	r7, #16
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	20000778 	.word	0x20000778
 80059d8:	2000077c 	.word	0x2000077c
 80059dc:	20000880 	.word	0x20000880
 80059e0:	20000864 	.word	0x20000864
 80059e4:	20000884 	.word	0x20000884
 80059e8:	200008a0 	.word	0x200008a0
 80059ec:	e000ed04 	.word	0xe000ed04
 80059f0:	20000878 	.word	0x20000878

080059f4 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 80059f4:	b480      	push	{r7}
 80059f6:	b087      	sub	sp, #28
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 80059fc:	2300      	movs	r3, #0
 80059fe:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d10b      	bne.n	8005a22 <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 8005a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a0e:	f383 8811 	msr	BASEPRI, r3
 8005a12:	f3bf 8f6f 	isb	sy
 8005a16:	f3bf 8f4f 	dsb	sy
 8005a1a:	60fb      	str	r3, [r7, #12]
}
 8005a1c:	bf00      	nop
 8005a1e:	bf00      	nop
 8005a20:	e7fd      	b.n	8005a1e <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	695b      	ldr	r3, [r3, #20]
 8005a26:	4a0a      	ldr	r2, [pc, #40]	@ (8005a50 <prvTaskIsTaskSuspended+0x5c>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d10a      	bne.n	8005a42 <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a30:	4a08      	ldr	r2, [pc, #32]	@ (8005a54 <prvTaskIsTaskSuspended+0x60>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d005      	beq.n	8005a42 <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d101      	bne.n	8005a42 <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005a42:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8005a44:	4618      	mov	r0, r3
 8005a46:	371c      	adds	r7, #28
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr
 8005a50:	20000864 	.word	0x20000864
 8005a54:	20000838 	.word	0x20000838

08005a58 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d10b      	bne.n	8005a82 <vTaskResume+0x2a>
	__asm volatile
 8005a6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a6e:	f383 8811 	msr	BASEPRI, r3
 8005a72:	f3bf 8f6f 	isb	sy
 8005a76:	f3bf 8f4f 	dsb	sy
 8005a7a:	60bb      	str	r3, [r7, #8]
}
 8005a7c:	bf00      	nop
 8005a7e:	bf00      	nop
 8005a80:	e7fd      	b.n	8005a7e <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8005a82:	4b20      	ldr	r3, [pc, #128]	@ (8005b04 <vTaskResume+0xac>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	68fa      	ldr	r2, [r7, #12]
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d037      	beq.n	8005afc <vTaskResume+0xa4>
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d034      	beq.n	8005afc <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 8005a92:	f000 ffd9 	bl	8006a48 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8005a96:	68f8      	ldr	r0, [r7, #12]
 8005a98:	f7ff ffac 	bl	80059f4 <prvTaskIsTaskSuspended>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d02a      	beq.n	8005af8 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	3304      	adds	r3, #4
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f7ff f920 	bl	8004cec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	409a      	lsls	r2, r3
 8005ab4:	4b14      	ldr	r3, [pc, #80]	@ (8005b08 <vTaskResume+0xb0>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	4a13      	ldr	r2, [pc, #76]	@ (8005b08 <vTaskResume+0xb0>)
 8005abc:	6013      	str	r3, [r2, #0]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	4413      	add	r3, r2
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	4a10      	ldr	r2, [pc, #64]	@ (8005b0c <vTaskResume+0xb4>)
 8005acc:	441a      	add	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	3304      	adds	r3, #4
 8005ad2:	4619      	mov	r1, r3
 8005ad4:	4610      	mov	r0, r2
 8005ad6:	f7ff f8ac 	bl	8004c32 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ade:	4b09      	ldr	r3, [pc, #36]	@ (8005b04 <vTaskResume+0xac>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d307      	bcc.n	8005af8 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8005ae8:	4b09      	ldr	r3, [pc, #36]	@ (8005b10 <vTaskResume+0xb8>)
 8005aea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005aee:	601a      	str	r2, [r3, #0]
 8005af0:	f3bf 8f4f 	dsb	sy
 8005af4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8005af8:	f000 ffd8 	bl	8006aac <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005afc:	bf00      	nop
 8005afe:	3710      	adds	r7, #16
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}
 8005b04:	20000778 	.word	0x20000778
 8005b08:	20000880 	.word	0x20000880
 8005b0c:	2000077c 	.word	0x2000077c
 8005b10:	e000ed04 	.word	0xe000ed04

08005b14 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b08a      	sub	sp, #40	@ 0x28
 8005b18:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005b22:	463a      	mov	r2, r7
 8005b24:	1d39      	adds	r1, r7, #4
 8005b26:	f107 0308 	add.w	r3, r7, #8
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f7fa fd36 	bl	800059c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005b30:	6839      	ldr	r1, [r7, #0]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	68ba      	ldr	r2, [r7, #8]
 8005b36:	9202      	str	r2, [sp, #8]
 8005b38:	9301      	str	r3, [sp, #4]
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	9300      	str	r3, [sp, #0]
 8005b3e:	2300      	movs	r3, #0
 8005b40:	460a      	mov	r2, r1
 8005b42:	4921      	ldr	r1, [pc, #132]	@ (8005bc8 <vTaskStartScheduler+0xb4>)
 8005b44:	4821      	ldr	r0, [pc, #132]	@ (8005bcc <vTaskStartScheduler+0xb8>)
 8005b46:	f7ff fcd3 	bl	80054f0 <xTaskCreateStatic>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	4a20      	ldr	r2, [pc, #128]	@ (8005bd0 <vTaskStartScheduler+0xbc>)
 8005b4e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005b50:	4b1f      	ldr	r3, [pc, #124]	@ (8005bd0 <vTaskStartScheduler+0xbc>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d002      	beq.n	8005b5e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	617b      	str	r3, [r7, #20]
 8005b5c:	e001      	b.n	8005b62 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d11b      	bne.n	8005ba0 <vTaskStartScheduler+0x8c>
	__asm volatile
 8005b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b6c:	f383 8811 	msr	BASEPRI, r3
 8005b70:	f3bf 8f6f 	isb	sy
 8005b74:	f3bf 8f4f 	dsb	sy
 8005b78:	613b      	str	r3, [r7, #16]
}
 8005b7a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005b7c:	4b15      	ldr	r3, [pc, #84]	@ (8005bd4 <vTaskStartScheduler+0xc0>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	334c      	adds	r3, #76	@ 0x4c
 8005b82:	4a15      	ldr	r2, [pc, #84]	@ (8005bd8 <vTaskStartScheduler+0xc4>)
 8005b84:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005b86:	4b15      	ldr	r3, [pc, #84]	@ (8005bdc <vTaskStartScheduler+0xc8>)
 8005b88:	f04f 32ff 	mov.w	r2, #4294967295
 8005b8c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005b8e:	4b14      	ldr	r3, [pc, #80]	@ (8005be0 <vTaskStartScheduler+0xcc>)
 8005b90:	2201      	movs	r2, #1
 8005b92:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005b94:	4b13      	ldr	r3, [pc, #76]	@ (8005be4 <vTaskStartScheduler+0xd0>)
 8005b96:	2200      	movs	r2, #0
 8005b98:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005b9a:	f000 feb1 	bl	8006900 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005b9e:	e00f      	b.n	8005bc0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ba6:	d10b      	bne.n	8005bc0 <vTaskStartScheduler+0xac>
	__asm volatile
 8005ba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bac:	f383 8811 	msr	BASEPRI, r3
 8005bb0:	f3bf 8f6f 	isb	sy
 8005bb4:	f3bf 8f4f 	dsb	sy
 8005bb8:	60fb      	str	r3, [r7, #12]
}
 8005bba:	bf00      	nop
 8005bbc:	bf00      	nop
 8005bbe:	e7fd      	b.n	8005bbc <vTaskStartScheduler+0xa8>
}
 8005bc0:	bf00      	nop
 8005bc2:	3718      	adds	r7, #24
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}
 8005bc8:	08008718 	.word	0x08008718
 8005bcc:	080061e5 	.word	0x080061e5
 8005bd0:	2000089c 	.word	0x2000089c
 8005bd4:	20000778 	.word	0x20000778
 8005bd8:	20000024 	.word	0x20000024
 8005bdc:	20000898 	.word	0x20000898
 8005be0:	20000884 	.word	0x20000884
 8005be4:	2000087c 	.word	0x2000087c

08005be8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005be8:	b480      	push	{r7}
 8005bea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005bec:	4b04      	ldr	r3, [pc, #16]	@ (8005c00 <vTaskSuspendAll+0x18>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	3301      	adds	r3, #1
 8005bf2:	4a03      	ldr	r2, [pc, #12]	@ (8005c00 <vTaskSuspendAll+0x18>)
 8005bf4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005bf6:	bf00      	nop
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfe:	4770      	bx	lr
 8005c00:	200008a0 	.word	0x200008a0

08005c04 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b084      	sub	sp, #16
 8005c08:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005c12:	4b42      	ldr	r3, [pc, #264]	@ (8005d1c <xTaskResumeAll+0x118>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d10b      	bne.n	8005c32 <xTaskResumeAll+0x2e>
	__asm volatile
 8005c1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c1e:	f383 8811 	msr	BASEPRI, r3
 8005c22:	f3bf 8f6f 	isb	sy
 8005c26:	f3bf 8f4f 	dsb	sy
 8005c2a:	603b      	str	r3, [r7, #0]
}
 8005c2c:	bf00      	nop
 8005c2e:	bf00      	nop
 8005c30:	e7fd      	b.n	8005c2e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005c32:	f000 ff09 	bl	8006a48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005c36:	4b39      	ldr	r3, [pc, #228]	@ (8005d1c <xTaskResumeAll+0x118>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	3b01      	subs	r3, #1
 8005c3c:	4a37      	ldr	r2, [pc, #220]	@ (8005d1c <xTaskResumeAll+0x118>)
 8005c3e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c40:	4b36      	ldr	r3, [pc, #216]	@ (8005d1c <xTaskResumeAll+0x118>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d161      	bne.n	8005d0c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005c48:	4b35      	ldr	r3, [pc, #212]	@ (8005d20 <xTaskResumeAll+0x11c>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d05d      	beq.n	8005d0c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005c50:	e02e      	b.n	8005cb0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c52:	4b34      	ldr	r3, [pc, #208]	@ (8005d24 <xTaskResumeAll+0x120>)
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	3318      	adds	r3, #24
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f7ff f844 	bl	8004cec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	3304      	adds	r3, #4
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f7ff f83f 	bl	8004cec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c72:	2201      	movs	r2, #1
 8005c74:	409a      	lsls	r2, r3
 8005c76:	4b2c      	ldr	r3, [pc, #176]	@ (8005d28 <xTaskResumeAll+0x124>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	4a2a      	ldr	r2, [pc, #168]	@ (8005d28 <xTaskResumeAll+0x124>)
 8005c7e:	6013      	str	r3, [r2, #0]
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c84:	4613      	mov	r3, r2
 8005c86:	009b      	lsls	r3, r3, #2
 8005c88:	4413      	add	r3, r2
 8005c8a:	009b      	lsls	r3, r3, #2
 8005c8c:	4a27      	ldr	r2, [pc, #156]	@ (8005d2c <xTaskResumeAll+0x128>)
 8005c8e:	441a      	add	r2, r3
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	3304      	adds	r3, #4
 8005c94:	4619      	mov	r1, r3
 8005c96:	4610      	mov	r0, r2
 8005c98:	f7fe ffcb 	bl	8004c32 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ca0:	4b23      	ldr	r3, [pc, #140]	@ (8005d30 <xTaskResumeAll+0x12c>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	d302      	bcc.n	8005cb0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005caa:	4b22      	ldr	r3, [pc, #136]	@ (8005d34 <xTaskResumeAll+0x130>)
 8005cac:	2201      	movs	r2, #1
 8005cae:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005cb0:	4b1c      	ldr	r3, [pc, #112]	@ (8005d24 <xTaskResumeAll+0x120>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d1cc      	bne.n	8005c52 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d001      	beq.n	8005cc2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005cbe:	f000 fb4d 	bl	800635c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8005d38 <xTaskResumeAll+0x134>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d010      	beq.n	8005cf0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005cce:	f000 f837 	bl	8005d40 <xTaskIncrementTick>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d002      	beq.n	8005cde <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005cd8:	4b16      	ldr	r3, [pc, #88]	@ (8005d34 <xTaskResumeAll+0x130>)
 8005cda:	2201      	movs	r2, #1
 8005cdc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	3b01      	subs	r3, #1
 8005ce2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d1f1      	bne.n	8005cce <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005cea:	4b13      	ldr	r3, [pc, #76]	@ (8005d38 <xTaskResumeAll+0x134>)
 8005cec:	2200      	movs	r2, #0
 8005cee:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005cf0:	4b10      	ldr	r3, [pc, #64]	@ (8005d34 <xTaskResumeAll+0x130>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d009      	beq.n	8005d0c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005cfc:	4b0f      	ldr	r3, [pc, #60]	@ (8005d3c <xTaskResumeAll+0x138>)
 8005cfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d02:	601a      	str	r2, [r3, #0]
 8005d04:	f3bf 8f4f 	dsb	sy
 8005d08:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005d0c:	f000 fece 	bl	8006aac <vPortExitCritical>

	return xAlreadyYielded;
 8005d10:	68bb      	ldr	r3, [r7, #8]
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3710      	adds	r7, #16
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}
 8005d1a:	bf00      	nop
 8005d1c:	200008a0 	.word	0x200008a0
 8005d20:	20000878 	.word	0x20000878
 8005d24:	20000838 	.word	0x20000838
 8005d28:	20000880 	.word	0x20000880
 8005d2c:	2000077c 	.word	0x2000077c
 8005d30:	20000778 	.word	0x20000778
 8005d34:	2000088c 	.word	0x2000088c
 8005d38:	20000888 	.word	0x20000888
 8005d3c:	e000ed04 	.word	0xe000ed04

08005d40 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b086      	sub	sp, #24
 8005d44:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005d46:	2300      	movs	r3, #0
 8005d48:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d4a:	4b4f      	ldr	r3, [pc, #316]	@ (8005e88 <xTaskIncrementTick+0x148>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	f040 808f 	bne.w	8005e72 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005d54:	4b4d      	ldr	r3, [pc, #308]	@ (8005e8c <xTaskIncrementTick+0x14c>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	3301      	adds	r3, #1
 8005d5a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005d5c:	4a4b      	ldr	r2, [pc, #300]	@ (8005e8c <xTaskIncrementTick+0x14c>)
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d121      	bne.n	8005dac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005d68:	4b49      	ldr	r3, [pc, #292]	@ (8005e90 <xTaskIncrementTick+0x150>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d00b      	beq.n	8005d8a <xTaskIncrementTick+0x4a>
	__asm volatile
 8005d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d76:	f383 8811 	msr	BASEPRI, r3
 8005d7a:	f3bf 8f6f 	isb	sy
 8005d7e:	f3bf 8f4f 	dsb	sy
 8005d82:	603b      	str	r3, [r7, #0]
}
 8005d84:	bf00      	nop
 8005d86:	bf00      	nop
 8005d88:	e7fd      	b.n	8005d86 <xTaskIncrementTick+0x46>
 8005d8a:	4b41      	ldr	r3, [pc, #260]	@ (8005e90 <xTaskIncrementTick+0x150>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	60fb      	str	r3, [r7, #12]
 8005d90:	4b40      	ldr	r3, [pc, #256]	@ (8005e94 <xTaskIncrementTick+0x154>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a3e      	ldr	r2, [pc, #248]	@ (8005e90 <xTaskIncrementTick+0x150>)
 8005d96:	6013      	str	r3, [r2, #0]
 8005d98:	4a3e      	ldr	r2, [pc, #248]	@ (8005e94 <xTaskIncrementTick+0x154>)
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6013      	str	r3, [r2, #0]
 8005d9e:	4b3e      	ldr	r3, [pc, #248]	@ (8005e98 <xTaskIncrementTick+0x158>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	3301      	adds	r3, #1
 8005da4:	4a3c      	ldr	r2, [pc, #240]	@ (8005e98 <xTaskIncrementTick+0x158>)
 8005da6:	6013      	str	r3, [r2, #0]
 8005da8:	f000 fad8 	bl	800635c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005dac:	4b3b      	ldr	r3, [pc, #236]	@ (8005e9c <xTaskIncrementTick+0x15c>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	693a      	ldr	r2, [r7, #16]
 8005db2:	429a      	cmp	r2, r3
 8005db4:	d348      	bcc.n	8005e48 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005db6:	4b36      	ldr	r3, [pc, #216]	@ (8005e90 <xTaskIncrementTick+0x150>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d104      	bne.n	8005dca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005dc0:	4b36      	ldr	r3, [pc, #216]	@ (8005e9c <xTaskIncrementTick+0x15c>)
 8005dc2:	f04f 32ff 	mov.w	r2, #4294967295
 8005dc6:	601a      	str	r2, [r3, #0]
					break;
 8005dc8:	e03e      	b.n	8005e48 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005dca:	4b31      	ldr	r3, [pc, #196]	@ (8005e90 <xTaskIncrementTick+0x150>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	68db      	ldr	r3, [r3, #12]
 8005dd2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005dda:	693a      	ldr	r2, [r7, #16]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d203      	bcs.n	8005dea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005de2:	4a2e      	ldr	r2, [pc, #184]	@ (8005e9c <xTaskIncrementTick+0x15c>)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005de8:	e02e      	b.n	8005e48 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	3304      	adds	r3, #4
 8005dee:	4618      	mov	r0, r3
 8005df0:	f7fe ff7c 	bl	8004cec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d004      	beq.n	8005e06 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	3318      	adds	r3, #24
 8005e00:	4618      	mov	r0, r3
 8005e02:	f7fe ff73 	bl	8004cec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	409a      	lsls	r2, r3
 8005e0e:	4b24      	ldr	r3, [pc, #144]	@ (8005ea0 <xTaskIncrementTick+0x160>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	4a22      	ldr	r2, [pc, #136]	@ (8005ea0 <xTaskIncrementTick+0x160>)
 8005e16:	6013      	str	r3, [r2, #0]
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e1c:	4613      	mov	r3, r2
 8005e1e:	009b      	lsls	r3, r3, #2
 8005e20:	4413      	add	r3, r2
 8005e22:	009b      	lsls	r3, r3, #2
 8005e24:	4a1f      	ldr	r2, [pc, #124]	@ (8005ea4 <xTaskIncrementTick+0x164>)
 8005e26:	441a      	add	r2, r3
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	3304      	adds	r3, #4
 8005e2c:	4619      	mov	r1, r3
 8005e2e:	4610      	mov	r0, r2
 8005e30:	f7fe feff 	bl	8004c32 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e38:	4b1b      	ldr	r3, [pc, #108]	@ (8005ea8 <xTaskIncrementTick+0x168>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	d3b9      	bcc.n	8005db6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005e42:	2301      	movs	r3, #1
 8005e44:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e46:	e7b6      	b.n	8005db6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005e48:	4b17      	ldr	r3, [pc, #92]	@ (8005ea8 <xTaskIncrementTick+0x168>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e4e:	4915      	ldr	r1, [pc, #84]	@ (8005ea4 <xTaskIncrementTick+0x164>)
 8005e50:	4613      	mov	r3, r2
 8005e52:	009b      	lsls	r3, r3, #2
 8005e54:	4413      	add	r3, r2
 8005e56:	009b      	lsls	r3, r3, #2
 8005e58:	440b      	add	r3, r1
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d901      	bls.n	8005e64 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005e60:	2301      	movs	r3, #1
 8005e62:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005e64:	4b11      	ldr	r3, [pc, #68]	@ (8005eac <xTaskIncrementTick+0x16c>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d007      	beq.n	8005e7c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	617b      	str	r3, [r7, #20]
 8005e70:	e004      	b.n	8005e7c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005e72:	4b0f      	ldr	r3, [pc, #60]	@ (8005eb0 <xTaskIncrementTick+0x170>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	3301      	adds	r3, #1
 8005e78:	4a0d      	ldr	r2, [pc, #52]	@ (8005eb0 <xTaskIncrementTick+0x170>)
 8005e7a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005e7c:	697b      	ldr	r3, [r7, #20]
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3718      	adds	r7, #24
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	200008a0 	.word	0x200008a0
 8005e8c:	2000087c 	.word	0x2000087c
 8005e90:	20000830 	.word	0x20000830
 8005e94:	20000834 	.word	0x20000834
 8005e98:	20000890 	.word	0x20000890
 8005e9c:	20000898 	.word	0x20000898
 8005ea0:	20000880 	.word	0x20000880
 8005ea4:	2000077c 	.word	0x2000077c
 8005ea8:	20000778 	.word	0x20000778
 8005eac:	2000088c 	.word	0x2000088c
 8005eb0:	20000888 	.word	0x20000888

08005eb4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b088      	sub	sp, #32
 8005eb8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005eba:	4b3c      	ldr	r3, [pc, #240]	@ (8005fac <vTaskSwitchContext+0xf8>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d003      	beq.n	8005eca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005ec2:	4b3b      	ldr	r3, [pc, #236]	@ (8005fb0 <vTaskSwitchContext+0xfc>)
 8005ec4:	2201      	movs	r2, #1
 8005ec6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005ec8:	e06c      	b.n	8005fa4 <vTaskSwitchContext+0xf0>
		xYieldPending = pdFALSE;
 8005eca:	4b39      	ldr	r3, [pc, #228]	@ (8005fb0 <vTaskSwitchContext+0xfc>)
 8005ecc:	2200      	movs	r2, #0
 8005ece:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8005ed0:	4b38      	ldr	r3, [pc, #224]	@ (8005fb4 <vTaskSwitchContext+0x100>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ed6:	61fb      	str	r3, [r7, #28]
 8005ed8:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8005edc:	61bb      	str	r3, [r7, #24]
 8005ede:	69fb      	ldr	r3, [r7, #28]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	69ba      	ldr	r2, [r7, #24]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d111      	bne.n	8005f0c <vTaskSwitchContext+0x58>
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	3304      	adds	r3, #4
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	69ba      	ldr	r2, [r7, #24]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d10b      	bne.n	8005f0c <vTaskSwitchContext+0x58>
 8005ef4:	69fb      	ldr	r3, [r7, #28]
 8005ef6:	3308      	adds	r3, #8
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	69ba      	ldr	r2, [r7, #24]
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d105      	bne.n	8005f0c <vTaskSwitchContext+0x58>
 8005f00:	69fb      	ldr	r3, [r7, #28]
 8005f02:	330c      	adds	r3, #12
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	69ba      	ldr	r2, [r7, #24]
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d008      	beq.n	8005f1e <vTaskSwitchContext+0x6a>
 8005f0c:	4b29      	ldr	r3, [pc, #164]	@ (8005fb4 <vTaskSwitchContext+0x100>)
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	4b28      	ldr	r3, [pc, #160]	@ (8005fb4 <vTaskSwitchContext+0x100>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	3334      	adds	r3, #52	@ 0x34
 8005f16:	4619      	mov	r1, r3
 8005f18:	4610      	mov	r0, r2
 8005f1a:	f7fa ff09 	bl	8000d30 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f1e:	4b26      	ldr	r3, [pc, #152]	@ (8005fb8 <vTaskSwitchContext+0x104>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	fab3 f383 	clz	r3, r3
 8005f2a:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005f2c:	7afb      	ldrb	r3, [r7, #11]
 8005f2e:	f1c3 031f 	rsb	r3, r3, #31
 8005f32:	617b      	str	r3, [r7, #20]
 8005f34:	4921      	ldr	r1, [pc, #132]	@ (8005fbc <vTaskSwitchContext+0x108>)
 8005f36:	697a      	ldr	r2, [r7, #20]
 8005f38:	4613      	mov	r3, r2
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	4413      	add	r3, r2
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	440b      	add	r3, r1
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d10b      	bne.n	8005f60 <vTaskSwitchContext+0xac>
	__asm volatile
 8005f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f4c:	f383 8811 	msr	BASEPRI, r3
 8005f50:	f3bf 8f6f 	isb	sy
 8005f54:	f3bf 8f4f 	dsb	sy
 8005f58:	607b      	str	r3, [r7, #4]
}
 8005f5a:	bf00      	nop
 8005f5c:	bf00      	nop
 8005f5e:	e7fd      	b.n	8005f5c <vTaskSwitchContext+0xa8>
 8005f60:	697a      	ldr	r2, [r7, #20]
 8005f62:	4613      	mov	r3, r2
 8005f64:	009b      	lsls	r3, r3, #2
 8005f66:	4413      	add	r3, r2
 8005f68:	009b      	lsls	r3, r3, #2
 8005f6a:	4a14      	ldr	r2, [pc, #80]	@ (8005fbc <vTaskSwitchContext+0x108>)
 8005f6c:	4413      	add	r3, r2
 8005f6e:	613b      	str	r3, [r7, #16]
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	685a      	ldr	r2, [r3, #4]
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	605a      	str	r2, [r3, #4]
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	685a      	ldr	r2, [r3, #4]
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	3308      	adds	r3, #8
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d104      	bne.n	8005f90 <vTaskSwitchContext+0xdc>
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	685a      	ldr	r2, [r3, #4]
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	605a      	str	r2, [r3, #4]
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	4a07      	ldr	r2, [pc, #28]	@ (8005fb4 <vTaskSwitchContext+0x100>)
 8005f98:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005f9a:	4b06      	ldr	r3, [pc, #24]	@ (8005fb4 <vTaskSwitchContext+0x100>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	334c      	adds	r3, #76	@ 0x4c
 8005fa0:	4a07      	ldr	r2, [pc, #28]	@ (8005fc0 <vTaskSwitchContext+0x10c>)
 8005fa2:	6013      	str	r3, [r2, #0]
}
 8005fa4:	bf00      	nop
 8005fa6:	3720      	adds	r7, #32
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	200008a0 	.word	0x200008a0
 8005fb0:	2000088c 	.word	0x2000088c
 8005fb4:	20000778 	.word	0x20000778
 8005fb8:	20000880 	.word	0x20000880
 8005fbc:	2000077c 	.word	0x2000077c
 8005fc0:	20000024 	.word	0x20000024

08005fc4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b084      	sub	sp, #16
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
 8005fcc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d10b      	bne.n	8005fec <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fd8:	f383 8811 	msr	BASEPRI, r3
 8005fdc:	f3bf 8f6f 	isb	sy
 8005fe0:	f3bf 8f4f 	dsb	sy
 8005fe4:	60fb      	str	r3, [r7, #12]
}
 8005fe6:	bf00      	nop
 8005fe8:	bf00      	nop
 8005fea:	e7fd      	b.n	8005fe8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005fec:	4b07      	ldr	r3, [pc, #28]	@ (800600c <vTaskPlaceOnEventList+0x48>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	3318      	adds	r3, #24
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f7fe fe40 	bl	8004c7a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005ffa:	2101      	movs	r1, #1
 8005ffc:	6838      	ldr	r0, [r7, #0]
 8005ffe:	f000 fb8d 	bl	800671c <prvAddCurrentTaskToDelayedList>
}
 8006002:	bf00      	nop
 8006004:	3710      	adds	r7, #16
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
 800600a:	bf00      	nop
 800600c:	20000778 	.word	0x20000778

08006010 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b086      	sub	sp, #24
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	68db      	ldr	r3, [r3, #12]
 800601e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d10b      	bne.n	800603e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800602a:	f383 8811 	msr	BASEPRI, r3
 800602e:	f3bf 8f6f 	isb	sy
 8006032:	f3bf 8f4f 	dsb	sy
 8006036:	60fb      	str	r3, [r7, #12]
}
 8006038:	bf00      	nop
 800603a:	bf00      	nop
 800603c:	e7fd      	b.n	800603a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	3318      	adds	r3, #24
 8006042:	4618      	mov	r0, r3
 8006044:	f7fe fe52 	bl	8004cec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006048:	4b1d      	ldr	r3, [pc, #116]	@ (80060c0 <xTaskRemoveFromEventList+0xb0>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d11c      	bne.n	800608a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	3304      	adds	r3, #4
 8006054:	4618      	mov	r0, r3
 8006056:	f7fe fe49 	bl	8004cec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800605a:	693b      	ldr	r3, [r7, #16]
 800605c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800605e:	2201      	movs	r2, #1
 8006060:	409a      	lsls	r2, r3
 8006062:	4b18      	ldr	r3, [pc, #96]	@ (80060c4 <xTaskRemoveFromEventList+0xb4>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4313      	orrs	r3, r2
 8006068:	4a16      	ldr	r2, [pc, #88]	@ (80060c4 <xTaskRemoveFromEventList+0xb4>)
 800606a:	6013      	str	r3, [r2, #0]
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006070:	4613      	mov	r3, r2
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	4413      	add	r3, r2
 8006076:	009b      	lsls	r3, r3, #2
 8006078:	4a13      	ldr	r2, [pc, #76]	@ (80060c8 <xTaskRemoveFromEventList+0xb8>)
 800607a:	441a      	add	r2, r3
 800607c:	693b      	ldr	r3, [r7, #16]
 800607e:	3304      	adds	r3, #4
 8006080:	4619      	mov	r1, r3
 8006082:	4610      	mov	r0, r2
 8006084:	f7fe fdd5 	bl	8004c32 <vListInsertEnd>
 8006088:	e005      	b.n	8006096 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	3318      	adds	r3, #24
 800608e:	4619      	mov	r1, r3
 8006090:	480e      	ldr	r0, [pc, #56]	@ (80060cc <xTaskRemoveFromEventList+0xbc>)
 8006092:	f7fe fdce 	bl	8004c32 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006096:	693b      	ldr	r3, [r7, #16]
 8006098:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800609a:	4b0d      	ldr	r3, [pc, #52]	@ (80060d0 <xTaskRemoveFromEventList+0xc0>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d905      	bls.n	80060b0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80060a4:	2301      	movs	r3, #1
 80060a6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80060a8:	4b0a      	ldr	r3, [pc, #40]	@ (80060d4 <xTaskRemoveFromEventList+0xc4>)
 80060aa:	2201      	movs	r2, #1
 80060ac:	601a      	str	r2, [r3, #0]
 80060ae:	e001      	b.n	80060b4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80060b0:	2300      	movs	r3, #0
 80060b2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80060b4:	697b      	ldr	r3, [r7, #20]
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	3718      	adds	r7, #24
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd80      	pop	{r7, pc}
 80060be:	bf00      	nop
 80060c0:	200008a0 	.word	0x200008a0
 80060c4:	20000880 	.word	0x20000880
 80060c8:	2000077c 	.word	0x2000077c
 80060cc:	20000838 	.word	0x20000838
 80060d0:	20000778 	.word	0x20000778
 80060d4:	2000088c 	.word	0x2000088c

080060d8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80060d8:	b480      	push	{r7}
 80060da:	b083      	sub	sp, #12
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80060e0:	4b06      	ldr	r3, [pc, #24]	@ (80060fc <vTaskInternalSetTimeOutState+0x24>)
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80060e8:	4b05      	ldr	r3, [pc, #20]	@ (8006100 <vTaskInternalSetTimeOutState+0x28>)
 80060ea:	681a      	ldr	r2, [r3, #0]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	605a      	str	r2, [r3, #4]
}
 80060f0:	bf00      	nop
 80060f2:	370c      	adds	r7, #12
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr
 80060fc:	20000890 	.word	0x20000890
 8006100:	2000087c 	.word	0x2000087c

08006104 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b088      	sub	sp, #32
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d10b      	bne.n	800612c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006114:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006118:	f383 8811 	msr	BASEPRI, r3
 800611c:	f3bf 8f6f 	isb	sy
 8006120:	f3bf 8f4f 	dsb	sy
 8006124:	613b      	str	r3, [r7, #16]
}
 8006126:	bf00      	nop
 8006128:	bf00      	nop
 800612a:	e7fd      	b.n	8006128 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d10b      	bne.n	800614a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006136:	f383 8811 	msr	BASEPRI, r3
 800613a:	f3bf 8f6f 	isb	sy
 800613e:	f3bf 8f4f 	dsb	sy
 8006142:	60fb      	str	r3, [r7, #12]
}
 8006144:	bf00      	nop
 8006146:	bf00      	nop
 8006148:	e7fd      	b.n	8006146 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800614a:	f000 fc7d 	bl	8006a48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800614e:	4b1d      	ldr	r3, [pc, #116]	@ (80061c4 <xTaskCheckForTimeOut+0xc0>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	69ba      	ldr	r2, [r7, #24]
 800615a:	1ad3      	subs	r3, r2, r3
 800615c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006166:	d102      	bne.n	800616e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006168:	2300      	movs	r3, #0
 800616a:	61fb      	str	r3, [r7, #28]
 800616c:	e023      	b.n	80061b6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	4b15      	ldr	r3, [pc, #84]	@ (80061c8 <xTaskCheckForTimeOut+0xc4>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	429a      	cmp	r2, r3
 8006178:	d007      	beq.n	800618a <xTaskCheckForTimeOut+0x86>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	69ba      	ldr	r2, [r7, #24]
 8006180:	429a      	cmp	r2, r3
 8006182:	d302      	bcc.n	800618a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006184:	2301      	movs	r3, #1
 8006186:	61fb      	str	r3, [r7, #28]
 8006188:	e015      	b.n	80061b6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	697a      	ldr	r2, [r7, #20]
 8006190:	429a      	cmp	r2, r3
 8006192:	d20b      	bcs.n	80061ac <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	1ad2      	subs	r2, r2, r3
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f7ff ff99 	bl	80060d8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80061a6:	2300      	movs	r3, #0
 80061a8:	61fb      	str	r3, [r7, #28]
 80061aa:	e004      	b.n	80061b6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	2200      	movs	r2, #0
 80061b0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80061b2:	2301      	movs	r3, #1
 80061b4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80061b6:	f000 fc79 	bl	8006aac <vPortExitCritical>

	return xReturn;
 80061ba:	69fb      	ldr	r3, [r7, #28]
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3720      	adds	r7, #32
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}
 80061c4:	2000087c 	.word	0x2000087c
 80061c8:	20000890 	.word	0x20000890

080061cc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80061cc:	b480      	push	{r7}
 80061ce:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80061d0:	4b03      	ldr	r3, [pc, #12]	@ (80061e0 <vTaskMissedYield+0x14>)
 80061d2:	2201      	movs	r2, #1
 80061d4:	601a      	str	r2, [r3, #0]
}
 80061d6:	bf00      	nop
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr
 80061e0:	2000088c 	.word	0x2000088c

080061e4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b082      	sub	sp, #8
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80061ec:	f000 f852 	bl	8006294 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80061f0:	4b06      	ldr	r3, [pc, #24]	@ (800620c <prvIdleTask+0x28>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d9f9      	bls.n	80061ec <prvIdleTask+0x8>
			{
				taskYIELD();
 80061f8:	4b05      	ldr	r3, [pc, #20]	@ (8006210 <prvIdleTask+0x2c>)
 80061fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061fe:	601a      	str	r2, [r3, #0]
 8006200:	f3bf 8f4f 	dsb	sy
 8006204:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006208:	e7f0      	b.n	80061ec <prvIdleTask+0x8>
 800620a:	bf00      	nop
 800620c:	2000077c 	.word	0x2000077c
 8006210:	e000ed04 	.word	0xe000ed04

08006214 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b082      	sub	sp, #8
 8006218:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800621a:	2300      	movs	r3, #0
 800621c:	607b      	str	r3, [r7, #4]
 800621e:	e00c      	b.n	800623a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006220:	687a      	ldr	r2, [r7, #4]
 8006222:	4613      	mov	r3, r2
 8006224:	009b      	lsls	r3, r3, #2
 8006226:	4413      	add	r3, r2
 8006228:	009b      	lsls	r3, r3, #2
 800622a:	4a12      	ldr	r2, [pc, #72]	@ (8006274 <prvInitialiseTaskLists+0x60>)
 800622c:	4413      	add	r3, r2
 800622e:	4618      	mov	r0, r3
 8006230:	f7fe fcd2 	bl	8004bd8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	3301      	adds	r3, #1
 8006238:	607b      	str	r3, [r7, #4]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2b06      	cmp	r3, #6
 800623e:	d9ef      	bls.n	8006220 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006240:	480d      	ldr	r0, [pc, #52]	@ (8006278 <prvInitialiseTaskLists+0x64>)
 8006242:	f7fe fcc9 	bl	8004bd8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006246:	480d      	ldr	r0, [pc, #52]	@ (800627c <prvInitialiseTaskLists+0x68>)
 8006248:	f7fe fcc6 	bl	8004bd8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800624c:	480c      	ldr	r0, [pc, #48]	@ (8006280 <prvInitialiseTaskLists+0x6c>)
 800624e:	f7fe fcc3 	bl	8004bd8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006252:	480c      	ldr	r0, [pc, #48]	@ (8006284 <prvInitialiseTaskLists+0x70>)
 8006254:	f7fe fcc0 	bl	8004bd8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006258:	480b      	ldr	r0, [pc, #44]	@ (8006288 <prvInitialiseTaskLists+0x74>)
 800625a:	f7fe fcbd 	bl	8004bd8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800625e:	4b0b      	ldr	r3, [pc, #44]	@ (800628c <prvInitialiseTaskLists+0x78>)
 8006260:	4a05      	ldr	r2, [pc, #20]	@ (8006278 <prvInitialiseTaskLists+0x64>)
 8006262:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006264:	4b0a      	ldr	r3, [pc, #40]	@ (8006290 <prvInitialiseTaskLists+0x7c>)
 8006266:	4a05      	ldr	r2, [pc, #20]	@ (800627c <prvInitialiseTaskLists+0x68>)
 8006268:	601a      	str	r2, [r3, #0]
}
 800626a:	bf00      	nop
 800626c:	3708      	adds	r7, #8
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}
 8006272:	bf00      	nop
 8006274:	2000077c 	.word	0x2000077c
 8006278:	20000808 	.word	0x20000808
 800627c:	2000081c 	.word	0x2000081c
 8006280:	20000838 	.word	0x20000838
 8006284:	2000084c 	.word	0x2000084c
 8006288:	20000864 	.word	0x20000864
 800628c:	20000830 	.word	0x20000830
 8006290:	20000834 	.word	0x20000834

08006294 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b082      	sub	sp, #8
 8006298:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800629a:	e019      	b.n	80062d0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800629c:	f000 fbd4 	bl	8006a48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062a0:	4b10      	ldr	r3, [pc, #64]	@ (80062e4 <prvCheckTasksWaitingTermination+0x50>)
 80062a2:	68db      	ldr	r3, [r3, #12]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	3304      	adds	r3, #4
 80062ac:	4618      	mov	r0, r3
 80062ae:	f7fe fd1d 	bl	8004cec <uxListRemove>
				--uxCurrentNumberOfTasks;
 80062b2:	4b0d      	ldr	r3, [pc, #52]	@ (80062e8 <prvCheckTasksWaitingTermination+0x54>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	3b01      	subs	r3, #1
 80062b8:	4a0b      	ldr	r2, [pc, #44]	@ (80062e8 <prvCheckTasksWaitingTermination+0x54>)
 80062ba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80062bc:	4b0b      	ldr	r3, [pc, #44]	@ (80062ec <prvCheckTasksWaitingTermination+0x58>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	3b01      	subs	r3, #1
 80062c2:	4a0a      	ldr	r2, [pc, #40]	@ (80062ec <prvCheckTasksWaitingTermination+0x58>)
 80062c4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80062c6:	f000 fbf1 	bl	8006aac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f000 f810 	bl	80062f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80062d0:	4b06      	ldr	r3, [pc, #24]	@ (80062ec <prvCheckTasksWaitingTermination+0x58>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d1e1      	bne.n	800629c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80062d8:	bf00      	nop
 80062da:	bf00      	nop
 80062dc:	3708      	adds	r7, #8
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}
 80062e2:	bf00      	nop
 80062e4:	2000084c 	.word	0x2000084c
 80062e8:	20000878 	.word	0x20000878
 80062ec:	20000860 	.word	0x20000860

080062f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b084      	sub	sp, #16
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	334c      	adds	r3, #76	@ 0x4c
 80062fc:	4618      	mov	r0, r3
 80062fe:	f001 f951 	bl	80075a4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006308:	2b00      	cmp	r3, #0
 800630a:	d108      	bne.n	800631e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006310:	4618      	mov	r0, r3
 8006312:	f000 fd47 	bl	8006da4 <vPortFree>
				vPortFree( pxTCB );
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f000 fd44 	bl	8006da4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800631c:	e019      	b.n	8006352 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006324:	2b01      	cmp	r3, #1
 8006326:	d103      	bne.n	8006330 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f000 fd3b 	bl	8006da4 <vPortFree>
	}
 800632e:	e010      	b.n	8006352 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006336:	2b02      	cmp	r3, #2
 8006338:	d00b      	beq.n	8006352 <prvDeleteTCB+0x62>
	__asm volatile
 800633a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800633e:	f383 8811 	msr	BASEPRI, r3
 8006342:	f3bf 8f6f 	isb	sy
 8006346:	f3bf 8f4f 	dsb	sy
 800634a:	60fb      	str	r3, [r7, #12]
}
 800634c:	bf00      	nop
 800634e:	bf00      	nop
 8006350:	e7fd      	b.n	800634e <prvDeleteTCB+0x5e>
	}
 8006352:	bf00      	nop
 8006354:	3710      	adds	r7, #16
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}
	...

0800635c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800635c:	b480      	push	{r7}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006362:	4b0c      	ldr	r3, [pc, #48]	@ (8006394 <prvResetNextTaskUnblockTime+0x38>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d104      	bne.n	8006376 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800636c:	4b0a      	ldr	r3, [pc, #40]	@ (8006398 <prvResetNextTaskUnblockTime+0x3c>)
 800636e:	f04f 32ff 	mov.w	r2, #4294967295
 8006372:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006374:	e008      	b.n	8006388 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006376:	4b07      	ldr	r3, [pc, #28]	@ (8006394 <prvResetNextTaskUnblockTime+0x38>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	68db      	ldr	r3, [r3, #12]
 800637c:	68db      	ldr	r3, [r3, #12]
 800637e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	4a04      	ldr	r2, [pc, #16]	@ (8006398 <prvResetNextTaskUnblockTime+0x3c>)
 8006386:	6013      	str	r3, [r2, #0]
}
 8006388:	bf00      	nop
 800638a:	370c      	adds	r7, #12
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr
 8006394:	20000830 	.word	0x20000830
 8006398:	20000898 	.word	0x20000898

0800639c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800639c:	b480      	push	{r7}
 800639e:	b083      	sub	sp, #12
 80063a0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80063a2:	4b0b      	ldr	r3, [pc, #44]	@ (80063d0 <xTaskGetSchedulerState+0x34>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d102      	bne.n	80063b0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80063aa:	2301      	movs	r3, #1
 80063ac:	607b      	str	r3, [r7, #4]
 80063ae:	e008      	b.n	80063c2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063b0:	4b08      	ldr	r3, [pc, #32]	@ (80063d4 <xTaskGetSchedulerState+0x38>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d102      	bne.n	80063be <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80063b8:	2302      	movs	r3, #2
 80063ba:	607b      	str	r3, [r7, #4]
 80063bc:	e001      	b.n	80063c2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80063be:	2300      	movs	r3, #0
 80063c0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80063c2:	687b      	ldr	r3, [r7, #4]
	}
 80063c4:	4618      	mov	r0, r3
 80063c6:	370c      	adds	r7, #12
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr
 80063d0:	20000884 	.word	0x20000884
 80063d4:	200008a0 	.word	0x200008a0

080063d8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b084      	sub	sp, #16
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80063e4:	2300      	movs	r3, #0
 80063e6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d05e      	beq.n	80064ac <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063f2:	4b31      	ldr	r3, [pc, #196]	@ (80064b8 <xTaskPriorityInherit+0xe0>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063f8:	429a      	cmp	r2, r3
 80063fa:	d24e      	bcs.n	800649a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	699b      	ldr	r3, [r3, #24]
 8006400:	2b00      	cmp	r3, #0
 8006402:	db06      	blt.n	8006412 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006404:	4b2c      	ldr	r3, [pc, #176]	@ (80064b8 <xTaskPriorityInherit+0xe0>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800640a:	f1c3 0207 	rsb	r2, r3, #7
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	6959      	ldr	r1, [r3, #20]
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800641a:	4613      	mov	r3, r2
 800641c:	009b      	lsls	r3, r3, #2
 800641e:	4413      	add	r3, r2
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	4a26      	ldr	r2, [pc, #152]	@ (80064bc <xTaskPriorityInherit+0xe4>)
 8006424:	4413      	add	r3, r2
 8006426:	4299      	cmp	r1, r3
 8006428:	d12f      	bne.n	800648a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	3304      	adds	r3, #4
 800642e:	4618      	mov	r0, r3
 8006430:	f7fe fc5c 	bl	8004cec <uxListRemove>
 8006434:	4603      	mov	r3, r0
 8006436:	2b00      	cmp	r3, #0
 8006438:	d10a      	bne.n	8006450 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800643e:	2201      	movs	r2, #1
 8006440:	fa02 f303 	lsl.w	r3, r2, r3
 8006444:	43da      	mvns	r2, r3
 8006446:	4b1e      	ldr	r3, [pc, #120]	@ (80064c0 <xTaskPriorityInherit+0xe8>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4013      	ands	r3, r2
 800644c:	4a1c      	ldr	r2, [pc, #112]	@ (80064c0 <xTaskPriorityInherit+0xe8>)
 800644e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006450:	4b19      	ldr	r3, [pc, #100]	@ (80064b8 <xTaskPriorityInherit+0xe0>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800645e:	2201      	movs	r2, #1
 8006460:	409a      	lsls	r2, r3
 8006462:	4b17      	ldr	r3, [pc, #92]	@ (80064c0 <xTaskPriorityInherit+0xe8>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4313      	orrs	r3, r2
 8006468:	4a15      	ldr	r2, [pc, #84]	@ (80064c0 <xTaskPriorityInherit+0xe8>)
 800646a:	6013      	str	r3, [r2, #0]
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006470:	4613      	mov	r3, r2
 8006472:	009b      	lsls	r3, r3, #2
 8006474:	4413      	add	r3, r2
 8006476:	009b      	lsls	r3, r3, #2
 8006478:	4a10      	ldr	r2, [pc, #64]	@ (80064bc <xTaskPriorityInherit+0xe4>)
 800647a:	441a      	add	r2, r3
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	3304      	adds	r3, #4
 8006480:	4619      	mov	r1, r3
 8006482:	4610      	mov	r0, r2
 8006484:	f7fe fbd5 	bl	8004c32 <vListInsertEnd>
 8006488:	e004      	b.n	8006494 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800648a:	4b0b      	ldr	r3, [pc, #44]	@ (80064b8 <xTaskPriorityInherit+0xe0>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006494:	2301      	movs	r3, #1
 8006496:	60fb      	str	r3, [r7, #12]
 8006498:	e008      	b.n	80064ac <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800649e:	4b06      	ldr	r3, [pc, #24]	@ (80064b8 <xTaskPriorityInherit+0xe0>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a4:	429a      	cmp	r2, r3
 80064a6:	d201      	bcs.n	80064ac <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80064a8:	2301      	movs	r3, #1
 80064aa:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80064ac:	68fb      	ldr	r3, [r7, #12]
	}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3710      	adds	r7, #16
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
 80064b6:	bf00      	nop
 80064b8:	20000778 	.word	0x20000778
 80064bc:	2000077c 	.word	0x2000077c
 80064c0:	20000880 	.word	0x20000880

080064c4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b086      	sub	sp, #24
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80064d0:	2300      	movs	r3, #0
 80064d2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d070      	beq.n	80065bc <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80064da:	4b3b      	ldr	r3, [pc, #236]	@ (80065c8 <xTaskPriorityDisinherit+0x104>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	693a      	ldr	r2, [r7, #16]
 80064e0:	429a      	cmp	r2, r3
 80064e2:	d00b      	beq.n	80064fc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80064e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064e8:	f383 8811 	msr	BASEPRI, r3
 80064ec:	f3bf 8f6f 	isb	sy
 80064f0:	f3bf 8f4f 	dsb	sy
 80064f4:	60fb      	str	r3, [r7, #12]
}
 80064f6:	bf00      	nop
 80064f8:	bf00      	nop
 80064fa:	e7fd      	b.n	80064f8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006500:	2b00      	cmp	r3, #0
 8006502:	d10b      	bne.n	800651c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006508:	f383 8811 	msr	BASEPRI, r3
 800650c:	f3bf 8f6f 	isb	sy
 8006510:	f3bf 8f4f 	dsb	sy
 8006514:	60bb      	str	r3, [r7, #8]
}
 8006516:	bf00      	nop
 8006518:	bf00      	nop
 800651a:	e7fd      	b.n	8006518 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006520:	1e5a      	subs	r2, r3, #1
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800652e:	429a      	cmp	r2, r3
 8006530:	d044      	beq.n	80065bc <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006536:	2b00      	cmp	r3, #0
 8006538:	d140      	bne.n	80065bc <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	3304      	adds	r3, #4
 800653e:	4618      	mov	r0, r3
 8006540:	f7fe fbd4 	bl	8004cec <uxListRemove>
 8006544:	4603      	mov	r3, r0
 8006546:	2b00      	cmp	r3, #0
 8006548:	d115      	bne.n	8006576 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800654e:	491f      	ldr	r1, [pc, #124]	@ (80065cc <xTaskPriorityDisinherit+0x108>)
 8006550:	4613      	mov	r3, r2
 8006552:	009b      	lsls	r3, r3, #2
 8006554:	4413      	add	r3, r2
 8006556:	009b      	lsls	r3, r3, #2
 8006558:	440b      	add	r3, r1
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d10a      	bne.n	8006576 <xTaskPriorityDisinherit+0xb2>
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006564:	2201      	movs	r2, #1
 8006566:	fa02 f303 	lsl.w	r3, r2, r3
 800656a:	43da      	mvns	r2, r3
 800656c:	4b18      	ldr	r3, [pc, #96]	@ (80065d0 <xTaskPriorityDisinherit+0x10c>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4013      	ands	r3, r2
 8006572:	4a17      	ldr	r2, [pc, #92]	@ (80065d0 <xTaskPriorityDisinherit+0x10c>)
 8006574:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800657a:	693b      	ldr	r3, [r7, #16]
 800657c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006582:	f1c3 0207 	rsb	r2, r3, #7
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800658e:	2201      	movs	r2, #1
 8006590:	409a      	lsls	r2, r3
 8006592:	4b0f      	ldr	r3, [pc, #60]	@ (80065d0 <xTaskPriorityDisinherit+0x10c>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4313      	orrs	r3, r2
 8006598:	4a0d      	ldr	r2, [pc, #52]	@ (80065d0 <xTaskPriorityDisinherit+0x10c>)
 800659a:	6013      	str	r3, [r2, #0]
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065a0:	4613      	mov	r3, r2
 80065a2:	009b      	lsls	r3, r3, #2
 80065a4:	4413      	add	r3, r2
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	4a08      	ldr	r2, [pc, #32]	@ (80065cc <xTaskPriorityDisinherit+0x108>)
 80065aa:	441a      	add	r2, r3
 80065ac:	693b      	ldr	r3, [r7, #16]
 80065ae:	3304      	adds	r3, #4
 80065b0:	4619      	mov	r1, r3
 80065b2:	4610      	mov	r0, r2
 80065b4:	f7fe fb3d 	bl	8004c32 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80065b8:	2301      	movs	r3, #1
 80065ba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80065bc:	697b      	ldr	r3, [r7, #20]
	}
 80065be:	4618      	mov	r0, r3
 80065c0:	3718      	adds	r7, #24
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bd80      	pop	{r7, pc}
 80065c6:	bf00      	nop
 80065c8:	20000778 	.word	0x20000778
 80065cc:	2000077c 	.word	0x2000077c
 80065d0:	20000880 	.word	0x20000880

080065d4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b088      	sub	sp, #32
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80065e2:	2301      	movs	r3, #1
 80065e4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d079      	beq.n	80066e0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80065ec:	69bb      	ldr	r3, [r7, #24]
 80065ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d10b      	bne.n	800660c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80065f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065f8:	f383 8811 	msr	BASEPRI, r3
 80065fc:	f3bf 8f6f 	isb	sy
 8006600:	f3bf 8f4f 	dsb	sy
 8006604:	60fb      	str	r3, [r7, #12]
}
 8006606:	bf00      	nop
 8006608:	bf00      	nop
 800660a:	e7fd      	b.n	8006608 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800660c:	69bb      	ldr	r3, [r7, #24]
 800660e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006610:	683a      	ldr	r2, [r7, #0]
 8006612:	429a      	cmp	r2, r3
 8006614:	d902      	bls.n	800661c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	61fb      	str	r3, [r7, #28]
 800661a:	e002      	b.n	8006622 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800661c:	69bb      	ldr	r3, [r7, #24]
 800661e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006620:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006622:	69bb      	ldr	r3, [r7, #24]
 8006624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006626:	69fa      	ldr	r2, [r7, #28]
 8006628:	429a      	cmp	r2, r3
 800662a:	d059      	beq.n	80066e0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800662c:	69bb      	ldr	r3, [r7, #24]
 800662e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006630:	697a      	ldr	r2, [r7, #20]
 8006632:	429a      	cmp	r2, r3
 8006634:	d154      	bne.n	80066e0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006636:	4b2c      	ldr	r3, [pc, #176]	@ (80066e8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	69ba      	ldr	r2, [r7, #24]
 800663c:	429a      	cmp	r2, r3
 800663e:	d10b      	bne.n	8006658 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006644:	f383 8811 	msr	BASEPRI, r3
 8006648:	f3bf 8f6f 	isb	sy
 800664c:	f3bf 8f4f 	dsb	sy
 8006650:	60bb      	str	r3, [r7, #8]
}
 8006652:	bf00      	nop
 8006654:	bf00      	nop
 8006656:	e7fd      	b.n	8006654 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800665c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800665e:	69bb      	ldr	r3, [r7, #24]
 8006660:	69fa      	ldr	r2, [r7, #28]
 8006662:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006664:	69bb      	ldr	r3, [r7, #24]
 8006666:	699b      	ldr	r3, [r3, #24]
 8006668:	2b00      	cmp	r3, #0
 800666a:	db04      	blt.n	8006676 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	f1c3 0207 	rsb	r2, r3, #7
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006676:	69bb      	ldr	r3, [r7, #24]
 8006678:	6959      	ldr	r1, [r3, #20]
 800667a:	693a      	ldr	r2, [r7, #16]
 800667c:	4613      	mov	r3, r2
 800667e:	009b      	lsls	r3, r3, #2
 8006680:	4413      	add	r3, r2
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	4a19      	ldr	r2, [pc, #100]	@ (80066ec <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006686:	4413      	add	r3, r2
 8006688:	4299      	cmp	r1, r3
 800668a:	d129      	bne.n	80066e0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800668c:	69bb      	ldr	r3, [r7, #24]
 800668e:	3304      	adds	r3, #4
 8006690:	4618      	mov	r0, r3
 8006692:	f7fe fb2b 	bl	8004cec <uxListRemove>
 8006696:	4603      	mov	r3, r0
 8006698:	2b00      	cmp	r3, #0
 800669a:	d10a      	bne.n	80066b2 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800669c:	69bb      	ldr	r3, [r7, #24]
 800669e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066a0:	2201      	movs	r2, #1
 80066a2:	fa02 f303 	lsl.w	r3, r2, r3
 80066a6:	43da      	mvns	r2, r3
 80066a8:	4b11      	ldr	r3, [pc, #68]	@ (80066f0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4013      	ands	r3, r2
 80066ae:	4a10      	ldr	r2, [pc, #64]	@ (80066f0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80066b0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80066b2:	69bb      	ldr	r3, [r7, #24]
 80066b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b6:	2201      	movs	r2, #1
 80066b8:	409a      	lsls	r2, r3
 80066ba:	4b0d      	ldr	r3, [pc, #52]	@ (80066f0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4313      	orrs	r3, r2
 80066c0:	4a0b      	ldr	r2, [pc, #44]	@ (80066f0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80066c2:	6013      	str	r3, [r2, #0]
 80066c4:	69bb      	ldr	r3, [r7, #24]
 80066c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066c8:	4613      	mov	r3, r2
 80066ca:	009b      	lsls	r3, r3, #2
 80066cc:	4413      	add	r3, r2
 80066ce:	009b      	lsls	r3, r3, #2
 80066d0:	4a06      	ldr	r2, [pc, #24]	@ (80066ec <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80066d2:	441a      	add	r2, r3
 80066d4:	69bb      	ldr	r3, [r7, #24]
 80066d6:	3304      	adds	r3, #4
 80066d8:	4619      	mov	r1, r3
 80066da:	4610      	mov	r0, r2
 80066dc:	f7fe faa9 	bl	8004c32 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80066e0:	bf00      	nop
 80066e2:	3720      	adds	r7, #32
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}
 80066e8:	20000778 	.word	0x20000778
 80066ec:	2000077c 	.word	0x2000077c
 80066f0:	20000880 	.word	0x20000880

080066f4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80066f4:	b480      	push	{r7}
 80066f6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80066f8:	4b07      	ldr	r3, [pc, #28]	@ (8006718 <pvTaskIncrementMutexHeldCount+0x24>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d004      	beq.n	800670a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006700:	4b05      	ldr	r3, [pc, #20]	@ (8006718 <pvTaskIncrementMutexHeldCount+0x24>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006706:	3201      	adds	r2, #1
 8006708:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800670a:	4b03      	ldr	r3, [pc, #12]	@ (8006718 <pvTaskIncrementMutexHeldCount+0x24>)
 800670c:	681b      	ldr	r3, [r3, #0]
	}
 800670e:	4618      	mov	r0, r3
 8006710:	46bd      	mov	sp, r7
 8006712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006716:	4770      	bx	lr
 8006718:	20000778 	.word	0x20000778

0800671c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b084      	sub	sp, #16
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
 8006724:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006726:	4b29      	ldr	r3, [pc, #164]	@ (80067cc <prvAddCurrentTaskToDelayedList+0xb0>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800672c:	4b28      	ldr	r3, [pc, #160]	@ (80067d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	3304      	adds	r3, #4
 8006732:	4618      	mov	r0, r3
 8006734:	f7fe fada 	bl	8004cec <uxListRemove>
 8006738:	4603      	mov	r3, r0
 800673a:	2b00      	cmp	r3, #0
 800673c:	d10b      	bne.n	8006756 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800673e:	4b24      	ldr	r3, [pc, #144]	@ (80067d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006744:	2201      	movs	r2, #1
 8006746:	fa02 f303 	lsl.w	r3, r2, r3
 800674a:	43da      	mvns	r2, r3
 800674c:	4b21      	ldr	r3, [pc, #132]	@ (80067d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4013      	ands	r3, r2
 8006752:	4a20      	ldr	r2, [pc, #128]	@ (80067d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006754:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800675c:	d10a      	bne.n	8006774 <prvAddCurrentTaskToDelayedList+0x58>
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d007      	beq.n	8006774 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006764:	4b1a      	ldr	r3, [pc, #104]	@ (80067d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	3304      	adds	r3, #4
 800676a:	4619      	mov	r1, r3
 800676c:	481a      	ldr	r0, [pc, #104]	@ (80067d8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800676e:	f7fe fa60 	bl	8004c32 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006772:	e026      	b.n	80067c2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006774:	68fa      	ldr	r2, [r7, #12]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	4413      	add	r3, r2
 800677a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800677c:	4b14      	ldr	r3, [pc, #80]	@ (80067d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	68ba      	ldr	r2, [r7, #8]
 8006782:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006784:	68ba      	ldr	r2, [r7, #8]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	429a      	cmp	r2, r3
 800678a:	d209      	bcs.n	80067a0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800678c:	4b13      	ldr	r3, [pc, #76]	@ (80067dc <prvAddCurrentTaskToDelayedList+0xc0>)
 800678e:	681a      	ldr	r2, [r3, #0]
 8006790:	4b0f      	ldr	r3, [pc, #60]	@ (80067d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	3304      	adds	r3, #4
 8006796:	4619      	mov	r1, r3
 8006798:	4610      	mov	r0, r2
 800679a:	f7fe fa6e 	bl	8004c7a <vListInsert>
}
 800679e:	e010      	b.n	80067c2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067a0:	4b0f      	ldr	r3, [pc, #60]	@ (80067e0 <prvAddCurrentTaskToDelayedList+0xc4>)
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	4b0a      	ldr	r3, [pc, #40]	@ (80067d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	3304      	adds	r3, #4
 80067aa:	4619      	mov	r1, r3
 80067ac:	4610      	mov	r0, r2
 80067ae:	f7fe fa64 	bl	8004c7a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80067b2:	4b0c      	ldr	r3, [pc, #48]	@ (80067e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	68ba      	ldr	r2, [r7, #8]
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d202      	bcs.n	80067c2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80067bc:	4a09      	ldr	r2, [pc, #36]	@ (80067e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	6013      	str	r3, [r2, #0]
}
 80067c2:	bf00      	nop
 80067c4:	3710      	adds	r7, #16
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bd80      	pop	{r7, pc}
 80067ca:	bf00      	nop
 80067cc:	2000087c 	.word	0x2000087c
 80067d0:	20000778 	.word	0x20000778
 80067d4:	20000880 	.word	0x20000880
 80067d8:	20000864 	.word	0x20000864
 80067dc:	20000834 	.word	0x20000834
 80067e0:	20000830 	.word	0x20000830
 80067e4:	20000898 	.word	0x20000898

080067e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80067e8:	b480      	push	{r7}
 80067ea:	b085      	sub	sp, #20
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	60b9      	str	r1, [r7, #8]
 80067f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	3b04      	subs	r3, #4
 80067f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006800:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	3b04      	subs	r3, #4
 8006806:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	f023 0201 	bic.w	r2, r3, #1
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	3b04      	subs	r3, #4
 8006816:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006818:	4a0c      	ldr	r2, [pc, #48]	@ (800684c <pxPortInitialiseStack+0x64>)
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	3b14      	subs	r3, #20
 8006822:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006824:	687a      	ldr	r2, [r7, #4]
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	3b04      	subs	r3, #4
 800682e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f06f 0202 	mvn.w	r2, #2
 8006836:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	3b20      	subs	r3, #32
 800683c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800683e:	68fb      	ldr	r3, [r7, #12]
}
 8006840:	4618      	mov	r0, r3
 8006842:	3714      	adds	r7, #20
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr
 800684c:	08006851 	.word	0x08006851

08006850 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006850:	b480      	push	{r7}
 8006852:	b085      	sub	sp, #20
 8006854:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006856:	2300      	movs	r3, #0
 8006858:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800685a:	4b13      	ldr	r3, [pc, #76]	@ (80068a8 <prvTaskExitError+0x58>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006862:	d00b      	beq.n	800687c <prvTaskExitError+0x2c>
	__asm volatile
 8006864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006868:	f383 8811 	msr	BASEPRI, r3
 800686c:	f3bf 8f6f 	isb	sy
 8006870:	f3bf 8f4f 	dsb	sy
 8006874:	60fb      	str	r3, [r7, #12]
}
 8006876:	bf00      	nop
 8006878:	bf00      	nop
 800687a:	e7fd      	b.n	8006878 <prvTaskExitError+0x28>
	__asm volatile
 800687c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006880:	f383 8811 	msr	BASEPRI, r3
 8006884:	f3bf 8f6f 	isb	sy
 8006888:	f3bf 8f4f 	dsb	sy
 800688c:	60bb      	str	r3, [r7, #8]
}
 800688e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006890:	bf00      	nop
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d0fc      	beq.n	8006892 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006898:	bf00      	nop
 800689a:	bf00      	nop
 800689c:	3714      	adds	r7, #20
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr
 80068a6:	bf00      	nop
 80068a8:	20000014 	.word	0x20000014
 80068ac:	00000000 	.word	0x00000000

080068b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80068b0:	4b07      	ldr	r3, [pc, #28]	@ (80068d0 <pxCurrentTCBConst2>)
 80068b2:	6819      	ldr	r1, [r3, #0]
 80068b4:	6808      	ldr	r0, [r1, #0]
 80068b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068ba:	f380 8809 	msr	PSP, r0
 80068be:	f3bf 8f6f 	isb	sy
 80068c2:	f04f 0000 	mov.w	r0, #0
 80068c6:	f380 8811 	msr	BASEPRI, r0
 80068ca:	4770      	bx	lr
 80068cc:	f3af 8000 	nop.w

080068d0 <pxCurrentTCBConst2>:
 80068d0:	20000778 	.word	0x20000778
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80068d4:	bf00      	nop
 80068d6:	bf00      	nop

080068d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80068d8:	4808      	ldr	r0, [pc, #32]	@ (80068fc <prvPortStartFirstTask+0x24>)
 80068da:	6800      	ldr	r0, [r0, #0]
 80068dc:	6800      	ldr	r0, [r0, #0]
 80068de:	f380 8808 	msr	MSP, r0
 80068e2:	f04f 0000 	mov.w	r0, #0
 80068e6:	f380 8814 	msr	CONTROL, r0
 80068ea:	b662      	cpsie	i
 80068ec:	b661      	cpsie	f
 80068ee:	f3bf 8f4f 	dsb	sy
 80068f2:	f3bf 8f6f 	isb	sy
 80068f6:	df00      	svc	0
 80068f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80068fa:	bf00      	nop
 80068fc:	e000ed08 	.word	0xe000ed08

08006900 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b086      	sub	sp, #24
 8006904:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006906:	4b47      	ldr	r3, [pc, #284]	@ (8006a24 <xPortStartScheduler+0x124>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a47      	ldr	r2, [pc, #284]	@ (8006a28 <xPortStartScheduler+0x128>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d10b      	bne.n	8006928 <xPortStartScheduler+0x28>
	__asm volatile
 8006910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006914:	f383 8811 	msr	BASEPRI, r3
 8006918:	f3bf 8f6f 	isb	sy
 800691c:	f3bf 8f4f 	dsb	sy
 8006920:	60fb      	str	r3, [r7, #12]
}
 8006922:	bf00      	nop
 8006924:	bf00      	nop
 8006926:	e7fd      	b.n	8006924 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006928:	4b3e      	ldr	r3, [pc, #248]	@ (8006a24 <xPortStartScheduler+0x124>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	4a3f      	ldr	r2, [pc, #252]	@ (8006a2c <xPortStartScheduler+0x12c>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d10b      	bne.n	800694a <xPortStartScheduler+0x4a>
	__asm volatile
 8006932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006936:	f383 8811 	msr	BASEPRI, r3
 800693a:	f3bf 8f6f 	isb	sy
 800693e:	f3bf 8f4f 	dsb	sy
 8006942:	613b      	str	r3, [r7, #16]
}
 8006944:	bf00      	nop
 8006946:	bf00      	nop
 8006948:	e7fd      	b.n	8006946 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800694a:	4b39      	ldr	r3, [pc, #228]	@ (8006a30 <xPortStartScheduler+0x130>)
 800694c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	781b      	ldrb	r3, [r3, #0]
 8006952:	b2db      	uxtb	r3, r3
 8006954:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	22ff      	movs	r2, #255	@ 0xff
 800695a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	781b      	ldrb	r3, [r3, #0]
 8006960:	b2db      	uxtb	r3, r3
 8006962:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006964:	78fb      	ldrb	r3, [r7, #3]
 8006966:	b2db      	uxtb	r3, r3
 8006968:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800696c:	b2da      	uxtb	r2, r3
 800696e:	4b31      	ldr	r3, [pc, #196]	@ (8006a34 <xPortStartScheduler+0x134>)
 8006970:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006972:	4b31      	ldr	r3, [pc, #196]	@ (8006a38 <xPortStartScheduler+0x138>)
 8006974:	2207      	movs	r2, #7
 8006976:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006978:	e009      	b.n	800698e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800697a:	4b2f      	ldr	r3, [pc, #188]	@ (8006a38 <xPortStartScheduler+0x138>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	3b01      	subs	r3, #1
 8006980:	4a2d      	ldr	r2, [pc, #180]	@ (8006a38 <xPortStartScheduler+0x138>)
 8006982:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006984:	78fb      	ldrb	r3, [r7, #3]
 8006986:	b2db      	uxtb	r3, r3
 8006988:	005b      	lsls	r3, r3, #1
 800698a:	b2db      	uxtb	r3, r3
 800698c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800698e:	78fb      	ldrb	r3, [r7, #3]
 8006990:	b2db      	uxtb	r3, r3
 8006992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006996:	2b80      	cmp	r3, #128	@ 0x80
 8006998:	d0ef      	beq.n	800697a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800699a:	4b27      	ldr	r3, [pc, #156]	@ (8006a38 <xPortStartScheduler+0x138>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f1c3 0307 	rsb	r3, r3, #7
 80069a2:	2b04      	cmp	r3, #4
 80069a4:	d00b      	beq.n	80069be <xPortStartScheduler+0xbe>
	__asm volatile
 80069a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069aa:	f383 8811 	msr	BASEPRI, r3
 80069ae:	f3bf 8f6f 	isb	sy
 80069b2:	f3bf 8f4f 	dsb	sy
 80069b6:	60bb      	str	r3, [r7, #8]
}
 80069b8:	bf00      	nop
 80069ba:	bf00      	nop
 80069bc:	e7fd      	b.n	80069ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80069be:	4b1e      	ldr	r3, [pc, #120]	@ (8006a38 <xPortStartScheduler+0x138>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	021b      	lsls	r3, r3, #8
 80069c4:	4a1c      	ldr	r2, [pc, #112]	@ (8006a38 <xPortStartScheduler+0x138>)
 80069c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80069c8:	4b1b      	ldr	r3, [pc, #108]	@ (8006a38 <xPortStartScheduler+0x138>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80069d0:	4a19      	ldr	r2, [pc, #100]	@ (8006a38 <xPortStartScheduler+0x138>)
 80069d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	b2da      	uxtb	r2, r3
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80069dc:	4b17      	ldr	r3, [pc, #92]	@ (8006a3c <xPortStartScheduler+0x13c>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a16      	ldr	r2, [pc, #88]	@ (8006a3c <xPortStartScheduler+0x13c>)
 80069e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80069e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80069e8:	4b14      	ldr	r3, [pc, #80]	@ (8006a3c <xPortStartScheduler+0x13c>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a13      	ldr	r2, [pc, #76]	@ (8006a3c <xPortStartScheduler+0x13c>)
 80069ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80069f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80069f4:	f000 f8da 	bl	8006bac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80069f8:	4b11      	ldr	r3, [pc, #68]	@ (8006a40 <xPortStartScheduler+0x140>)
 80069fa:	2200      	movs	r2, #0
 80069fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80069fe:	f000 f8f9 	bl	8006bf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006a02:	4b10      	ldr	r3, [pc, #64]	@ (8006a44 <xPortStartScheduler+0x144>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a0f      	ldr	r2, [pc, #60]	@ (8006a44 <xPortStartScheduler+0x144>)
 8006a08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006a0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006a0e:	f7ff ff63 	bl	80068d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006a12:	f7ff fa4f 	bl	8005eb4 <vTaskSwitchContext>
	prvTaskExitError();
 8006a16:	f7ff ff1b 	bl	8006850 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006a1a:	2300      	movs	r3, #0
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	3718      	adds	r7, #24
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}
 8006a24:	e000ed00 	.word	0xe000ed00
 8006a28:	410fc271 	.word	0x410fc271
 8006a2c:	410fc270 	.word	0x410fc270
 8006a30:	e000e400 	.word	0xe000e400
 8006a34:	200008a4 	.word	0x200008a4
 8006a38:	200008a8 	.word	0x200008a8
 8006a3c:	e000ed20 	.word	0xe000ed20
 8006a40:	20000014 	.word	0x20000014
 8006a44:	e000ef34 	.word	0xe000ef34

08006a48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b083      	sub	sp, #12
 8006a4c:	af00      	add	r7, sp, #0
	__asm volatile
 8006a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a52:	f383 8811 	msr	BASEPRI, r3
 8006a56:	f3bf 8f6f 	isb	sy
 8006a5a:	f3bf 8f4f 	dsb	sy
 8006a5e:	607b      	str	r3, [r7, #4]
}
 8006a60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006a62:	4b10      	ldr	r3, [pc, #64]	@ (8006aa4 <vPortEnterCritical+0x5c>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	3301      	adds	r3, #1
 8006a68:	4a0e      	ldr	r2, [pc, #56]	@ (8006aa4 <vPortEnterCritical+0x5c>)
 8006a6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006a6c:	4b0d      	ldr	r3, [pc, #52]	@ (8006aa4 <vPortEnterCritical+0x5c>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	d110      	bne.n	8006a96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006a74:	4b0c      	ldr	r3, [pc, #48]	@ (8006aa8 <vPortEnterCritical+0x60>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	b2db      	uxtb	r3, r3
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d00b      	beq.n	8006a96 <vPortEnterCritical+0x4e>
	__asm volatile
 8006a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a82:	f383 8811 	msr	BASEPRI, r3
 8006a86:	f3bf 8f6f 	isb	sy
 8006a8a:	f3bf 8f4f 	dsb	sy
 8006a8e:	603b      	str	r3, [r7, #0]
}
 8006a90:	bf00      	nop
 8006a92:	bf00      	nop
 8006a94:	e7fd      	b.n	8006a92 <vPortEnterCritical+0x4a>
	}
}
 8006a96:	bf00      	nop
 8006a98:	370c      	adds	r7, #12
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr
 8006aa2:	bf00      	nop
 8006aa4:	20000014 	.word	0x20000014
 8006aa8:	e000ed04 	.word	0xe000ed04

08006aac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006aac:	b480      	push	{r7}
 8006aae:	b083      	sub	sp, #12
 8006ab0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006ab2:	4b12      	ldr	r3, [pc, #72]	@ (8006afc <vPortExitCritical+0x50>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d10b      	bne.n	8006ad2 <vPortExitCritical+0x26>
	__asm volatile
 8006aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006abe:	f383 8811 	msr	BASEPRI, r3
 8006ac2:	f3bf 8f6f 	isb	sy
 8006ac6:	f3bf 8f4f 	dsb	sy
 8006aca:	607b      	str	r3, [r7, #4]
}
 8006acc:	bf00      	nop
 8006ace:	bf00      	nop
 8006ad0:	e7fd      	b.n	8006ace <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8006afc <vPortExitCritical+0x50>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	3b01      	subs	r3, #1
 8006ad8:	4a08      	ldr	r2, [pc, #32]	@ (8006afc <vPortExitCritical+0x50>)
 8006ada:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006adc:	4b07      	ldr	r3, [pc, #28]	@ (8006afc <vPortExitCritical+0x50>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d105      	bne.n	8006af0 <vPortExitCritical+0x44>
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006aee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006af0:	bf00      	nop
 8006af2:	370c      	adds	r7, #12
 8006af4:	46bd      	mov	sp, r7
 8006af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afa:	4770      	bx	lr
 8006afc:	20000014 	.word	0x20000014

08006b00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006b00:	f3ef 8009 	mrs	r0, PSP
 8006b04:	f3bf 8f6f 	isb	sy
 8006b08:	4b15      	ldr	r3, [pc, #84]	@ (8006b60 <pxCurrentTCBConst>)
 8006b0a:	681a      	ldr	r2, [r3, #0]
 8006b0c:	f01e 0f10 	tst.w	lr, #16
 8006b10:	bf08      	it	eq
 8006b12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006b16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b1a:	6010      	str	r0, [r2, #0]
 8006b1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006b20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006b24:	f380 8811 	msr	BASEPRI, r0
 8006b28:	f3bf 8f4f 	dsb	sy
 8006b2c:	f3bf 8f6f 	isb	sy
 8006b30:	f7ff f9c0 	bl	8005eb4 <vTaskSwitchContext>
 8006b34:	f04f 0000 	mov.w	r0, #0
 8006b38:	f380 8811 	msr	BASEPRI, r0
 8006b3c:	bc09      	pop	{r0, r3}
 8006b3e:	6819      	ldr	r1, [r3, #0]
 8006b40:	6808      	ldr	r0, [r1, #0]
 8006b42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b46:	f01e 0f10 	tst.w	lr, #16
 8006b4a:	bf08      	it	eq
 8006b4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006b50:	f380 8809 	msr	PSP, r0
 8006b54:	f3bf 8f6f 	isb	sy
 8006b58:	4770      	bx	lr
 8006b5a:	bf00      	nop
 8006b5c:	f3af 8000 	nop.w

08006b60 <pxCurrentTCBConst>:
 8006b60:	20000778 	.word	0x20000778
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006b64:	bf00      	nop
 8006b66:	bf00      	nop

08006b68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b082      	sub	sp, #8
 8006b6c:	af00      	add	r7, sp, #0
	__asm volatile
 8006b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b72:	f383 8811 	msr	BASEPRI, r3
 8006b76:	f3bf 8f6f 	isb	sy
 8006b7a:	f3bf 8f4f 	dsb	sy
 8006b7e:	607b      	str	r3, [r7, #4]
}
 8006b80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006b82:	f7ff f8dd 	bl	8005d40 <xTaskIncrementTick>
 8006b86:	4603      	mov	r3, r0
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d003      	beq.n	8006b94 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006b8c:	4b06      	ldr	r3, [pc, #24]	@ (8006ba8 <SysTick_Handler+0x40>)
 8006b8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b92:	601a      	str	r2, [r3, #0]
 8006b94:	2300      	movs	r3, #0
 8006b96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	f383 8811 	msr	BASEPRI, r3
}
 8006b9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006ba0:	bf00      	nop
 8006ba2:	3708      	adds	r7, #8
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}
 8006ba8:	e000ed04 	.word	0xe000ed04

08006bac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006bac:	b480      	push	{r7}
 8006bae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8006be0 <vPortSetupTimerInterrupt+0x34>)
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8006be4 <vPortSetupTimerInterrupt+0x38>)
 8006bb8:	2200      	movs	r2, #0
 8006bba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8006be8 <vPortSetupTimerInterrupt+0x3c>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a0a      	ldr	r2, [pc, #40]	@ (8006bec <vPortSetupTimerInterrupt+0x40>)
 8006bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8006bc6:	099b      	lsrs	r3, r3, #6
 8006bc8:	4a09      	ldr	r2, [pc, #36]	@ (8006bf0 <vPortSetupTimerInterrupt+0x44>)
 8006bca:	3b01      	subs	r3, #1
 8006bcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006bce:	4b04      	ldr	r3, [pc, #16]	@ (8006be0 <vPortSetupTimerInterrupt+0x34>)
 8006bd0:	2207      	movs	r2, #7
 8006bd2:	601a      	str	r2, [r3, #0]
}
 8006bd4:	bf00      	nop
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bdc:	4770      	bx	lr
 8006bde:	bf00      	nop
 8006be0:	e000e010 	.word	0xe000e010
 8006be4:	e000e018 	.word	0xe000e018
 8006be8:	20000008 	.word	0x20000008
 8006bec:	10624dd3 	.word	0x10624dd3
 8006bf0:	e000e014 	.word	0xe000e014

08006bf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006bf4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006c04 <vPortEnableVFP+0x10>
 8006bf8:	6801      	ldr	r1, [r0, #0]
 8006bfa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006bfe:	6001      	str	r1, [r0, #0]
 8006c00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006c02:	bf00      	nop
 8006c04:	e000ed88 	.word	0xe000ed88

08006c08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b08a      	sub	sp, #40	@ 0x28
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006c10:	2300      	movs	r3, #0
 8006c12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006c14:	f7fe ffe8 	bl	8005be8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006c18:	4b5c      	ldr	r3, [pc, #368]	@ (8006d8c <pvPortMalloc+0x184>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d101      	bne.n	8006c24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006c20:	f000 f924 	bl	8006e6c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006c24:	4b5a      	ldr	r3, [pc, #360]	@ (8006d90 <pvPortMalloc+0x188>)
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	4013      	ands	r3, r2
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	f040 8095 	bne.w	8006d5c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d01e      	beq.n	8006c76 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006c38:	2208      	movs	r2, #8
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	4413      	add	r3, r2
 8006c3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f003 0307 	and.w	r3, r3, #7
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d015      	beq.n	8006c76 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f023 0307 	bic.w	r3, r3, #7
 8006c50:	3308      	adds	r3, #8
 8006c52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f003 0307 	and.w	r3, r3, #7
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d00b      	beq.n	8006c76 <pvPortMalloc+0x6e>
	__asm volatile
 8006c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c62:	f383 8811 	msr	BASEPRI, r3
 8006c66:	f3bf 8f6f 	isb	sy
 8006c6a:	f3bf 8f4f 	dsb	sy
 8006c6e:	617b      	str	r3, [r7, #20]
}
 8006c70:	bf00      	nop
 8006c72:	bf00      	nop
 8006c74:	e7fd      	b.n	8006c72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d06f      	beq.n	8006d5c <pvPortMalloc+0x154>
 8006c7c:	4b45      	ldr	r3, [pc, #276]	@ (8006d94 <pvPortMalloc+0x18c>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	687a      	ldr	r2, [r7, #4]
 8006c82:	429a      	cmp	r2, r3
 8006c84:	d86a      	bhi.n	8006d5c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006c86:	4b44      	ldr	r3, [pc, #272]	@ (8006d98 <pvPortMalloc+0x190>)
 8006c88:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006c8a:	4b43      	ldr	r3, [pc, #268]	@ (8006d98 <pvPortMalloc+0x190>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c90:	e004      	b.n	8006c9c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c94:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	687a      	ldr	r2, [r7, #4]
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	d903      	bls.n	8006cae <pvPortMalloc+0xa6>
 8006ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d1f1      	bne.n	8006c92 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006cae:	4b37      	ldr	r3, [pc, #220]	@ (8006d8c <pvPortMalloc+0x184>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d051      	beq.n	8006d5c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006cb8:	6a3b      	ldr	r3, [r7, #32]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	2208      	movs	r2, #8
 8006cbe:	4413      	add	r3, r2
 8006cc0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	6a3b      	ldr	r3, [r7, #32]
 8006cc8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ccc:	685a      	ldr	r2, [r3, #4]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	1ad2      	subs	r2, r2, r3
 8006cd2:	2308      	movs	r3, #8
 8006cd4:	005b      	lsls	r3, r3, #1
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d920      	bls.n	8006d1c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006cda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4413      	add	r3, r2
 8006ce0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ce2:	69bb      	ldr	r3, [r7, #24]
 8006ce4:	f003 0307 	and.w	r3, r3, #7
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d00b      	beq.n	8006d04 <pvPortMalloc+0xfc>
	__asm volatile
 8006cec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cf0:	f383 8811 	msr	BASEPRI, r3
 8006cf4:	f3bf 8f6f 	isb	sy
 8006cf8:	f3bf 8f4f 	dsb	sy
 8006cfc:	613b      	str	r3, [r7, #16]
}
 8006cfe:	bf00      	nop
 8006d00:	bf00      	nop
 8006d02:	e7fd      	b.n	8006d00 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d06:	685a      	ldr	r2, [r3, #4]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	1ad2      	subs	r2, r2, r3
 8006d0c:	69bb      	ldr	r3, [r7, #24]
 8006d0e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d12:	687a      	ldr	r2, [r7, #4]
 8006d14:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006d16:	69b8      	ldr	r0, [r7, #24]
 8006d18:	f000 f90a 	bl	8006f30 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8006d94 <pvPortMalloc+0x18c>)
 8006d1e:	681a      	ldr	r2, [r3, #0]
 8006d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	1ad3      	subs	r3, r2, r3
 8006d26:	4a1b      	ldr	r2, [pc, #108]	@ (8006d94 <pvPortMalloc+0x18c>)
 8006d28:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006d2a:	4b1a      	ldr	r3, [pc, #104]	@ (8006d94 <pvPortMalloc+0x18c>)
 8006d2c:	681a      	ldr	r2, [r3, #0]
 8006d2e:	4b1b      	ldr	r3, [pc, #108]	@ (8006d9c <pvPortMalloc+0x194>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	429a      	cmp	r2, r3
 8006d34:	d203      	bcs.n	8006d3e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006d36:	4b17      	ldr	r3, [pc, #92]	@ (8006d94 <pvPortMalloc+0x18c>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a18      	ldr	r2, [pc, #96]	@ (8006d9c <pvPortMalloc+0x194>)
 8006d3c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d40:	685a      	ldr	r2, [r3, #4]
 8006d42:	4b13      	ldr	r3, [pc, #76]	@ (8006d90 <pvPortMalloc+0x188>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	431a      	orrs	r2, r3
 8006d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d4a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d4e:	2200      	movs	r2, #0
 8006d50:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006d52:	4b13      	ldr	r3, [pc, #76]	@ (8006da0 <pvPortMalloc+0x198>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	3301      	adds	r3, #1
 8006d58:	4a11      	ldr	r2, [pc, #68]	@ (8006da0 <pvPortMalloc+0x198>)
 8006d5a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006d5c:	f7fe ff52 	bl	8005c04 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d60:	69fb      	ldr	r3, [r7, #28]
 8006d62:	f003 0307 	and.w	r3, r3, #7
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d00b      	beq.n	8006d82 <pvPortMalloc+0x17a>
	__asm volatile
 8006d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d6e:	f383 8811 	msr	BASEPRI, r3
 8006d72:	f3bf 8f6f 	isb	sy
 8006d76:	f3bf 8f4f 	dsb	sy
 8006d7a:	60fb      	str	r3, [r7, #12]
}
 8006d7c:	bf00      	nop
 8006d7e:	bf00      	nop
 8006d80:	e7fd      	b.n	8006d7e <pvPortMalloc+0x176>
	return pvReturn;
 8006d82:	69fb      	ldr	r3, [r7, #28]
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3728      	adds	r7, #40	@ 0x28
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}
 8006d8c:	2000cc04 	.word	0x2000cc04
 8006d90:	2000cc18 	.word	0x2000cc18
 8006d94:	2000cc08 	.word	0x2000cc08
 8006d98:	2000cbfc 	.word	0x2000cbfc
 8006d9c:	2000cc0c 	.word	0x2000cc0c
 8006da0:	2000cc10 	.word	0x2000cc10

08006da4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b086      	sub	sp, #24
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d04f      	beq.n	8006e56 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006db6:	2308      	movs	r3, #8
 8006db8:	425b      	negs	r3, r3
 8006dba:	697a      	ldr	r2, [r7, #20]
 8006dbc:	4413      	add	r3, r2
 8006dbe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	685a      	ldr	r2, [r3, #4]
 8006dc8:	4b25      	ldr	r3, [pc, #148]	@ (8006e60 <vPortFree+0xbc>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4013      	ands	r3, r2
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d10b      	bne.n	8006dea <vPortFree+0x46>
	__asm volatile
 8006dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dd6:	f383 8811 	msr	BASEPRI, r3
 8006dda:	f3bf 8f6f 	isb	sy
 8006dde:	f3bf 8f4f 	dsb	sy
 8006de2:	60fb      	str	r3, [r7, #12]
}
 8006de4:	bf00      	nop
 8006de6:	bf00      	nop
 8006de8:	e7fd      	b.n	8006de6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d00b      	beq.n	8006e0a <vPortFree+0x66>
	__asm volatile
 8006df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df6:	f383 8811 	msr	BASEPRI, r3
 8006dfa:	f3bf 8f6f 	isb	sy
 8006dfe:	f3bf 8f4f 	dsb	sy
 8006e02:	60bb      	str	r3, [r7, #8]
}
 8006e04:	bf00      	nop
 8006e06:	bf00      	nop
 8006e08:	e7fd      	b.n	8006e06 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	685a      	ldr	r2, [r3, #4]
 8006e0e:	4b14      	ldr	r3, [pc, #80]	@ (8006e60 <vPortFree+0xbc>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4013      	ands	r3, r2
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d01e      	beq.n	8006e56 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d11a      	bne.n	8006e56 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	685a      	ldr	r2, [r3, #4]
 8006e24:	4b0e      	ldr	r3, [pc, #56]	@ (8006e60 <vPortFree+0xbc>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	43db      	mvns	r3, r3
 8006e2a:	401a      	ands	r2, r3
 8006e2c:	693b      	ldr	r3, [r7, #16]
 8006e2e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006e30:	f7fe feda 	bl	8005be8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	685a      	ldr	r2, [r3, #4]
 8006e38:	4b0a      	ldr	r3, [pc, #40]	@ (8006e64 <vPortFree+0xc0>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4413      	add	r3, r2
 8006e3e:	4a09      	ldr	r2, [pc, #36]	@ (8006e64 <vPortFree+0xc0>)
 8006e40:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006e42:	6938      	ldr	r0, [r7, #16]
 8006e44:	f000 f874 	bl	8006f30 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006e48:	4b07      	ldr	r3, [pc, #28]	@ (8006e68 <vPortFree+0xc4>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	3301      	adds	r3, #1
 8006e4e:	4a06      	ldr	r2, [pc, #24]	@ (8006e68 <vPortFree+0xc4>)
 8006e50:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006e52:	f7fe fed7 	bl	8005c04 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006e56:	bf00      	nop
 8006e58:	3718      	adds	r7, #24
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}
 8006e5e:	bf00      	nop
 8006e60:	2000cc18 	.word	0x2000cc18
 8006e64:	2000cc08 	.word	0x2000cc08
 8006e68:	2000cc14 	.word	0x2000cc14

08006e6c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b085      	sub	sp, #20
 8006e70:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006e72:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8006e76:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006e78:	4b27      	ldr	r3, [pc, #156]	@ (8006f18 <prvHeapInit+0xac>)
 8006e7a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	f003 0307 	and.w	r3, r3, #7
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d00c      	beq.n	8006ea0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	3307      	adds	r3, #7
 8006e8a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	f023 0307 	bic.w	r3, r3, #7
 8006e92:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006e94:	68ba      	ldr	r2, [r7, #8]
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	1ad3      	subs	r3, r2, r3
 8006e9a:	4a1f      	ldr	r2, [pc, #124]	@ (8006f18 <prvHeapInit+0xac>)
 8006e9c:	4413      	add	r3, r2
 8006e9e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006ea4:	4a1d      	ldr	r2, [pc, #116]	@ (8006f1c <prvHeapInit+0xb0>)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006eaa:	4b1c      	ldr	r3, [pc, #112]	@ (8006f1c <prvHeapInit+0xb0>)
 8006eac:	2200      	movs	r2, #0
 8006eae:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	68ba      	ldr	r2, [r7, #8]
 8006eb4:	4413      	add	r3, r2
 8006eb6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006eb8:	2208      	movs	r2, #8
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	1a9b      	subs	r3, r3, r2
 8006ebe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	f023 0307 	bic.w	r3, r3, #7
 8006ec6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	4a15      	ldr	r2, [pc, #84]	@ (8006f20 <prvHeapInit+0xb4>)
 8006ecc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006ece:	4b14      	ldr	r3, [pc, #80]	@ (8006f20 <prvHeapInit+0xb4>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006ed6:	4b12      	ldr	r3, [pc, #72]	@ (8006f20 <prvHeapInit+0xb4>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	2200      	movs	r2, #0
 8006edc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	68fa      	ldr	r2, [r7, #12]
 8006ee6:	1ad2      	subs	r2, r2, r3
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006eec:	4b0c      	ldr	r3, [pc, #48]	@ (8006f20 <prvHeapInit+0xb4>)
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	4a0a      	ldr	r2, [pc, #40]	@ (8006f24 <prvHeapInit+0xb8>)
 8006efa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	4a09      	ldr	r2, [pc, #36]	@ (8006f28 <prvHeapInit+0xbc>)
 8006f02:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006f04:	4b09      	ldr	r3, [pc, #36]	@ (8006f2c <prvHeapInit+0xc0>)
 8006f06:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006f0a:	601a      	str	r2, [r3, #0]
}
 8006f0c:	bf00      	nop
 8006f0e:	3714      	adds	r7, #20
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr
 8006f18:	200008ac 	.word	0x200008ac
 8006f1c:	2000cbfc 	.word	0x2000cbfc
 8006f20:	2000cc04 	.word	0x2000cc04
 8006f24:	2000cc0c 	.word	0x2000cc0c
 8006f28:	2000cc08 	.word	0x2000cc08
 8006f2c:	2000cc18 	.word	0x2000cc18

08006f30 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006f30:	b480      	push	{r7}
 8006f32:	b085      	sub	sp, #20
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006f38:	4b28      	ldr	r3, [pc, #160]	@ (8006fdc <prvInsertBlockIntoFreeList+0xac>)
 8006f3a:	60fb      	str	r3, [r7, #12]
 8006f3c:	e002      	b.n	8006f44 <prvInsertBlockIntoFreeList+0x14>
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	60fb      	str	r3, [r7, #12]
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	687a      	ldr	r2, [r7, #4]
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	d8f7      	bhi.n	8006f3e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	68ba      	ldr	r2, [r7, #8]
 8006f58:	4413      	add	r3, r2
 8006f5a:	687a      	ldr	r2, [r7, #4]
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	d108      	bne.n	8006f72 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	685a      	ldr	r2, [r3, #4]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	685b      	ldr	r3, [r3, #4]
 8006f68:	441a      	add	r2, r3
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	68ba      	ldr	r2, [r7, #8]
 8006f7c:	441a      	add	r2, r3
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	429a      	cmp	r2, r3
 8006f84:	d118      	bne.n	8006fb8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681a      	ldr	r2, [r3, #0]
 8006f8a:	4b15      	ldr	r3, [pc, #84]	@ (8006fe0 <prvInsertBlockIntoFreeList+0xb0>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	429a      	cmp	r2, r3
 8006f90:	d00d      	beq.n	8006fae <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	685a      	ldr	r2, [r3, #4]
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	441a      	add	r2, r3
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	601a      	str	r2, [r3, #0]
 8006fac:	e008      	b.n	8006fc0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006fae:	4b0c      	ldr	r3, [pc, #48]	@ (8006fe0 <prvInsertBlockIntoFreeList+0xb0>)
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	601a      	str	r2, [r3, #0]
 8006fb6:	e003      	b.n	8006fc0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681a      	ldr	r2, [r3, #0]
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006fc0:	68fa      	ldr	r2, [r7, #12]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	429a      	cmp	r2, r3
 8006fc6:	d002      	beq.n	8006fce <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	687a      	ldr	r2, [r7, #4]
 8006fcc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006fce:	bf00      	nop
 8006fd0:	3714      	adds	r7, #20
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop
 8006fdc:	2000cbfc 	.word	0x2000cbfc
 8006fe0:	2000cc04 	.word	0x2000cc04

08006fe4 <atoi>:
 8006fe4:	220a      	movs	r2, #10
 8006fe6:	2100      	movs	r1, #0
 8006fe8:	f000 b87a 	b.w	80070e0 <strtol>

08006fec <_strtol_l.isra.0>:
 8006fec:	2b24      	cmp	r3, #36	@ 0x24
 8006fee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ff2:	4686      	mov	lr, r0
 8006ff4:	4690      	mov	r8, r2
 8006ff6:	d801      	bhi.n	8006ffc <_strtol_l.isra.0+0x10>
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d106      	bne.n	800700a <_strtol_l.isra.0+0x1e>
 8006ffc:	f000 fb66 	bl	80076cc <__errno>
 8007000:	2316      	movs	r3, #22
 8007002:	6003      	str	r3, [r0, #0]
 8007004:	2000      	movs	r0, #0
 8007006:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800700a:	4834      	ldr	r0, [pc, #208]	@ (80070dc <_strtol_l.isra.0+0xf0>)
 800700c:	460d      	mov	r5, r1
 800700e:	462a      	mov	r2, r5
 8007010:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007014:	5d06      	ldrb	r6, [r0, r4]
 8007016:	f016 0608 	ands.w	r6, r6, #8
 800701a:	d1f8      	bne.n	800700e <_strtol_l.isra.0+0x22>
 800701c:	2c2d      	cmp	r4, #45	@ 0x2d
 800701e:	d110      	bne.n	8007042 <_strtol_l.isra.0+0x56>
 8007020:	782c      	ldrb	r4, [r5, #0]
 8007022:	2601      	movs	r6, #1
 8007024:	1c95      	adds	r5, r2, #2
 8007026:	f033 0210 	bics.w	r2, r3, #16
 800702a:	d115      	bne.n	8007058 <_strtol_l.isra.0+0x6c>
 800702c:	2c30      	cmp	r4, #48	@ 0x30
 800702e:	d10d      	bne.n	800704c <_strtol_l.isra.0+0x60>
 8007030:	782a      	ldrb	r2, [r5, #0]
 8007032:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007036:	2a58      	cmp	r2, #88	@ 0x58
 8007038:	d108      	bne.n	800704c <_strtol_l.isra.0+0x60>
 800703a:	786c      	ldrb	r4, [r5, #1]
 800703c:	3502      	adds	r5, #2
 800703e:	2310      	movs	r3, #16
 8007040:	e00a      	b.n	8007058 <_strtol_l.isra.0+0x6c>
 8007042:	2c2b      	cmp	r4, #43	@ 0x2b
 8007044:	bf04      	itt	eq
 8007046:	782c      	ldrbeq	r4, [r5, #0]
 8007048:	1c95      	addeq	r5, r2, #2
 800704a:	e7ec      	b.n	8007026 <_strtol_l.isra.0+0x3a>
 800704c:	2b00      	cmp	r3, #0
 800704e:	d1f6      	bne.n	800703e <_strtol_l.isra.0+0x52>
 8007050:	2c30      	cmp	r4, #48	@ 0x30
 8007052:	bf14      	ite	ne
 8007054:	230a      	movne	r3, #10
 8007056:	2308      	moveq	r3, #8
 8007058:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800705c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007060:	2200      	movs	r2, #0
 8007062:	fbbc f9f3 	udiv	r9, ip, r3
 8007066:	4610      	mov	r0, r2
 8007068:	fb03 ca19 	mls	sl, r3, r9, ip
 800706c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007070:	2f09      	cmp	r7, #9
 8007072:	d80f      	bhi.n	8007094 <_strtol_l.isra.0+0xa8>
 8007074:	463c      	mov	r4, r7
 8007076:	42a3      	cmp	r3, r4
 8007078:	dd1b      	ble.n	80070b2 <_strtol_l.isra.0+0xc6>
 800707a:	1c57      	adds	r7, r2, #1
 800707c:	d007      	beq.n	800708e <_strtol_l.isra.0+0xa2>
 800707e:	4581      	cmp	r9, r0
 8007080:	d314      	bcc.n	80070ac <_strtol_l.isra.0+0xc0>
 8007082:	d101      	bne.n	8007088 <_strtol_l.isra.0+0x9c>
 8007084:	45a2      	cmp	sl, r4
 8007086:	db11      	blt.n	80070ac <_strtol_l.isra.0+0xc0>
 8007088:	fb00 4003 	mla	r0, r0, r3, r4
 800708c:	2201      	movs	r2, #1
 800708e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007092:	e7eb      	b.n	800706c <_strtol_l.isra.0+0x80>
 8007094:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007098:	2f19      	cmp	r7, #25
 800709a:	d801      	bhi.n	80070a0 <_strtol_l.isra.0+0xb4>
 800709c:	3c37      	subs	r4, #55	@ 0x37
 800709e:	e7ea      	b.n	8007076 <_strtol_l.isra.0+0x8a>
 80070a0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80070a4:	2f19      	cmp	r7, #25
 80070a6:	d804      	bhi.n	80070b2 <_strtol_l.isra.0+0xc6>
 80070a8:	3c57      	subs	r4, #87	@ 0x57
 80070aa:	e7e4      	b.n	8007076 <_strtol_l.isra.0+0x8a>
 80070ac:	f04f 32ff 	mov.w	r2, #4294967295
 80070b0:	e7ed      	b.n	800708e <_strtol_l.isra.0+0xa2>
 80070b2:	1c53      	adds	r3, r2, #1
 80070b4:	d108      	bne.n	80070c8 <_strtol_l.isra.0+0xdc>
 80070b6:	2322      	movs	r3, #34	@ 0x22
 80070b8:	f8ce 3000 	str.w	r3, [lr]
 80070bc:	4660      	mov	r0, ip
 80070be:	f1b8 0f00 	cmp.w	r8, #0
 80070c2:	d0a0      	beq.n	8007006 <_strtol_l.isra.0+0x1a>
 80070c4:	1e69      	subs	r1, r5, #1
 80070c6:	e006      	b.n	80070d6 <_strtol_l.isra.0+0xea>
 80070c8:	b106      	cbz	r6, 80070cc <_strtol_l.isra.0+0xe0>
 80070ca:	4240      	negs	r0, r0
 80070cc:	f1b8 0f00 	cmp.w	r8, #0
 80070d0:	d099      	beq.n	8007006 <_strtol_l.isra.0+0x1a>
 80070d2:	2a00      	cmp	r2, #0
 80070d4:	d1f6      	bne.n	80070c4 <_strtol_l.isra.0+0xd8>
 80070d6:	f8c8 1000 	str.w	r1, [r8]
 80070da:	e794      	b.n	8007006 <_strtol_l.isra.0+0x1a>
 80070dc:	08008769 	.word	0x08008769

080070e0 <strtol>:
 80070e0:	4613      	mov	r3, r2
 80070e2:	460a      	mov	r2, r1
 80070e4:	4601      	mov	r1, r0
 80070e6:	4802      	ldr	r0, [pc, #8]	@ (80070f0 <strtol+0x10>)
 80070e8:	6800      	ldr	r0, [r0, #0]
 80070ea:	f7ff bf7f 	b.w	8006fec <_strtol_l.isra.0>
 80070ee:	bf00      	nop
 80070f0:	20000024 	.word	0x20000024

080070f4 <std>:
 80070f4:	2300      	movs	r3, #0
 80070f6:	b510      	push	{r4, lr}
 80070f8:	4604      	mov	r4, r0
 80070fa:	e9c0 3300 	strd	r3, r3, [r0]
 80070fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007102:	6083      	str	r3, [r0, #8]
 8007104:	8181      	strh	r1, [r0, #12]
 8007106:	6643      	str	r3, [r0, #100]	@ 0x64
 8007108:	81c2      	strh	r2, [r0, #14]
 800710a:	6183      	str	r3, [r0, #24]
 800710c:	4619      	mov	r1, r3
 800710e:	2208      	movs	r2, #8
 8007110:	305c      	adds	r0, #92	@ 0x5c
 8007112:	f000 fa2f 	bl	8007574 <memset>
 8007116:	4b0d      	ldr	r3, [pc, #52]	@ (800714c <std+0x58>)
 8007118:	6263      	str	r3, [r4, #36]	@ 0x24
 800711a:	4b0d      	ldr	r3, [pc, #52]	@ (8007150 <std+0x5c>)
 800711c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800711e:	4b0d      	ldr	r3, [pc, #52]	@ (8007154 <std+0x60>)
 8007120:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007122:	4b0d      	ldr	r3, [pc, #52]	@ (8007158 <std+0x64>)
 8007124:	6323      	str	r3, [r4, #48]	@ 0x30
 8007126:	4b0d      	ldr	r3, [pc, #52]	@ (800715c <std+0x68>)
 8007128:	6224      	str	r4, [r4, #32]
 800712a:	429c      	cmp	r4, r3
 800712c:	d006      	beq.n	800713c <std+0x48>
 800712e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007132:	4294      	cmp	r4, r2
 8007134:	d002      	beq.n	800713c <std+0x48>
 8007136:	33d0      	adds	r3, #208	@ 0xd0
 8007138:	429c      	cmp	r4, r3
 800713a:	d105      	bne.n	8007148 <std+0x54>
 800713c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007144:	f000 baec 	b.w	8007720 <__retarget_lock_init_recursive>
 8007148:	bd10      	pop	{r4, pc}
 800714a:	bf00      	nop
 800714c:	080073c5 	.word	0x080073c5
 8007150:	080073e7 	.word	0x080073e7
 8007154:	0800741f 	.word	0x0800741f
 8007158:	08007443 	.word	0x08007443
 800715c:	2000cc1c 	.word	0x2000cc1c

08007160 <stdio_exit_handler>:
 8007160:	4a02      	ldr	r2, [pc, #8]	@ (800716c <stdio_exit_handler+0xc>)
 8007162:	4903      	ldr	r1, [pc, #12]	@ (8007170 <stdio_exit_handler+0x10>)
 8007164:	4803      	ldr	r0, [pc, #12]	@ (8007174 <stdio_exit_handler+0x14>)
 8007166:	f000 b869 	b.w	800723c <_fwalk_sglue>
 800716a:	bf00      	nop
 800716c:	20000018 	.word	0x20000018
 8007170:	08008289 	.word	0x08008289
 8007174:	20000028 	.word	0x20000028

08007178 <cleanup_stdio>:
 8007178:	6841      	ldr	r1, [r0, #4]
 800717a:	4b0c      	ldr	r3, [pc, #48]	@ (80071ac <cleanup_stdio+0x34>)
 800717c:	4299      	cmp	r1, r3
 800717e:	b510      	push	{r4, lr}
 8007180:	4604      	mov	r4, r0
 8007182:	d001      	beq.n	8007188 <cleanup_stdio+0x10>
 8007184:	f001 f880 	bl	8008288 <_fflush_r>
 8007188:	68a1      	ldr	r1, [r4, #8]
 800718a:	4b09      	ldr	r3, [pc, #36]	@ (80071b0 <cleanup_stdio+0x38>)
 800718c:	4299      	cmp	r1, r3
 800718e:	d002      	beq.n	8007196 <cleanup_stdio+0x1e>
 8007190:	4620      	mov	r0, r4
 8007192:	f001 f879 	bl	8008288 <_fflush_r>
 8007196:	68e1      	ldr	r1, [r4, #12]
 8007198:	4b06      	ldr	r3, [pc, #24]	@ (80071b4 <cleanup_stdio+0x3c>)
 800719a:	4299      	cmp	r1, r3
 800719c:	d004      	beq.n	80071a8 <cleanup_stdio+0x30>
 800719e:	4620      	mov	r0, r4
 80071a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071a4:	f001 b870 	b.w	8008288 <_fflush_r>
 80071a8:	bd10      	pop	{r4, pc}
 80071aa:	bf00      	nop
 80071ac:	2000cc1c 	.word	0x2000cc1c
 80071b0:	2000cc84 	.word	0x2000cc84
 80071b4:	2000ccec 	.word	0x2000ccec

080071b8 <global_stdio_init.part.0>:
 80071b8:	b510      	push	{r4, lr}
 80071ba:	4b0b      	ldr	r3, [pc, #44]	@ (80071e8 <global_stdio_init.part.0+0x30>)
 80071bc:	4c0b      	ldr	r4, [pc, #44]	@ (80071ec <global_stdio_init.part.0+0x34>)
 80071be:	4a0c      	ldr	r2, [pc, #48]	@ (80071f0 <global_stdio_init.part.0+0x38>)
 80071c0:	601a      	str	r2, [r3, #0]
 80071c2:	4620      	mov	r0, r4
 80071c4:	2200      	movs	r2, #0
 80071c6:	2104      	movs	r1, #4
 80071c8:	f7ff ff94 	bl	80070f4 <std>
 80071cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80071d0:	2201      	movs	r2, #1
 80071d2:	2109      	movs	r1, #9
 80071d4:	f7ff ff8e 	bl	80070f4 <std>
 80071d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80071dc:	2202      	movs	r2, #2
 80071de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071e2:	2112      	movs	r1, #18
 80071e4:	f7ff bf86 	b.w	80070f4 <std>
 80071e8:	2000cd54 	.word	0x2000cd54
 80071ec:	2000cc1c 	.word	0x2000cc1c
 80071f0:	08007161 	.word	0x08007161

080071f4 <__sfp_lock_acquire>:
 80071f4:	4801      	ldr	r0, [pc, #4]	@ (80071fc <__sfp_lock_acquire+0x8>)
 80071f6:	f000 ba94 	b.w	8007722 <__retarget_lock_acquire_recursive>
 80071fa:	bf00      	nop
 80071fc:	2000cd5d 	.word	0x2000cd5d

08007200 <__sfp_lock_release>:
 8007200:	4801      	ldr	r0, [pc, #4]	@ (8007208 <__sfp_lock_release+0x8>)
 8007202:	f000 ba8f 	b.w	8007724 <__retarget_lock_release_recursive>
 8007206:	bf00      	nop
 8007208:	2000cd5d 	.word	0x2000cd5d

0800720c <__sinit>:
 800720c:	b510      	push	{r4, lr}
 800720e:	4604      	mov	r4, r0
 8007210:	f7ff fff0 	bl	80071f4 <__sfp_lock_acquire>
 8007214:	6a23      	ldr	r3, [r4, #32]
 8007216:	b11b      	cbz	r3, 8007220 <__sinit+0x14>
 8007218:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800721c:	f7ff bff0 	b.w	8007200 <__sfp_lock_release>
 8007220:	4b04      	ldr	r3, [pc, #16]	@ (8007234 <__sinit+0x28>)
 8007222:	6223      	str	r3, [r4, #32]
 8007224:	4b04      	ldr	r3, [pc, #16]	@ (8007238 <__sinit+0x2c>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d1f5      	bne.n	8007218 <__sinit+0xc>
 800722c:	f7ff ffc4 	bl	80071b8 <global_stdio_init.part.0>
 8007230:	e7f2      	b.n	8007218 <__sinit+0xc>
 8007232:	bf00      	nop
 8007234:	08007179 	.word	0x08007179
 8007238:	2000cd54 	.word	0x2000cd54

0800723c <_fwalk_sglue>:
 800723c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007240:	4607      	mov	r7, r0
 8007242:	4688      	mov	r8, r1
 8007244:	4614      	mov	r4, r2
 8007246:	2600      	movs	r6, #0
 8007248:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800724c:	f1b9 0901 	subs.w	r9, r9, #1
 8007250:	d505      	bpl.n	800725e <_fwalk_sglue+0x22>
 8007252:	6824      	ldr	r4, [r4, #0]
 8007254:	2c00      	cmp	r4, #0
 8007256:	d1f7      	bne.n	8007248 <_fwalk_sglue+0xc>
 8007258:	4630      	mov	r0, r6
 800725a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800725e:	89ab      	ldrh	r3, [r5, #12]
 8007260:	2b01      	cmp	r3, #1
 8007262:	d907      	bls.n	8007274 <_fwalk_sglue+0x38>
 8007264:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007268:	3301      	adds	r3, #1
 800726a:	d003      	beq.n	8007274 <_fwalk_sglue+0x38>
 800726c:	4629      	mov	r1, r5
 800726e:	4638      	mov	r0, r7
 8007270:	47c0      	blx	r8
 8007272:	4306      	orrs	r6, r0
 8007274:	3568      	adds	r5, #104	@ 0x68
 8007276:	e7e9      	b.n	800724c <_fwalk_sglue+0x10>

08007278 <iprintf>:
 8007278:	b40f      	push	{r0, r1, r2, r3}
 800727a:	b507      	push	{r0, r1, r2, lr}
 800727c:	4906      	ldr	r1, [pc, #24]	@ (8007298 <iprintf+0x20>)
 800727e:	ab04      	add	r3, sp, #16
 8007280:	6808      	ldr	r0, [r1, #0]
 8007282:	f853 2b04 	ldr.w	r2, [r3], #4
 8007286:	6881      	ldr	r1, [r0, #8]
 8007288:	9301      	str	r3, [sp, #4]
 800728a:	f000 fcd5 	bl	8007c38 <_vfiprintf_r>
 800728e:	b003      	add	sp, #12
 8007290:	f85d eb04 	ldr.w	lr, [sp], #4
 8007294:	b004      	add	sp, #16
 8007296:	4770      	bx	lr
 8007298:	20000024 	.word	0x20000024

0800729c <_puts_r>:
 800729c:	6a03      	ldr	r3, [r0, #32]
 800729e:	b570      	push	{r4, r5, r6, lr}
 80072a0:	6884      	ldr	r4, [r0, #8]
 80072a2:	4605      	mov	r5, r0
 80072a4:	460e      	mov	r6, r1
 80072a6:	b90b      	cbnz	r3, 80072ac <_puts_r+0x10>
 80072a8:	f7ff ffb0 	bl	800720c <__sinit>
 80072ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80072ae:	07db      	lsls	r3, r3, #31
 80072b0:	d405      	bmi.n	80072be <_puts_r+0x22>
 80072b2:	89a3      	ldrh	r3, [r4, #12]
 80072b4:	0598      	lsls	r0, r3, #22
 80072b6:	d402      	bmi.n	80072be <_puts_r+0x22>
 80072b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072ba:	f000 fa32 	bl	8007722 <__retarget_lock_acquire_recursive>
 80072be:	89a3      	ldrh	r3, [r4, #12]
 80072c0:	0719      	lsls	r1, r3, #28
 80072c2:	d502      	bpl.n	80072ca <_puts_r+0x2e>
 80072c4:	6923      	ldr	r3, [r4, #16]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d135      	bne.n	8007336 <_puts_r+0x9a>
 80072ca:	4621      	mov	r1, r4
 80072cc:	4628      	mov	r0, r5
 80072ce:	f000 f8fb 	bl	80074c8 <__swsetup_r>
 80072d2:	b380      	cbz	r0, 8007336 <_puts_r+0x9a>
 80072d4:	f04f 35ff 	mov.w	r5, #4294967295
 80072d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80072da:	07da      	lsls	r2, r3, #31
 80072dc:	d405      	bmi.n	80072ea <_puts_r+0x4e>
 80072de:	89a3      	ldrh	r3, [r4, #12]
 80072e0:	059b      	lsls	r3, r3, #22
 80072e2:	d402      	bmi.n	80072ea <_puts_r+0x4e>
 80072e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072e6:	f000 fa1d 	bl	8007724 <__retarget_lock_release_recursive>
 80072ea:	4628      	mov	r0, r5
 80072ec:	bd70      	pop	{r4, r5, r6, pc}
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	da04      	bge.n	80072fc <_puts_r+0x60>
 80072f2:	69a2      	ldr	r2, [r4, #24]
 80072f4:	429a      	cmp	r2, r3
 80072f6:	dc17      	bgt.n	8007328 <_puts_r+0x8c>
 80072f8:	290a      	cmp	r1, #10
 80072fa:	d015      	beq.n	8007328 <_puts_r+0x8c>
 80072fc:	6823      	ldr	r3, [r4, #0]
 80072fe:	1c5a      	adds	r2, r3, #1
 8007300:	6022      	str	r2, [r4, #0]
 8007302:	7019      	strb	r1, [r3, #0]
 8007304:	68a3      	ldr	r3, [r4, #8]
 8007306:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800730a:	3b01      	subs	r3, #1
 800730c:	60a3      	str	r3, [r4, #8]
 800730e:	2900      	cmp	r1, #0
 8007310:	d1ed      	bne.n	80072ee <_puts_r+0x52>
 8007312:	2b00      	cmp	r3, #0
 8007314:	da11      	bge.n	800733a <_puts_r+0x9e>
 8007316:	4622      	mov	r2, r4
 8007318:	210a      	movs	r1, #10
 800731a:	4628      	mov	r0, r5
 800731c:	f000 f895 	bl	800744a <__swbuf_r>
 8007320:	3001      	adds	r0, #1
 8007322:	d0d7      	beq.n	80072d4 <_puts_r+0x38>
 8007324:	250a      	movs	r5, #10
 8007326:	e7d7      	b.n	80072d8 <_puts_r+0x3c>
 8007328:	4622      	mov	r2, r4
 800732a:	4628      	mov	r0, r5
 800732c:	f000 f88d 	bl	800744a <__swbuf_r>
 8007330:	3001      	adds	r0, #1
 8007332:	d1e7      	bne.n	8007304 <_puts_r+0x68>
 8007334:	e7ce      	b.n	80072d4 <_puts_r+0x38>
 8007336:	3e01      	subs	r6, #1
 8007338:	e7e4      	b.n	8007304 <_puts_r+0x68>
 800733a:	6823      	ldr	r3, [r4, #0]
 800733c:	1c5a      	adds	r2, r3, #1
 800733e:	6022      	str	r2, [r4, #0]
 8007340:	220a      	movs	r2, #10
 8007342:	701a      	strb	r2, [r3, #0]
 8007344:	e7ee      	b.n	8007324 <_puts_r+0x88>
	...

08007348 <puts>:
 8007348:	4b02      	ldr	r3, [pc, #8]	@ (8007354 <puts+0xc>)
 800734a:	4601      	mov	r1, r0
 800734c:	6818      	ldr	r0, [r3, #0]
 800734e:	f7ff bfa5 	b.w	800729c <_puts_r>
 8007352:	bf00      	nop
 8007354:	20000024 	.word	0x20000024

08007358 <sniprintf>:
 8007358:	b40c      	push	{r2, r3}
 800735a:	b530      	push	{r4, r5, lr}
 800735c:	4b18      	ldr	r3, [pc, #96]	@ (80073c0 <sniprintf+0x68>)
 800735e:	1e0c      	subs	r4, r1, #0
 8007360:	681d      	ldr	r5, [r3, #0]
 8007362:	b09d      	sub	sp, #116	@ 0x74
 8007364:	da08      	bge.n	8007378 <sniprintf+0x20>
 8007366:	238b      	movs	r3, #139	@ 0x8b
 8007368:	602b      	str	r3, [r5, #0]
 800736a:	f04f 30ff 	mov.w	r0, #4294967295
 800736e:	b01d      	add	sp, #116	@ 0x74
 8007370:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007374:	b002      	add	sp, #8
 8007376:	4770      	bx	lr
 8007378:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800737c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007380:	f04f 0300 	mov.w	r3, #0
 8007384:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007386:	bf14      	ite	ne
 8007388:	f104 33ff 	addne.w	r3, r4, #4294967295
 800738c:	4623      	moveq	r3, r4
 800738e:	9304      	str	r3, [sp, #16]
 8007390:	9307      	str	r3, [sp, #28]
 8007392:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007396:	9002      	str	r0, [sp, #8]
 8007398:	9006      	str	r0, [sp, #24]
 800739a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800739e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80073a0:	ab21      	add	r3, sp, #132	@ 0x84
 80073a2:	a902      	add	r1, sp, #8
 80073a4:	4628      	mov	r0, r5
 80073a6:	9301      	str	r3, [sp, #4]
 80073a8:	f000 fb20 	bl	80079ec <_svfiprintf_r>
 80073ac:	1c43      	adds	r3, r0, #1
 80073ae:	bfbc      	itt	lt
 80073b0:	238b      	movlt	r3, #139	@ 0x8b
 80073b2:	602b      	strlt	r3, [r5, #0]
 80073b4:	2c00      	cmp	r4, #0
 80073b6:	d0da      	beq.n	800736e <sniprintf+0x16>
 80073b8:	9b02      	ldr	r3, [sp, #8]
 80073ba:	2200      	movs	r2, #0
 80073bc:	701a      	strb	r2, [r3, #0]
 80073be:	e7d6      	b.n	800736e <sniprintf+0x16>
 80073c0:	20000024 	.word	0x20000024

080073c4 <__sread>:
 80073c4:	b510      	push	{r4, lr}
 80073c6:	460c      	mov	r4, r1
 80073c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073cc:	f000 f95a 	bl	8007684 <_read_r>
 80073d0:	2800      	cmp	r0, #0
 80073d2:	bfab      	itete	ge
 80073d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80073d6:	89a3      	ldrhlt	r3, [r4, #12]
 80073d8:	181b      	addge	r3, r3, r0
 80073da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80073de:	bfac      	ite	ge
 80073e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80073e2:	81a3      	strhlt	r3, [r4, #12]
 80073e4:	bd10      	pop	{r4, pc}

080073e6 <__swrite>:
 80073e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073ea:	461f      	mov	r7, r3
 80073ec:	898b      	ldrh	r3, [r1, #12]
 80073ee:	05db      	lsls	r3, r3, #23
 80073f0:	4605      	mov	r5, r0
 80073f2:	460c      	mov	r4, r1
 80073f4:	4616      	mov	r6, r2
 80073f6:	d505      	bpl.n	8007404 <__swrite+0x1e>
 80073f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073fc:	2302      	movs	r3, #2
 80073fe:	2200      	movs	r2, #0
 8007400:	f000 f92e 	bl	8007660 <_lseek_r>
 8007404:	89a3      	ldrh	r3, [r4, #12]
 8007406:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800740a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800740e:	81a3      	strh	r3, [r4, #12]
 8007410:	4632      	mov	r2, r6
 8007412:	463b      	mov	r3, r7
 8007414:	4628      	mov	r0, r5
 8007416:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800741a:	f000 b945 	b.w	80076a8 <_write_r>

0800741e <__sseek>:
 800741e:	b510      	push	{r4, lr}
 8007420:	460c      	mov	r4, r1
 8007422:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007426:	f000 f91b 	bl	8007660 <_lseek_r>
 800742a:	1c43      	adds	r3, r0, #1
 800742c:	89a3      	ldrh	r3, [r4, #12]
 800742e:	bf15      	itete	ne
 8007430:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007432:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007436:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800743a:	81a3      	strheq	r3, [r4, #12]
 800743c:	bf18      	it	ne
 800743e:	81a3      	strhne	r3, [r4, #12]
 8007440:	bd10      	pop	{r4, pc}

08007442 <__sclose>:
 8007442:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007446:	f000 b89d 	b.w	8007584 <_close_r>

0800744a <__swbuf_r>:
 800744a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800744c:	460e      	mov	r6, r1
 800744e:	4614      	mov	r4, r2
 8007450:	4605      	mov	r5, r0
 8007452:	b118      	cbz	r0, 800745c <__swbuf_r+0x12>
 8007454:	6a03      	ldr	r3, [r0, #32]
 8007456:	b90b      	cbnz	r3, 800745c <__swbuf_r+0x12>
 8007458:	f7ff fed8 	bl	800720c <__sinit>
 800745c:	69a3      	ldr	r3, [r4, #24]
 800745e:	60a3      	str	r3, [r4, #8]
 8007460:	89a3      	ldrh	r3, [r4, #12]
 8007462:	071a      	lsls	r2, r3, #28
 8007464:	d501      	bpl.n	800746a <__swbuf_r+0x20>
 8007466:	6923      	ldr	r3, [r4, #16]
 8007468:	b943      	cbnz	r3, 800747c <__swbuf_r+0x32>
 800746a:	4621      	mov	r1, r4
 800746c:	4628      	mov	r0, r5
 800746e:	f000 f82b 	bl	80074c8 <__swsetup_r>
 8007472:	b118      	cbz	r0, 800747c <__swbuf_r+0x32>
 8007474:	f04f 37ff 	mov.w	r7, #4294967295
 8007478:	4638      	mov	r0, r7
 800747a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800747c:	6823      	ldr	r3, [r4, #0]
 800747e:	6922      	ldr	r2, [r4, #16]
 8007480:	1a98      	subs	r0, r3, r2
 8007482:	6963      	ldr	r3, [r4, #20]
 8007484:	b2f6      	uxtb	r6, r6
 8007486:	4283      	cmp	r3, r0
 8007488:	4637      	mov	r7, r6
 800748a:	dc05      	bgt.n	8007498 <__swbuf_r+0x4e>
 800748c:	4621      	mov	r1, r4
 800748e:	4628      	mov	r0, r5
 8007490:	f000 fefa 	bl	8008288 <_fflush_r>
 8007494:	2800      	cmp	r0, #0
 8007496:	d1ed      	bne.n	8007474 <__swbuf_r+0x2a>
 8007498:	68a3      	ldr	r3, [r4, #8]
 800749a:	3b01      	subs	r3, #1
 800749c:	60a3      	str	r3, [r4, #8]
 800749e:	6823      	ldr	r3, [r4, #0]
 80074a0:	1c5a      	adds	r2, r3, #1
 80074a2:	6022      	str	r2, [r4, #0]
 80074a4:	701e      	strb	r6, [r3, #0]
 80074a6:	6962      	ldr	r2, [r4, #20]
 80074a8:	1c43      	adds	r3, r0, #1
 80074aa:	429a      	cmp	r2, r3
 80074ac:	d004      	beq.n	80074b8 <__swbuf_r+0x6e>
 80074ae:	89a3      	ldrh	r3, [r4, #12]
 80074b0:	07db      	lsls	r3, r3, #31
 80074b2:	d5e1      	bpl.n	8007478 <__swbuf_r+0x2e>
 80074b4:	2e0a      	cmp	r6, #10
 80074b6:	d1df      	bne.n	8007478 <__swbuf_r+0x2e>
 80074b8:	4621      	mov	r1, r4
 80074ba:	4628      	mov	r0, r5
 80074bc:	f000 fee4 	bl	8008288 <_fflush_r>
 80074c0:	2800      	cmp	r0, #0
 80074c2:	d0d9      	beq.n	8007478 <__swbuf_r+0x2e>
 80074c4:	e7d6      	b.n	8007474 <__swbuf_r+0x2a>
	...

080074c8 <__swsetup_r>:
 80074c8:	b538      	push	{r3, r4, r5, lr}
 80074ca:	4b29      	ldr	r3, [pc, #164]	@ (8007570 <__swsetup_r+0xa8>)
 80074cc:	4605      	mov	r5, r0
 80074ce:	6818      	ldr	r0, [r3, #0]
 80074d0:	460c      	mov	r4, r1
 80074d2:	b118      	cbz	r0, 80074dc <__swsetup_r+0x14>
 80074d4:	6a03      	ldr	r3, [r0, #32]
 80074d6:	b90b      	cbnz	r3, 80074dc <__swsetup_r+0x14>
 80074d8:	f7ff fe98 	bl	800720c <__sinit>
 80074dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074e0:	0719      	lsls	r1, r3, #28
 80074e2:	d422      	bmi.n	800752a <__swsetup_r+0x62>
 80074e4:	06da      	lsls	r2, r3, #27
 80074e6:	d407      	bmi.n	80074f8 <__swsetup_r+0x30>
 80074e8:	2209      	movs	r2, #9
 80074ea:	602a      	str	r2, [r5, #0]
 80074ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074f0:	81a3      	strh	r3, [r4, #12]
 80074f2:	f04f 30ff 	mov.w	r0, #4294967295
 80074f6:	e033      	b.n	8007560 <__swsetup_r+0x98>
 80074f8:	0758      	lsls	r0, r3, #29
 80074fa:	d512      	bpl.n	8007522 <__swsetup_r+0x5a>
 80074fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80074fe:	b141      	cbz	r1, 8007512 <__swsetup_r+0x4a>
 8007500:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007504:	4299      	cmp	r1, r3
 8007506:	d002      	beq.n	800750e <__swsetup_r+0x46>
 8007508:	4628      	mov	r0, r5
 800750a:	f000 f91b 	bl	8007744 <_free_r>
 800750e:	2300      	movs	r3, #0
 8007510:	6363      	str	r3, [r4, #52]	@ 0x34
 8007512:	89a3      	ldrh	r3, [r4, #12]
 8007514:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007518:	81a3      	strh	r3, [r4, #12]
 800751a:	2300      	movs	r3, #0
 800751c:	6063      	str	r3, [r4, #4]
 800751e:	6923      	ldr	r3, [r4, #16]
 8007520:	6023      	str	r3, [r4, #0]
 8007522:	89a3      	ldrh	r3, [r4, #12]
 8007524:	f043 0308 	orr.w	r3, r3, #8
 8007528:	81a3      	strh	r3, [r4, #12]
 800752a:	6923      	ldr	r3, [r4, #16]
 800752c:	b94b      	cbnz	r3, 8007542 <__swsetup_r+0x7a>
 800752e:	89a3      	ldrh	r3, [r4, #12]
 8007530:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007534:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007538:	d003      	beq.n	8007542 <__swsetup_r+0x7a>
 800753a:	4621      	mov	r1, r4
 800753c:	4628      	mov	r0, r5
 800753e:	f000 fef1 	bl	8008324 <__smakebuf_r>
 8007542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007546:	f013 0201 	ands.w	r2, r3, #1
 800754a:	d00a      	beq.n	8007562 <__swsetup_r+0x9a>
 800754c:	2200      	movs	r2, #0
 800754e:	60a2      	str	r2, [r4, #8]
 8007550:	6962      	ldr	r2, [r4, #20]
 8007552:	4252      	negs	r2, r2
 8007554:	61a2      	str	r2, [r4, #24]
 8007556:	6922      	ldr	r2, [r4, #16]
 8007558:	b942      	cbnz	r2, 800756c <__swsetup_r+0xa4>
 800755a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800755e:	d1c5      	bne.n	80074ec <__swsetup_r+0x24>
 8007560:	bd38      	pop	{r3, r4, r5, pc}
 8007562:	0799      	lsls	r1, r3, #30
 8007564:	bf58      	it	pl
 8007566:	6962      	ldrpl	r2, [r4, #20]
 8007568:	60a2      	str	r2, [r4, #8]
 800756a:	e7f4      	b.n	8007556 <__swsetup_r+0x8e>
 800756c:	2000      	movs	r0, #0
 800756e:	e7f7      	b.n	8007560 <__swsetup_r+0x98>
 8007570:	20000024 	.word	0x20000024

08007574 <memset>:
 8007574:	4402      	add	r2, r0
 8007576:	4603      	mov	r3, r0
 8007578:	4293      	cmp	r3, r2
 800757a:	d100      	bne.n	800757e <memset+0xa>
 800757c:	4770      	bx	lr
 800757e:	f803 1b01 	strb.w	r1, [r3], #1
 8007582:	e7f9      	b.n	8007578 <memset+0x4>

08007584 <_close_r>:
 8007584:	b538      	push	{r3, r4, r5, lr}
 8007586:	4d06      	ldr	r5, [pc, #24]	@ (80075a0 <_close_r+0x1c>)
 8007588:	2300      	movs	r3, #0
 800758a:	4604      	mov	r4, r0
 800758c:	4608      	mov	r0, r1
 800758e:	602b      	str	r3, [r5, #0]
 8007590:	f7f9 fdcb 	bl	800112a <_close>
 8007594:	1c43      	adds	r3, r0, #1
 8007596:	d102      	bne.n	800759e <_close_r+0x1a>
 8007598:	682b      	ldr	r3, [r5, #0]
 800759a:	b103      	cbz	r3, 800759e <_close_r+0x1a>
 800759c:	6023      	str	r3, [r4, #0]
 800759e:	bd38      	pop	{r3, r4, r5, pc}
 80075a0:	2000cd58 	.word	0x2000cd58

080075a4 <_reclaim_reent>:
 80075a4:	4b2d      	ldr	r3, [pc, #180]	@ (800765c <_reclaim_reent+0xb8>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4283      	cmp	r3, r0
 80075aa:	b570      	push	{r4, r5, r6, lr}
 80075ac:	4604      	mov	r4, r0
 80075ae:	d053      	beq.n	8007658 <_reclaim_reent+0xb4>
 80075b0:	69c3      	ldr	r3, [r0, #28]
 80075b2:	b31b      	cbz	r3, 80075fc <_reclaim_reent+0x58>
 80075b4:	68db      	ldr	r3, [r3, #12]
 80075b6:	b163      	cbz	r3, 80075d2 <_reclaim_reent+0x2e>
 80075b8:	2500      	movs	r5, #0
 80075ba:	69e3      	ldr	r3, [r4, #28]
 80075bc:	68db      	ldr	r3, [r3, #12]
 80075be:	5959      	ldr	r1, [r3, r5]
 80075c0:	b9b1      	cbnz	r1, 80075f0 <_reclaim_reent+0x4c>
 80075c2:	3504      	adds	r5, #4
 80075c4:	2d80      	cmp	r5, #128	@ 0x80
 80075c6:	d1f8      	bne.n	80075ba <_reclaim_reent+0x16>
 80075c8:	69e3      	ldr	r3, [r4, #28]
 80075ca:	4620      	mov	r0, r4
 80075cc:	68d9      	ldr	r1, [r3, #12]
 80075ce:	f000 f8b9 	bl	8007744 <_free_r>
 80075d2:	69e3      	ldr	r3, [r4, #28]
 80075d4:	6819      	ldr	r1, [r3, #0]
 80075d6:	b111      	cbz	r1, 80075de <_reclaim_reent+0x3a>
 80075d8:	4620      	mov	r0, r4
 80075da:	f000 f8b3 	bl	8007744 <_free_r>
 80075de:	69e3      	ldr	r3, [r4, #28]
 80075e0:	689d      	ldr	r5, [r3, #8]
 80075e2:	b15d      	cbz	r5, 80075fc <_reclaim_reent+0x58>
 80075e4:	4629      	mov	r1, r5
 80075e6:	4620      	mov	r0, r4
 80075e8:	682d      	ldr	r5, [r5, #0]
 80075ea:	f000 f8ab 	bl	8007744 <_free_r>
 80075ee:	e7f8      	b.n	80075e2 <_reclaim_reent+0x3e>
 80075f0:	680e      	ldr	r6, [r1, #0]
 80075f2:	4620      	mov	r0, r4
 80075f4:	f000 f8a6 	bl	8007744 <_free_r>
 80075f8:	4631      	mov	r1, r6
 80075fa:	e7e1      	b.n	80075c0 <_reclaim_reent+0x1c>
 80075fc:	6961      	ldr	r1, [r4, #20]
 80075fe:	b111      	cbz	r1, 8007606 <_reclaim_reent+0x62>
 8007600:	4620      	mov	r0, r4
 8007602:	f000 f89f 	bl	8007744 <_free_r>
 8007606:	69e1      	ldr	r1, [r4, #28]
 8007608:	b111      	cbz	r1, 8007610 <_reclaim_reent+0x6c>
 800760a:	4620      	mov	r0, r4
 800760c:	f000 f89a 	bl	8007744 <_free_r>
 8007610:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007612:	b111      	cbz	r1, 800761a <_reclaim_reent+0x76>
 8007614:	4620      	mov	r0, r4
 8007616:	f000 f895 	bl	8007744 <_free_r>
 800761a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800761c:	b111      	cbz	r1, 8007624 <_reclaim_reent+0x80>
 800761e:	4620      	mov	r0, r4
 8007620:	f000 f890 	bl	8007744 <_free_r>
 8007624:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007626:	b111      	cbz	r1, 800762e <_reclaim_reent+0x8a>
 8007628:	4620      	mov	r0, r4
 800762a:	f000 f88b 	bl	8007744 <_free_r>
 800762e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007630:	b111      	cbz	r1, 8007638 <_reclaim_reent+0x94>
 8007632:	4620      	mov	r0, r4
 8007634:	f000 f886 	bl	8007744 <_free_r>
 8007638:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800763a:	b111      	cbz	r1, 8007642 <_reclaim_reent+0x9e>
 800763c:	4620      	mov	r0, r4
 800763e:	f000 f881 	bl	8007744 <_free_r>
 8007642:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007644:	b111      	cbz	r1, 800764c <_reclaim_reent+0xa8>
 8007646:	4620      	mov	r0, r4
 8007648:	f000 f87c 	bl	8007744 <_free_r>
 800764c:	6a23      	ldr	r3, [r4, #32]
 800764e:	b11b      	cbz	r3, 8007658 <_reclaim_reent+0xb4>
 8007650:	4620      	mov	r0, r4
 8007652:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007656:	4718      	bx	r3
 8007658:	bd70      	pop	{r4, r5, r6, pc}
 800765a:	bf00      	nop
 800765c:	20000024 	.word	0x20000024

08007660 <_lseek_r>:
 8007660:	b538      	push	{r3, r4, r5, lr}
 8007662:	4d07      	ldr	r5, [pc, #28]	@ (8007680 <_lseek_r+0x20>)
 8007664:	4604      	mov	r4, r0
 8007666:	4608      	mov	r0, r1
 8007668:	4611      	mov	r1, r2
 800766a:	2200      	movs	r2, #0
 800766c:	602a      	str	r2, [r5, #0]
 800766e:	461a      	mov	r2, r3
 8007670:	f7f9 fd82 	bl	8001178 <_lseek>
 8007674:	1c43      	adds	r3, r0, #1
 8007676:	d102      	bne.n	800767e <_lseek_r+0x1e>
 8007678:	682b      	ldr	r3, [r5, #0]
 800767a:	b103      	cbz	r3, 800767e <_lseek_r+0x1e>
 800767c:	6023      	str	r3, [r4, #0]
 800767e:	bd38      	pop	{r3, r4, r5, pc}
 8007680:	2000cd58 	.word	0x2000cd58

08007684 <_read_r>:
 8007684:	b538      	push	{r3, r4, r5, lr}
 8007686:	4d07      	ldr	r5, [pc, #28]	@ (80076a4 <_read_r+0x20>)
 8007688:	4604      	mov	r4, r0
 800768a:	4608      	mov	r0, r1
 800768c:	4611      	mov	r1, r2
 800768e:	2200      	movs	r2, #0
 8007690:	602a      	str	r2, [r5, #0]
 8007692:	461a      	mov	r2, r3
 8007694:	f7f9 fd10 	bl	80010b8 <_read>
 8007698:	1c43      	adds	r3, r0, #1
 800769a:	d102      	bne.n	80076a2 <_read_r+0x1e>
 800769c:	682b      	ldr	r3, [r5, #0]
 800769e:	b103      	cbz	r3, 80076a2 <_read_r+0x1e>
 80076a0:	6023      	str	r3, [r4, #0]
 80076a2:	bd38      	pop	{r3, r4, r5, pc}
 80076a4:	2000cd58 	.word	0x2000cd58

080076a8 <_write_r>:
 80076a8:	b538      	push	{r3, r4, r5, lr}
 80076aa:	4d07      	ldr	r5, [pc, #28]	@ (80076c8 <_write_r+0x20>)
 80076ac:	4604      	mov	r4, r0
 80076ae:	4608      	mov	r0, r1
 80076b0:	4611      	mov	r1, r2
 80076b2:	2200      	movs	r2, #0
 80076b4:	602a      	str	r2, [r5, #0]
 80076b6:	461a      	mov	r2, r3
 80076b8:	f7f9 fd1b 	bl	80010f2 <_write>
 80076bc:	1c43      	adds	r3, r0, #1
 80076be:	d102      	bne.n	80076c6 <_write_r+0x1e>
 80076c0:	682b      	ldr	r3, [r5, #0]
 80076c2:	b103      	cbz	r3, 80076c6 <_write_r+0x1e>
 80076c4:	6023      	str	r3, [r4, #0]
 80076c6:	bd38      	pop	{r3, r4, r5, pc}
 80076c8:	2000cd58 	.word	0x2000cd58

080076cc <__errno>:
 80076cc:	4b01      	ldr	r3, [pc, #4]	@ (80076d4 <__errno+0x8>)
 80076ce:	6818      	ldr	r0, [r3, #0]
 80076d0:	4770      	bx	lr
 80076d2:	bf00      	nop
 80076d4:	20000024 	.word	0x20000024

080076d8 <__libc_init_array>:
 80076d8:	b570      	push	{r4, r5, r6, lr}
 80076da:	4d0d      	ldr	r5, [pc, #52]	@ (8007710 <__libc_init_array+0x38>)
 80076dc:	4c0d      	ldr	r4, [pc, #52]	@ (8007714 <__libc_init_array+0x3c>)
 80076de:	1b64      	subs	r4, r4, r5
 80076e0:	10a4      	asrs	r4, r4, #2
 80076e2:	2600      	movs	r6, #0
 80076e4:	42a6      	cmp	r6, r4
 80076e6:	d109      	bne.n	80076fc <__libc_init_array+0x24>
 80076e8:	4d0b      	ldr	r5, [pc, #44]	@ (8007718 <__libc_init_array+0x40>)
 80076ea:	4c0c      	ldr	r4, [pc, #48]	@ (800771c <__libc_init_array+0x44>)
 80076ec:	f000 fed8 	bl	80084a0 <_init>
 80076f0:	1b64      	subs	r4, r4, r5
 80076f2:	10a4      	asrs	r4, r4, #2
 80076f4:	2600      	movs	r6, #0
 80076f6:	42a6      	cmp	r6, r4
 80076f8:	d105      	bne.n	8007706 <__libc_init_array+0x2e>
 80076fa:	bd70      	pop	{r4, r5, r6, pc}
 80076fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007700:	4798      	blx	r3
 8007702:	3601      	adds	r6, #1
 8007704:	e7ee      	b.n	80076e4 <__libc_init_array+0xc>
 8007706:	f855 3b04 	ldr.w	r3, [r5], #4
 800770a:	4798      	blx	r3
 800770c:	3601      	adds	r6, #1
 800770e:	e7f2      	b.n	80076f6 <__libc_init_array+0x1e>
 8007710:	080088a4 	.word	0x080088a4
 8007714:	080088a4 	.word	0x080088a4
 8007718:	080088a4 	.word	0x080088a4
 800771c:	080088a8 	.word	0x080088a8

08007720 <__retarget_lock_init_recursive>:
 8007720:	4770      	bx	lr

08007722 <__retarget_lock_acquire_recursive>:
 8007722:	4770      	bx	lr

08007724 <__retarget_lock_release_recursive>:
 8007724:	4770      	bx	lr

08007726 <memcpy>:
 8007726:	440a      	add	r2, r1
 8007728:	4291      	cmp	r1, r2
 800772a:	f100 33ff 	add.w	r3, r0, #4294967295
 800772e:	d100      	bne.n	8007732 <memcpy+0xc>
 8007730:	4770      	bx	lr
 8007732:	b510      	push	{r4, lr}
 8007734:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007738:	f803 4f01 	strb.w	r4, [r3, #1]!
 800773c:	4291      	cmp	r1, r2
 800773e:	d1f9      	bne.n	8007734 <memcpy+0xe>
 8007740:	bd10      	pop	{r4, pc}
	...

08007744 <_free_r>:
 8007744:	b538      	push	{r3, r4, r5, lr}
 8007746:	4605      	mov	r5, r0
 8007748:	2900      	cmp	r1, #0
 800774a:	d041      	beq.n	80077d0 <_free_r+0x8c>
 800774c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007750:	1f0c      	subs	r4, r1, #4
 8007752:	2b00      	cmp	r3, #0
 8007754:	bfb8      	it	lt
 8007756:	18e4      	addlt	r4, r4, r3
 8007758:	f000 f8e0 	bl	800791c <__malloc_lock>
 800775c:	4a1d      	ldr	r2, [pc, #116]	@ (80077d4 <_free_r+0x90>)
 800775e:	6813      	ldr	r3, [r2, #0]
 8007760:	b933      	cbnz	r3, 8007770 <_free_r+0x2c>
 8007762:	6063      	str	r3, [r4, #4]
 8007764:	6014      	str	r4, [r2, #0]
 8007766:	4628      	mov	r0, r5
 8007768:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800776c:	f000 b8dc 	b.w	8007928 <__malloc_unlock>
 8007770:	42a3      	cmp	r3, r4
 8007772:	d908      	bls.n	8007786 <_free_r+0x42>
 8007774:	6820      	ldr	r0, [r4, #0]
 8007776:	1821      	adds	r1, r4, r0
 8007778:	428b      	cmp	r3, r1
 800777a:	bf01      	itttt	eq
 800777c:	6819      	ldreq	r1, [r3, #0]
 800777e:	685b      	ldreq	r3, [r3, #4]
 8007780:	1809      	addeq	r1, r1, r0
 8007782:	6021      	streq	r1, [r4, #0]
 8007784:	e7ed      	b.n	8007762 <_free_r+0x1e>
 8007786:	461a      	mov	r2, r3
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	b10b      	cbz	r3, 8007790 <_free_r+0x4c>
 800778c:	42a3      	cmp	r3, r4
 800778e:	d9fa      	bls.n	8007786 <_free_r+0x42>
 8007790:	6811      	ldr	r1, [r2, #0]
 8007792:	1850      	adds	r0, r2, r1
 8007794:	42a0      	cmp	r0, r4
 8007796:	d10b      	bne.n	80077b0 <_free_r+0x6c>
 8007798:	6820      	ldr	r0, [r4, #0]
 800779a:	4401      	add	r1, r0
 800779c:	1850      	adds	r0, r2, r1
 800779e:	4283      	cmp	r3, r0
 80077a0:	6011      	str	r1, [r2, #0]
 80077a2:	d1e0      	bne.n	8007766 <_free_r+0x22>
 80077a4:	6818      	ldr	r0, [r3, #0]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	6053      	str	r3, [r2, #4]
 80077aa:	4408      	add	r0, r1
 80077ac:	6010      	str	r0, [r2, #0]
 80077ae:	e7da      	b.n	8007766 <_free_r+0x22>
 80077b0:	d902      	bls.n	80077b8 <_free_r+0x74>
 80077b2:	230c      	movs	r3, #12
 80077b4:	602b      	str	r3, [r5, #0]
 80077b6:	e7d6      	b.n	8007766 <_free_r+0x22>
 80077b8:	6820      	ldr	r0, [r4, #0]
 80077ba:	1821      	adds	r1, r4, r0
 80077bc:	428b      	cmp	r3, r1
 80077be:	bf04      	itt	eq
 80077c0:	6819      	ldreq	r1, [r3, #0]
 80077c2:	685b      	ldreq	r3, [r3, #4]
 80077c4:	6063      	str	r3, [r4, #4]
 80077c6:	bf04      	itt	eq
 80077c8:	1809      	addeq	r1, r1, r0
 80077ca:	6021      	streq	r1, [r4, #0]
 80077cc:	6054      	str	r4, [r2, #4]
 80077ce:	e7ca      	b.n	8007766 <_free_r+0x22>
 80077d0:	bd38      	pop	{r3, r4, r5, pc}
 80077d2:	bf00      	nop
 80077d4:	2000cd64 	.word	0x2000cd64

080077d8 <sbrk_aligned>:
 80077d8:	b570      	push	{r4, r5, r6, lr}
 80077da:	4e0f      	ldr	r6, [pc, #60]	@ (8007818 <sbrk_aligned+0x40>)
 80077dc:	460c      	mov	r4, r1
 80077de:	6831      	ldr	r1, [r6, #0]
 80077e0:	4605      	mov	r5, r0
 80077e2:	b911      	cbnz	r1, 80077ea <sbrk_aligned+0x12>
 80077e4:	f000 fe16 	bl	8008414 <_sbrk_r>
 80077e8:	6030      	str	r0, [r6, #0]
 80077ea:	4621      	mov	r1, r4
 80077ec:	4628      	mov	r0, r5
 80077ee:	f000 fe11 	bl	8008414 <_sbrk_r>
 80077f2:	1c43      	adds	r3, r0, #1
 80077f4:	d103      	bne.n	80077fe <sbrk_aligned+0x26>
 80077f6:	f04f 34ff 	mov.w	r4, #4294967295
 80077fa:	4620      	mov	r0, r4
 80077fc:	bd70      	pop	{r4, r5, r6, pc}
 80077fe:	1cc4      	adds	r4, r0, #3
 8007800:	f024 0403 	bic.w	r4, r4, #3
 8007804:	42a0      	cmp	r0, r4
 8007806:	d0f8      	beq.n	80077fa <sbrk_aligned+0x22>
 8007808:	1a21      	subs	r1, r4, r0
 800780a:	4628      	mov	r0, r5
 800780c:	f000 fe02 	bl	8008414 <_sbrk_r>
 8007810:	3001      	adds	r0, #1
 8007812:	d1f2      	bne.n	80077fa <sbrk_aligned+0x22>
 8007814:	e7ef      	b.n	80077f6 <sbrk_aligned+0x1e>
 8007816:	bf00      	nop
 8007818:	2000cd60 	.word	0x2000cd60

0800781c <_malloc_r>:
 800781c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007820:	1ccd      	adds	r5, r1, #3
 8007822:	f025 0503 	bic.w	r5, r5, #3
 8007826:	3508      	adds	r5, #8
 8007828:	2d0c      	cmp	r5, #12
 800782a:	bf38      	it	cc
 800782c:	250c      	movcc	r5, #12
 800782e:	2d00      	cmp	r5, #0
 8007830:	4606      	mov	r6, r0
 8007832:	db01      	blt.n	8007838 <_malloc_r+0x1c>
 8007834:	42a9      	cmp	r1, r5
 8007836:	d904      	bls.n	8007842 <_malloc_r+0x26>
 8007838:	230c      	movs	r3, #12
 800783a:	6033      	str	r3, [r6, #0]
 800783c:	2000      	movs	r0, #0
 800783e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007842:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007918 <_malloc_r+0xfc>
 8007846:	f000 f869 	bl	800791c <__malloc_lock>
 800784a:	f8d8 3000 	ldr.w	r3, [r8]
 800784e:	461c      	mov	r4, r3
 8007850:	bb44      	cbnz	r4, 80078a4 <_malloc_r+0x88>
 8007852:	4629      	mov	r1, r5
 8007854:	4630      	mov	r0, r6
 8007856:	f7ff ffbf 	bl	80077d8 <sbrk_aligned>
 800785a:	1c43      	adds	r3, r0, #1
 800785c:	4604      	mov	r4, r0
 800785e:	d158      	bne.n	8007912 <_malloc_r+0xf6>
 8007860:	f8d8 4000 	ldr.w	r4, [r8]
 8007864:	4627      	mov	r7, r4
 8007866:	2f00      	cmp	r7, #0
 8007868:	d143      	bne.n	80078f2 <_malloc_r+0xd6>
 800786a:	2c00      	cmp	r4, #0
 800786c:	d04b      	beq.n	8007906 <_malloc_r+0xea>
 800786e:	6823      	ldr	r3, [r4, #0]
 8007870:	4639      	mov	r1, r7
 8007872:	4630      	mov	r0, r6
 8007874:	eb04 0903 	add.w	r9, r4, r3
 8007878:	f000 fdcc 	bl	8008414 <_sbrk_r>
 800787c:	4581      	cmp	r9, r0
 800787e:	d142      	bne.n	8007906 <_malloc_r+0xea>
 8007880:	6821      	ldr	r1, [r4, #0]
 8007882:	1a6d      	subs	r5, r5, r1
 8007884:	4629      	mov	r1, r5
 8007886:	4630      	mov	r0, r6
 8007888:	f7ff ffa6 	bl	80077d8 <sbrk_aligned>
 800788c:	3001      	adds	r0, #1
 800788e:	d03a      	beq.n	8007906 <_malloc_r+0xea>
 8007890:	6823      	ldr	r3, [r4, #0]
 8007892:	442b      	add	r3, r5
 8007894:	6023      	str	r3, [r4, #0]
 8007896:	f8d8 3000 	ldr.w	r3, [r8]
 800789a:	685a      	ldr	r2, [r3, #4]
 800789c:	bb62      	cbnz	r2, 80078f8 <_malloc_r+0xdc>
 800789e:	f8c8 7000 	str.w	r7, [r8]
 80078a2:	e00f      	b.n	80078c4 <_malloc_r+0xa8>
 80078a4:	6822      	ldr	r2, [r4, #0]
 80078a6:	1b52      	subs	r2, r2, r5
 80078a8:	d420      	bmi.n	80078ec <_malloc_r+0xd0>
 80078aa:	2a0b      	cmp	r2, #11
 80078ac:	d917      	bls.n	80078de <_malloc_r+0xc2>
 80078ae:	1961      	adds	r1, r4, r5
 80078b0:	42a3      	cmp	r3, r4
 80078b2:	6025      	str	r5, [r4, #0]
 80078b4:	bf18      	it	ne
 80078b6:	6059      	strne	r1, [r3, #4]
 80078b8:	6863      	ldr	r3, [r4, #4]
 80078ba:	bf08      	it	eq
 80078bc:	f8c8 1000 	streq.w	r1, [r8]
 80078c0:	5162      	str	r2, [r4, r5]
 80078c2:	604b      	str	r3, [r1, #4]
 80078c4:	4630      	mov	r0, r6
 80078c6:	f000 f82f 	bl	8007928 <__malloc_unlock>
 80078ca:	f104 000b 	add.w	r0, r4, #11
 80078ce:	1d23      	adds	r3, r4, #4
 80078d0:	f020 0007 	bic.w	r0, r0, #7
 80078d4:	1ac2      	subs	r2, r0, r3
 80078d6:	bf1c      	itt	ne
 80078d8:	1a1b      	subne	r3, r3, r0
 80078da:	50a3      	strne	r3, [r4, r2]
 80078dc:	e7af      	b.n	800783e <_malloc_r+0x22>
 80078de:	6862      	ldr	r2, [r4, #4]
 80078e0:	42a3      	cmp	r3, r4
 80078e2:	bf0c      	ite	eq
 80078e4:	f8c8 2000 	streq.w	r2, [r8]
 80078e8:	605a      	strne	r2, [r3, #4]
 80078ea:	e7eb      	b.n	80078c4 <_malloc_r+0xa8>
 80078ec:	4623      	mov	r3, r4
 80078ee:	6864      	ldr	r4, [r4, #4]
 80078f0:	e7ae      	b.n	8007850 <_malloc_r+0x34>
 80078f2:	463c      	mov	r4, r7
 80078f4:	687f      	ldr	r7, [r7, #4]
 80078f6:	e7b6      	b.n	8007866 <_malloc_r+0x4a>
 80078f8:	461a      	mov	r2, r3
 80078fa:	685b      	ldr	r3, [r3, #4]
 80078fc:	42a3      	cmp	r3, r4
 80078fe:	d1fb      	bne.n	80078f8 <_malloc_r+0xdc>
 8007900:	2300      	movs	r3, #0
 8007902:	6053      	str	r3, [r2, #4]
 8007904:	e7de      	b.n	80078c4 <_malloc_r+0xa8>
 8007906:	230c      	movs	r3, #12
 8007908:	6033      	str	r3, [r6, #0]
 800790a:	4630      	mov	r0, r6
 800790c:	f000 f80c 	bl	8007928 <__malloc_unlock>
 8007910:	e794      	b.n	800783c <_malloc_r+0x20>
 8007912:	6005      	str	r5, [r0, #0]
 8007914:	e7d6      	b.n	80078c4 <_malloc_r+0xa8>
 8007916:	bf00      	nop
 8007918:	2000cd64 	.word	0x2000cd64

0800791c <__malloc_lock>:
 800791c:	4801      	ldr	r0, [pc, #4]	@ (8007924 <__malloc_lock+0x8>)
 800791e:	f7ff bf00 	b.w	8007722 <__retarget_lock_acquire_recursive>
 8007922:	bf00      	nop
 8007924:	2000cd5c 	.word	0x2000cd5c

08007928 <__malloc_unlock>:
 8007928:	4801      	ldr	r0, [pc, #4]	@ (8007930 <__malloc_unlock+0x8>)
 800792a:	f7ff befb 	b.w	8007724 <__retarget_lock_release_recursive>
 800792e:	bf00      	nop
 8007930:	2000cd5c 	.word	0x2000cd5c

08007934 <__ssputs_r>:
 8007934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007938:	688e      	ldr	r6, [r1, #8]
 800793a:	461f      	mov	r7, r3
 800793c:	42be      	cmp	r6, r7
 800793e:	680b      	ldr	r3, [r1, #0]
 8007940:	4682      	mov	sl, r0
 8007942:	460c      	mov	r4, r1
 8007944:	4690      	mov	r8, r2
 8007946:	d82d      	bhi.n	80079a4 <__ssputs_r+0x70>
 8007948:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800794c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007950:	d026      	beq.n	80079a0 <__ssputs_r+0x6c>
 8007952:	6965      	ldr	r5, [r4, #20]
 8007954:	6909      	ldr	r1, [r1, #16]
 8007956:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800795a:	eba3 0901 	sub.w	r9, r3, r1
 800795e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007962:	1c7b      	adds	r3, r7, #1
 8007964:	444b      	add	r3, r9
 8007966:	106d      	asrs	r5, r5, #1
 8007968:	429d      	cmp	r5, r3
 800796a:	bf38      	it	cc
 800796c:	461d      	movcc	r5, r3
 800796e:	0553      	lsls	r3, r2, #21
 8007970:	d527      	bpl.n	80079c2 <__ssputs_r+0x8e>
 8007972:	4629      	mov	r1, r5
 8007974:	f7ff ff52 	bl	800781c <_malloc_r>
 8007978:	4606      	mov	r6, r0
 800797a:	b360      	cbz	r0, 80079d6 <__ssputs_r+0xa2>
 800797c:	6921      	ldr	r1, [r4, #16]
 800797e:	464a      	mov	r2, r9
 8007980:	f7ff fed1 	bl	8007726 <memcpy>
 8007984:	89a3      	ldrh	r3, [r4, #12]
 8007986:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800798a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800798e:	81a3      	strh	r3, [r4, #12]
 8007990:	6126      	str	r6, [r4, #16]
 8007992:	6165      	str	r5, [r4, #20]
 8007994:	444e      	add	r6, r9
 8007996:	eba5 0509 	sub.w	r5, r5, r9
 800799a:	6026      	str	r6, [r4, #0]
 800799c:	60a5      	str	r5, [r4, #8]
 800799e:	463e      	mov	r6, r7
 80079a0:	42be      	cmp	r6, r7
 80079a2:	d900      	bls.n	80079a6 <__ssputs_r+0x72>
 80079a4:	463e      	mov	r6, r7
 80079a6:	6820      	ldr	r0, [r4, #0]
 80079a8:	4632      	mov	r2, r6
 80079aa:	4641      	mov	r1, r8
 80079ac:	f000 fcf6 	bl	800839c <memmove>
 80079b0:	68a3      	ldr	r3, [r4, #8]
 80079b2:	1b9b      	subs	r3, r3, r6
 80079b4:	60a3      	str	r3, [r4, #8]
 80079b6:	6823      	ldr	r3, [r4, #0]
 80079b8:	4433      	add	r3, r6
 80079ba:	6023      	str	r3, [r4, #0]
 80079bc:	2000      	movs	r0, #0
 80079be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079c2:	462a      	mov	r2, r5
 80079c4:	f000 fd36 	bl	8008434 <_realloc_r>
 80079c8:	4606      	mov	r6, r0
 80079ca:	2800      	cmp	r0, #0
 80079cc:	d1e0      	bne.n	8007990 <__ssputs_r+0x5c>
 80079ce:	6921      	ldr	r1, [r4, #16]
 80079d0:	4650      	mov	r0, sl
 80079d2:	f7ff feb7 	bl	8007744 <_free_r>
 80079d6:	230c      	movs	r3, #12
 80079d8:	f8ca 3000 	str.w	r3, [sl]
 80079dc:	89a3      	ldrh	r3, [r4, #12]
 80079de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079e2:	81a3      	strh	r3, [r4, #12]
 80079e4:	f04f 30ff 	mov.w	r0, #4294967295
 80079e8:	e7e9      	b.n	80079be <__ssputs_r+0x8a>
	...

080079ec <_svfiprintf_r>:
 80079ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079f0:	4698      	mov	r8, r3
 80079f2:	898b      	ldrh	r3, [r1, #12]
 80079f4:	061b      	lsls	r3, r3, #24
 80079f6:	b09d      	sub	sp, #116	@ 0x74
 80079f8:	4607      	mov	r7, r0
 80079fa:	460d      	mov	r5, r1
 80079fc:	4614      	mov	r4, r2
 80079fe:	d510      	bpl.n	8007a22 <_svfiprintf_r+0x36>
 8007a00:	690b      	ldr	r3, [r1, #16]
 8007a02:	b973      	cbnz	r3, 8007a22 <_svfiprintf_r+0x36>
 8007a04:	2140      	movs	r1, #64	@ 0x40
 8007a06:	f7ff ff09 	bl	800781c <_malloc_r>
 8007a0a:	6028      	str	r0, [r5, #0]
 8007a0c:	6128      	str	r0, [r5, #16]
 8007a0e:	b930      	cbnz	r0, 8007a1e <_svfiprintf_r+0x32>
 8007a10:	230c      	movs	r3, #12
 8007a12:	603b      	str	r3, [r7, #0]
 8007a14:	f04f 30ff 	mov.w	r0, #4294967295
 8007a18:	b01d      	add	sp, #116	@ 0x74
 8007a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a1e:	2340      	movs	r3, #64	@ 0x40
 8007a20:	616b      	str	r3, [r5, #20]
 8007a22:	2300      	movs	r3, #0
 8007a24:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a26:	2320      	movs	r3, #32
 8007a28:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007a2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a30:	2330      	movs	r3, #48	@ 0x30
 8007a32:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007bd0 <_svfiprintf_r+0x1e4>
 8007a36:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a3a:	f04f 0901 	mov.w	r9, #1
 8007a3e:	4623      	mov	r3, r4
 8007a40:	469a      	mov	sl, r3
 8007a42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a46:	b10a      	cbz	r2, 8007a4c <_svfiprintf_r+0x60>
 8007a48:	2a25      	cmp	r2, #37	@ 0x25
 8007a4a:	d1f9      	bne.n	8007a40 <_svfiprintf_r+0x54>
 8007a4c:	ebba 0b04 	subs.w	fp, sl, r4
 8007a50:	d00b      	beq.n	8007a6a <_svfiprintf_r+0x7e>
 8007a52:	465b      	mov	r3, fp
 8007a54:	4622      	mov	r2, r4
 8007a56:	4629      	mov	r1, r5
 8007a58:	4638      	mov	r0, r7
 8007a5a:	f7ff ff6b 	bl	8007934 <__ssputs_r>
 8007a5e:	3001      	adds	r0, #1
 8007a60:	f000 80a7 	beq.w	8007bb2 <_svfiprintf_r+0x1c6>
 8007a64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a66:	445a      	add	r2, fp
 8007a68:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a6a:	f89a 3000 	ldrb.w	r3, [sl]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	f000 809f 	beq.w	8007bb2 <_svfiprintf_r+0x1c6>
 8007a74:	2300      	movs	r3, #0
 8007a76:	f04f 32ff 	mov.w	r2, #4294967295
 8007a7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a7e:	f10a 0a01 	add.w	sl, sl, #1
 8007a82:	9304      	str	r3, [sp, #16]
 8007a84:	9307      	str	r3, [sp, #28]
 8007a86:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a8a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a8c:	4654      	mov	r4, sl
 8007a8e:	2205      	movs	r2, #5
 8007a90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a94:	484e      	ldr	r0, [pc, #312]	@ (8007bd0 <_svfiprintf_r+0x1e4>)
 8007a96:	f7f8 fb9b 	bl	80001d0 <memchr>
 8007a9a:	9a04      	ldr	r2, [sp, #16]
 8007a9c:	b9d8      	cbnz	r0, 8007ad6 <_svfiprintf_r+0xea>
 8007a9e:	06d0      	lsls	r0, r2, #27
 8007aa0:	bf44      	itt	mi
 8007aa2:	2320      	movmi	r3, #32
 8007aa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007aa8:	0711      	lsls	r1, r2, #28
 8007aaa:	bf44      	itt	mi
 8007aac:	232b      	movmi	r3, #43	@ 0x2b
 8007aae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ab2:	f89a 3000 	ldrb.w	r3, [sl]
 8007ab6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ab8:	d015      	beq.n	8007ae6 <_svfiprintf_r+0xfa>
 8007aba:	9a07      	ldr	r2, [sp, #28]
 8007abc:	4654      	mov	r4, sl
 8007abe:	2000      	movs	r0, #0
 8007ac0:	f04f 0c0a 	mov.w	ip, #10
 8007ac4:	4621      	mov	r1, r4
 8007ac6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007aca:	3b30      	subs	r3, #48	@ 0x30
 8007acc:	2b09      	cmp	r3, #9
 8007ace:	d94b      	bls.n	8007b68 <_svfiprintf_r+0x17c>
 8007ad0:	b1b0      	cbz	r0, 8007b00 <_svfiprintf_r+0x114>
 8007ad2:	9207      	str	r2, [sp, #28]
 8007ad4:	e014      	b.n	8007b00 <_svfiprintf_r+0x114>
 8007ad6:	eba0 0308 	sub.w	r3, r0, r8
 8007ada:	fa09 f303 	lsl.w	r3, r9, r3
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	9304      	str	r3, [sp, #16]
 8007ae2:	46a2      	mov	sl, r4
 8007ae4:	e7d2      	b.n	8007a8c <_svfiprintf_r+0xa0>
 8007ae6:	9b03      	ldr	r3, [sp, #12]
 8007ae8:	1d19      	adds	r1, r3, #4
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	9103      	str	r1, [sp, #12]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	bfbb      	ittet	lt
 8007af2:	425b      	neglt	r3, r3
 8007af4:	f042 0202 	orrlt.w	r2, r2, #2
 8007af8:	9307      	strge	r3, [sp, #28]
 8007afa:	9307      	strlt	r3, [sp, #28]
 8007afc:	bfb8      	it	lt
 8007afe:	9204      	strlt	r2, [sp, #16]
 8007b00:	7823      	ldrb	r3, [r4, #0]
 8007b02:	2b2e      	cmp	r3, #46	@ 0x2e
 8007b04:	d10a      	bne.n	8007b1c <_svfiprintf_r+0x130>
 8007b06:	7863      	ldrb	r3, [r4, #1]
 8007b08:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b0a:	d132      	bne.n	8007b72 <_svfiprintf_r+0x186>
 8007b0c:	9b03      	ldr	r3, [sp, #12]
 8007b0e:	1d1a      	adds	r2, r3, #4
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	9203      	str	r2, [sp, #12]
 8007b14:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007b18:	3402      	adds	r4, #2
 8007b1a:	9305      	str	r3, [sp, #20]
 8007b1c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007be0 <_svfiprintf_r+0x1f4>
 8007b20:	7821      	ldrb	r1, [r4, #0]
 8007b22:	2203      	movs	r2, #3
 8007b24:	4650      	mov	r0, sl
 8007b26:	f7f8 fb53 	bl	80001d0 <memchr>
 8007b2a:	b138      	cbz	r0, 8007b3c <_svfiprintf_r+0x150>
 8007b2c:	9b04      	ldr	r3, [sp, #16]
 8007b2e:	eba0 000a 	sub.w	r0, r0, sl
 8007b32:	2240      	movs	r2, #64	@ 0x40
 8007b34:	4082      	lsls	r2, r0
 8007b36:	4313      	orrs	r3, r2
 8007b38:	3401      	adds	r4, #1
 8007b3a:	9304      	str	r3, [sp, #16]
 8007b3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b40:	4824      	ldr	r0, [pc, #144]	@ (8007bd4 <_svfiprintf_r+0x1e8>)
 8007b42:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007b46:	2206      	movs	r2, #6
 8007b48:	f7f8 fb42 	bl	80001d0 <memchr>
 8007b4c:	2800      	cmp	r0, #0
 8007b4e:	d036      	beq.n	8007bbe <_svfiprintf_r+0x1d2>
 8007b50:	4b21      	ldr	r3, [pc, #132]	@ (8007bd8 <_svfiprintf_r+0x1ec>)
 8007b52:	bb1b      	cbnz	r3, 8007b9c <_svfiprintf_r+0x1b0>
 8007b54:	9b03      	ldr	r3, [sp, #12]
 8007b56:	3307      	adds	r3, #7
 8007b58:	f023 0307 	bic.w	r3, r3, #7
 8007b5c:	3308      	adds	r3, #8
 8007b5e:	9303      	str	r3, [sp, #12]
 8007b60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b62:	4433      	add	r3, r6
 8007b64:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b66:	e76a      	b.n	8007a3e <_svfiprintf_r+0x52>
 8007b68:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b6c:	460c      	mov	r4, r1
 8007b6e:	2001      	movs	r0, #1
 8007b70:	e7a8      	b.n	8007ac4 <_svfiprintf_r+0xd8>
 8007b72:	2300      	movs	r3, #0
 8007b74:	3401      	adds	r4, #1
 8007b76:	9305      	str	r3, [sp, #20]
 8007b78:	4619      	mov	r1, r3
 8007b7a:	f04f 0c0a 	mov.w	ip, #10
 8007b7e:	4620      	mov	r0, r4
 8007b80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b84:	3a30      	subs	r2, #48	@ 0x30
 8007b86:	2a09      	cmp	r2, #9
 8007b88:	d903      	bls.n	8007b92 <_svfiprintf_r+0x1a6>
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d0c6      	beq.n	8007b1c <_svfiprintf_r+0x130>
 8007b8e:	9105      	str	r1, [sp, #20]
 8007b90:	e7c4      	b.n	8007b1c <_svfiprintf_r+0x130>
 8007b92:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b96:	4604      	mov	r4, r0
 8007b98:	2301      	movs	r3, #1
 8007b9a:	e7f0      	b.n	8007b7e <_svfiprintf_r+0x192>
 8007b9c:	ab03      	add	r3, sp, #12
 8007b9e:	9300      	str	r3, [sp, #0]
 8007ba0:	462a      	mov	r2, r5
 8007ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8007bdc <_svfiprintf_r+0x1f0>)
 8007ba4:	a904      	add	r1, sp, #16
 8007ba6:	4638      	mov	r0, r7
 8007ba8:	f3af 8000 	nop.w
 8007bac:	1c42      	adds	r2, r0, #1
 8007bae:	4606      	mov	r6, r0
 8007bb0:	d1d6      	bne.n	8007b60 <_svfiprintf_r+0x174>
 8007bb2:	89ab      	ldrh	r3, [r5, #12]
 8007bb4:	065b      	lsls	r3, r3, #25
 8007bb6:	f53f af2d 	bmi.w	8007a14 <_svfiprintf_r+0x28>
 8007bba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007bbc:	e72c      	b.n	8007a18 <_svfiprintf_r+0x2c>
 8007bbe:	ab03      	add	r3, sp, #12
 8007bc0:	9300      	str	r3, [sp, #0]
 8007bc2:	462a      	mov	r2, r5
 8007bc4:	4b05      	ldr	r3, [pc, #20]	@ (8007bdc <_svfiprintf_r+0x1f0>)
 8007bc6:	a904      	add	r1, sp, #16
 8007bc8:	4638      	mov	r0, r7
 8007bca:	f000 f9bb 	bl	8007f44 <_printf_i>
 8007bce:	e7ed      	b.n	8007bac <_svfiprintf_r+0x1c0>
 8007bd0:	08008869 	.word	0x08008869
 8007bd4:	08008873 	.word	0x08008873
 8007bd8:	00000000 	.word	0x00000000
 8007bdc:	08007935 	.word	0x08007935
 8007be0:	0800886f 	.word	0x0800886f

08007be4 <__sfputc_r>:
 8007be4:	6893      	ldr	r3, [r2, #8]
 8007be6:	3b01      	subs	r3, #1
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	b410      	push	{r4}
 8007bec:	6093      	str	r3, [r2, #8]
 8007bee:	da08      	bge.n	8007c02 <__sfputc_r+0x1e>
 8007bf0:	6994      	ldr	r4, [r2, #24]
 8007bf2:	42a3      	cmp	r3, r4
 8007bf4:	db01      	blt.n	8007bfa <__sfputc_r+0x16>
 8007bf6:	290a      	cmp	r1, #10
 8007bf8:	d103      	bne.n	8007c02 <__sfputc_r+0x1e>
 8007bfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bfe:	f7ff bc24 	b.w	800744a <__swbuf_r>
 8007c02:	6813      	ldr	r3, [r2, #0]
 8007c04:	1c58      	adds	r0, r3, #1
 8007c06:	6010      	str	r0, [r2, #0]
 8007c08:	7019      	strb	r1, [r3, #0]
 8007c0a:	4608      	mov	r0, r1
 8007c0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c10:	4770      	bx	lr

08007c12 <__sfputs_r>:
 8007c12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c14:	4606      	mov	r6, r0
 8007c16:	460f      	mov	r7, r1
 8007c18:	4614      	mov	r4, r2
 8007c1a:	18d5      	adds	r5, r2, r3
 8007c1c:	42ac      	cmp	r4, r5
 8007c1e:	d101      	bne.n	8007c24 <__sfputs_r+0x12>
 8007c20:	2000      	movs	r0, #0
 8007c22:	e007      	b.n	8007c34 <__sfputs_r+0x22>
 8007c24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c28:	463a      	mov	r2, r7
 8007c2a:	4630      	mov	r0, r6
 8007c2c:	f7ff ffda 	bl	8007be4 <__sfputc_r>
 8007c30:	1c43      	adds	r3, r0, #1
 8007c32:	d1f3      	bne.n	8007c1c <__sfputs_r+0xa>
 8007c34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007c38 <_vfiprintf_r>:
 8007c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c3c:	460d      	mov	r5, r1
 8007c3e:	b09d      	sub	sp, #116	@ 0x74
 8007c40:	4614      	mov	r4, r2
 8007c42:	4698      	mov	r8, r3
 8007c44:	4606      	mov	r6, r0
 8007c46:	b118      	cbz	r0, 8007c50 <_vfiprintf_r+0x18>
 8007c48:	6a03      	ldr	r3, [r0, #32]
 8007c4a:	b90b      	cbnz	r3, 8007c50 <_vfiprintf_r+0x18>
 8007c4c:	f7ff fade 	bl	800720c <__sinit>
 8007c50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c52:	07d9      	lsls	r1, r3, #31
 8007c54:	d405      	bmi.n	8007c62 <_vfiprintf_r+0x2a>
 8007c56:	89ab      	ldrh	r3, [r5, #12]
 8007c58:	059a      	lsls	r2, r3, #22
 8007c5a:	d402      	bmi.n	8007c62 <_vfiprintf_r+0x2a>
 8007c5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c5e:	f7ff fd60 	bl	8007722 <__retarget_lock_acquire_recursive>
 8007c62:	89ab      	ldrh	r3, [r5, #12]
 8007c64:	071b      	lsls	r3, r3, #28
 8007c66:	d501      	bpl.n	8007c6c <_vfiprintf_r+0x34>
 8007c68:	692b      	ldr	r3, [r5, #16]
 8007c6a:	b99b      	cbnz	r3, 8007c94 <_vfiprintf_r+0x5c>
 8007c6c:	4629      	mov	r1, r5
 8007c6e:	4630      	mov	r0, r6
 8007c70:	f7ff fc2a 	bl	80074c8 <__swsetup_r>
 8007c74:	b170      	cbz	r0, 8007c94 <_vfiprintf_r+0x5c>
 8007c76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c78:	07dc      	lsls	r4, r3, #31
 8007c7a:	d504      	bpl.n	8007c86 <_vfiprintf_r+0x4e>
 8007c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c80:	b01d      	add	sp, #116	@ 0x74
 8007c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c86:	89ab      	ldrh	r3, [r5, #12]
 8007c88:	0598      	lsls	r0, r3, #22
 8007c8a:	d4f7      	bmi.n	8007c7c <_vfiprintf_r+0x44>
 8007c8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c8e:	f7ff fd49 	bl	8007724 <__retarget_lock_release_recursive>
 8007c92:	e7f3      	b.n	8007c7c <_vfiprintf_r+0x44>
 8007c94:	2300      	movs	r3, #0
 8007c96:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c98:	2320      	movs	r3, #32
 8007c9a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007c9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ca2:	2330      	movs	r3, #48	@ 0x30
 8007ca4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007e54 <_vfiprintf_r+0x21c>
 8007ca8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007cac:	f04f 0901 	mov.w	r9, #1
 8007cb0:	4623      	mov	r3, r4
 8007cb2:	469a      	mov	sl, r3
 8007cb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007cb8:	b10a      	cbz	r2, 8007cbe <_vfiprintf_r+0x86>
 8007cba:	2a25      	cmp	r2, #37	@ 0x25
 8007cbc:	d1f9      	bne.n	8007cb2 <_vfiprintf_r+0x7a>
 8007cbe:	ebba 0b04 	subs.w	fp, sl, r4
 8007cc2:	d00b      	beq.n	8007cdc <_vfiprintf_r+0xa4>
 8007cc4:	465b      	mov	r3, fp
 8007cc6:	4622      	mov	r2, r4
 8007cc8:	4629      	mov	r1, r5
 8007cca:	4630      	mov	r0, r6
 8007ccc:	f7ff ffa1 	bl	8007c12 <__sfputs_r>
 8007cd0:	3001      	adds	r0, #1
 8007cd2:	f000 80a7 	beq.w	8007e24 <_vfiprintf_r+0x1ec>
 8007cd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cd8:	445a      	add	r2, fp
 8007cda:	9209      	str	r2, [sp, #36]	@ 0x24
 8007cdc:	f89a 3000 	ldrb.w	r3, [sl]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	f000 809f 	beq.w	8007e24 <_vfiprintf_r+0x1ec>
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8007cec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cf0:	f10a 0a01 	add.w	sl, sl, #1
 8007cf4:	9304      	str	r3, [sp, #16]
 8007cf6:	9307      	str	r3, [sp, #28]
 8007cf8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007cfc:	931a      	str	r3, [sp, #104]	@ 0x68
 8007cfe:	4654      	mov	r4, sl
 8007d00:	2205      	movs	r2, #5
 8007d02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d06:	4853      	ldr	r0, [pc, #332]	@ (8007e54 <_vfiprintf_r+0x21c>)
 8007d08:	f7f8 fa62 	bl	80001d0 <memchr>
 8007d0c:	9a04      	ldr	r2, [sp, #16]
 8007d0e:	b9d8      	cbnz	r0, 8007d48 <_vfiprintf_r+0x110>
 8007d10:	06d1      	lsls	r1, r2, #27
 8007d12:	bf44      	itt	mi
 8007d14:	2320      	movmi	r3, #32
 8007d16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d1a:	0713      	lsls	r3, r2, #28
 8007d1c:	bf44      	itt	mi
 8007d1e:	232b      	movmi	r3, #43	@ 0x2b
 8007d20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d24:	f89a 3000 	ldrb.w	r3, [sl]
 8007d28:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d2a:	d015      	beq.n	8007d58 <_vfiprintf_r+0x120>
 8007d2c:	9a07      	ldr	r2, [sp, #28]
 8007d2e:	4654      	mov	r4, sl
 8007d30:	2000      	movs	r0, #0
 8007d32:	f04f 0c0a 	mov.w	ip, #10
 8007d36:	4621      	mov	r1, r4
 8007d38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d3c:	3b30      	subs	r3, #48	@ 0x30
 8007d3e:	2b09      	cmp	r3, #9
 8007d40:	d94b      	bls.n	8007dda <_vfiprintf_r+0x1a2>
 8007d42:	b1b0      	cbz	r0, 8007d72 <_vfiprintf_r+0x13a>
 8007d44:	9207      	str	r2, [sp, #28]
 8007d46:	e014      	b.n	8007d72 <_vfiprintf_r+0x13a>
 8007d48:	eba0 0308 	sub.w	r3, r0, r8
 8007d4c:	fa09 f303 	lsl.w	r3, r9, r3
 8007d50:	4313      	orrs	r3, r2
 8007d52:	9304      	str	r3, [sp, #16]
 8007d54:	46a2      	mov	sl, r4
 8007d56:	e7d2      	b.n	8007cfe <_vfiprintf_r+0xc6>
 8007d58:	9b03      	ldr	r3, [sp, #12]
 8007d5a:	1d19      	adds	r1, r3, #4
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	9103      	str	r1, [sp, #12]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	bfbb      	ittet	lt
 8007d64:	425b      	neglt	r3, r3
 8007d66:	f042 0202 	orrlt.w	r2, r2, #2
 8007d6a:	9307      	strge	r3, [sp, #28]
 8007d6c:	9307      	strlt	r3, [sp, #28]
 8007d6e:	bfb8      	it	lt
 8007d70:	9204      	strlt	r2, [sp, #16]
 8007d72:	7823      	ldrb	r3, [r4, #0]
 8007d74:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d76:	d10a      	bne.n	8007d8e <_vfiprintf_r+0x156>
 8007d78:	7863      	ldrb	r3, [r4, #1]
 8007d7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d7c:	d132      	bne.n	8007de4 <_vfiprintf_r+0x1ac>
 8007d7e:	9b03      	ldr	r3, [sp, #12]
 8007d80:	1d1a      	adds	r2, r3, #4
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	9203      	str	r2, [sp, #12]
 8007d86:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007d8a:	3402      	adds	r4, #2
 8007d8c:	9305      	str	r3, [sp, #20]
 8007d8e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007e64 <_vfiprintf_r+0x22c>
 8007d92:	7821      	ldrb	r1, [r4, #0]
 8007d94:	2203      	movs	r2, #3
 8007d96:	4650      	mov	r0, sl
 8007d98:	f7f8 fa1a 	bl	80001d0 <memchr>
 8007d9c:	b138      	cbz	r0, 8007dae <_vfiprintf_r+0x176>
 8007d9e:	9b04      	ldr	r3, [sp, #16]
 8007da0:	eba0 000a 	sub.w	r0, r0, sl
 8007da4:	2240      	movs	r2, #64	@ 0x40
 8007da6:	4082      	lsls	r2, r0
 8007da8:	4313      	orrs	r3, r2
 8007daa:	3401      	adds	r4, #1
 8007dac:	9304      	str	r3, [sp, #16]
 8007dae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007db2:	4829      	ldr	r0, [pc, #164]	@ (8007e58 <_vfiprintf_r+0x220>)
 8007db4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007db8:	2206      	movs	r2, #6
 8007dba:	f7f8 fa09 	bl	80001d0 <memchr>
 8007dbe:	2800      	cmp	r0, #0
 8007dc0:	d03f      	beq.n	8007e42 <_vfiprintf_r+0x20a>
 8007dc2:	4b26      	ldr	r3, [pc, #152]	@ (8007e5c <_vfiprintf_r+0x224>)
 8007dc4:	bb1b      	cbnz	r3, 8007e0e <_vfiprintf_r+0x1d6>
 8007dc6:	9b03      	ldr	r3, [sp, #12]
 8007dc8:	3307      	adds	r3, #7
 8007dca:	f023 0307 	bic.w	r3, r3, #7
 8007dce:	3308      	adds	r3, #8
 8007dd0:	9303      	str	r3, [sp, #12]
 8007dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dd4:	443b      	add	r3, r7
 8007dd6:	9309      	str	r3, [sp, #36]	@ 0x24
 8007dd8:	e76a      	b.n	8007cb0 <_vfiprintf_r+0x78>
 8007dda:	fb0c 3202 	mla	r2, ip, r2, r3
 8007dde:	460c      	mov	r4, r1
 8007de0:	2001      	movs	r0, #1
 8007de2:	e7a8      	b.n	8007d36 <_vfiprintf_r+0xfe>
 8007de4:	2300      	movs	r3, #0
 8007de6:	3401      	adds	r4, #1
 8007de8:	9305      	str	r3, [sp, #20]
 8007dea:	4619      	mov	r1, r3
 8007dec:	f04f 0c0a 	mov.w	ip, #10
 8007df0:	4620      	mov	r0, r4
 8007df2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007df6:	3a30      	subs	r2, #48	@ 0x30
 8007df8:	2a09      	cmp	r2, #9
 8007dfa:	d903      	bls.n	8007e04 <_vfiprintf_r+0x1cc>
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d0c6      	beq.n	8007d8e <_vfiprintf_r+0x156>
 8007e00:	9105      	str	r1, [sp, #20]
 8007e02:	e7c4      	b.n	8007d8e <_vfiprintf_r+0x156>
 8007e04:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e08:	4604      	mov	r4, r0
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	e7f0      	b.n	8007df0 <_vfiprintf_r+0x1b8>
 8007e0e:	ab03      	add	r3, sp, #12
 8007e10:	9300      	str	r3, [sp, #0]
 8007e12:	462a      	mov	r2, r5
 8007e14:	4b12      	ldr	r3, [pc, #72]	@ (8007e60 <_vfiprintf_r+0x228>)
 8007e16:	a904      	add	r1, sp, #16
 8007e18:	4630      	mov	r0, r6
 8007e1a:	f3af 8000 	nop.w
 8007e1e:	4607      	mov	r7, r0
 8007e20:	1c78      	adds	r0, r7, #1
 8007e22:	d1d6      	bne.n	8007dd2 <_vfiprintf_r+0x19a>
 8007e24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e26:	07d9      	lsls	r1, r3, #31
 8007e28:	d405      	bmi.n	8007e36 <_vfiprintf_r+0x1fe>
 8007e2a:	89ab      	ldrh	r3, [r5, #12]
 8007e2c:	059a      	lsls	r2, r3, #22
 8007e2e:	d402      	bmi.n	8007e36 <_vfiprintf_r+0x1fe>
 8007e30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e32:	f7ff fc77 	bl	8007724 <__retarget_lock_release_recursive>
 8007e36:	89ab      	ldrh	r3, [r5, #12]
 8007e38:	065b      	lsls	r3, r3, #25
 8007e3a:	f53f af1f 	bmi.w	8007c7c <_vfiprintf_r+0x44>
 8007e3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e40:	e71e      	b.n	8007c80 <_vfiprintf_r+0x48>
 8007e42:	ab03      	add	r3, sp, #12
 8007e44:	9300      	str	r3, [sp, #0]
 8007e46:	462a      	mov	r2, r5
 8007e48:	4b05      	ldr	r3, [pc, #20]	@ (8007e60 <_vfiprintf_r+0x228>)
 8007e4a:	a904      	add	r1, sp, #16
 8007e4c:	4630      	mov	r0, r6
 8007e4e:	f000 f879 	bl	8007f44 <_printf_i>
 8007e52:	e7e4      	b.n	8007e1e <_vfiprintf_r+0x1e6>
 8007e54:	08008869 	.word	0x08008869
 8007e58:	08008873 	.word	0x08008873
 8007e5c:	00000000 	.word	0x00000000
 8007e60:	08007c13 	.word	0x08007c13
 8007e64:	0800886f 	.word	0x0800886f

08007e68 <_printf_common>:
 8007e68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e6c:	4616      	mov	r6, r2
 8007e6e:	4698      	mov	r8, r3
 8007e70:	688a      	ldr	r2, [r1, #8]
 8007e72:	690b      	ldr	r3, [r1, #16]
 8007e74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	bfb8      	it	lt
 8007e7c:	4613      	movlt	r3, r2
 8007e7e:	6033      	str	r3, [r6, #0]
 8007e80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007e84:	4607      	mov	r7, r0
 8007e86:	460c      	mov	r4, r1
 8007e88:	b10a      	cbz	r2, 8007e8e <_printf_common+0x26>
 8007e8a:	3301      	adds	r3, #1
 8007e8c:	6033      	str	r3, [r6, #0]
 8007e8e:	6823      	ldr	r3, [r4, #0]
 8007e90:	0699      	lsls	r1, r3, #26
 8007e92:	bf42      	ittt	mi
 8007e94:	6833      	ldrmi	r3, [r6, #0]
 8007e96:	3302      	addmi	r3, #2
 8007e98:	6033      	strmi	r3, [r6, #0]
 8007e9a:	6825      	ldr	r5, [r4, #0]
 8007e9c:	f015 0506 	ands.w	r5, r5, #6
 8007ea0:	d106      	bne.n	8007eb0 <_printf_common+0x48>
 8007ea2:	f104 0a19 	add.w	sl, r4, #25
 8007ea6:	68e3      	ldr	r3, [r4, #12]
 8007ea8:	6832      	ldr	r2, [r6, #0]
 8007eaa:	1a9b      	subs	r3, r3, r2
 8007eac:	42ab      	cmp	r3, r5
 8007eae:	dc26      	bgt.n	8007efe <_printf_common+0x96>
 8007eb0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007eb4:	6822      	ldr	r2, [r4, #0]
 8007eb6:	3b00      	subs	r3, #0
 8007eb8:	bf18      	it	ne
 8007eba:	2301      	movne	r3, #1
 8007ebc:	0692      	lsls	r2, r2, #26
 8007ebe:	d42b      	bmi.n	8007f18 <_printf_common+0xb0>
 8007ec0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ec4:	4641      	mov	r1, r8
 8007ec6:	4638      	mov	r0, r7
 8007ec8:	47c8      	blx	r9
 8007eca:	3001      	adds	r0, #1
 8007ecc:	d01e      	beq.n	8007f0c <_printf_common+0xa4>
 8007ece:	6823      	ldr	r3, [r4, #0]
 8007ed0:	6922      	ldr	r2, [r4, #16]
 8007ed2:	f003 0306 	and.w	r3, r3, #6
 8007ed6:	2b04      	cmp	r3, #4
 8007ed8:	bf02      	ittt	eq
 8007eda:	68e5      	ldreq	r5, [r4, #12]
 8007edc:	6833      	ldreq	r3, [r6, #0]
 8007ede:	1aed      	subeq	r5, r5, r3
 8007ee0:	68a3      	ldr	r3, [r4, #8]
 8007ee2:	bf0c      	ite	eq
 8007ee4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ee8:	2500      	movne	r5, #0
 8007eea:	4293      	cmp	r3, r2
 8007eec:	bfc4      	itt	gt
 8007eee:	1a9b      	subgt	r3, r3, r2
 8007ef0:	18ed      	addgt	r5, r5, r3
 8007ef2:	2600      	movs	r6, #0
 8007ef4:	341a      	adds	r4, #26
 8007ef6:	42b5      	cmp	r5, r6
 8007ef8:	d11a      	bne.n	8007f30 <_printf_common+0xc8>
 8007efa:	2000      	movs	r0, #0
 8007efc:	e008      	b.n	8007f10 <_printf_common+0xa8>
 8007efe:	2301      	movs	r3, #1
 8007f00:	4652      	mov	r2, sl
 8007f02:	4641      	mov	r1, r8
 8007f04:	4638      	mov	r0, r7
 8007f06:	47c8      	blx	r9
 8007f08:	3001      	adds	r0, #1
 8007f0a:	d103      	bne.n	8007f14 <_printf_common+0xac>
 8007f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f14:	3501      	adds	r5, #1
 8007f16:	e7c6      	b.n	8007ea6 <_printf_common+0x3e>
 8007f18:	18e1      	adds	r1, r4, r3
 8007f1a:	1c5a      	adds	r2, r3, #1
 8007f1c:	2030      	movs	r0, #48	@ 0x30
 8007f1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007f22:	4422      	add	r2, r4
 8007f24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007f28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007f2c:	3302      	adds	r3, #2
 8007f2e:	e7c7      	b.n	8007ec0 <_printf_common+0x58>
 8007f30:	2301      	movs	r3, #1
 8007f32:	4622      	mov	r2, r4
 8007f34:	4641      	mov	r1, r8
 8007f36:	4638      	mov	r0, r7
 8007f38:	47c8      	blx	r9
 8007f3a:	3001      	adds	r0, #1
 8007f3c:	d0e6      	beq.n	8007f0c <_printf_common+0xa4>
 8007f3e:	3601      	adds	r6, #1
 8007f40:	e7d9      	b.n	8007ef6 <_printf_common+0x8e>
	...

08007f44 <_printf_i>:
 8007f44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f48:	7e0f      	ldrb	r7, [r1, #24]
 8007f4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007f4c:	2f78      	cmp	r7, #120	@ 0x78
 8007f4e:	4691      	mov	r9, r2
 8007f50:	4680      	mov	r8, r0
 8007f52:	460c      	mov	r4, r1
 8007f54:	469a      	mov	sl, r3
 8007f56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007f5a:	d807      	bhi.n	8007f6c <_printf_i+0x28>
 8007f5c:	2f62      	cmp	r7, #98	@ 0x62
 8007f5e:	d80a      	bhi.n	8007f76 <_printf_i+0x32>
 8007f60:	2f00      	cmp	r7, #0
 8007f62:	f000 80d1 	beq.w	8008108 <_printf_i+0x1c4>
 8007f66:	2f58      	cmp	r7, #88	@ 0x58
 8007f68:	f000 80b8 	beq.w	80080dc <_printf_i+0x198>
 8007f6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007f74:	e03a      	b.n	8007fec <_printf_i+0xa8>
 8007f76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007f7a:	2b15      	cmp	r3, #21
 8007f7c:	d8f6      	bhi.n	8007f6c <_printf_i+0x28>
 8007f7e:	a101      	add	r1, pc, #4	@ (adr r1, 8007f84 <_printf_i+0x40>)
 8007f80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f84:	08007fdd 	.word	0x08007fdd
 8007f88:	08007ff1 	.word	0x08007ff1
 8007f8c:	08007f6d 	.word	0x08007f6d
 8007f90:	08007f6d 	.word	0x08007f6d
 8007f94:	08007f6d 	.word	0x08007f6d
 8007f98:	08007f6d 	.word	0x08007f6d
 8007f9c:	08007ff1 	.word	0x08007ff1
 8007fa0:	08007f6d 	.word	0x08007f6d
 8007fa4:	08007f6d 	.word	0x08007f6d
 8007fa8:	08007f6d 	.word	0x08007f6d
 8007fac:	08007f6d 	.word	0x08007f6d
 8007fb0:	080080ef 	.word	0x080080ef
 8007fb4:	0800801b 	.word	0x0800801b
 8007fb8:	080080a9 	.word	0x080080a9
 8007fbc:	08007f6d 	.word	0x08007f6d
 8007fc0:	08007f6d 	.word	0x08007f6d
 8007fc4:	08008111 	.word	0x08008111
 8007fc8:	08007f6d 	.word	0x08007f6d
 8007fcc:	0800801b 	.word	0x0800801b
 8007fd0:	08007f6d 	.word	0x08007f6d
 8007fd4:	08007f6d 	.word	0x08007f6d
 8007fd8:	080080b1 	.word	0x080080b1
 8007fdc:	6833      	ldr	r3, [r6, #0]
 8007fde:	1d1a      	adds	r2, r3, #4
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	6032      	str	r2, [r6, #0]
 8007fe4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007fe8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007fec:	2301      	movs	r3, #1
 8007fee:	e09c      	b.n	800812a <_printf_i+0x1e6>
 8007ff0:	6833      	ldr	r3, [r6, #0]
 8007ff2:	6820      	ldr	r0, [r4, #0]
 8007ff4:	1d19      	adds	r1, r3, #4
 8007ff6:	6031      	str	r1, [r6, #0]
 8007ff8:	0606      	lsls	r6, r0, #24
 8007ffa:	d501      	bpl.n	8008000 <_printf_i+0xbc>
 8007ffc:	681d      	ldr	r5, [r3, #0]
 8007ffe:	e003      	b.n	8008008 <_printf_i+0xc4>
 8008000:	0645      	lsls	r5, r0, #25
 8008002:	d5fb      	bpl.n	8007ffc <_printf_i+0xb8>
 8008004:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008008:	2d00      	cmp	r5, #0
 800800a:	da03      	bge.n	8008014 <_printf_i+0xd0>
 800800c:	232d      	movs	r3, #45	@ 0x2d
 800800e:	426d      	negs	r5, r5
 8008010:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008014:	4858      	ldr	r0, [pc, #352]	@ (8008178 <_printf_i+0x234>)
 8008016:	230a      	movs	r3, #10
 8008018:	e011      	b.n	800803e <_printf_i+0xfa>
 800801a:	6821      	ldr	r1, [r4, #0]
 800801c:	6833      	ldr	r3, [r6, #0]
 800801e:	0608      	lsls	r0, r1, #24
 8008020:	f853 5b04 	ldr.w	r5, [r3], #4
 8008024:	d402      	bmi.n	800802c <_printf_i+0xe8>
 8008026:	0649      	lsls	r1, r1, #25
 8008028:	bf48      	it	mi
 800802a:	b2ad      	uxthmi	r5, r5
 800802c:	2f6f      	cmp	r7, #111	@ 0x6f
 800802e:	4852      	ldr	r0, [pc, #328]	@ (8008178 <_printf_i+0x234>)
 8008030:	6033      	str	r3, [r6, #0]
 8008032:	bf14      	ite	ne
 8008034:	230a      	movne	r3, #10
 8008036:	2308      	moveq	r3, #8
 8008038:	2100      	movs	r1, #0
 800803a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800803e:	6866      	ldr	r6, [r4, #4]
 8008040:	60a6      	str	r6, [r4, #8]
 8008042:	2e00      	cmp	r6, #0
 8008044:	db05      	blt.n	8008052 <_printf_i+0x10e>
 8008046:	6821      	ldr	r1, [r4, #0]
 8008048:	432e      	orrs	r6, r5
 800804a:	f021 0104 	bic.w	r1, r1, #4
 800804e:	6021      	str	r1, [r4, #0]
 8008050:	d04b      	beq.n	80080ea <_printf_i+0x1a6>
 8008052:	4616      	mov	r6, r2
 8008054:	fbb5 f1f3 	udiv	r1, r5, r3
 8008058:	fb03 5711 	mls	r7, r3, r1, r5
 800805c:	5dc7      	ldrb	r7, [r0, r7]
 800805e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008062:	462f      	mov	r7, r5
 8008064:	42bb      	cmp	r3, r7
 8008066:	460d      	mov	r5, r1
 8008068:	d9f4      	bls.n	8008054 <_printf_i+0x110>
 800806a:	2b08      	cmp	r3, #8
 800806c:	d10b      	bne.n	8008086 <_printf_i+0x142>
 800806e:	6823      	ldr	r3, [r4, #0]
 8008070:	07df      	lsls	r7, r3, #31
 8008072:	d508      	bpl.n	8008086 <_printf_i+0x142>
 8008074:	6923      	ldr	r3, [r4, #16]
 8008076:	6861      	ldr	r1, [r4, #4]
 8008078:	4299      	cmp	r1, r3
 800807a:	bfde      	ittt	le
 800807c:	2330      	movle	r3, #48	@ 0x30
 800807e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008082:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008086:	1b92      	subs	r2, r2, r6
 8008088:	6122      	str	r2, [r4, #16]
 800808a:	f8cd a000 	str.w	sl, [sp]
 800808e:	464b      	mov	r3, r9
 8008090:	aa03      	add	r2, sp, #12
 8008092:	4621      	mov	r1, r4
 8008094:	4640      	mov	r0, r8
 8008096:	f7ff fee7 	bl	8007e68 <_printf_common>
 800809a:	3001      	adds	r0, #1
 800809c:	d14a      	bne.n	8008134 <_printf_i+0x1f0>
 800809e:	f04f 30ff 	mov.w	r0, #4294967295
 80080a2:	b004      	add	sp, #16
 80080a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080a8:	6823      	ldr	r3, [r4, #0]
 80080aa:	f043 0320 	orr.w	r3, r3, #32
 80080ae:	6023      	str	r3, [r4, #0]
 80080b0:	4832      	ldr	r0, [pc, #200]	@ (800817c <_printf_i+0x238>)
 80080b2:	2778      	movs	r7, #120	@ 0x78
 80080b4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80080b8:	6823      	ldr	r3, [r4, #0]
 80080ba:	6831      	ldr	r1, [r6, #0]
 80080bc:	061f      	lsls	r7, r3, #24
 80080be:	f851 5b04 	ldr.w	r5, [r1], #4
 80080c2:	d402      	bmi.n	80080ca <_printf_i+0x186>
 80080c4:	065f      	lsls	r7, r3, #25
 80080c6:	bf48      	it	mi
 80080c8:	b2ad      	uxthmi	r5, r5
 80080ca:	6031      	str	r1, [r6, #0]
 80080cc:	07d9      	lsls	r1, r3, #31
 80080ce:	bf44      	itt	mi
 80080d0:	f043 0320 	orrmi.w	r3, r3, #32
 80080d4:	6023      	strmi	r3, [r4, #0]
 80080d6:	b11d      	cbz	r5, 80080e0 <_printf_i+0x19c>
 80080d8:	2310      	movs	r3, #16
 80080da:	e7ad      	b.n	8008038 <_printf_i+0xf4>
 80080dc:	4826      	ldr	r0, [pc, #152]	@ (8008178 <_printf_i+0x234>)
 80080de:	e7e9      	b.n	80080b4 <_printf_i+0x170>
 80080e0:	6823      	ldr	r3, [r4, #0]
 80080e2:	f023 0320 	bic.w	r3, r3, #32
 80080e6:	6023      	str	r3, [r4, #0]
 80080e8:	e7f6      	b.n	80080d8 <_printf_i+0x194>
 80080ea:	4616      	mov	r6, r2
 80080ec:	e7bd      	b.n	800806a <_printf_i+0x126>
 80080ee:	6833      	ldr	r3, [r6, #0]
 80080f0:	6825      	ldr	r5, [r4, #0]
 80080f2:	6961      	ldr	r1, [r4, #20]
 80080f4:	1d18      	adds	r0, r3, #4
 80080f6:	6030      	str	r0, [r6, #0]
 80080f8:	062e      	lsls	r6, r5, #24
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	d501      	bpl.n	8008102 <_printf_i+0x1be>
 80080fe:	6019      	str	r1, [r3, #0]
 8008100:	e002      	b.n	8008108 <_printf_i+0x1c4>
 8008102:	0668      	lsls	r0, r5, #25
 8008104:	d5fb      	bpl.n	80080fe <_printf_i+0x1ba>
 8008106:	8019      	strh	r1, [r3, #0]
 8008108:	2300      	movs	r3, #0
 800810a:	6123      	str	r3, [r4, #16]
 800810c:	4616      	mov	r6, r2
 800810e:	e7bc      	b.n	800808a <_printf_i+0x146>
 8008110:	6833      	ldr	r3, [r6, #0]
 8008112:	1d1a      	adds	r2, r3, #4
 8008114:	6032      	str	r2, [r6, #0]
 8008116:	681e      	ldr	r6, [r3, #0]
 8008118:	6862      	ldr	r2, [r4, #4]
 800811a:	2100      	movs	r1, #0
 800811c:	4630      	mov	r0, r6
 800811e:	f7f8 f857 	bl	80001d0 <memchr>
 8008122:	b108      	cbz	r0, 8008128 <_printf_i+0x1e4>
 8008124:	1b80      	subs	r0, r0, r6
 8008126:	6060      	str	r0, [r4, #4]
 8008128:	6863      	ldr	r3, [r4, #4]
 800812a:	6123      	str	r3, [r4, #16]
 800812c:	2300      	movs	r3, #0
 800812e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008132:	e7aa      	b.n	800808a <_printf_i+0x146>
 8008134:	6923      	ldr	r3, [r4, #16]
 8008136:	4632      	mov	r2, r6
 8008138:	4649      	mov	r1, r9
 800813a:	4640      	mov	r0, r8
 800813c:	47d0      	blx	sl
 800813e:	3001      	adds	r0, #1
 8008140:	d0ad      	beq.n	800809e <_printf_i+0x15a>
 8008142:	6823      	ldr	r3, [r4, #0]
 8008144:	079b      	lsls	r3, r3, #30
 8008146:	d413      	bmi.n	8008170 <_printf_i+0x22c>
 8008148:	68e0      	ldr	r0, [r4, #12]
 800814a:	9b03      	ldr	r3, [sp, #12]
 800814c:	4298      	cmp	r0, r3
 800814e:	bfb8      	it	lt
 8008150:	4618      	movlt	r0, r3
 8008152:	e7a6      	b.n	80080a2 <_printf_i+0x15e>
 8008154:	2301      	movs	r3, #1
 8008156:	4632      	mov	r2, r6
 8008158:	4649      	mov	r1, r9
 800815a:	4640      	mov	r0, r8
 800815c:	47d0      	blx	sl
 800815e:	3001      	adds	r0, #1
 8008160:	d09d      	beq.n	800809e <_printf_i+0x15a>
 8008162:	3501      	adds	r5, #1
 8008164:	68e3      	ldr	r3, [r4, #12]
 8008166:	9903      	ldr	r1, [sp, #12]
 8008168:	1a5b      	subs	r3, r3, r1
 800816a:	42ab      	cmp	r3, r5
 800816c:	dcf2      	bgt.n	8008154 <_printf_i+0x210>
 800816e:	e7eb      	b.n	8008148 <_printf_i+0x204>
 8008170:	2500      	movs	r5, #0
 8008172:	f104 0619 	add.w	r6, r4, #25
 8008176:	e7f5      	b.n	8008164 <_printf_i+0x220>
 8008178:	0800887a 	.word	0x0800887a
 800817c:	0800888b 	.word	0x0800888b

08008180 <__sflush_r>:
 8008180:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008188:	0716      	lsls	r6, r2, #28
 800818a:	4605      	mov	r5, r0
 800818c:	460c      	mov	r4, r1
 800818e:	d454      	bmi.n	800823a <__sflush_r+0xba>
 8008190:	684b      	ldr	r3, [r1, #4]
 8008192:	2b00      	cmp	r3, #0
 8008194:	dc02      	bgt.n	800819c <__sflush_r+0x1c>
 8008196:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008198:	2b00      	cmp	r3, #0
 800819a:	dd48      	ble.n	800822e <__sflush_r+0xae>
 800819c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800819e:	2e00      	cmp	r6, #0
 80081a0:	d045      	beq.n	800822e <__sflush_r+0xae>
 80081a2:	2300      	movs	r3, #0
 80081a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80081a8:	682f      	ldr	r7, [r5, #0]
 80081aa:	6a21      	ldr	r1, [r4, #32]
 80081ac:	602b      	str	r3, [r5, #0]
 80081ae:	d030      	beq.n	8008212 <__sflush_r+0x92>
 80081b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80081b2:	89a3      	ldrh	r3, [r4, #12]
 80081b4:	0759      	lsls	r1, r3, #29
 80081b6:	d505      	bpl.n	80081c4 <__sflush_r+0x44>
 80081b8:	6863      	ldr	r3, [r4, #4]
 80081ba:	1ad2      	subs	r2, r2, r3
 80081bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80081be:	b10b      	cbz	r3, 80081c4 <__sflush_r+0x44>
 80081c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80081c2:	1ad2      	subs	r2, r2, r3
 80081c4:	2300      	movs	r3, #0
 80081c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80081c8:	6a21      	ldr	r1, [r4, #32]
 80081ca:	4628      	mov	r0, r5
 80081cc:	47b0      	blx	r6
 80081ce:	1c43      	adds	r3, r0, #1
 80081d0:	89a3      	ldrh	r3, [r4, #12]
 80081d2:	d106      	bne.n	80081e2 <__sflush_r+0x62>
 80081d4:	6829      	ldr	r1, [r5, #0]
 80081d6:	291d      	cmp	r1, #29
 80081d8:	d82b      	bhi.n	8008232 <__sflush_r+0xb2>
 80081da:	4a2a      	ldr	r2, [pc, #168]	@ (8008284 <__sflush_r+0x104>)
 80081dc:	40ca      	lsrs	r2, r1
 80081de:	07d6      	lsls	r6, r2, #31
 80081e0:	d527      	bpl.n	8008232 <__sflush_r+0xb2>
 80081e2:	2200      	movs	r2, #0
 80081e4:	6062      	str	r2, [r4, #4]
 80081e6:	04d9      	lsls	r1, r3, #19
 80081e8:	6922      	ldr	r2, [r4, #16]
 80081ea:	6022      	str	r2, [r4, #0]
 80081ec:	d504      	bpl.n	80081f8 <__sflush_r+0x78>
 80081ee:	1c42      	adds	r2, r0, #1
 80081f0:	d101      	bne.n	80081f6 <__sflush_r+0x76>
 80081f2:	682b      	ldr	r3, [r5, #0]
 80081f4:	b903      	cbnz	r3, 80081f8 <__sflush_r+0x78>
 80081f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80081f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80081fa:	602f      	str	r7, [r5, #0]
 80081fc:	b1b9      	cbz	r1, 800822e <__sflush_r+0xae>
 80081fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008202:	4299      	cmp	r1, r3
 8008204:	d002      	beq.n	800820c <__sflush_r+0x8c>
 8008206:	4628      	mov	r0, r5
 8008208:	f7ff fa9c 	bl	8007744 <_free_r>
 800820c:	2300      	movs	r3, #0
 800820e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008210:	e00d      	b.n	800822e <__sflush_r+0xae>
 8008212:	2301      	movs	r3, #1
 8008214:	4628      	mov	r0, r5
 8008216:	47b0      	blx	r6
 8008218:	4602      	mov	r2, r0
 800821a:	1c50      	adds	r0, r2, #1
 800821c:	d1c9      	bne.n	80081b2 <__sflush_r+0x32>
 800821e:	682b      	ldr	r3, [r5, #0]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d0c6      	beq.n	80081b2 <__sflush_r+0x32>
 8008224:	2b1d      	cmp	r3, #29
 8008226:	d001      	beq.n	800822c <__sflush_r+0xac>
 8008228:	2b16      	cmp	r3, #22
 800822a:	d11e      	bne.n	800826a <__sflush_r+0xea>
 800822c:	602f      	str	r7, [r5, #0]
 800822e:	2000      	movs	r0, #0
 8008230:	e022      	b.n	8008278 <__sflush_r+0xf8>
 8008232:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008236:	b21b      	sxth	r3, r3
 8008238:	e01b      	b.n	8008272 <__sflush_r+0xf2>
 800823a:	690f      	ldr	r7, [r1, #16]
 800823c:	2f00      	cmp	r7, #0
 800823e:	d0f6      	beq.n	800822e <__sflush_r+0xae>
 8008240:	0793      	lsls	r3, r2, #30
 8008242:	680e      	ldr	r6, [r1, #0]
 8008244:	bf08      	it	eq
 8008246:	694b      	ldreq	r3, [r1, #20]
 8008248:	600f      	str	r7, [r1, #0]
 800824a:	bf18      	it	ne
 800824c:	2300      	movne	r3, #0
 800824e:	eba6 0807 	sub.w	r8, r6, r7
 8008252:	608b      	str	r3, [r1, #8]
 8008254:	f1b8 0f00 	cmp.w	r8, #0
 8008258:	dde9      	ble.n	800822e <__sflush_r+0xae>
 800825a:	6a21      	ldr	r1, [r4, #32]
 800825c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800825e:	4643      	mov	r3, r8
 8008260:	463a      	mov	r2, r7
 8008262:	4628      	mov	r0, r5
 8008264:	47b0      	blx	r6
 8008266:	2800      	cmp	r0, #0
 8008268:	dc08      	bgt.n	800827c <__sflush_r+0xfc>
 800826a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800826e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008272:	81a3      	strh	r3, [r4, #12]
 8008274:	f04f 30ff 	mov.w	r0, #4294967295
 8008278:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800827c:	4407      	add	r7, r0
 800827e:	eba8 0800 	sub.w	r8, r8, r0
 8008282:	e7e7      	b.n	8008254 <__sflush_r+0xd4>
 8008284:	20400001 	.word	0x20400001

08008288 <_fflush_r>:
 8008288:	b538      	push	{r3, r4, r5, lr}
 800828a:	690b      	ldr	r3, [r1, #16]
 800828c:	4605      	mov	r5, r0
 800828e:	460c      	mov	r4, r1
 8008290:	b913      	cbnz	r3, 8008298 <_fflush_r+0x10>
 8008292:	2500      	movs	r5, #0
 8008294:	4628      	mov	r0, r5
 8008296:	bd38      	pop	{r3, r4, r5, pc}
 8008298:	b118      	cbz	r0, 80082a2 <_fflush_r+0x1a>
 800829a:	6a03      	ldr	r3, [r0, #32]
 800829c:	b90b      	cbnz	r3, 80082a2 <_fflush_r+0x1a>
 800829e:	f7fe ffb5 	bl	800720c <__sinit>
 80082a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d0f3      	beq.n	8008292 <_fflush_r+0xa>
 80082aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80082ac:	07d0      	lsls	r0, r2, #31
 80082ae:	d404      	bmi.n	80082ba <_fflush_r+0x32>
 80082b0:	0599      	lsls	r1, r3, #22
 80082b2:	d402      	bmi.n	80082ba <_fflush_r+0x32>
 80082b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082b6:	f7ff fa34 	bl	8007722 <__retarget_lock_acquire_recursive>
 80082ba:	4628      	mov	r0, r5
 80082bc:	4621      	mov	r1, r4
 80082be:	f7ff ff5f 	bl	8008180 <__sflush_r>
 80082c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80082c4:	07da      	lsls	r2, r3, #31
 80082c6:	4605      	mov	r5, r0
 80082c8:	d4e4      	bmi.n	8008294 <_fflush_r+0xc>
 80082ca:	89a3      	ldrh	r3, [r4, #12]
 80082cc:	059b      	lsls	r3, r3, #22
 80082ce:	d4e1      	bmi.n	8008294 <_fflush_r+0xc>
 80082d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082d2:	f7ff fa27 	bl	8007724 <__retarget_lock_release_recursive>
 80082d6:	e7dd      	b.n	8008294 <_fflush_r+0xc>

080082d8 <__swhatbuf_r>:
 80082d8:	b570      	push	{r4, r5, r6, lr}
 80082da:	460c      	mov	r4, r1
 80082dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082e0:	2900      	cmp	r1, #0
 80082e2:	b096      	sub	sp, #88	@ 0x58
 80082e4:	4615      	mov	r5, r2
 80082e6:	461e      	mov	r6, r3
 80082e8:	da0d      	bge.n	8008306 <__swhatbuf_r+0x2e>
 80082ea:	89a3      	ldrh	r3, [r4, #12]
 80082ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80082f0:	f04f 0100 	mov.w	r1, #0
 80082f4:	bf14      	ite	ne
 80082f6:	2340      	movne	r3, #64	@ 0x40
 80082f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80082fc:	2000      	movs	r0, #0
 80082fe:	6031      	str	r1, [r6, #0]
 8008300:	602b      	str	r3, [r5, #0]
 8008302:	b016      	add	sp, #88	@ 0x58
 8008304:	bd70      	pop	{r4, r5, r6, pc}
 8008306:	466a      	mov	r2, sp
 8008308:	f000 f862 	bl	80083d0 <_fstat_r>
 800830c:	2800      	cmp	r0, #0
 800830e:	dbec      	blt.n	80082ea <__swhatbuf_r+0x12>
 8008310:	9901      	ldr	r1, [sp, #4]
 8008312:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008316:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800831a:	4259      	negs	r1, r3
 800831c:	4159      	adcs	r1, r3
 800831e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008322:	e7eb      	b.n	80082fc <__swhatbuf_r+0x24>

08008324 <__smakebuf_r>:
 8008324:	898b      	ldrh	r3, [r1, #12]
 8008326:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008328:	079d      	lsls	r5, r3, #30
 800832a:	4606      	mov	r6, r0
 800832c:	460c      	mov	r4, r1
 800832e:	d507      	bpl.n	8008340 <__smakebuf_r+0x1c>
 8008330:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008334:	6023      	str	r3, [r4, #0]
 8008336:	6123      	str	r3, [r4, #16]
 8008338:	2301      	movs	r3, #1
 800833a:	6163      	str	r3, [r4, #20]
 800833c:	b003      	add	sp, #12
 800833e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008340:	ab01      	add	r3, sp, #4
 8008342:	466a      	mov	r2, sp
 8008344:	f7ff ffc8 	bl	80082d8 <__swhatbuf_r>
 8008348:	9f00      	ldr	r7, [sp, #0]
 800834a:	4605      	mov	r5, r0
 800834c:	4639      	mov	r1, r7
 800834e:	4630      	mov	r0, r6
 8008350:	f7ff fa64 	bl	800781c <_malloc_r>
 8008354:	b948      	cbnz	r0, 800836a <__smakebuf_r+0x46>
 8008356:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800835a:	059a      	lsls	r2, r3, #22
 800835c:	d4ee      	bmi.n	800833c <__smakebuf_r+0x18>
 800835e:	f023 0303 	bic.w	r3, r3, #3
 8008362:	f043 0302 	orr.w	r3, r3, #2
 8008366:	81a3      	strh	r3, [r4, #12]
 8008368:	e7e2      	b.n	8008330 <__smakebuf_r+0xc>
 800836a:	89a3      	ldrh	r3, [r4, #12]
 800836c:	6020      	str	r0, [r4, #0]
 800836e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008372:	81a3      	strh	r3, [r4, #12]
 8008374:	9b01      	ldr	r3, [sp, #4]
 8008376:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800837a:	b15b      	cbz	r3, 8008394 <__smakebuf_r+0x70>
 800837c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008380:	4630      	mov	r0, r6
 8008382:	f000 f837 	bl	80083f4 <_isatty_r>
 8008386:	b128      	cbz	r0, 8008394 <__smakebuf_r+0x70>
 8008388:	89a3      	ldrh	r3, [r4, #12]
 800838a:	f023 0303 	bic.w	r3, r3, #3
 800838e:	f043 0301 	orr.w	r3, r3, #1
 8008392:	81a3      	strh	r3, [r4, #12]
 8008394:	89a3      	ldrh	r3, [r4, #12]
 8008396:	431d      	orrs	r5, r3
 8008398:	81a5      	strh	r5, [r4, #12]
 800839a:	e7cf      	b.n	800833c <__smakebuf_r+0x18>

0800839c <memmove>:
 800839c:	4288      	cmp	r0, r1
 800839e:	b510      	push	{r4, lr}
 80083a0:	eb01 0402 	add.w	r4, r1, r2
 80083a4:	d902      	bls.n	80083ac <memmove+0x10>
 80083a6:	4284      	cmp	r4, r0
 80083a8:	4623      	mov	r3, r4
 80083aa:	d807      	bhi.n	80083bc <memmove+0x20>
 80083ac:	1e43      	subs	r3, r0, #1
 80083ae:	42a1      	cmp	r1, r4
 80083b0:	d008      	beq.n	80083c4 <memmove+0x28>
 80083b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80083b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80083ba:	e7f8      	b.n	80083ae <memmove+0x12>
 80083bc:	4402      	add	r2, r0
 80083be:	4601      	mov	r1, r0
 80083c0:	428a      	cmp	r2, r1
 80083c2:	d100      	bne.n	80083c6 <memmove+0x2a>
 80083c4:	bd10      	pop	{r4, pc}
 80083c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80083ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80083ce:	e7f7      	b.n	80083c0 <memmove+0x24>

080083d0 <_fstat_r>:
 80083d0:	b538      	push	{r3, r4, r5, lr}
 80083d2:	4d07      	ldr	r5, [pc, #28]	@ (80083f0 <_fstat_r+0x20>)
 80083d4:	2300      	movs	r3, #0
 80083d6:	4604      	mov	r4, r0
 80083d8:	4608      	mov	r0, r1
 80083da:	4611      	mov	r1, r2
 80083dc:	602b      	str	r3, [r5, #0]
 80083de:	f7f8 feb0 	bl	8001142 <_fstat>
 80083e2:	1c43      	adds	r3, r0, #1
 80083e4:	d102      	bne.n	80083ec <_fstat_r+0x1c>
 80083e6:	682b      	ldr	r3, [r5, #0]
 80083e8:	b103      	cbz	r3, 80083ec <_fstat_r+0x1c>
 80083ea:	6023      	str	r3, [r4, #0]
 80083ec:	bd38      	pop	{r3, r4, r5, pc}
 80083ee:	bf00      	nop
 80083f0:	2000cd58 	.word	0x2000cd58

080083f4 <_isatty_r>:
 80083f4:	b538      	push	{r3, r4, r5, lr}
 80083f6:	4d06      	ldr	r5, [pc, #24]	@ (8008410 <_isatty_r+0x1c>)
 80083f8:	2300      	movs	r3, #0
 80083fa:	4604      	mov	r4, r0
 80083fc:	4608      	mov	r0, r1
 80083fe:	602b      	str	r3, [r5, #0]
 8008400:	f7f8 feaf 	bl	8001162 <_isatty>
 8008404:	1c43      	adds	r3, r0, #1
 8008406:	d102      	bne.n	800840e <_isatty_r+0x1a>
 8008408:	682b      	ldr	r3, [r5, #0]
 800840a:	b103      	cbz	r3, 800840e <_isatty_r+0x1a>
 800840c:	6023      	str	r3, [r4, #0]
 800840e:	bd38      	pop	{r3, r4, r5, pc}
 8008410:	2000cd58 	.word	0x2000cd58

08008414 <_sbrk_r>:
 8008414:	b538      	push	{r3, r4, r5, lr}
 8008416:	4d06      	ldr	r5, [pc, #24]	@ (8008430 <_sbrk_r+0x1c>)
 8008418:	2300      	movs	r3, #0
 800841a:	4604      	mov	r4, r0
 800841c:	4608      	mov	r0, r1
 800841e:	602b      	str	r3, [r5, #0]
 8008420:	f7f8 feb8 	bl	8001194 <_sbrk>
 8008424:	1c43      	adds	r3, r0, #1
 8008426:	d102      	bne.n	800842e <_sbrk_r+0x1a>
 8008428:	682b      	ldr	r3, [r5, #0]
 800842a:	b103      	cbz	r3, 800842e <_sbrk_r+0x1a>
 800842c:	6023      	str	r3, [r4, #0]
 800842e:	bd38      	pop	{r3, r4, r5, pc}
 8008430:	2000cd58 	.word	0x2000cd58

08008434 <_realloc_r>:
 8008434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008438:	4607      	mov	r7, r0
 800843a:	4614      	mov	r4, r2
 800843c:	460d      	mov	r5, r1
 800843e:	b921      	cbnz	r1, 800844a <_realloc_r+0x16>
 8008440:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008444:	4611      	mov	r1, r2
 8008446:	f7ff b9e9 	b.w	800781c <_malloc_r>
 800844a:	b92a      	cbnz	r2, 8008458 <_realloc_r+0x24>
 800844c:	f7ff f97a 	bl	8007744 <_free_r>
 8008450:	4625      	mov	r5, r4
 8008452:	4628      	mov	r0, r5
 8008454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008458:	f000 f81a 	bl	8008490 <_malloc_usable_size_r>
 800845c:	4284      	cmp	r4, r0
 800845e:	4606      	mov	r6, r0
 8008460:	d802      	bhi.n	8008468 <_realloc_r+0x34>
 8008462:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008466:	d8f4      	bhi.n	8008452 <_realloc_r+0x1e>
 8008468:	4621      	mov	r1, r4
 800846a:	4638      	mov	r0, r7
 800846c:	f7ff f9d6 	bl	800781c <_malloc_r>
 8008470:	4680      	mov	r8, r0
 8008472:	b908      	cbnz	r0, 8008478 <_realloc_r+0x44>
 8008474:	4645      	mov	r5, r8
 8008476:	e7ec      	b.n	8008452 <_realloc_r+0x1e>
 8008478:	42b4      	cmp	r4, r6
 800847a:	4622      	mov	r2, r4
 800847c:	4629      	mov	r1, r5
 800847e:	bf28      	it	cs
 8008480:	4632      	movcs	r2, r6
 8008482:	f7ff f950 	bl	8007726 <memcpy>
 8008486:	4629      	mov	r1, r5
 8008488:	4638      	mov	r0, r7
 800848a:	f7ff f95b 	bl	8007744 <_free_r>
 800848e:	e7f1      	b.n	8008474 <_realloc_r+0x40>

08008490 <_malloc_usable_size_r>:
 8008490:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008494:	1f18      	subs	r0, r3, #4
 8008496:	2b00      	cmp	r3, #0
 8008498:	bfbc      	itt	lt
 800849a:	580b      	ldrlt	r3, [r1, r0]
 800849c:	18c0      	addlt	r0, r0, r3
 800849e:	4770      	bx	lr

080084a0 <_init>:
 80084a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084a2:	bf00      	nop
 80084a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084a6:	bc08      	pop	{r3}
 80084a8:	469e      	mov	lr, r3
 80084aa:	4770      	bx	lr

080084ac <_fini>:
 80084ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084ae:	bf00      	nop
 80084b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084b2:	bc08      	pop	{r3}
 80084b4:	469e      	mov	lr, r3
 80084b6:	4770      	bx	lr
