;redcode
;assert 1
	SPL 0, #9
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 0, 1
	MOV -4, <-0
	SPL 0, #9
	SPL 0, #9
	MOV -7, <-20
	MOV -7, <-20
	SUB @-827, 100
	SUB #270, <1
	SUB @-827, 100
	MOV -4, <-0
	SLT 20, @12
	DJN -1, @-20
	SUB #0, 0
	SUB 124, 106
	SUB 0, 10
	SPL 210, 39
	SUB #12, @16
	SUB -207, <120
	SLT 0, 1
	SUB #0, 900
	MOV @400, 201
	SLT 0, 1
	MOV -4, <-0
	SLT 0, 1
	SLT 0, 1
	SUB @-827, <131
	SLT 0, 1
	SUB #0, 900
	ADD #0, 0
	SLT 0, 1
	SUB 124, 106
	SUB 124, 106
	SUB #0, 0
	SLT 0, 1
	SUB #12, @16
	SUB @827, 160
	SUB @-127, 100
	SUB 124, 106
	ADD 10, 20
	JMN 12, 919
	JMN 12, 919
	ADD 10, 20
	JMN 12, 919
	SPL 0, #9
	CMP -207, <-120
