`timescale 1ns / 1ps

module multiplier_16_bit(
 
input clk,
input rst_n,
input [15:0] a,
input [15:0] b,
output reg [31:0] prod
    );
    always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        prod <= 32'd0;
    else
        prod <= a * b;
end
endmodule

