
---------- Begin Simulation Statistics ----------
final_tick                               643237483500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 656178                       # Simulator instruction rate (inst/s)
host_mem_usage                                 854688                       # Number of bytes of host memory used
host_op_rate                                   657624                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2400.27                       # Real time elapsed on the host
host_tick_rate                               33696007                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1575000004                       # Number of instructions simulated
sim_ops                                    1578472296                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080879                       # Number of seconds simulated
sim_ticks                                 80879352750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       513394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1024527                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.995750                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      15997894                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     15998574                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        97242                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     24129679                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      24528291                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        171334                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       267569253                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      268158557                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        97045                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         23291567                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     37467192                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      4312506                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    500000283                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    500496385                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    161169798                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.105398                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.255775                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     42689514     26.49%     26.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     50755263     31.49%     57.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2       451920      0.28%     58.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      7972704      4.95%     63.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      1720255      1.07%     64.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      9872786      6.13%     70.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2744464      1.70%     72.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      7495700      4.65%     76.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     37467192     23.25%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    161169798                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       123102                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       476324961                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           141393306                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        39092      0.01%      0.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    283530479     56.65%     56.66% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       195992      0.04%     56.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     56.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       249860      0.05%     56.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp       249826      0.05%     56.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt        50210      0.01%     56.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult          528      0.00%     56.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc          298      0.00%     56.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv        49069      0.01%     56.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc         1488      0.00%     56.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     56.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd       117276      0.02%     56.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     56.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       278631      0.06%     56.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       156368      0.03%     56.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        48998      0.01%     56.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       127018      0.03%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     56.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    141393306     28.25%     85.21% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     74007946     14.79%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    500496385                       # Class of committed instruction
system.switch_cpus_1.commit.refs            215401252                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts         1795206                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         500000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           500496104                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.323517                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.323517                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     77377549                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          201                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     15814562                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    506020259                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       19116566                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        26487028                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       100320                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts          817                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     38677089                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          24528291                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        52925737                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           161625879                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           18                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            508272331                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        201036                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.151635                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles        32148                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     16169228                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              3.142164                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    161758560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.146229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.357292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       65965426     40.78%     40.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        9994622      6.18%     46.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       18592055     11.49%     58.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4146463      2.56%     61.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        3899023      2.41%     63.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        3979828      2.46%     65.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       11898446      7.36%     73.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3836162      2.37%     75.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       39446535     24.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    161758560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                   145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       139664                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       23613117                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                 336                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.107828                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          215981175                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         74057779                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        576749                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    142235921                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts           43                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     74204364                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    504808890                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    141923396                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        96150                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    502718171                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         2032                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      1010082                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       100320                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1012845                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked         3108                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7418852                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3341                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        30095                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       842599                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       196409                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3341                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        39657                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       100007                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       771206446                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           502545577                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.513325                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       395879424                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.106761                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            502611690                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1002045920                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     402991463                       # number of integer regfile writes
system.switch_cpus_1.ipc                     3.091024                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               3.091024                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        45795      0.01%      0.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    284774823     56.64%     56.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       215671      0.04%     56.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     56.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       397547      0.08%     56.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp       354513      0.07%     56.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt        54830      0.01%     56.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult          553      0.00%     56.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc          300      0.00%     56.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv        54168      0.01%     56.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc         1769      0.00%     56.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     56.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd       136050      0.03%     56.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     56.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       338940      0.07%     56.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       183172      0.04%     56.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        54163      0.01%     57.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       140051      0.03%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     57.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    141998795     28.24%     85.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     74063185     14.73%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    502814325                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                90                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.000000                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult           71     78.89%     78.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            1      1.11%     80.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc           18     20.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    500427297                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1162771130                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    500179073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    505554553                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        504808554                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       502814325                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      4312399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       178712                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5943385                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    161758560                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.108425                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.604399                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     31538457     19.50%     19.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1      2644530      1.63%     21.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2      3208240      1.98%     23.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3      3716017      2.30%     25.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    120651316     74.59%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    161758560                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.108422                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses      2341323                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads      4794878                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses      2366504                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes      3569722                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     14537508                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     16741642                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    142235921                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     74204364                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     305611055                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes       648758                       # number of misc regfile writes
system.switch_cpus_1.numCycles              161758705                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles       1632190                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    670945661                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     32861992                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       29666293                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      2909598                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents          301                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1285757667                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    505435391                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    678220316                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        54543339                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     30844201                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       100320                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     75297968                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        7274570                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1005787661                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles       518443                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts        36489                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       133187338                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups      3708462                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          628511497                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1010207766                       # The number of ROB writes
system.switch_cpus_1.timesIdled                     1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads        3171572                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes       1948522                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1471329                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       507805                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2942674                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         507805                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              14606                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       500269                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13125                       # Transaction distribution
system.membus.trans_dist::ReadExReq            496527                       # Transaction distribution
system.membus.trans_dist::ReadExResp           496527                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14606                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1535660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1535660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     64729728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                64729728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            511133                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  511133    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              511133                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3222405000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2726629000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 643237483500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 643237483500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             80632                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1920777                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          558873                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1390713                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1390713                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            16                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80616                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           32                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4413987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4414019                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    185077568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              185078592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1008321                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32017216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2479666                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.204788                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.403546                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1971861     79.52%     79.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 507805     20.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2479666                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2891845000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2206993500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             24499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       960212                       # number of demand (read+write) hits
system.l2.demand_hits::total                   960212                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       960212                       # number of overall hits
system.l2.overall_hits::total                  960212                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       511117                       # number of demand (read+write) misses
system.l2.demand_misses::total                 511133                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           16                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       511117                       # number of overall misses
system.l2.overall_misses::total                511133                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      1371500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  46655093500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      46656465000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      1371500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  46655093500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     46656465000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1471329                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1471345                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1471329                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1471345                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.347385                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.347392                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.347385                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.347392                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 85718.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 91280.652962                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91280.478858                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 85718.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 91280.652962                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91280.478858                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              500269                       # number of writebacks
system.l2.writebacks::total                    500269                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       511117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            511133                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       511117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           511133                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      1339500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  45632859500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45634199000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      1339500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  45632859500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45634199000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.347385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.347392                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.347385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.347392                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 83718.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 89280.652962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89280.478858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 83718.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 89280.652962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89280.478858                       # average overall mshr miss latency
system.l2.replacements                        1008321                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1420508                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1420508                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1420508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1420508                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        12878                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         12878                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data       894186                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                894186                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       496527                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              496527                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  45574924000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45574924000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      1390713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1390713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.357031                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.357031                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 91787.403303                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91787.403303                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       496527                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         496527                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  44581870000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  44581870000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.357031                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.357031                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 89787.403303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89787.403303                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      1371500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1371500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           16                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             16                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 85718.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85718.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      1339500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1339500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 83718.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83718.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data        66026                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             66026                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data        14590                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14590                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   1080169500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1080169500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data        80616                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80616                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.180981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.180981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 74034.921179                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74034.921179                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data        14590                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14590                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   1050989500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1050989500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.180981                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.180981                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 72034.921179                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72034.921179                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                     6210530                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1024705                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.060798                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1400.009230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.205356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     13160.605763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   228.222691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.012130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  1578.944831                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.085450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.803260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.013930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.096371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          647                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          263                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          736                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14584                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  48091105                       # Number of tag accesses
system.l2.tags.data_accesses                 48091105                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     32711488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           32712512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32017216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32017216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       511117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              511133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       500269                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             500269                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        12661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    404447945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             404460606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        12661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            12661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      395863900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            395863900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      395863900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        12661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    404447945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            800324506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    500269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    510318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000370814500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        27036                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        27036                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1350722                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             474337                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      511133                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     500269                       # Number of write requests accepted
system.mem_ctrls.readBursts                    511133                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   500269                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    799                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             34841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            35365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            35507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32056                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  19088759250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2551670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28657521750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37404.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56154.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   293073                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  424512                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                511133                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               500269                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  213324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  160849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  135562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       292995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.742825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.795283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.439177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       193014     65.88%     65.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21914      7.48%     73.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15802      5.39%     78.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16766      5.72%     84.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9216      3.15%     87.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7033      2.40%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6663      2.27%     92.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5526      1.89%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17061      5.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       292995                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.875869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     19.555163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           9199     34.03%     34.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         15294     56.57%     90.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          1357      5.02%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           510      1.89%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           272      1.01%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           162      0.60%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           73      0.27%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           51      0.19%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           27      0.10%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           20      0.07%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           18      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            7      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            3      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            8      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            9      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            5      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            5      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27036                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.503070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.470328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.118050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1426      5.27%      5.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              216      0.80%      6.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14881     55.04%     61.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5823     21.54%     82.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3820     14.13%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              600      2.22%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              133      0.49%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               59      0.22%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               36      0.13%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               14      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27036                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32661376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   51136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32015936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                32712512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32017216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       403.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       395.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    404.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    395.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80891796000                       # Total gap between requests
system.mem_ctrls.avgGap                      79979.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         1024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     32660352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32015936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 12660.833268105005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 403815694.482050657272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 395848073.846016287804                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           16                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       511117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       500269                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       802500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  28656719250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1919505335250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     50156.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     56066.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3836946.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1034278980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            549732315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1785535500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1284730740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6384265680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25963787850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9193428960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46195760025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        571.168765                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  23240512750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2700620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  54938220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1057726740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            562183710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1858249260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1326569040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6384265680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26018038170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9147744480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46354777080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.134867                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23117477750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2700620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55061255000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    999999349                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     75000001                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     52925718                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1127925068                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    999999349                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     75000001                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     52925718                       # number of overall hits
system.cpu.icache.overall_hits::total      1127925068                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1060                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           19                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1079                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1060                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           19                       # number of overall misses
system.cpu.icache.overall_misses::total          1079                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      1600000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1600000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      1600000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1600000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000000409                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000001                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     52925737                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1127926147                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000000409                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000001                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     52925737                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1127926147                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 84210.526316                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  1482.854495                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 84210.526316                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  1482.854495                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.icache.writebacks::total                10                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           16                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      1390500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1390500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      1390500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1390500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 86906.250000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86906.250000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 86906.250000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86906.250000                       # average overall mshr miss latency
system.cpu.icache.replacements                     10                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    999999349                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     75000001                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     52925718                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1127925068                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1060                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           19                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1079                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      1600000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1600000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000000409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     52925737                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1127926147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 84210.526316                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  1482.854495                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           16                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      1390500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1390500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 86906.250000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86906.250000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1048.826102                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1127926144                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1076                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1048258.498141                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1046.840825                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.985277                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.255576                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.000485                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.256061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1066                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1066                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.260254                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4511705664                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4511705664                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    427457012                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     32104419                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    201105679                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        660667110                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    427458147                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     32104419                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    201105679                       # number of overall hits
system.cpu.dcache.overall_hits::total       660668245                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2913616                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       221863                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      7357499                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10492978                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2913621                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       221863                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      7357499                       # number of overall misses
system.cpu.dcache.overall_misses::total      10492983                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   7340192000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 310257056867                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 317597248867                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   7340192000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 310257056867                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 317597248867                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    430370628                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     32326282                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    208463178                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    671160088                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    430371768                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     32326282                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    208463178                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    671161228                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006770                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006863                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.035294                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015634                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006770                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006863                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.035294                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015634                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 33084.344843                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 42168.820800                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30267.598852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 33084.344843                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 42168.820800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30267.584429                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        98977                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3222                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.719119                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4480707                       # number of writebacks
system.cpu.dcache.writebacks::total           4480707                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5886170                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5886170                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5886170                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5886170                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       221863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1471329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1693192                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       221863                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1471329                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1693192                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7229260500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  50817728944                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  58046989444                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7229260500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  50817728944                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  58046989444                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006863                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.007058                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002523                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006863                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.007058                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002523                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 32584.344843                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 34538.657869                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34282.579556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 32584.344843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 34538.657869                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34282.579556                       # average overall mshr miss latency
system.cpu.dcache.replacements                4602717                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    281818057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21207115                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    134033065                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       437058237                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       155016                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        12085                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       422169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        589270                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    170804500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  23491190000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23661994500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    281973073                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21219200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    134455234                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    437647507                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000550                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000570                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.003140                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001346                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14133.595366                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 55644.043025                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40154.758430                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       341553                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       341553                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        12085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data        80616                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        92701                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    164762000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   1330370500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1495132500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000570                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.000600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000212                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 13633.595366                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 16502.561526                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16128.547696                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    145638955                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     10897304                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     67072614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      223608873                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2758593                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       209778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      6935330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      9903701                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7169387500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 286765866867                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 293935254367                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    148397548                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     11107082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     74007944                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    233512574                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018589                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.018887                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.093711                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042412                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 34176.069464                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 41348.553979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29679.334460                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      5544617                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5544617                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       209778                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1390713                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1600491                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   7064498500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  49487358444                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  56551856944                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.018887                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006854                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 33676.069464                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 35584.163263                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35334.067448                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1135                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1135                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1140                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1140                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.004386                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.004386                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1940                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1940                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1940                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1940                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1940                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1940                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4072.821096                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           665278938                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4606813                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            144.411969                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3219.052162                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   364.858304                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   488.910630                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.785901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.089077                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.119363                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1576                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1891                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5373927677                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5373927677                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 643237483500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 501453809500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 141783674000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
