{"vcs1":{"timestamp_begin":1711564737.983445115, "rt":0.58, "ut":0.26, "st":0.21}}
{"vcselab":{"timestamp_begin":1711564738.629904776, "rt":0.65, "ut":0.38, "st":0.19}}
{"link":{"timestamp_begin":1711564739.323624660, "rt":0.34, "ut":0.10, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711564737.450274292}
{"VCS_COMP_START_TIME": 1711564737.450274292}
{"VCS_COMP_END_TIME": 1711564739.723584731}
{"VCS_USER_OPTIONS": "-q -nc-sverilog -sverilog buildMaster.sv library.sv"}
{"vcs1": {"peak_mem": 336976}}
{"stitch_vcselab": {"peak_mem": 222604}}
