<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/mips/interrupts.hh ソースファイル</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
<h1>arch/mips/interrupts.hh</h1><a href="mips_2interrupts_8hh.html">説明を見る。</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2007 MIPS Technologies, Inc.</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00007"></a>00007 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00009"></a>00009 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00011"></a>00011 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00012"></a>00012 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00013"></a>00013 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00014"></a>00014 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00017"></a>00017 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00018"></a>00018 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00019"></a>00019 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00020"></a>00020 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00021"></a>00021 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00023"></a>00023 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00024"></a>00024 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00025"></a>00025 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00026"></a>00026 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * Authors: Rick Strong</span>
<a name="l00029"></a>00029 <span class="comment"> */</span>
<a name="l00030"></a>00030 
<a name="l00031"></a>00031 <span class="preprocessor">#ifndef __ARCH_MIPS_INTERRUPT_HH__</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="preprocessor">#define __ARCH_MIPS_INTERRUPT_HH__</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span>
<a name="l00034"></a>00034 <span class="preprocessor">#include &lt;string&gt;</span>
<a name="l00035"></a>00035 
<a name="l00036"></a>00036 <span class="preprocessor">#include &quot;<a class="code" href="arch_2mips_2faults_8hh.html">arch/mips/faults.hh</a>&quot;</span>
<a name="l00037"></a>00037 <span class="preprocessor">#include &quot;<a class="code" href="compiler_8hh.html">base/compiler.hh</a>&quot;</span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;<a class="code" href="base_2misc_8hh.html">base/misc.hh</a>&quot;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &quot;params/MipsInterrupts.hh&quot;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="serialize_8hh.html">sim/serialize.hh</a>&quot;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &quot;<a class="code" href="sim__object_8hh.html">sim/sim_object.hh</a>&quot;</span>
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="keyword">class </span><a class="code" href="classBaseCPU.html">BaseCPU</a>;
<a name="l00044"></a>00044 <span class="keyword">class </span><a class="code" href="classCheckpoint.html">Checkpoint</a>;
<a name="l00045"></a>00045 
<a name="l00046"></a>00046 <span class="keyword">namespace </span>MipsISA
<a name="l00047"></a>00047 {
<a name="l00048"></a>00048 
<a name="l00049"></a><a class="code" href="classMipsISA_1_1Interrupts.html">00049</a> <span class="keyword">class </span><a class="code" href="classMipsISA_1_1Interrupts.html">Interrupts</a> : <span class="keyword">public</span> <a class="code" href="classm5_1_1SimObject_1_1SimObject.html">SimObject</a>
<a name="l00050"></a>00050 {
<a name="l00051"></a>00051   <span class="keyword">public</span>:
<a name="l00052"></a><a class="code" href="classMipsISA_1_1Interrupts.html#a2d2df962f437c169ec932010a88ab884">00052</a>     <span class="keyword">typedef</span> MipsInterruptsParams <a class="code" href="classMipsISA_1_1Interrupts.html#a2d2df962f437c169ec932010a88ab884">Params</a>;
<a name="l00053"></a>00053 
<a name="l00054"></a>00054     <span class="keyword">const</span> <a class="code" href="classMipsISA_1_1Interrupts.html#a2d2df962f437c169ec932010a88ab884">Params</a> *
<a name="l00055"></a><a class="code" href="classMipsISA_1_1Interrupts.html#acd3c3feb78ae7a8f88fe0f110a718dff">00055</a>     <a class="code" href="classMipsISA_1_1Interrupts.html#acd3c3feb78ae7a8f88fe0f110a718dff">params</a>()<span class="keyword"> const</span>
<a name="l00056"></a>00056 <span class="keyword">    </span>{
<a name="l00057"></a>00057         <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code" href="classMipsISA_1_1Interrupts.html#a2d2df962f437c169ec932010a88ab884">Params</a> *<span class="keyword">&gt;</span>(_params);
<a name="l00058"></a>00058     }
<a name="l00059"></a>00059 
<a name="l00060"></a><a class="code" href="classMipsISA_1_1Interrupts.html#a3d148759405b99148e0c34750966edb1">00060</a>     <a class="code" href="classMipsISA_1_1Interrupts.html#a3d148759405b99148e0c34750966edb1">Interrupts</a>(<a class="code" href="classMipsISA_1_1Interrupts.html#a2d2df962f437c169ec932010a88ab884">Params</a> * <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>) : <a class="code" href="classm5_1_1SimObject_1_1SimObject.html">SimObject</a>(p)
<a name="l00061"></a>00061     {
<a name="l00062"></a>00062         <a class="code" href="classMipsISA_1_1Interrupts.html#af2d03360eddc7a37308f528ec004d1aa">newInfoSet</a> = <span class="keyword">false</span>;
<a name="l00063"></a>00063     }
<a name="l00064"></a>00064 
<a name="l00065"></a>00065     <span class="keywordtype">void</span>
<a name="l00066"></a><a class="code" href="classMipsISA_1_1Interrupts.html#a2ab8c6aed9969bc58d6aa2427d442cc4">00066</a>     <a class="code" href="classMipsISA_1_1Interrupts.html#a2ab8c6aed9969bc58d6aa2427d442cc4">setCPU</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *_cpu)
<a name="l00067"></a>00067     {}
<a name="l00068"></a>00068 
<a name="l00069"></a>00069     <span class="comment">//  post(int int_num, int index) is responsible</span>
<a name="l00070"></a>00070     <span class="comment">//  for posting an interrupt. It sets a bit</span>
<a name="l00071"></a>00071     <span class="comment">//  in intstatus corresponding to Cause IP*. The</span>
<a name="l00072"></a>00072     <span class="comment">//  MIPS register Cause is updated by updateIntrInfo</span>
<a name="l00073"></a>00073     <span class="comment">//  which is called by checkInterrupts</span>
<a name="l00074"></a>00074     <span class="comment">//</span>
<a name="l00075"></a>00075     <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1Interrupts.html#a03cb6c87689ac9000f54a7eacfa2c730">post</a>(<span class="keywordtype">int</span> int_num, <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>);
<a name="l00076"></a>00076     <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1Interrupts.html#a03cb6c87689ac9000f54a7eacfa2c730">post</a>(<span class="keywordtype">int</span> int_num, <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#ae6714ce3c5ef82205cecbd410556edf3">index</a>);
<a name="l00077"></a>00077 
<a name="l00078"></a>00078     <span class="comment">// clear(int int_num, int index) is responsible</span>
<a name="l00079"></a>00079     <span class="comment">//  for clearing an interrupt. It clear a bit</span>
<a name="l00080"></a>00080     <span class="comment">//  in intstatus corresponding to Cause IP*. The</span>
<a name="l00081"></a>00081     <span class="comment">//  MIPS register Cause is updated by updateIntrInfo</span>
<a name="l00082"></a>00082     <span class="comment">//  which is called by checkInterrupts</span>
<a name="l00083"></a>00083     <span class="comment">//</span>
<a name="l00084"></a>00084     <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1Interrupts.html#a10ed3ba8ce3bd81e1732b0a9a7087a27">clear</a>(<span class="keywordtype">int</span> int_num, <a class="code" href="classThreadContext.html">ThreadContext</a>* <a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>);
<a name="l00085"></a>00085     <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1Interrupts.html#a10ed3ba8ce3bd81e1732b0a9a7087a27">clear</a>(<span class="keywordtype">int</span> int_num, <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#ae6714ce3c5ef82205cecbd410556edf3">index</a>);
<a name="l00086"></a>00086 
<a name="l00087"></a>00087     <span class="comment">//  clearAll() is responsible</span>
<a name="l00088"></a>00088     <span class="comment">//  for clearing all interrupts. It clears all bits</span>
<a name="l00089"></a>00089     <span class="comment">//  in intstatus corresponding to Cause IP*. The</span>
<a name="l00090"></a>00090     <span class="comment">//  MIPS register Cause is updated by updateIntrInfo</span>
<a name="l00091"></a>00091     <span class="comment">//  which is called by checkInterrupts</span>
<a name="l00092"></a>00092     <span class="comment">//</span>
<a name="l00093"></a>00093     <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1Interrupts.html#a798729dca95209ecdc609807a653a2bf">clearAll</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>);
<a name="l00094"></a>00094     <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1Interrupts.html#a798729dca95209ecdc609807a653a2bf">clearAll</a>();
<a name="l00095"></a>00095 
<a name="l00096"></a>00096     <span class="comment">// getInterrupt(ThreadContext * tc) checks if an interrupt</span>
<a name="l00097"></a>00097     <span class="comment">//  should be returned. It ands the interrupt mask and</span>
<a name="l00098"></a>00098     <span class="comment">//  and interrupt pending bits to see if one exists. It</span>
<a name="l00099"></a>00099     <span class="comment">//  also makes sure interrupts are enabled (IE) and</span>
<a name="l00100"></a>00100     <span class="comment">//  that ERL and ERX are not set</span>
<a name="l00101"></a>00101     <span class="comment">//</span>
<a name="l00102"></a>00102     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classMipsISA_1_1Interrupts.html#ae603c88d759977611d3bcc6e2deb61ae">getInterrupt</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>);
<a name="l00103"></a>00103 
<a name="l00104"></a>00104     <span class="comment">// updateIntrInfo(ThreadContext *tc) const syncs the</span>
<a name="l00105"></a>00105     <span class="comment">//  MIPS cause register with the instatus variable. instatus</span>
<a name="l00106"></a>00106     <span class="comment">//  is essentially a copy of the MIPS cause[IP7:IP0]</span>
<a name="l00107"></a>00107     <span class="comment">//</span>
<a name="l00108"></a>00108     <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1Interrupts.html#ad92c743dd73ba955adb1aaa2d9135fb7">updateIntrInfo</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>) <span class="keyword">const</span>;
<a name="l00109"></a>00109     <span class="keywordtype">bool</span> <a class="code" href="classMipsISA_1_1Interrupts.html#a79de56931b0c5eff3edb7585b2b14286">interruptsPending</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>) <span class="keyword">const</span>;
<a name="l00110"></a>00110     <span class="keywordtype">bool</span> <a class="code" href="classMipsISA_1_1Interrupts.html#a3dfe5717c5a726738b098c9b5c747a44">onCpuTimerInterrupt</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>) <span class="keyword">const</span>;
<a name="l00111"></a>00111 
<a name="l00112"></a>00112     <span class="keywordtype">bool</span>
<a name="l00113"></a><a class="code" href="classMipsISA_1_1Interrupts.html#af3c66fb49fec598cf78aaec29d764952">00113</a>     <a class="code" href="classMipsISA_1_1Interrupts.html#af3c66fb49fec598cf78aaec29d764952">checkInterrupts</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)<span class="keyword"> const</span>
<a name="l00114"></a>00114 <span class="keyword">    </span>{
<a name="l00115"></a>00115         <span class="keywordflow">return</span> <a class="code" href="classMipsISA_1_1Interrupts.html#a79de56931b0c5eff3edb7585b2b14286">interruptsPending</a>(tc);
<a name="l00116"></a>00116     }
<a name="l00117"></a>00117 
<a name="l00118"></a>00118 
<a name="l00119"></a>00119     <span class="keywordtype">void</span>
<a name="l00120"></a><a class="code" href="classMipsISA_1_1Interrupts.html#a53e036786d17361be4c7320d39c99b84">00120</a>     <a class="code" href="classMipsISA_1_1Interrupts.html#a53e036786d17361be4c7320d39c99b84">serialize</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>)
<a name="l00121"></a>00121     {
<a name="l00122"></a>00122         <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Serialization of Interrupts Unimplemented for MIPS&quot;</span>);
<a name="l00123"></a>00123     }
<a name="l00124"></a>00124 
<a name="l00125"></a>00125     <span class="keywordtype">void</span>
<a name="l00126"></a><a class="code" href="classMipsISA_1_1Interrupts.html#af22e5d6d660b97db37003ac61ac4ee49">00126</a>     <a class="code" href="classMipsISA_1_1Interrupts.html#af22e5d6d660b97db37003ac61ac4ee49">unserialize</a>(<a class="code" href="classCheckpoint.html">Checkpoint</a> *cp, <span class="keyword">const</span> std::string &amp;section)
<a name="l00127"></a>00127     {
<a name="l00128"></a>00128         <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Unserialization of Interrupts Unimplemented for MIPS&quot;</span>);
<a name="l00129"></a>00129     }
<a name="l00130"></a>00130 
<a name="l00131"></a>00131   <span class="keyword">private</span>:
<a name="l00132"></a><a class="code" href="classMipsISA_1_1Interrupts.html#af2d03360eddc7a37308f528ec004d1aa">00132</a>     <span class="keywordtype">bool</span> <a class="code" href="classMipsISA_1_1Interrupts.html#af2d03360eddc7a37308f528ec004d1aa">newInfoSet</a>;
<a name="l00133"></a><a class="code" href="classMipsISA_1_1Interrupts.html#a1de149de9a59d4b8291c2aa655119825">00133</a>     <span class="keywordtype">int</span> <a class="code" href="classMipsISA_1_1Interrupts.html#a1de149de9a59d4b8291c2aa655119825">newIpl</a>;
<a name="l00134"></a><a class="code" href="classMipsISA_1_1Interrupts.html#ad13b7544dc5de8549f52b32df52e0d72">00134</a>     <span class="keywordtype">int</span> <a class="code" href="classMipsISA_1_1Interrupts.html#ad13b7544dc5de8549f52b32df52e0d72">newSummary</a>;
<a name="l00135"></a>00135 };
<a name="l00136"></a>00136 
<a name="l00137"></a>00137 }
<a name="l00138"></a>00138 
<a name="l00139"></a>00139 <span class="preprocessor">#endif</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
