set ::env(PROJECT_NAME) s38584
set ::env(DESIGN_TOP) s38584
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/Gate_Level_Netlist/s38584/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Gate_Level_Netlist/s38584/rtl/s38584.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Gate_Level_Netlist
