Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May  4 09:27:21 2021
| Host         : DESKTOP-N24P1LS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file System_wrapper_timing_summary_routed.rpt -pb System_wrapper_timing_summary_routed.pb -rpx System_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : System_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (102)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 70 register/latch pins with no clock driven by root clock pin: System_i/AXIS_I2S_Transmitter/U0/SCLK_Int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (102)
--------------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.707        0.000                      0                 6763        0.038        0.000                      0                 6731        2.000        0.000                       0                  2864  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
System_i/ClockingWizard/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  ClkAudio_System_clk_wiz_0_0         {0.000 40.690}       81.380          12.288          
  clkfbout_System_clk_wiz_0_0         {0.000 28.000}       56.000          17.857          
clk_fpga_0                            {0.000 10.000}       20.000          50.000          
clk_fpga_1                            {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
System_i/ClockingWizard/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  ClkAudio_System_clk_wiz_0_0              76.014        0.000                      0                  207        0.118        0.000                      0                  207       39.710        0.000                       0                   198  
  clkfbout_System_clk_wiz_0_0                                                                                                                                                          44.000        0.000                       0                     3  
clk_fpga_0                                 10.707        0.000                      0                 6524        0.038        0.000                      0                 6524        7.500        0.000                       0                  2661  
clk_fpga_1                                                                                                                                                                              5.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                   ClkAudio_System_clk_wiz_0_0       18.565        0.000                      0                   32                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  System_i/ClockingWizard/inst/clk_in1
  To Clock:  System_i/ClockingWizard/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         System_i/ClockingWizard/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { System_i/ClockingWizard/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkAudio_System_clk_wiz_0_0
  To Clock:  ClkAudio_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       76.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.014ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.651ns (36.481%)  route 2.875ns (63.519%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 82.880 - 81.380 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.658     1.661    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]/Q
                         net (fo=2, routed)           1.237     3.354    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]
    SLICE_X23Y54         LUT2 (Prop_lut2_I1_O)        0.124     3.478 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.478    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2_i_3_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.028 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.250 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.468     4.718    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y53         LUT2 (Prop_lut2_I0_O)        0.299     5.017 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          1.170     6.187    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.380 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.871    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.496    82.880    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[0]/C
                         clock pessimism             -0.010    82.870    
                         clock uncertainty           -0.240    82.630    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    82.201    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         82.201    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                 76.014    

Slack (MET) :             76.014ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.651ns (36.481%)  route 2.875ns (63.519%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 82.880 - 81.380 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.658     1.661    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]/Q
                         net (fo=2, routed)           1.237     3.354    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]
    SLICE_X23Y54         LUT2 (Prop_lut2_I1_O)        0.124     3.478 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.478    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2_i_3_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.028 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.250 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.468     4.718    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y53         LUT2 (Prop_lut2_I0_O)        0.299     5.017 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          1.170     6.187    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.380 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.871    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.496    82.880    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[1]/C
                         clock pessimism             -0.010    82.870    
                         clock uncertainty           -0.240    82.630    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    82.201    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                         82.201    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                 76.014    

Slack (MET) :             76.014ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.651ns (36.481%)  route 2.875ns (63.519%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 82.880 - 81.380 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.658     1.661    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]/Q
                         net (fo=2, routed)           1.237     3.354    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]
    SLICE_X23Y54         LUT2 (Prop_lut2_I1_O)        0.124     3.478 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.478    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2_i_3_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.028 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.250 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.468     4.718    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y53         LUT2 (Prop_lut2_I0_O)        0.299     5.017 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          1.170     6.187    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.380 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.871    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.496    82.880    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/C
                         clock pessimism             -0.010    82.870    
                         clock uncertainty           -0.240    82.630    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    82.201    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]
  -------------------------------------------------------------------
                         required time                         82.201    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                 76.014    

Slack (MET) :             76.014ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.651ns (36.481%)  route 2.875ns (63.519%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 82.880 - 81.380 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.658     1.661    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]/Q
                         net (fo=2, routed)           1.237     3.354    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[27]
    SLICE_X23Y54         LUT2 (Prop_lut2_I1_O)        0.124     3.478 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.478    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2_i_3_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.028 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.250 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.468     4.718    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y53         LUT2 (Prop_lut2_I0_O)        0.299     5.017 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          1.170     6.187    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.380 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.871    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.496    82.880    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                         clock pessimism             -0.010    82.870    
                         clock uncertainty           -0.240    82.630    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    82.201    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
  -------------------------------------------------------------------
                         required time                         82.201    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                 76.014    

Slack (MET) :             76.017ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 1.993ns (44.291%)  route 2.507ns (55.709%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 82.869 - 81.380 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.670     1.673    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456     2.129 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/Q
                         net (fo=2, routed)           0.971     3.100    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]
    SLICE_X23Y51         LUT2 (Prop_lut2_I0_O)        0.124     3.224 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.224    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.774 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.774    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.888 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.888    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.002    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.116    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.338 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.468     4.806    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y53         LUT2 (Prop_lut2_I0_O)        0.299     5.105 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          1.068     6.173    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.380 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.871    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.486    82.869    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[4]/C
                         clock pessimism             -0.010    82.859    
                         clock uncertainty           -0.240    82.619    
    SLICE_X22Y50         FDRE (Setup_fdre_C_R)       -0.429    82.190    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                         82.190    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                 76.017    

Slack (MET) :             76.017ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 1.993ns (44.291%)  route 2.507ns (55.709%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 82.869 - 81.380 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.670     1.673    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456     2.129 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/Q
                         net (fo=2, routed)           0.971     3.100    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]
    SLICE_X23Y51         LUT2 (Prop_lut2_I0_O)        0.124     3.224 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.224    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.774 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.774    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.888 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.888    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.002    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.116    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.338 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.468     4.806    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y53         LUT2 (Prop_lut2_I0_O)        0.299     5.105 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          1.068     6.173    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.380 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.871    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.486    82.869    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[5]/C
                         clock pessimism             -0.010    82.859    
                         clock uncertainty           -0.240    82.619    
    SLICE_X22Y50         FDRE (Setup_fdre_C_R)       -0.429    82.190    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         82.190    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                 76.017    

Slack (MET) :             76.017ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 1.993ns (44.291%)  route 2.507ns (55.709%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 82.869 - 81.380 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.670     1.673    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456     2.129 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/Q
                         net (fo=2, routed)           0.971     3.100    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]
    SLICE_X23Y51         LUT2 (Prop_lut2_I0_O)        0.124     3.224 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.224    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.774 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.774    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.888 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.888    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.002    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.116    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.338 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.468     4.806    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y53         LUT2 (Prop_lut2_I0_O)        0.299     5.105 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          1.068     6.173    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.380 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.871    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.486    82.869    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[6]/C
                         clock pessimism             -0.010    82.859    
                         clock uncertainty           -0.240    82.619    
    SLICE_X22Y50         FDRE (Setup_fdre_C_R)       -0.429    82.190    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[6]
  -------------------------------------------------------------------
                         required time                         82.190    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                 76.017    

Slack (MET) :             76.017ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 1.993ns (44.291%)  route 2.507ns (55.709%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 82.869 - 81.380 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.670     1.673    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456     2.129 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/Q
                         net (fo=2, routed)           0.971     3.100    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]
    SLICE_X23Y51         LUT2 (Prop_lut2_I0_O)        0.124     3.224 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.224    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.774 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.774    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.888 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.888    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.002    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.116    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.338 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.468     4.806    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y53         LUT2 (Prop_lut2_I0_O)        0.299     5.105 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          1.068     6.173    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.380 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.871    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.486    82.869    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[7]/C
                         clock pessimism             -0.010    82.859    
                         clock uncertainty           -0.240    82.619    
    SLICE_X22Y50         FDRE (Setup_fdre_C_R)       -0.429    82.190    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         82.190    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                 76.017    

Slack (MET) :             76.061ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.993ns (44.724%)  route 2.463ns (55.276%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 82.869 - 81.380 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.670     1.673    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456     2.129 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/Q
                         net (fo=2, routed)           0.971     3.100    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]
    SLICE_X23Y51         LUT2 (Prop_lut2_I0_O)        0.124     3.224 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.224    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.774 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.774    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.888 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.888    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.002    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.116    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.338 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.468     4.806    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y53         LUT2 (Prop_lut2_I0_O)        0.299     5.105 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          1.025     6.129    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y51         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.380 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.871    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.486    82.869    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y51         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[10]/C
                         clock pessimism             -0.010    82.859    
                         clock uncertainty           -0.240    82.619    
    SLICE_X22Y51         FDRE (Setup_fdre_C_R)       -0.429    82.190    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         82.190    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                 76.061    

Slack (MET) :             76.061ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (ClkAudio_System_clk_wiz_0_0 rise@81.380ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.993ns (44.724%)  route 2.463ns (55.276%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 82.869 - 81.380 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.670     1.673    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y49         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456     2.129 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]/Q
                         net (fo=2, routed)           0.971     3.100    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[2]
    SLICE_X23Y51         LUT2 (Prop_lut2_I0_O)        0.124     3.224 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.224    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.774 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.774    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.888 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.888    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.002    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.116    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.338 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.468     4.806    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X24Y53         LUT2 (Prop_lut2_I0_O)        0.299     5.105 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          1.025     6.129    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X22Y51         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.380 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.871    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.486    82.869    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X22Y51         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[11]/C
                         clock pessimism             -0.010    82.859    
                         clock uncertainty           -0.240    82.619    
    SLICE_X22Y51         FDRE (Setup_fdre_C_R)       -0.429    82.190    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                         82.190    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                 76.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 System_i/Reset_Audio/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/Reset_Audio/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.560     0.562    System_i/Reset_Audio/U0/EXT_LPF/slowest_sync_clk
    SLICE_X29Y59         FDRE                                         r  System_i/Reset_Audio/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  System_i/Reset_Audio/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     0.769    System_i/Reset_Audio/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X28Y59         LUT5 (Prop_lut5_I1_O)        0.045     0.814 r  System_i/Reset_Audio/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     0.814    System_i/Reset_Audio/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X28Y59         FDRE                                         r  System_i/Reset_Audio/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.829     0.831    System_i/Reset_Audio/U0/EXT_LPF/slowest_sync_clk
    SLICE_X28Y59         FDRE                                         r  System_i/Reset_Audio/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.256     0.575    
    SLICE_X28Y59         FDRE (Hold_fdre_C_D)         0.121     0.696    System_i/Reset_Audio/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][27]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.583     0.585    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X3Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][27]/Q
                         net (fo=1, routed)           0.056     0.782    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][27]
    SLICE_X3Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.852     0.854    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X3Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][27]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.076     0.661    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][27]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.583     0.585    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X3Y53          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.782    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][5]
    SLICE_X3Y53          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.852     0.854    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X3Y53          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.076     0.661    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.583     0.585    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X5Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.782    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][6]
    SLICE_X5Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.852     0.854    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X5Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X5Y54          FDRE (Hold_fdre_C_D)         0.076     0.661    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.583     0.585    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X3Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.782    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][0]
    SLICE_X3Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.852     0.854    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X3Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.075     0.660    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.564     0.566    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X9Y55          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     0.763    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][10]
    SLICE_X9Y55          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.833     0.835    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X9Y55          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.075     0.641    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.564     0.566    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X7Y55          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056     0.763    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][11]
    SLICE_X7Y55          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.833     0.835    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X7Y55          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.075     0.641    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.564     0.566    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X7Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][14]/Q
                         net (fo=1, routed)           0.056     0.763    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][14]
    SLICE_X7Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.833     0.835    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X7Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][14]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.075     0.641    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.583     0.585    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X3Y53          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.782    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][1]
    SLICE_X3Y53          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.852     0.854    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X3Y53          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.075     0.660    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][24]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.583     0.585    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X3Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][24]/Q
                         net (fo=1, routed)           0.056     0.782    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][24]
    SLICE_X3Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.852     0.854    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X3Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][24]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.075     0.660    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][24]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkAudio_System_clk_wiz_0_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X8Y55      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X8Y55      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X7Y54      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X8Y54      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X8Y54      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][16]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X6Y55      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][17]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X2Y53      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][18]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X4Y54      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X30Y57     System_i/Reset_Audio/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X30Y57     System_i/Reset_Audio/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X8Y55      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X8Y55      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X7Y54      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X8Y54      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X8Y54      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y55      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y53      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y53      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][18]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X30Y57     System_i/Reset_Audio/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X30Y57     System_i/Reset_Audio/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X8Y55      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X8Y55      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X7Y54      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X8Y54      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X8Y54      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y55      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y57      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y58      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][28]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_System_clk_wiz_0_0
  To Clock:  clkfbout_System_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_System_clk_wiz_0_0
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y2    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.707ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 1.333ns (15.303%)  route 7.378ns (84.697%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 23.261 - 20.000 ) 
    Source Clock Delay      (SCD):    3.719ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.680     3.719    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y37         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     4.175 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=301, routed)         4.269     8.444    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[0]
    SLICE_X30Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.568 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[9]_i_13/O
                         net (fo=1, routed)           0.000     8.568    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[9]_i_13_n_0
    SLICE_X30Y53         MUXF7 (Prop_muxf7_I1_O)      0.214     8.782 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[9]_i_6/O
                         net (fo=1, routed)           0.956     9.738    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[9]_i_6_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.297    10.035 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[9]_i_3/O
                         net (fo=1, routed)           1.225    11.260    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[9]
    SLICE_X17Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.384 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[9]_i_2/O
                         net (fo=1, routed)           0.545    11.930    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[9]_i_2_n_0
    SLICE_X17Y44         LUT5 (Prop_lut5_I0_O)        0.118    12.048 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[9]_i_1/O
                         net (fo=1, routed)           0.382    12.430    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[22]
    SLICE_X16Y44         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.503    23.261    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y44         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism              0.397    23.657    
                         clock uncertainty           -0.302    23.355    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)       -0.218    23.137    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         23.137    
                         arrival time                         -12.430    
  -------------------------------------------------------------------
                         slack                                 10.707    

Slack (MET) :             10.960ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 1.371ns (15.656%)  route 7.386ns (84.344%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 23.261 - 20.000 ) 
    Source Clock Delay      (SCD):    3.719ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.680     3.719    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y37         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     4.175 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=301, routed)         4.934     9.110    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[0]
    SLICE_X27Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[15]_i_16/O
                         net (fo=1, routed)           0.000     9.234    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[15]_i_16_n_0
    SLICE_X27Y56         MUXF7 (Prop_muxf7_I1_O)      0.245     9.479 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[15]_i_10/O
                         net (fo=1, routed)           0.960    10.438    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[15]_i_10_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.298    10.736 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[15]_i_5/O
                         net (fo=1, routed)           0.895    11.631    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[15]_0
    SLICE_X17Y48         LUT5 (Prop_lut5_I4_O)        0.124    11.755 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[15]_i_2/O
                         net (fo=1, routed)           0.597    12.352    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[15]_i_2_n_0
    SLICE_X16Y44         LUT5 (Prop_lut5_I0_O)        0.124    12.476 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[15]_i_1/O
                         net (fo=1, routed)           0.000    12.476    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[16]
    SLICE_X16Y44         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.503    23.261    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y44         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
                         clock pessimism              0.397    23.657    
                         clock uncertainty           -0.302    23.355    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.081    23.436    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]
  -------------------------------------------------------------------
                         required time                         23.436    
                         arrival time                         -12.476    
  -------------------------------------------------------------------
                         slack                                 10.960    

Slack (MET) :             11.152ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.833ns  (logic 0.580ns (7.405%)  route 7.253ns (92.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 23.250 - 20.000 ) 
    Source Clock Delay      (SCD):    3.721ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.682     3.721    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y40         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     4.177 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.573     5.750    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.874 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        5.680    11.554    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X12Y57         FDRE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.493    23.250    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X12Y57         FDRE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][23]/C
                         clock pessimism              0.282    23.532    
                         clock uncertainty           -0.302    23.230    
    SLICE_X12Y57         FDRE (Setup_fdre_C_R)       -0.524    22.706    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][23]
  -------------------------------------------------------------------
                         required time                         22.706    
                         arrival time                         -11.554    
  -------------------------------------------------------------------
                         slack                                 11.152    

Slack (MET) :             11.154ns  (required time - arrival time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 3.320ns (41.697%)  route 4.642ns (58.303%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 23.252 - 20.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.683     3.722    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.240 f  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/Q
                         net (fo=4, routed)           0.848     5.088    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124     5.212 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19/O
                         net (fo=1, routed)           0.000     5.212    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.744 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.744    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.858 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.858    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.972    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.086    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.200    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.314    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.553 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[2]
                         net (fo=1, routed)           0.875     7.428    System_i/FIFO/U0/COMP_IPIC2AXI_S/R[27]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.302     7.730 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     7.730    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.300 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.921     9.221    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X12Y46         LUT6 (Prop_lut6_I4_O)        0.313     9.534 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.964    10.498    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X12Y43         LUT5 (Prop_lut5_I2_O)        0.152    10.650 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.034    11.685    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X8Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.495    23.252    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X8Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/C
                         clock pessimism              0.282    23.534    
                         clock uncertainty           -0.302    23.232    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.393    22.839    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                 11.154    

Slack (MET) :             11.154ns  (required time - arrival time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 3.320ns (41.697%)  route 4.642ns (58.303%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 23.252 - 20.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.683     3.722    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.240 f  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/Q
                         net (fo=4, routed)           0.848     5.088    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124     5.212 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19/O
                         net (fo=1, routed)           0.000     5.212    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.744 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.744    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.858 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.858    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.972    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.086    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.200    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.314    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.553 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[2]
                         net (fo=1, routed)           0.875     7.428    System_i/FIFO/U0/COMP_IPIC2AXI_S/R[27]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.302     7.730 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     7.730    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.300 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.921     9.221    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X12Y46         LUT6 (Prop_lut6_I4_O)        0.313     9.534 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.964    10.498    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X12Y43         LUT5 (Prop_lut5_I2_O)        0.152    10.650 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.034    11.685    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X8Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.495    23.252    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X8Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/C
                         clock pessimism              0.282    23.534    
                         clock uncertainty           -0.302    23.232    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.393    22.839    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                 11.154    

Slack (MET) :             11.154ns  (required time - arrival time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 3.320ns (41.697%)  route 4.642ns (58.303%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 23.252 - 20.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.683     3.722    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.240 f  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/Q
                         net (fo=4, routed)           0.848     5.088    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124     5.212 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19/O
                         net (fo=1, routed)           0.000     5.212    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.744 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.744    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.858 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.858    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.972    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.086    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.200    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.314    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.553 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[2]
                         net (fo=1, routed)           0.875     7.428    System_i/FIFO/U0/COMP_IPIC2AXI_S/R[27]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.302     7.730 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     7.730    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.300 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.921     9.221    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X12Y46         LUT6 (Prop_lut6_I4_O)        0.313     9.534 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.964    10.498    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X12Y43         LUT5 (Prop_lut5_I2_O)        0.152    10.650 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.034    11.685    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X8Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.495    23.252    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X8Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]/C
                         clock pessimism              0.282    23.534    
                         clock uncertainty           -0.302    23.232    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.393    22.839    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                 11.154    

Slack (MET) :             11.154ns  (required time - arrival time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 3.320ns (41.697%)  route 4.642ns (58.303%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 23.252 - 20.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.683     3.722    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.240 f  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/Q
                         net (fo=4, routed)           0.848     5.088    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124     5.212 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19/O
                         net (fo=1, routed)           0.000     5.212    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.744 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.744    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.858 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.858    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.972    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.086    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.200    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.314    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.553 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[2]
                         net (fo=1, routed)           0.875     7.428    System_i/FIFO/U0/COMP_IPIC2AXI_S/R[27]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.302     7.730 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     7.730    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.300 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.921     9.221    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X12Y46         LUT6 (Prop_lut6_I4_O)        0.313     9.534 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.964    10.498    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X12Y43         LUT5 (Prop_lut5_I2_O)        0.152    10.650 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.034    11.685    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X8Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.495    23.252    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X8Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[23]/C
                         clock pessimism              0.282    23.534    
                         clock uncertainty           -0.302    23.232    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.393    22.839    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[23]
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                 11.154    

Slack (MET) :             11.154ns  (required time - arrival time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 3.320ns (41.697%)  route 4.642ns (58.303%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 23.252 - 20.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.683     3.722    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.240 f  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/Q
                         net (fo=4, routed)           0.848     5.088    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124     5.212 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19/O
                         net (fo=1, routed)           0.000     5.212    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.744 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.744    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.858 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.858    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.972    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.086    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.200    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.314    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.553 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[2]
                         net (fo=1, routed)           0.875     7.428    System_i/FIFO/U0/COMP_IPIC2AXI_S/R[27]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.302     7.730 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     7.730    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.300 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.921     9.221    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X12Y46         LUT6 (Prop_lut6_I4_O)        0.313     9.534 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.964    10.498    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X12Y43         LUT5 (Prop_lut5_I2_O)        0.152    10.650 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.034    11.685    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X8Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.495    23.252    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X8Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]/C
                         clock pessimism              0.282    23.534    
                         clock uncertainty           -0.302    23.232    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.393    22.839    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                 11.154    

Slack (MET) :             11.154ns  (required time - arrival time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 3.320ns (41.697%)  route 4.642ns (58.303%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 23.252 - 20.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.683     3.722    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.240 f  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/Q
                         net (fo=4, routed)           0.848     5.088    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124     5.212 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19/O
                         net (fo=1, routed)           0.000     5.212    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.744 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.744    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.858 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.858    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.972    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.086    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.200    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.314    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.553 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[2]
                         net (fo=1, routed)           0.875     7.428    System_i/FIFO/U0/COMP_IPIC2AXI_S/R[27]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.302     7.730 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     7.730    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.300 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.921     9.221    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X12Y46         LUT6 (Prop_lut6_I4_O)        0.313     9.534 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.964    10.498    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X12Y43         LUT5 (Prop_lut5_I2_O)        0.152    10.650 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.034    11.685    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X8Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.495    23.252    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X8Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[29]/C
                         clock pessimism              0.282    23.534    
                         clock uncertainty           -0.302    23.232    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.393    22.839    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[29]
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                 11.154    

Slack (MET) :             11.154ns  (required time - arrival time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 3.320ns (41.697%)  route 4.642ns (58.303%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 23.252 - 20.000 ) 
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.683     3.722    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.240 f  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]/Q
                         net (fo=4, routed)           0.848     5.088    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[1]
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124     5.212 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19/O
                         net (fo=1, routed)           0.000     5.212    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.744 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.744    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.858 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.858    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.972    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.086    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.200 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.200    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.314 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.314    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.553 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[2]
                         net (fo=1, routed)           0.875     7.428    System_i/FIFO/U0/COMP_IPIC2AXI_S/R[27]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.302     7.730 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     7.730    System_i/FIFO/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.300 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.921     9.221    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X12Y46         LUT6 (Prop_lut6_I4_O)        0.313     9.534 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.964    10.498    System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X12Y43         LUT5 (Prop_lut5_I2_O)        0.152    10.650 r  System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.034    11.685    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X8Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        1.495    23.252    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X8Y52          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[30]/C
                         clock pessimism              0.282    23.534    
                         clock uncertainty           -0.302    23.232    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.393    22.839    System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[30]
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                 11.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.567     1.397    System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y41          FDRE                                         r  System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.538 r  System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.115     1.653    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X6Y41          SRLC32E                                      r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.835     1.783    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y41          SRLC32E                                      r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.351     1.432    
    SLICE_X6Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.615    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.568     1.398    System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y43          FDRE                                         r  System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.539 r  System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.116     1.654    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X6Y42          SRLC32E                                      r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.835     1.783    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y42          SRLC32E                                      r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.351     1.432    
    SLICE_X6Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.615    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.246ns (57.581%)  route 0.181ns (42.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.585     1.415    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y46          FDRE                                         r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.148     1.563 r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.181     1.744    System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[24]
    SLICE_X0Y50          LUT4 (Prop_lut4_I0_O)        0.098     1.842 r  System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.842    System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X0Y50          FDRE                                         r  System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.849     1.797    System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y50          FDRE                                         r  System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism             -0.118     1.679    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.120     1.799    System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 System_i/Reset_ProcessingSystem/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/Reset_ProcessingSystem/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.717%)  route 0.167ns (54.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.554     1.384    System_i/Reset_ProcessingSystem/U0/EXT_LPF/slowest_sync_clk
    SLICE_X23Y60         FDRE                                         r  System_i/Reset_ProcessingSystem/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         FDRE (Prop_fdre_C_Q)         0.141     1.525 r  System_i/Reset_ProcessingSystem/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.167     1.692    System_i/Reset_ProcessingSystem/U0/SEQ/lpf_int
    SLICE_X21Y61         FDRE                                         r  System_i/Reset_ProcessingSystem/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.825     1.773    System_i/Reset_ProcessingSystem/U0/SEQ/slowest_sync_clk
    SLICE_X21Y61         FDRE                                         r  System_i/Reset_ProcessingSystem/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.123     1.650    
    SLICE_X21Y61         FDRE (Hold_fdre_C_R)        -0.018     1.632    System_i/Reset_ProcessingSystem/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.367ns (80.131%)  route 0.091ns (19.869%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.588     1.418    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X4Y49          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.164     1.582 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]/Q
                         net (fo=5, routed)           0.090     1.672    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]
    SLICE_X4Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.822 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.823    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.876 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1_n_7
    SLICE_X4Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.851     1.799    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X4Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]/C
                         clock pessimism             -0.118     1.681    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.134     1.815    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.906%)  route 0.287ns (67.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.582     1.412    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y51          FDRE                                         r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.287     1.841    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X6Y49          SRL16E                                       r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.837     1.785    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y49          SRL16E                                       r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.118     1.667    
    SLICE_X6Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.776    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.148ns (40.077%)  route 0.221ns (59.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.563     1.393    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X6Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148     1.541 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]/Q
                         net (fo=1, routed)           0.221     1.762    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB36_X0Y10         RAMB36E1                                     r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.874     1.823    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y10         RAMB36E1                                     r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.371     1.451    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.243     1.694    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.585%)  route 0.292ns (67.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.582     1.412    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.292     1.845    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X6Y49          SRL16E                                       r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.837     1.785    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y49          SRL16E                                       r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.118     1.667    
    SLICE_X6Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.775    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.314%)  route 0.233ns (58.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.569     1.399    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X6Y48          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.563 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]/Q
                         net (fo=1, routed)           0.233     1.796    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[4]
    SLICE_X6Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.832     1.780    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X6Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[4]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.063     1.725    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.380ns (80.680%)  route 0.091ns (19.320%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.588     1.418    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X4Y49          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.164     1.582 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]/Q
                         net (fo=5, routed)           0.090     1.672    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]
    SLICE_X4Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.822 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.823    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.889 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1_n_5
    SLICE_X4Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2661, routed)        0.851     1.799    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X4Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[22]/C
                         clock pessimism             -0.118     1.681    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.134     1.815    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         20.000      15.001     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10     System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10     System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y45     System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y45     System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y46     System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y45     System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y44     System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y45     System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[15]/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.499         10.000      7.501      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.499         10.000      7.501      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y41      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y41      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y42      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y42      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y42      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y43      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y44      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y44      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.499         10.000      7.500      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.499         10.000      7.500      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y47      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y47      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y47      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y47      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y47      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y47      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y47      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y47      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { System_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ClkAudio_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.565ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.565ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.157ns  (logic 0.419ns (36.214%)  route 0.738ns (63.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[9]/C
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.738     1.157    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[9]
    SLICE_X9Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X9Y56          FDRE (Setup_fdre_C_D)       -0.278    19.722    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         19.722    
                         arrival time                          -1.157    
  -------------------------------------------------------------------
                         slack                                 18.565    

Slack (MET) :             18.632ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.101ns  (logic 0.478ns (43.423%)  route 0.623ns (56.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[29]/C
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[29]/Q
                         net (fo=1, routed)           0.623     1.101    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[29]
    SLICE_X3Y57          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y57          FDRE (Setup_fdre_C_D)       -0.267    19.733    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][29]
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 18.632    

Slack (MET) :             18.656ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.074ns  (logic 0.478ns (44.508%)  route 0.596ns (55.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[27]/C
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[27]/Q
                         net (fo=1, routed)           0.596     1.074    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[27]
    SLICE_X3Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)       -0.270    19.730    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][27]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                 18.656    

Slack (MET) :             18.664ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.070ns  (logic 0.478ns (44.688%)  route 0.592ns (55.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[25]/C
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[25]/Q
                         net (fo=1, routed)           0.592     1.070    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[25]
    SLICE_X5Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)       -0.266    19.734    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][25]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                 18.664    

Slack (MET) :             18.692ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.213ns  (logic 0.456ns (37.591%)  route 0.757ns (62.409%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[2]/C
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.757     1.213    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[2]
    SLICE_X5Y54          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X5Y54          FDRE (Setup_fdre_C_D)       -0.095    19.905    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                 18.692    

Slack (MET) :             18.718ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.065ns  (logic 0.478ns (44.867%)  route 0.587ns (55.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[13]/C
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.587     1.065    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[13]
    SLICE_X8Y55          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X8Y55          FDRE (Setup_fdre_C_D)       -0.217    19.783    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                         19.783    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                 18.718    

Slack (MET) :             18.720ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.293%)  route 0.596ns (58.707%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[5]/C
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.596     1.015    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[5]
    SLICE_X3Y53          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)       -0.265    19.735    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 18.720    

Slack (MET) :             18.723ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.529%)  route 0.590ns (58.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[23]/C
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[23]/Q
                         net (fo=1, routed)           0.590     1.009    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[23]
    SLICE_X2Y55          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X2Y55          FDRE (Setup_fdre_C_D)       -0.268    19.732    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][23]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 18.723    

Slack (MET) :             18.766ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.139ns  (logic 0.518ns (45.493%)  route 0.621ns (54.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[24]/C
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[24]/Q
                         net (fo=1, routed)           0.621     1.139    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[24]
    SLICE_X3Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)       -0.095    19.905    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][24]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                 18.766    

Slack (MET) :             18.769ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.431%)  route 0.592ns (58.569%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[17]/C
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[17]/Q
                         net (fo=1, routed)           0.592     1.011    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[17]
    SLICE_X6Y55          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)       -0.220    19.780    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][17]
  -------------------------------------------------------------------
                         required time                         19.780    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 18.769    





