Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jan 21 00:29:15 2024
| Host         : DESKTOP-CQD30JI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Clk_Div_wrapper_timing_summary_routed.rpt -pb Clk_Div_wrapper_timing_summary_routed.pb -rpx Clk_Div_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Clk_Div_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.195        0.000                      0                  208        0.103        0.000                      0                  208        2.500        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.195        0.000                      0                  208        0.103        0.000                      0                  208        2.500        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.014ns (23.883%)  route 3.232ns (76.117%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         2.058     6.132    Clk_Div_i/Clock_Divider_2/inst/CLK_I
    SLICE_X112Y102       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.940     7.590    Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]
    SLICE_X113Y102       LUT6 (Prop_lut6_I2_O)        0.124     7.714 f  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.433     8.147    Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_8_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I5_O)        0.124     8.271 f  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.482     8.754    Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_7_n_0
    SLICE_X113Y105       LUT6 (Prop_lut6_I2_O)        0.124     8.878 r  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.573     9.450    Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.124     9.574 r  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_1/O
                         net (fo=25, routed)          0.803    10.377    Clk_Div_i/Clock_Divider_2/inst/clear
    SLICE_X112Y102       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.861    13.626    Clk_Div_i/Clock_Divider_2/inst/CLK_I
    SLICE_X112Y102       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/C
                         clock pessimism              0.506    14.132    
                         clock uncertainty           -0.035    14.096    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    13.572    Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.572    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  3.195    

Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_2/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.014ns (23.883%)  route 3.232ns (76.117%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         2.058     6.132    Clk_Div_i/Clock_Divider_2/inst/CLK_I
    SLICE_X112Y102       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.940     7.590    Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]
    SLICE_X113Y102       LUT6 (Prop_lut6_I2_O)        0.124     7.714 f  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.433     8.147    Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_8_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I5_O)        0.124     8.271 f  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.482     8.754    Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_7_n_0
    SLICE_X113Y105       LUT6 (Prop_lut6_I2_O)        0.124     8.878 r  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.573     9.450    Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.124     9.574 r  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_1/O
                         net (fo=25, routed)          0.803    10.377    Clk_Div_i/Clock_Divider_2/inst/clear
    SLICE_X112Y102       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.861    13.626    Clk_Div_i/Clock_Divider_2/inst/CLK_I
    SLICE_X112Y102       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[1]/C
                         clock pessimism              0.506    14.132    
                         clock uncertainty           -0.035    14.096    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    13.572    Clk_Div_i/Clock_Divider_2/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.572    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  3.195    

Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_2/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.014ns (23.883%)  route 3.232ns (76.117%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         2.058     6.132    Clk_Div_i/Clock_Divider_2/inst/CLK_I
    SLICE_X112Y102       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.940     7.590    Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]
    SLICE_X113Y102       LUT6 (Prop_lut6_I2_O)        0.124     7.714 f  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.433     8.147    Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_8_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I5_O)        0.124     8.271 f  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.482     8.754    Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_7_n_0
    SLICE_X113Y105       LUT6 (Prop_lut6_I2_O)        0.124     8.878 r  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.573     9.450    Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.124     9.574 r  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_1/O
                         net (fo=25, routed)          0.803    10.377    Clk_Div_i/Clock_Divider_2/inst/clear
    SLICE_X112Y102       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.861    13.626    Clk_Div_i/Clock_Divider_2/inst/CLK_I
    SLICE_X112Y102       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[2]/C
                         clock pessimism              0.506    14.132    
                         clock uncertainty           -0.035    14.096    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    13.572    Clk_Div_i/Clock_Divider_2/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.572    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  3.195    

Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_2/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.014ns (23.883%)  route 3.232ns (76.117%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         2.058     6.132    Clk_Div_i/Clock_Divider_2/inst/CLK_I
    SLICE_X112Y102       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.940     7.590    Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]
    SLICE_X113Y102       LUT6 (Prop_lut6_I2_O)        0.124     7.714 f  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.433     8.147    Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_8_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I5_O)        0.124     8.271 f  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.482     8.754    Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_7_n_0
    SLICE_X113Y105       LUT6 (Prop_lut6_I2_O)        0.124     8.878 r  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.573     9.450    Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.124     9.574 r  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_1/O
                         net (fo=25, routed)          0.803    10.377    Clk_Div_i/Clock_Divider_2/inst/clear
    SLICE_X112Y102       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.861    13.626    Clk_Div_i/Clock_Divider_2/inst/CLK_I
    SLICE_X112Y102       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[3]/C
                         clock pessimism              0.506    14.132    
                         clock uncertainty           -0.035    14.096    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    13.572    Clk_Div_i/Clock_Divider_2/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.572    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  3.195    

Slack (MET) :             3.229ns  (required time - arrival time)
  Source:                 Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_2/inst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.014ns (24.229%)  route 3.171ns (75.771%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         2.058     6.132    Clk_Div_i/Clock_Divider_2/inst/CLK_I
    SLICE_X112Y102       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.940     7.590    Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]
    SLICE_X113Y102       LUT6 (Prop_lut6_I2_O)        0.124     7.714 f  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.433     8.147    Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_8_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I5_O)        0.124     8.271 f  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.482     8.754    Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_7_n_0
    SLICE_X113Y105       LUT6 (Prop_lut6_I2_O)        0.124     8.878 r  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.573     9.450    Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.124     9.574 r  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_1/O
                         net (fo=25, routed)          0.742    10.317    Clk_Div_i/Clock_Divider_2/inst/clear
    SLICE_X112Y108       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.859    13.624    Clk_Div_i/Clock_Divider_2/inst/CLK_I
    SLICE_X112Y108       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[24]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y108       FDRE (Setup_fdre_C_R)       -0.524    13.545    Clk_Div_i/Clock_Divider_2/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.545    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  3.229    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 Clk_Div_i/Clock_Divider_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_0/inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.014ns (24.612%)  route 3.106ns (75.388%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.856     5.930    Clk_Div_i/Clock_Divider_0/inst/CLK_I
    SLICE_X112Y82        FDRE                                         r  Clk_Div_i/Clock_Divider_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.518     6.448 r  Clk_Div_i/Clock_Divider_0/inst/counter_reg[3]/Q
                         net (fo=2, routed)           1.138     7.586    Clk_Div_i/Clock_Divider_0/inst/counter_reg[3]
    SLICE_X113Y82        LUT6 (Prop_lut6_I1_O)        0.124     7.710 f  Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.402     8.112    Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_10_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I0_O)        0.124     8.236 r  Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.406     8.642    Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_9_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I1_O)        0.124     8.766 r  Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.433     9.199    Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_4_n_0
    SLICE_X113Y87        LUT6 (Prop_lut6_I1_O)        0.124     9.323 r  Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.726    10.050    Clk_Div_i/Clock_Divider_0/inst/clear
    SLICE_X112Y83        FDRE                                         r  Clk_Div_i/Clock_Divider_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.679    13.443    Clk_Div_i/Clock_Divider_0/inst/CLK_I
    SLICE_X112Y83        FDRE                                         r  Clk_Div_i/Clock_Divider_0/inst/counter_reg[4]/C
                         clock pessimism              0.463    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X112Y83        FDRE (Setup_fdre_C_R)       -0.524    13.347    Clk_Div_i/Clock_Divider_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 Clk_Div_i/Clock_Divider_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_0/inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.014ns (24.612%)  route 3.106ns (75.388%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.856     5.930    Clk_Div_i/Clock_Divider_0/inst/CLK_I
    SLICE_X112Y82        FDRE                                         r  Clk_Div_i/Clock_Divider_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.518     6.448 r  Clk_Div_i/Clock_Divider_0/inst/counter_reg[3]/Q
                         net (fo=2, routed)           1.138     7.586    Clk_Div_i/Clock_Divider_0/inst/counter_reg[3]
    SLICE_X113Y82        LUT6 (Prop_lut6_I1_O)        0.124     7.710 f  Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.402     8.112    Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_10_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I0_O)        0.124     8.236 r  Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.406     8.642    Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_9_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I1_O)        0.124     8.766 r  Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.433     9.199    Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_4_n_0
    SLICE_X113Y87        LUT6 (Prop_lut6_I1_O)        0.124     9.323 r  Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.726    10.050    Clk_Div_i/Clock_Divider_0/inst/clear
    SLICE_X112Y83        FDRE                                         r  Clk_Div_i/Clock_Divider_0/inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.679    13.443    Clk_Div_i/Clock_Divider_0/inst/CLK_I
    SLICE_X112Y83        FDRE                                         r  Clk_Div_i/Clock_Divider_0/inst/counter_reg[5]/C
                         clock pessimism              0.463    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X112Y83        FDRE (Setup_fdre_C_R)       -0.524    13.347    Clk_Div_i/Clock_Divider_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 Clk_Div_i/Clock_Divider_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_0/inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.014ns (24.612%)  route 3.106ns (75.388%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.856     5.930    Clk_Div_i/Clock_Divider_0/inst/CLK_I
    SLICE_X112Y82        FDRE                                         r  Clk_Div_i/Clock_Divider_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.518     6.448 r  Clk_Div_i/Clock_Divider_0/inst/counter_reg[3]/Q
                         net (fo=2, routed)           1.138     7.586    Clk_Div_i/Clock_Divider_0/inst/counter_reg[3]
    SLICE_X113Y82        LUT6 (Prop_lut6_I1_O)        0.124     7.710 f  Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.402     8.112    Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_10_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I0_O)        0.124     8.236 r  Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.406     8.642    Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_9_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I1_O)        0.124     8.766 r  Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.433     9.199    Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_4_n_0
    SLICE_X113Y87        LUT6 (Prop_lut6_I1_O)        0.124     9.323 r  Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.726    10.050    Clk_Div_i/Clock_Divider_0/inst/clear
    SLICE_X112Y83        FDRE                                         r  Clk_Div_i/Clock_Divider_0/inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.679    13.443    Clk_Div_i/Clock_Divider_0/inst/CLK_I
    SLICE_X112Y83        FDRE                                         r  Clk_Div_i/Clock_Divider_0/inst/counter_reg[6]/C
                         clock pessimism              0.463    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X112Y83        FDRE (Setup_fdre_C_R)       -0.524    13.347    Clk_Div_i/Clock_Divider_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 Clk_Div_i/Clock_Divider_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_0/inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.014ns (24.612%)  route 3.106ns (75.388%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.856     5.930    Clk_Div_i/Clock_Divider_0/inst/CLK_I
    SLICE_X112Y82        FDRE                                         r  Clk_Div_i/Clock_Divider_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.518     6.448 r  Clk_Div_i/Clock_Divider_0/inst/counter_reg[3]/Q
                         net (fo=2, routed)           1.138     7.586    Clk_Div_i/Clock_Divider_0/inst/counter_reg[3]
    SLICE_X113Y82        LUT6 (Prop_lut6_I1_O)        0.124     7.710 f  Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_10/O
                         net (fo=1, routed)           0.402     8.112    Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_10_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I0_O)        0.124     8.236 r  Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_9/O
                         net (fo=1, routed)           0.406     8.642    Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_9_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I1_O)        0.124     8.766 r  Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.433     9.199    Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_4_n_0
    SLICE_X113Y87        LUT6 (Prop_lut6_I1_O)        0.124     9.323 r  Clk_Div_i/Clock_Divider_0/inst/counter[0]_i_1/O
                         net (fo=27, routed)          0.726    10.050    Clk_Div_i/Clock_Divider_0/inst/clear
    SLICE_X112Y83        FDRE                                         r  Clk_Div_i/Clock_Divider_0/inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.679    13.443    Clk_Div_i/Clock_Divider_0/inst/CLK_I
    SLICE_X112Y83        FDRE                                         r  Clk_Div_i/Clock_Divider_0/inst/counter_reg[7]/C
                         clock pessimism              0.463    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X112Y83        FDRE (Setup_fdre_C_R)       -0.524    13.347    Clk_Div_i/Clock_Divider_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_2/inst/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 1.014ns (24.664%)  route 3.097ns (75.336%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         2.058     6.132    Clk_Div_i/Clock_Divider_2/inst/CLK_I
    SLICE_X112Y102       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.940     7.590    Clk_Div_i/Clock_Divider_2/inst/counter_reg[0]
    SLICE_X113Y102       LUT6 (Prop_lut6_I2_O)        0.124     7.714 f  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_8/O
                         net (fo=1, routed)           0.433     8.147    Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_8_n_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I5_O)        0.124     8.271 f  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.482     8.754    Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_7_n_0
    SLICE_X113Y105       LUT6 (Prop_lut6_I2_O)        0.124     8.878 r  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.573     9.450    Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.124     9.574 r  Clk_Div_i/Clock_Divider_2/inst/counter[0]_i_1/O
                         net (fo=25, routed)          0.668    10.243    Clk_Div_i/Clock_Divider_2/inst/clear
    SLICE_X112Y107       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     8.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.859    13.624    Clk_Div_i/Clock_Divider_2/inst/CLK_I
    SLICE_X112Y107       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[20]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y107       FDRE (Setup_fdre_C_R)       -0.524    13.545    Clk_Div_i/Clock_Divider_2/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.545    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  3.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.876%)  route 0.169ns (30.124%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.637     1.723    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X111Y99        FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.168     2.032    Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]
    SLICE_X111Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.077 r  Clk_Div_i/Clock_Divider_3/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.077    Clk_Div_i/Clock_Divider_3/inst/counter[0]_i_5_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.229 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.230    Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]_i_2_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.284 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.284    Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]_i_1_n_7
    SLICE_X111Y100       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.995     2.337    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X111Y100       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_3/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.403ns (70.455%)  route 0.169ns (29.545%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.637     1.723    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X111Y99        FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.168     2.032    Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]
    SLICE_X111Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.077 r  Clk_Div_i/Clock_Divider_3/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.077    Clk_Div_i/Clock_Divider_3/inst/counter[0]_i_5_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.229 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.230    Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]_i_2_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.295 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.295    Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]_i_1_n_5
    SLICE_X111Y100       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.995     2.337    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X111Y100       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[6]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    Clk_Div_i/Clock_Divider_3/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_3/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.692%)  route 0.169ns (28.308%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.637     1.723    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X111Y99        FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.168     2.032    Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]
    SLICE_X111Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.077 r  Clk_Div_i/Clock_Divider_3/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.077    Clk_Div_i/Clock_Divider_3/inst/counter[0]_i_5_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.229 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.230    Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]_i_2_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.320 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.320    Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]_i_1_n_6
    SLICE_X111Y100       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.995     2.337    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X111Y100       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[5]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    Clk_Div_i/Clock_Divider_3/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_3/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.692%)  route 0.169ns (28.308%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.637     1.723    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X111Y99        FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.168     2.032    Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]
    SLICE_X111Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.077 r  Clk_Div_i/Clock_Divider_3/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.077    Clk_Div_i/Clock_Divider_3/inst/counter[0]_i_5_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.229 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.230    Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]_i_2_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.320 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.320    Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]_i_1_n_4
    SLICE_X111Y100       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.995     2.337    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X111Y100       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[7]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    Clk_Div_i/Clock_Divider_3/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_3/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.431ns (71.834%)  route 0.169ns (28.166%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.637     1.723    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X111Y99        FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.168     2.032    Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]
    SLICE_X111Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.077 r  Clk_Div_i/Clock_Divider_3/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.077    Clk_Div_i/Clock_Divider_3/inst/counter[0]_i_5_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.229 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.230    Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]_i_2_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.269 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.269    Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.323 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.323    Clk_Div_i/Clock_Divider_3/inst/counter_reg[8]_i_1_n_7
    SLICE_X111Y101       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.995     2.337    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X111Y101       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[8]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    Clk_Div_i/Clock_Divider_3/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Clk_Div_i/Clock_Divider_3/inst/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_3/inst/CLK_O_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.718     1.805    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X111Y103       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.141     1.946 f  Clk_Div_i/Clock_Divider_3/inst/counter_reg[18]/Q
                         net (fo=3, routed)           0.069     2.015    Clk_Div_i/Clock_Divider_3/inst/counter_reg[18]
    SLICE_X110Y103       LUT6 (Prop_lut6_I1_O)        0.045     2.060 r  Clk_Div_i/Clock_Divider_3/inst/CLK_O_i_1/O
                         net (fo=1, routed)           0.000     2.060    Clk_Div_i/Clock_Divider_3/inst/p_0_in
    SLICE_X110Y103       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/CLK_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.994     2.336    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X110Y103       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/CLK_O_reg/C
                         clock pessimism             -0.519     1.818    
    SLICE_X110Y103       FDRE (Hold_fdre_C_D)         0.091     1.909    Clk_Div_i/Clock_Divider_3/inst/CLK_O_reg
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_3/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.442ns (72.341%)  route 0.169ns (27.659%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.637     1.723    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X111Y99        FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.168     2.032    Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]
    SLICE_X111Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.077 r  Clk_Div_i/Clock_Divider_3/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.077    Clk_Div_i/Clock_Divider_3/inst/counter[0]_i_5_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.229 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.230    Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]_i_2_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.269 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.269    Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.334 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.334    Clk_Div_i/Clock_Divider_3/inst/counter_reg[8]_i_1_n_5
    SLICE_X111Y101       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.995     2.337    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X111Y101       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[10]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    Clk_Div_i/Clock_Divider_3/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_3/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.467ns (73.428%)  route 0.169ns (26.572%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.637     1.723    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X111Y99        FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.168     2.032    Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]
    SLICE_X111Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.077 r  Clk_Div_i/Clock_Divider_3/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.077    Clk_Div_i/Clock_Divider_3/inst/counter[0]_i_5_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.229 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.230    Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]_i_2_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.269 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.269    Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.359 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.359    Clk_Div_i/Clock_Divider_3/inst/counter_reg[8]_i_1_n_4
    SLICE_X111Y101       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.995     2.337    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X111Y101       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[11]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    Clk_Div_i/Clock_Divider_3/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_3/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.467ns (73.428%)  route 0.169ns (26.572%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.637     1.723    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X111Y99        FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.168     2.032    Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]
    SLICE_X111Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.077 r  Clk_Div_i/Clock_Divider_3/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.077    Clk_Div_i/Clock_Divider_3/inst/counter[0]_i_5_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.229 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.230    Clk_Div_i/Clock_Divider_3/inst/counter_reg[0]_i_2_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.269 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.269    Clk_Div_i/Clock_Divider_3/inst/counter_reg[4]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.359 r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.359    Clk_Div_i/Clock_Divider_3/inst/counter_reg[8]_i_1_n_6
    SLICE_X111Y101       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.995     2.337    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X111Y101       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/counter_reg[9]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    Clk_Div_i/Clock_Divider_3/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Clk_Div_i/Clock_Divider_2/inst/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Clk_Div_i/Clock_Divider_2/inst/CLK_O_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.717     1.804    Clk_Div_i/Clock_Divider_2/inst/CLK_I
    SLICE_X112Y107       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164     1.968 f  Clk_Div_i/Clock_Divider_2/inst/counter_reg[22]/Q
                         net (fo=3, routed)           0.073     2.041    Clk_Div_i/Clock_Divider_2/inst/counter_reg[22]
    SLICE_X113Y107       LUT6 (Prop_lut6_I1_O)        0.045     2.086 r  Clk_Div_i/Clock_Divider_2/inst/CLK_O_i_1/O
                         net (fo=1, routed)           0.000     2.086    Clk_Div_i/Clock_Divider_2/inst/CLK_O_i_1_n_0
    SLICE_X113Y107       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/CLK_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.993     2.335    Clk_Div_i/Clock_Divider_2/inst/CLK_I
    SLICE_X113Y107       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/CLK_O_reg/C
                         clock pessimism             -0.519     1.817    
    SLICE_X113Y107       FDRE (Hold_fdre_C_D)         0.091     1.908    Clk_Div_i/Clock_Divider_2/inst/CLK_O_reg
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_I_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y87   Clk_Div_i/Clock_Divider_0/inst/CLK_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y82   Clk_Div_i/Clock_Divider_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y84   Clk_Div_i/Clock_Divider_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y84   Clk_Div_i/Clock_Divider_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y85   Clk_Div_i/Clock_Divider_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y85   Clk_Div_i/Clock_Divider_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y85   Clk_Div_i/Clock_Divider_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y85   Clk_Div_i/Clock_Divider_0/inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y86   Clk_Div_i/Clock_Divider_0/inst/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y87   Clk_Div_i/Clock_Divider_0/inst/CLK_O_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y87   Clk_Div_i/Clock_Divider_0/inst/CLK_O_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y82   Clk_Div_i/Clock_Divider_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y82   Clk_Div_i/Clock_Divider_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y84   Clk_Div_i/Clock_Divider_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y84   Clk_Div_i/Clock_Divider_0/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y84   Clk_Div_i/Clock_Divider_0/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y84   Clk_Div_i/Clock_Divider_0/inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y85   Clk_Div_i/Clock_Divider_0/inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y85   Clk_Div_i/Clock_Divider_0/inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y87   Clk_Div_i/Clock_Divider_0/inst/CLK_O_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y87   Clk_Div_i/Clock_Divider_0/inst/CLK_O_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y82   Clk_Div_i/Clock_Divider_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y82   Clk_Div_i/Clock_Divider_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y84   Clk_Div_i/Clock_Divider_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y84   Clk_Div_i/Clock_Divider_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y84   Clk_Div_i/Clock_Divider_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y84   Clk_Div_i/Clock_Divider_0/inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y85   Clk_Div_i/Clock_Divider_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y85   Clk_Div_i/Clock_Divider_0/inst/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Clk_Div_i/Clock_Divider_3/inst/CLK_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.850ns  (logic 4.037ns (69.008%)  route 1.813ns (30.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         2.057     6.131    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X110Y103       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/CLK_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  Clk_Div_i/Clock_Divider_3/inst/CLK_O_reg/Q
                         net (fo=1, routed)           1.813     8.400    LED3_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581    11.981 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000    11.981    LED3
    M14                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_Div_i/Clock_Divider_2/inst/CLK_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 4.028ns (70.752%)  route 1.665ns (29.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         2.056     6.130    Clk_Div_i/Clock_Divider_2/inst/CLK_I
    SLICE_X113Y107       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/CLK_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  Clk_Div_i/Clock_Divider_2/inst/CLK_O_reg/Q
                         net (fo=1, routed)           1.665     8.251    LED2_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.572    11.823 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000    11.823    LED2
    N16                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_Div_i/Clock_Divider_1/inst/CLK_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 4.013ns (68.883%)  route 1.813ns (31.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.861     5.935    Clk_Div_i/Clock_Divider_1/inst/CLK_I
    SLICE_X110Y87        FDRE                                         r  Clk_Div_i/Clock_Divider_1/inst/CLK_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.456     6.391 r  Clk_Div_i/Clock_Divider_1/inst/CLK_O_reg/Q
                         net (fo=1, routed)           1.813     8.204    LED1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.557    11.761 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000    11.761    LED1
    P14                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_Div_i/Clock_Divider_0/inst/CLK_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LED0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 3.986ns (70.531%)  route 1.665ns (29.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.861     5.935    Clk_Div_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y87        FDRE                                         r  Clk_Div_i/Clock_Divider_0/inst/CLK_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.456     6.391 r  Clk_Div_i/Clock_Divider_0/inst/CLK_O_reg/Q
                         net (fo=1, routed)           1.665     8.056    LED0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    11.586 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000    11.586    LED0
    R14                                                               r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Clk_Div_i/Clock_Divider_0/inst/CLK_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LED0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.372ns (80.499%)  route 0.332ns (19.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.633     1.719    Clk_Div_i/Clock_Divider_0/inst/CLK_I
    SLICE_X113Y87        FDRE                                         r  Clk_Div_i/Clock_Divider_0/inst/CLK_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  Clk_Div_i/Clock_Divider_0/inst/CLK_O_reg/Q
                         net (fo=1, routed)           0.332     2.192    LED0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.423 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000     3.423    LED0
    R14                                                               r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_Div_i/Clock_Divider_1/inst/CLK_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.399ns (78.684%)  route 0.379ns (21.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.633     1.719    Clk_Div_i/Clock_Divider_1/inst/CLK_I
    SLICE_X110Y87        FDRE                                         r  Clk_Div_i/Clock_Divider_1/inst/CLK_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  Clk_Div_i/Clock_Divider_1/inst/CLK_O_reg/Q
                         net (fo=1, routed)           0.379     2.239    LED1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.497 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     3.497    LED1
    P14                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_Div_i/Clock_Divider_2/inst/CLK_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.414ns (80.970%)  route 0.332ns (19.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.717     1.804    Clk_Div_i/Clock_Divider_2/inst/CLK_I
    SLICE_X113Y107       FDRE                                         r  Clk_Div_i/Clock_Divider_2/inst/CLK_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  Clk_Div_i/Clock_Divider_2/inst/CLK_O_reg/Q
                         net (fo=1, routed)           0.332     2.277    LED2_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.550 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     3.550    LED2
    N16                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_Div_i/Clock_Divider_3/inst/CLK_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.422ns (78.961%)  route 0.379ns (21.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.718     1.805    Clk_Div_i/Clock_Divider_3/inst/CLK_I
    SLICE_X110Y103       FDRE                                         r  Clk_Div_i/Clock_Divider_3/inst/CLK_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  Clk_Div_i/Clock_Divider_3/inst/CLK_O_reg/Q
                         net (fo=1, routed)           0.379     2.325    LED3_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.606 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000     3.606    LED3
    M14                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------





