strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f646a663610>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f646a3cecd0>",
		fillcolor=firebrick,
		label="18:NS
q <= q + 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f646a3cecd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "18:NS"	[cond="['slowena', 'q']",
		label="(slowena && (q <= 4'd9))",
		lineno=17];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"18:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f646a6f50d0>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f646a3d6750>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "17:IF"	[cond="['reset']",
		label="!((~reset))",
		lineno=14];
	"15:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f646a3d6810>",
		fillcolor=firebrick,
		label="15:NS
q <= 4'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f646a3d6810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"14:IF" -> "15:NS"	[cond="['reset']",
		label="(~reset)",
		lineno=14];
	"15:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f646a6f5390>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "12:AL";
}
