Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Tue Apr 20 12:21:50 2021
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_utilization -hierarchical -file hierarchical.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pflgb2104-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
|                                      Instance                                     |                                         Module                                        | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
| bd_0_wrapper                                                                      |                                                                                 (top) |      51912 |      49864 |       0 | 2048 | 31771 |      0 |     26 |    0 |          195 |
|   bd_0_i                                                                          |                                                                                  bd_0 |      51912 |      49864 |       0 | 2048 | 31771 |      0 |     26 |    0 |          195 |
|     hls_inst                                                                      |                                                                       bd_0_hls_inst_0 |      51912 |      49864 |       0 | 2048 | 31771 |      0 |     26 |    0 |          195 |
|       inst                                                                        |                                                             bd_0_hls_inst_0_myproject |      51912 |      49864 |       0 | 2048 | 31771 |      0 |     26 |    0 |          195 |
|         (inst)                                                                    |                                                             bd_0_hls_inst_0_myproject |       1306 |       1306 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         Block_ap_fixed_base_exit4327_proc_U0                                      |                                     bd_0_hls_inst_0_Block_ap_fixed_base_exit4327_proc |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         conv_2d_cl_array_array_ap_fixed_4u_config2_U0                             |                          bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_4u_config2_s |       6151 |       5959 |       0 |  192 |  3431 |      0 |      0 |    0 |           97 |
|           (conv_2d_cl_array_array_ap_fixed_4u_config2_U0)                         |                          bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_4u_config2_s |       5953 |       5953 |       0 |    0 |  3191 |      0 |      0 |    0 |           97 |
|           call_ret_shift_line_buffer_array_array_ap_fixed_4u_config2_s_fu_47439   |                   bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s |        198 |          6 |       0 |  192 |   240 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_0_U                                             |          bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_273 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_1_U                                             |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_252 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_272 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_0_2_U                                             |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_253 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_271 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1356_0_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_254 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_270 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1356_1_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_255 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_269 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1356_2_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_256 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_268 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2357_0_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_257 |         16 |          0 |       0 |   16 |    32 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_267 |         16 |          0 |       0 |   16 |    32 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2357_1_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_258 |         16 |          0 |       0 |   16 |    32 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_266 |         16 |          0 |       0 |   16 |    32 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2357_2_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_259 |         22 |          6 |       0 |   16 |    32 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_265 |         22 |          6 |       0 |   16 |    32 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3358_0_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_260 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_264 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3358_1_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_261 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_263 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3358_2_U                                          |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_262 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_U |     bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|         conv_2d_cl_array_array_ap_fixed_8u_config11_U0                            |                         bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_8u_config11_s |      12671 |      12415 |       0 |  256 |  6331 |      0 |      0 |    0 |           48 |
|           (conv_2d_cl_array_array_ap_fixed_8u_config11_U0)                        |                         bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_8u_config11_s |      12415 |      12415 |       0 |    0 |  6203 |      0 |      0 |    0 |           48 |
|           call_ret_shift_line_buffer_array_array_ap_fixed_8u_config11_s_fu_23950  |                  bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config11_s |        256 |          0 |       0 |  256 |   128 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_0_0_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_220 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_251 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_0_1_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_221 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_250 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_0_2_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_222 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_249 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_0_3_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_223 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_248 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_0_4_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_224 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_247 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_0_5_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_225 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_246 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_0_6_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_226 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_245 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_0_7_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_227 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_244 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_1_0_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_228 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_243 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_1_1_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_229 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_242 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_1_2_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_230 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_241 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_1_3_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_231 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_240 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_1_4_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_232 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_239 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_1_5_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_233 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_238 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_1_6_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_234 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_237 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_2_1_7_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_235 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_236 |         16 |          0 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|         conv_2d_cl_array_array_ap_fixed_8u_config7_U0                             |                          bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_8u_config7_s |       6252 |       6124 |       0 |  128 |  3574 |      0 |      0 |    0 |           24 |
|           (conv_2d_cl_array_array_ap_fixed_8u_config7_U0)                         |                          bd_0_hls_inst_0_conv_2d_cl_array_array_ap_fixed_8u_config7_s |       6124 |       6124 |       0 |    0 |  3574 |      0 |      0 |    0 |           24 |
|           call_ret_shift_line_buffer_array_array_ap_fixed_8u_config7_s_fu_6538    |                   bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s |        128 |          0 |       0 |  128 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_0_0_U                                           |          bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_219 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_0_1_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_206 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_218 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_0_2_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_207 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_217 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_0_3_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_208 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_216 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_1_0_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_209 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_215 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_1_1_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_210 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_214 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_1_2_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_211 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_213 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_1_1_3_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_212 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core_U |     bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config7_s_line_rcU_core |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0                      |                   bd_0_hls_inst_0_dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s |      19860 |      19860 |       0 |    0 | 14080 |      0 |      0 |    0 |            2 |
|           (dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0)                  |                   bd_0_hls_inst_0_dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s |       2401 |       2401 |       0 |    0 |  2065 |      0 |      0 |    0 |            0 |
|           grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871        |                 bd_0_hls_inst_0_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s |      17465 |      17465 |       0 |    0 | 12015 |      0 |      0 |    0 |            2 |
|         layer10_out_V_data_0_V_U                                                  |                                                        bd_0_hls_inst_0_fifo_w16_d64_A |         59 |         27 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_0_V_U)                                              |                                                        bd_0_hls_inst_0_fifo_w16_d64_A |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_205 |         45 |         13 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_1_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_0 |         58 |         26 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_1_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_0 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_204 |         45 |         13 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_2_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_1 |         59 |         27 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_2_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_1 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_203 |         45 |         13 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_3_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_2 |         59 |         27 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_3_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_2 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_202 |         45 |         13 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_4_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_3 |         59 |         27 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_4_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_3 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_201 |         45 |         13 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_5_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_4 |         58 |         26 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_5_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_4 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_200 |         45 |         13 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_6_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_5 |         58 |         26 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_6_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_5 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_199 |         45 |         13 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer10_out_V_data_7_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_6 |         59 |         27 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer10_out_V_data_7_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_6 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_198 |         45 |         13 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_0_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_7 |         68 |         36 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_0_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_7 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_197 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_1_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_8 |         68 |         36 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_1_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_8 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_196 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_2_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_9 |         68 |         36 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_2_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d64_A_9 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_195 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_3_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_10 |         70 |         38 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_3_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_10 |         16 |         16 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_194 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_4_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_11 |         68 |         36 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_4_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_11 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_193 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_5_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_12 |         69 |         37 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_5_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_12 |         15 |         15 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_192 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_6_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_13 |         68 |         36 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_6_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_13 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_191 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer11_out_V_data_7_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_14 |         68 |         36 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer11_out_V_data_7_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_14 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_190 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_0_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_15 |         53 |         21 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_0_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_15 |         15 |         15 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_189 |         38 |          6 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_1_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_16 |         53 |         21 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_1_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_16 |         16 |         16 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_188 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_2_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_17 |         54 |         22 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_2_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_17 |         17 |         17 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_187 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_3_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_18 |         53 |         21 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_3_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_18 |         16 |         16 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_186 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_4_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_19 |         54 |         22 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_4_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_19 |         17 |         17 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_185 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_5_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_20 |         53 |         21 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_5_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_20 |         16 |         16 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_184 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_6_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_21 |         53 |         21 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_6_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_21 |         16 |         16 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_183 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer14_out_V_data_7_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_22 |         53 |         21 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer14_out_V_data_7_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_22 |         16 |         16 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_182 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_0_V_U                                                  |                                                        bd_0_hls_inst_0_fifo_w16_d16_A |         29 |         13 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_0_V_U)                                              |                                                        bd_0_hls_inst_0_fifo_w16_d16_A |         10 |         10 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_181 |         19 |          3 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_1_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_23 |         27 |         11 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_1_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_23 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_180 |         19 |          3 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_2_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_24 |         28 |         12 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_2_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_24 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_179 |         19 |          3 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_3_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_25 |         28 |         12 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_3_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_25 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_178 |         19 |          3 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_4_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_26 |         28 |         12 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_4_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_26 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_177 |         19 |          3 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_5_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_27 |         27 |         11 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_5_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_27 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_176 |         19 |          3 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_6_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_28 |         28 |         12 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_6_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_28 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg_175 |         19 |          3 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer15_out_V_data_7_V_U                                                  |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_29 |         27 |         11 |       0 |   16 |     7 |      0 |      0 |    0 |            0 |
|           (layer15_out_V_data_7_V_U)                                              |                                                     bd_0_hls_inst_0_fifo_w16_d16_A_29 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d16_A_ram                                                    |                                               bd_0_hls_inst_0_fifo_w16_d16_A_shiftReg |         19 |          3 |       0 |   16 |     0 |      0 |      0 |    0 |            0 |
|         layer16_out_V_data_0_V_U                                                  |                                                         bd_0_hls_inst_0_fifo_w16_d1_A |          6 |          6 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|           (layer16_out_V_data_0_V_U)                                              |                                                         bd_0_hls_inst_0_fifo_w16_d1_A |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d1_A_ram                                                     |                                            bd_0_hls_inst_0_fifo_w16_d1_A_shiftReg_174 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         layer16_out_V_data_1_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_30 |          5 |          5 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|           (layer16_out_V_data_1_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_30 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d1_A_ram                                                     |                                            bd_0_hls_inst_0_fifo_w16_d1_A_shiftReg_173 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         layer16_out_V_data_2_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_31 |         16 |         16 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|           (layer16_out_V_data_2_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_31 |         10 |         10 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d1_A_ram                                                     |                                            bd_0_hls_inst_0_fifo_w16_d1_A_shiftReg_172 |          6 |          6 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         layer16_out_V_data_3_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_32 |          5 |          5 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|           (layer16_out_V_data_3_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_32 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d1_A_ram                                                     |                                            bd_0_hls_inst_0_fifo_w16_d1_A_shiftReg_171 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         layer16_out_V_data_4_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_33 |          5 |          5 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|           (layer16_out_V_data_4_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_33 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d1_A_ram                                                     |                                            bd_0_hls_inst_0_fifo_w16_d1_A_shiftReg_170 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         layer16_out_V_data_5_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_34 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|           (layer16_out_V_data_5_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_34 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d1_A_ram                                                     |                                            bd_0_hls_inst_0_fifo_w16_d1_A_shiftReg_169 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         layer16_out_V_data_6_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_35 |          5 |          5 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|           (layer16_out_V_data_6_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_35 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d1_A_ram                                                     |                                            bd_0_hls_inst_0_fifo_w16_d1_A_shiftReg_168 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         layer16_out_V_data_7_V_U                                                  |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_36 |          5 |          5 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|           (layer16_out_V_data_7_V_U)                                              |                                                      bd_0_hls_inst_0_fifo_w16_d1_A_36 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d1_A_ram                                                     |                                                bd_0_hls_inst_0_fifo_w16_d1_A_shiftReg |          0 |          0 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         layer18_out_V_data_0_V_U                                                  |                                                       bd_0_hls_inst_0_fifo_w16_d400_A |         44 |         44 |       0 |    0 |    63 |      0 |      1 |    0 |            0 |
|         layer18_out_V_data_1_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d400_A_37 |         43 |         43 |       0 |    0 |    63 |      0 |      1 |    0 |            0 |
|         layer18_out_V_data_2_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d400_A_38 |         43 |         43 |       0 |    0 |    63 |      0 |      1 |    0 |            0 |
|         layer19_out_V_data_0_V_U                                                  |                                                       bd_0_hls_inst_0_fifo_w16_d100_A |         39 |         39 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer19_out_V_data_1_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_39 |         39 |         39 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer19_out_V_data_2_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_40 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer19_out_V_data_3_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_41 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_0_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_42 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_1_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_43 |         39 |         39 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_2_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_44 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_3_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_45 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_4_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_46 |         39 |         39 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_5_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_47 |         39 |         39 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_6_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_48 |         40 |         40 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer20_out_V_data_7_V_U                                                  |                                                    bd_0_hls_inst_0_fifo_w16_d100_A_49 |         38 |         38 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|         layer2_out_V_data_0_V_U                                                   |                                                       bd_0_hls_inst_0_fifo_w16_d256_A |         72 |         72 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer2_out_V_data_1_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d256_A_50 |         72 |         72 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer2_out_V_data_2_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d256_A_51 |         56 |         56 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer2_out_V_data_3_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d256_A_52 |         56 |         56 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer5_out_V_data_0_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d256_A_53 |         42 |         42 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer5_out_V_data_1_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d256_A_54 |         42 |         42 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer5_out_V_data_2_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d256_A_55 |         42 |         42 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer5_out_V_data_3_V_U                                                   |                                                    bd_0_hls_inst_0_fifo_w16_d256_A_56 |         42 |         42 |       0 |    0 |    60 |      0 |      1 |    0 |            0 |
|         layer6_out_V_data_0_V_U                                                   |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_57 |         52 |         20 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer6_out_V_data_0_V_U)                                               |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_57 |         15 |         15 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_167 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer6_out_V_data_1_V_U                                                   |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_58 |         52 |         20 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer6_out_V_data_1_V_U)                                               |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_58 |         15 |         15 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_166 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer6_out_V_data_2_V_U                                                   |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_59 |         51 |         19 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer6_out_V_data_2_V_U)                                               |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_59 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_165 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer6_out_V_data_3_V_U                                                   |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_60 |         51 |         19 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer6_out_V_data_3_V_U)                                               |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_60 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_164 |         37 |          5 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_0_V_U                                                   |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_61 |         68 |         36 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_0_V_U)                                               |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_61 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_163 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_1_V_U                                                   |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_62 |         68 |         36 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_1_V_U)                                               |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_62 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_162 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_2_V_U                                                   |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_63 |         68 |         36 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_2_V_U)                                               |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_63 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_161 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_3_V_U                                                   |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_64 |         69 |         37 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_3_V_U)                                               |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_64 |         15 |         15 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_160 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_4_V_U                                                   |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_65 |         69 |         37 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_4_V_U)                                               |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_65 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_159 |         55 |         23 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_5_V_U                                                   |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_66 |         69 |         37 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_5_V_U)                                               |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_66 |         15 |         15 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_158 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_6_V_U                                                   |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_67 |         68 |         36 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_6_V_U)                                               |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_67 |         14 |         14 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                           bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg_157 |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         layer7_out_V_data_7_V_U                                                   |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_68 |         70 |         38 |       0 |   32 |     9 |      0 |      0 |    0 |            0 |
|           (layer7_out_V_data_7_V_U)                                               |                                                     bd_0_hls_inst_0_fifo_w16_d64_A_68 |         16 |         16 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           U_fifo_w16_d64_A_ram                                                    |                                               bd_0_hls_inst_0_fifo_w16_d64_A_shiftReg |         54 |         22 |       0 |   32 |     0 |      0 |      0 |    0 |            0 |
|         leaky_relu_array_array_LeakyReLU_config10_354_U0                          |                         bd_0_hls_inst_0_leaky_relu_array_array_LeakyReLU_config10_354 |         42 |         42 |       0 |    0 |   144 |      0 |      0 |    0 |            8 |
|           (leaky_relu_array_array_LeakyReLU_config10_354_U0)                      |                         bd_0_hls_inst_0_leaky_relu_array_array_LeakyReLU_config10_354 |         42 |         42 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|           myproject_mul_mul_16s_10ns_26_1_1_U67                                   |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_141 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_156 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U68                                   |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_142 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_155 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U69                                   |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_143 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_154 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U70                                   |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_144 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_153 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U71                                   |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_145 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_152 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U72                                   |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_146 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_151 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U73                                   |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_147 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_150 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U74                                   |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_148 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_149 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|         leaky_relu_array_array_LeakyReLU_config14_355_U0                          |                         bd_0_hls_inst_0_leaky_relu_array_array_LeakyReLU_config14_355 |         36 |         36 |       0 |    0 |   144 |      0 |      0 |    0 |            8 |
|           (leaky_relu_array_array_LeakyReLU_config14_355_U0)                      |                         bd_0_hls_inst_0_leaky_relu_array_array_LeakyReLU_config14_355 |         36 |         36 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|           myproject_mul_mul_16s_10ns_26_1_1_U125                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_125 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_140 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U126                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_126 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_139 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U127                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_127 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_138 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U128                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_128 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_137 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U129                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_129 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_136 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U130                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_130 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_135 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U131                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_131 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_134 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U132                                  |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_132 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_133 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|         leaky_relu_array_array_ap_fixed_4u_LeakyReLU_config5_353_U0               |              bd_0_hls_inst_0_leaky_relu_array_array_ap_fixed_4u_LeakyReLU_config5_353 |         27 |         27 |       0 |    0 |    82 |      0 |      0 |    0 |            4 |
|           (leaky_relu_array_array_ap_fixed_4u_LeakyReLU_config5_353_U0)           |              bd_0_hls_inst_0_leaky_relu_array_array_ap_fixed_4u_LeakyReLU_config5_353 |         27 |         27 |       0 |    0 |    82 |      0 |      0 |    0 |            0 |
|           myproject_mul_mul_16s_10ns_26_1_1_U20                                   |                                     bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_124 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U21                                   |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_119 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_123 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U22                                   |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_120 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                         bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_122 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|           myproject_mul_mul_16s_10ns_26_1_1_U23                                   |                                 bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_121 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|             myproject_mul_mul_16s_10ns_26_1_1_DSP48_0_U                           |                             bd_0_hls_inst_0_myproject_mul_mul_16s_10ns_26_1_1_DSP48_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            1 |
|         pooling2d_cl_array_array_ap_fixed_4u_config6_U0                           |                        bd_0_hls_inst_0_pooling2d_cl_array_array_ap_fixed_4u_config6_s |        504 |        440 |       0 |   64 |   472 |      0 |      0 |    0 |            0 |
|           (pooling2d_cl_array_array_ap_fixed_4u_config6_U0)                       |                        bd_0_hls_inst_0_pooling2d_cl_array_array_ap_fixed_4u_config6_s |        244 |        244 |       0 |    0 |   408 |      0 |      0 |    0 |            0 |
|           call_ret_shift_line_buffer_array_array_ap_fixed_4u_config6_s_fu_293     |                   bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config6_s |        260 |        196 |       0 |   64 |    64 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_0_U                                           |          bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config6_s_line_ncg |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_4u_config6_s_line_ncg_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config6_s_line_ncg_core_118 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_1_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config6_s_line_ncg_113 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_4u_config6_s_line_ncg_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config6_s_line_ncg_core_117 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_2_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config6_s_line_ncg_114 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_4u_config6_s_line_ncg_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config6_s_line_ncg_core_116 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_3_0_3_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config6_s_line_ncg_115 |         68 |         52 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_4u_config6_s_line_ncg_core_U |     bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_4u_config6_s_line_ncg_core |         68 |         52 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|         pooling2d_cl_array_array_ap_fixed_8u_config15_U0                          |                       bd_0_hls_inst_0_pooling2d_cl_array_array_ap_fixed_8u_config15_s |        924 |        796 |       0 |  128 |   854 |      0 |      0 |    0 |            0 |
|           (pooling2d_cl_array_array_ap_fixed_8u_config15_U0)                      |                       bd_0_hls_inst_0_pooling2d_cl_array_array_ap_fixed_8u_config15_s |        407 |        407 |       0 |    0 |   726 |      0 |      0 |    0 |            0 |
|           call_ret_shift_line_buffer_array_array_ap_fixed_8u_config15_s_fu_497    |                  bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config15_s |        517 |        389 |       0 |  128 |   128 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_4_0_0_U                                           |          bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_core_112 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_4_0_1_U                                           |       bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_99 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_core_111 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_4_0_2_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_100 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_core_110 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_4_0_3_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_101 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_core_109 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_4_0_4_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_102 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_core_108 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_4_0_5_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_103 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_core_107 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_4_0_6_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_104 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_core_U | bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_core_106 |         64 |         48 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|             line_buffer_Array_V_4_0_7_U                                           |      bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_105 |         69 |         53 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|               shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_core_U |     bd_0_hls_inst_0_shift_line_buffer_array_array_ap_fixed_8u_config15_s_linePgM_core |         69 |         53 |       0 |   16 |    16 |      0 |      0 |    0 |            0 |
|         softmax_array_array_ap_fixed_8u_softmax_config17_U0                       |                    bd_0_hls_inst_0_softmax_array_array_ap_fixed_8u_softmax_config17_s |        368 |        368 |       0 |    0 |   562 |      0 |      3 |    0 |            4 |
|           (softmax_array_array_ap_fixed_8u_softmax_config17_U0)                   |                    bd_0_hls_inst_0_softmax_array_array_ap_fixed_8u_softmax_config17_s |          0 |          0 |       0 |    0 |     7 |      0 |      2 |    0 |            0 |
|           grp_softmax_latency_array_array_softmax_config17_s_fu_152               |                        bd_0_hls_inst_0_softmax_latency_array_array_softmax_config17_s |        247 |        247 |       0 |    0 |   267 |      0 |      1 |    0 |            4 |
|             (grp_softmax_latency_array_array_softmax_config17_s_fu_152)           |                        bd_0_hls_inst_0_softmax_latency_array_array_softmax_config17_s |        224 |        224 |       0 |    0 |   267 |      0 |      0 |    0 |            4 |
|             invert_table6_U                                                       |          bd_0_hls_inst_0_softmax_latency_array_array_softmax_config17_s_invert_tabXh4 |         23 |         23 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               softmax_latency_array_array_softmax_config17_s_invert_tabXh4_rom_U  |      bd_0_hls_inst_0_softmax_latency_array_array_softmax_config17_s_invert_tabXh4_rom |         23 |         23 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           regslice_both_res_V_data_0_V_U                                          |                                                      bd_0_hls_inst_0_regslice_both_75 |         15 |         15 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|             (regslice_both_res_V_data_0_V_U)                                      |                                                      bd_0_hls_inst_0_regslice_both_75 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                               bd_0_hls_inst_0_ibuf_97 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                               bd_0_hls_inst_0_obuf_98 |          2 |          2 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|           regslice_both_res_V_data_1_V_U                                          |                                                      bd_0_hls_inst_0_regslice_both_76 |         15 |         15 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|             (regslice_both_res_V_data_1_V_U)                                      |                                                      bd_0_hls_inst_0_regslice_both_76 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                               bd_0_hls_inst_0_ibuf_95 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                               bd_0_hls_inst_0_obuf_96 |          2 |          2 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|           regslice_both_res_V_data_2_V_U                                          |                                                      bd_0_hls_inst_0_regslice_both_77 |         14 |         14 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|             (regslice_both_res_V_data_2_V_U)                                      |                                                      bd_0_hls_inst_0_regslice_both_77 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                               bd_0_hls_inst_0_ibuf_93 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                               bd_0_hls_inst_0_obuf_94 |          2 |          2 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|           regslice_both_res_V_data_3_V_U                                          |                                                      bd_0_hls_inst_0_regslice_both_78 |         19 |         19 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|             (regslice_both_res_V_data_3_V_U)                                      |                                                      bd_0_hls_inst_0_regslice_both_78 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                               bd_0_hls_inst_0_ibuf_91 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                               bd_0_hls_inst_0_obuf_92 |          2 |          2 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|           regslice_both_res_V_data_4_V_U                                          |                                                      bd_0_hls_inst_0_regslice_both_79 |         14 |         14 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|             (regslice_both_res_V_data_4_V_U)                                      |                                                      bd_0_hls_inst_0_regslice_both_79 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                               bd_0_hls_inst_0_ibuf_89 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                               bd_0_hls_inst_0_obuf_90 |          2 |          2 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|           regslice_both_res_V_data_5_V_U                                          |                                                      bd_0_hls_inst_0_regslice_both_80 |         14 |         14 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|             (regslice_both_res_V_data_5_V_U)                                      |                                                      bd_0_hls_inst_0_regslice_both_80 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                               bd_0_hls_inst_0_ibuf_87 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                               bd_0_hls_inst_0_obuf_88 |          2 |          2 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|           regslice_both_res_V_data_6_V_U                                          |                                                      bd_0_hls_inst_0_regslice_both_81 |         14 |         14 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|             (regslice_both_res_V_data_6_V_U)                                      |                                                      bd_0_hls_inst_0_regslice_both_81 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                               bd_0_hls_inst_0_ibuf_85 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                               bd_0_hls_inst_0_obuf_86 |          2 |          2 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|           regslice_both_res_V_data_7_V_U                                          |                                                      bd_0_hls_inst_0_regslice_both_82 |         16 |         16 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|             (regslice_both_res_V_data_7_V_U)                                      |                                                      bd_0_hls_inst_0_regslice_both_82 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                               bd_0_hls_inst_0_ibuf_83 |         11 |         11 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                               bd_0_hls_inst_0_obuf_84 |          2 |          2 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|         start_for_conv_2d_cl_array_array_ap_fixed_4u_config2_U0_U                 |               bd_0_hls_inst_0_start_for_conv_2d_cl_array_array_ap_fixed_4u_config2_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_conv_2d_cl_array_array_ap_fixed_8u_config11_U0_U                |              bd_0_hls_inst_0_start_for_conv_2d_cl_array_array_ap_fixed_8u_config11_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_conv_2d_cl_array_array_ap_fixed_8u_config7_U0_U                 |               bd_0_hls_inst_0_start_for_conv_2d_cl_array_array_ap_fixed_8u_config7_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_dense_array_array_ap_fixed_16_6_5_3_0_8u_configZio_U            |          bd_0_hls_inst_0_start_for_dense_array_array_ap_fixed_16_6_5_3_0_8u_configZio |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_leaky_relu_array_array_LeakyReLU_config10_354_U0_U              |            bd_0_hls_inst_0_start_for_leaky_relu_array_array_LeakyReLU_config10_354_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_leaky_relu_array_array_LeakyReLU_config14_355_U0_U              |            bd_0_hls_inst_0_start_for_leaky_relu_array_array_LeakyReLU_config14_355_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_leaky_relu_array_array_ap_fixed_4u_LeakyReLU_coYie_U            |          bd_0_hls_inst_0_start_for_leaky_relu_array_array_ap_fixed_4u_LeakyReLU_coYie |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_pooling2d_cl_array_array_ap_fixed_4u_config6_U0_U               |             bd_0_hls_inst_0_start_for_pooling2d_cl_array_array_ap_fixed_4u_config6_U0 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_pooling2d_cl_array_array_ap_fixed_8u_config15_U0_U              |            bd_0_hls_inst_0_start_for_pooling2d_cl_array_array_ap_fixed_8u_config15_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_softmax_array_array_ap_fixed_8u_softmax_config10iy_U            |          bd_0_hls_inst_0_start_for_softmax_array_array_ap_fixed_8u_softmax_config10iy |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_zeropad2d_cl_array_array_ap_fixed_4u_config19_U0_U              |            bd_0_hls_inst_0_start_for_zeropad2d_cl_array_array_ap_fixed_4u_config19_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         start_for_zeropad2d_cl_array_array_ap_fixed_8u_config20_U0_U              |            bd_0_hls_inst_0_start_for_zeropad2d_cl_array_array_ap_fixed_8u_config20_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         zeropad2d_cl_array_array_ap_fixed_3u_config18_U0                          |                       bd_0_hls_inst_0_zeropad2d_cl_array_array_ap_fixed_3u_config18_s |        111 |        111 |       0 |    0 |   149 |      0 |      0 |    0 |            0 |
|           (zeropad2d_cl_array_array_ap_fixed_3u_config18_U0)                      |                       bd_0_hls_inst_0_zeropad2d_cl_array_array_ap_fixed_3u_config18_s |         45 |         45 |       0 |    0 |    47 |      0 |      0 |    0 |            0 |
|           regslice_both_data_V_data_0_V_U                                         |                                                         bd_0_hls_inst_0_regslice_both |         14 |         14 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                               bd_0_hls_inst_0_ibuf_73 |         11 |         11 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                               bd_0_hls_inst_0_obuf_74 |          3 |          3 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|           regslice_both_data_V_data_1_V_U                                         |                                                      bd_0_hls_inst_0_regslice_both_69 |         40 |         40 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                               bd_0_hls_inst_0_ibuf_71 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                               bd_0_hls_inst_0_obuf_72 |         30 |         30 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|           regslice_both_data_V_data_2_V_U                                         |                                                      bd_0_hls_inst_0_regslice_both_70 |         12 |         12 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|             ibuf_inst                                                             |                                                                  bd_0_hls_inst_0_ibuf |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             obuf_inst                                                             |                                                                  bd_0_hls_inst_0_obuf |          2 |          2 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|         zeropad2d_cl_array_array_ap_fixed_4u_config19_U0                          |                       bd_0_hls_inst_0_zeropad2d_cl_array_array_ap_fixed_4u_config19_s |         72 |         72 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|         zeropad2d_cl_array_array_ap_fixed_8u_config20_U0                          |                       bd_0_hls_inst_0_zeropad2d_cl_array_array_ap_fixed_8u_config20_s |         51 |         51 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+


