--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml alu.twx alu.ncd -o alu.twr alu.pcf -ucf aluzdy.ucf

Design file:              alu.ncd
Physical constraint file: alu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
INPUT<0>    |    3.752(R)|    0.374(R)|CLK_BUFGP         |   0.000|
INPUT<1>    |    3.377(R)|    0.529(R)|CLK_BUFGP         |   0.000|
INPUT<2>    |    3.319(R)|    0.500(R)|CLK_BUFGP         |   0.000|
INPUT<3>    |    2.618(R)|    0.358(R)|CLK_BUFGP         |   0.000|
INPUT<4>    |    3.194(R)|    0.153(R)|CLK_BUFGP         |   0.000|
INPUT<5>    |    3.558(R)|   -0.141(R)|CLK_BUFGP         |   0.000|
INPUT<6>    |    3.714(R)|    0.041(R)|CLK_BUFGP         |   0.000|
INPUT<7>    |    3.838(R)|   -0.244(R)|CLK_BUFGP         |   0.000|
INPUT<8>    |    3.670(R)|   -0.967(R)|CLK_BUFGP         |   0.000|
INPUT<9>    |    3.574(R)|   -1.353(R)|CLK_BUFGP         |   0.000|
INPUT<10>   |    3.965(R)|   -1.416(R)|CLK_BUFGP         |   0.000|
INPUT<11>   |    4.328(R)|   -0.712(R)|CLK_BUFGP         |   0.000|
INPUT<12>   |    3.555(R)|   -0.597(R)|CLK_BUFGP         |   0.000|
INPUT<13>   |    3.072(R)|   -0.365(R)|CLK_BUFGP         |   0.000|
INPUT<14>   |    3.017(R)|   -0.376(R)|CLK_BUFGP         |   0.000|
INPUT<15>   |    2.704(R)|   -0.491(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
OUTPUT<0>   |    9.848(R)|CLK_BUFGP         |   0.000|
OUTPUT<1>   |    9.852(R)|CLK_BUFGP         |   0.000|
OUTPUT<2>   |   10.315(R)|CLK_BUFGP         |   0.000|
OUTPUT<3>   |   10.851(R)|CLK_BUFGP         |   0.000|
OUTPUT<4>   |    9.915(R)|CLK_BUFGP         |   0.000|
OUTPUT<5>   |   10.443(R)|CLK_BUFGP         |   0.000|
OUTPUT<6>   |    9.933(R)|CLK_BUFGP         |   0.000|
OUTPUT<7>   |   10.399(R)|CLK_BUFGP         |   0.000|
OUTPUT<8>   |   10.415(R)|CLK_BUFGP         |   0.000|
OUTPUT<9>   |   10.715(R)|CLK_BUFGP         |   0.000|
OUTPUT<10>  |   10.401(R)|CLK_BUFGP         |   0.000|
OUTPUT<11>  |   10.784(R)|CLK_BUFGP         |   0.000|
OUTPUT<12>  |   10.506(R)|CLK_BUFGP         |   0.000|
OUTPUT<13>  |   10.200(R)|CLK_BUFGP         |   0.000|
OUTPUT<14>  |   11.190(R)|CLK_BUFGP         |   0.000|
OUTPUT<15>  |   10.512(R)|CLK_BUFGP         |   0.000|
stateCnt<0> |    7.853(R)|CLK_BUFGP         |   0.000|
stateCnt<2> |    7.241(R)|CLK_BUFGP         |   0.000|
stateCnt<3> |    7.282(R)|CLK_BUFGP         |   0.000|
stateCnt<4> |    8.624(R)|CLK_BUFGP         |   0.000|
stateCnt<5> |    9.358(R)|CLK_BUFGP         |   0.000|
stateCnt<6> |    9.258(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.400|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Dec 24 11:27:56 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 185 MB



