// Seed: 1436859858
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input id_11;
  input id_10;
  input id_9;
  inout id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  output id_2;
  input id_1;
  always @* id_2[1'b0] = id_1;
  assign id_8 = 1;
  logic id_11;
  logic id_12;
  logic id_13;
  assign id_3[1] = id_6;
  assign id_5 = ~id_6[1'b0];
endmodule
module module_1;
  logic id_11, id_12, id_13;
endmodule
