From: Tomasz Figa <tomasz.figa@gmail.com>
Subject: Re: [PATCH v4 02/20] clocksource: samsung_pwm_timer: Correct definition of AUTORELOAD bit
Date: Mon, 22 Jul 2013 09:43:23 +0200
Message-ID: <9612221.r4mx9bHE64@flatron>
References: <1374278673-25615-1-git-send-email-tomasz.figa@gmail.com> <1374278673-25615-4-git-send-email-tomasz.figa@gmail.com> <51ECABF1.4040600@linaro.org>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7Bit
Return-path: <linux-samsung-soc-owner@vger.kernel.org>
Received: from mail-bk0-f50.google.com ([209.85.214.50]:62321 "EHLO
	mail-bk0-f50.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1752893Ab3GVHn3 (ORCPT
	<rfc822;linux-samsung-soc@vger.kernel.org>);
	Mon, 22 Jul 2013 03:43:29 -0400
In-Reply-To: <51ECABF1.4040600@linaro.org>
Sender: linux-samsung-soc-owner@vger.kernel.org
List-Id: linux-samsung-soc@vger.kernel.org
To: Daniel Lezcano <daniel.lezcano@linaro.org>
Cc: linux-samsung-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-pwm@vger.kernel.org, Kukjin Kim <kgene.kim@samsung.com>, Arnd Bergmann <arnd@arndb.de>, Olof Johansson <olof@lixom.net>, Sylwester Nawrocki <sylvester.nawrocki@gmail.com>, Heiko =?ISO-8859-1?Q?St=FCbner?= <heiko@sntech.de>, Mark Brown <broonie@kernel.org>, Thierry Reding <thierry.reding@gmail.com>

On Monday 22 of July 2013 05:50:09 Daniel Lezcano wrote:
> On 07/20/2013 02:04 AM, Tomasz Figa wrote:
> > PWM channel 4 has its autoreload bit located at different position.
> > This patch fixes the driver to account for that.
> > 
> > This fixes a problem with the clocksource hanging after it overflows
> > because it is not reloaded any more.
> > 
> > Signed-off-by: Tomasz Figa <tomasz.figa@gmail.com>
> > ---
> > 
> >  drivers/clocksource/samsung_pwm_timer.c | 3 ++-
> >  1 file changed, 2 insertions(+), 1 deletion(-)
> > 
> > diff --git a/drivers/clocksource/samsung_pwm_timer.c
> > b/drivers/clocksource/samsung_pwm_timer.c index 3fa5b07..e238fb0
> > 100644
> > --- a/drivers/clocksource/samsung_pwm_timer.c
> > +++ b/drivers/clocksource/samsung_pwm_timer.c
> > @@ -47,7 +47,8 @@
> > 
> >  #define TCON_START(chan)		(1 << (4 * (chan) + 0))
> >  #define TCON_MANUALUPDATE(chan)		(1 << (4 * (chan) + 1))
> >  #define TCON_INVERT(chan)		(1 << (4 * (chan) + 2))
> > 
> > -#define TCON_AUTORELOAD(chan)		(1 << (4 * (chan) + 3))
> > +#define TCON_AUTORELOAD(chan)		(1 << (4 * (chan) \
> > +						+ (((chan) < 5) ? 3 : 2)))
> 
> This macro is not readable. Please, fix it up with a comment please.

/*
 * Channel 4 (logically 5 in TCON register) has different position
 * of autoreload bit.
 */
#define _TCON_AUTORELOAD(chan)			(1 << (4 * (chan) + 3))
#define _TCON_AUTORELOAD4(chan)			(1 << (4 * (chan) + 2))
#define TCON_AUTORELOAD(chan)			((chan < 5) ? 
		_TCON_AUTORELOAD(chan) : _TCON_AUTORELOAD4(chan))

What do you think?

Best regards,
Tomasz
