// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/23/2024 11:09:13"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module giaithua (
	CLK,
	Start,
	DataIn,
	Out,
	Done,
	Datapath);
input 	CLK;
input 	Start;
input 	[15:0] DataIn;
output 	[15:0] Out;
output 	Done;
output 	[15:0] Datapath;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~dataout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \DP|Reg|regfile~32_regout ;
wire \DP|Reg|regfile~17_regout ;
wire \DP|ALU1|mux16_1|Mux15~3_combout ;
wire \DP|ALU1|mux16_1|Mux15~4_combout ;
wire \DP|Reg|regfile~18_regout ;
wire \DP|ALU1|mux16_1|Mux14~2_combout ;
wire \DP|ALU1|Add|co0~2_combout ;
wire \DP|ALU1|mux16_1|Mux14~3_combout ;
wire \DP|ALU1|mux16_1|Mux14~4_combout ;
wire \DP|ALU1|mux16_1|Mux14~5_combout ;
wire \DP|ALU1|mux16_1|Mux13~4_combout ;
wire \DP|ALU1|Add|co1~0_combout ;
wire \DP|ALU1|mux16_1|Mux13~5_combout ;
wire \DP|ALU1|mux16_1|Mux13~6_combout ;
wire \DP|ALU1|mux16_1|Mux13~7_combout ;
wire \DP|ALU1|mux16_1|Mux13~8_combout ;
wire \DP|ALU1|mux16_1|Mux13~9_combout ;
wire \DP|Reg|regfile~35_regout ;
wire \DP|Reg|regfile~20_regout ;
wire \DP|ALU1|Decre|co2~combout ;
wire \DP|ALU1|mux16_1|Mux12~2_combout ;
wire \DP|ALU1|Add|co2~0_combout ;
wire \DP|ALU1|Add|co2~1_combout ;
wire \DP|ALU1|mux16_1|Mux12~3_combout ;
wire \DP|ALU1|mux16_1|Mux12~4_combout ;
wire \DP|ALU1|mux16_1|Mux12~5_combout ;
wire \DP|ALU1|mux16_1|Mux11~0_combout ;
wire \DP|ALU1|Add|co3~0_combout ;
wire \DP|ALU1|mux16_1|Mux11~1_combout ;
wire \DP|ALU1|mux16_1|Mux11~2_combout ;
wire \DP|ALU1|mux16_1|Mux11~3_combout ;
wire \DP|ALU1|mux16_1|Mux11~4_combout ;
wire \DP|ALU1|mux16_1|Mux11~5_combout ;
wire \DP|Reg|regfile~37_regout ;
wire \DP|Reg|regfile~22_regout ;
wire \DP|ALU1|Add|co4~0_combout ;
wire \DP|ALU1|mux16_1|Mux10~0_combout ;
wire \DP|ALU1|mux16_1|Mux10~1_combout ;
wire \DP|ALU1|Add|co5~0_combout ;
wire \DP|ALU1|Decre|co5~combout ;
wire \DP|ALU1|mux16_1|Mux9~0_combout ;
wire \DP|ALU1|mux16_1|Mux9~1_combout ;
wire \DP|ALU1|mux16_1|Mux9~2_combout ;
wire \DP|ALU1|mux16_1|Mux9~3_combout ;
wire \DP|ALU1|mux16_1|Mux9~4_combout ;
wire \DP|ALU1|mux16_1|Mux9~5_combout ;
wire \DP|Reg|regfile~39_regout ;
wire \DP|Reg|regfile~24_regout ;
wire \DP|ALU1|mux16_1|Mux8~2_combout ;
wire \DP|ALU1|Add|co6~0_combout ;
wire \DP|ALU1|mux16_1|Mux8~3_combout ;
wire \DP|ALU1|mux16_1|Mux8~4_combout ;
wire \DP|ALU1|mux16_1|Mux8~5_combout ;
wire \DP|ALU1|mux16_1|Mux7~0_combout ;
wire \DP|ALU1|mux16_1|Mux7~1_combout ;
wire \DP|ALU1|Add|co7~0_combout ;
wire \DP|ALU1|mux16_1|Mux7~2_combout ;
wire \DP|ALU1|mux16_1|Mux7~3_combout ;
wire \DP|ALU1|mux16_1|Mux7~4_combout ;
wire \DP|ALU1|mux16_1|Mux7~5_combout ;
wire \DP|ALU1|mux16_1|Mux7~6_combout ;
wire \DP|Reg|regfile~41_regout ;
wire \DP|Reg|regfile~26_regout ;
wire \DP|ALU1|Decre|co8~combout ;
wire \DP|ALU1|mux16_1|Mux6~2_combout ;
wire \DP|ALU1|Add|co8~0_combout ;
wire \DP|ALU1|mux16_1|Mux6~3_combout ;
wire \DP|ALU1|mux16_1|Mux6~4_combout ;
wire \DP|ALU1|mux16_1|Mux6~5_combout ;
wire \DP|ALU1|mux16_1|Mux5~0_combout ;
wire \DP|ALU1|Add|co9~0_combout ;
wire \DP|ALU1|mux16_1|Mux5~1_combout ;
wire \DP|ALU1|mux16_1|Mux5~2_combout ;
wire \DP|ALU1|mux16_1|Mux5~3_combout ;
wire \DP|ALU1|mux16_1|Mux5~4_combout ;
wire \DP|ALU1|mux16_1|Mux5~5_combout ;
wire \DP|Reg|regfile~43_regout ;
wire \DP|Reg|regfile~28_regout ;
wire \DP|ALU1|mux16_1|Mux4~0_combout ;
wire \DP|ALU1|mux16_1|Mux4~1_combout ;
wire \DP|ALU1|Decre|co11~combout ;
wire \DP|ALU1|mux16_1|Mux3~0_combout ;
wire \DP|ALU1|Add|co10~0_combout ;
wire \DP|ALU1|Add|co11~0_combout ;
wire \DP|ALU1|mux16_1|Mux3~1_combout ;
wire \DP|ALU1|mux16_1|Mux3~2_combout ;
wire \DP|ALU1|mux16_1|Mux3~3_combout ;
wire \DP|ALU1|mux16_1|Mux3~4_combout ;
wire \DP|ALU1|mux16_1|Mux3~5_combout ;
wire \DP|ALU1|mux16_1|Mux3~6_combout ;
wire \DP|Reg|regfile~45_regout ;
wire \DP|Reg|regfile~30_regout ;
wire \DP|ALU1|Sub|s[13]~2_combout ;
wire \DP|ALU1|mux16_1|Mux2~0_combout ;
wire \DP|ALU1|mux16_1|Mux2~1_combout ;
wire \DP|ALU1|Add|co12~0_combout ;
wire \DP|ALU1|Add|co13~0_combout ;
wire \DP|ALU1|Sub|s[14]~3_combout ;
wire \DP|ALU1|mux16_1|Mux1~0_combout ;
wire \DP|ALU1|mux16_1|Mux1~1_combout ;
wire \DP|ALU1|mux16_1|Mux1~2_combout ;
wire \DP|ALU1|mux16_1|Mux1~3_combout ;
wire \DP|Reg|regfile~47_regout ;
wire \DP|ALU1|mux16_1|Mux0~0_combout ;
wire \DP|ALU1|mux16_1|Mux0~1_combout ;
wire \DP|ALU1|mux16_1|Mux15~9_combout ;
wire \DP|ALU1|mux16_1|Mux15~10_combout ;
wire \DP|ALU1|mux16_1|Mux15~11_combout ;
wire \DP|ALU1|mux16_1|Mux15~12_combout ;
wire \DP|ALU1|mux16_1|Mux15~13_combout ;
wire \DP|ALU1|mux16_1|Mux15~14_combout ;
wire \DP|ALU1|mux16_1|Mux15~15_combout ;
wire \DP|ALU1|mux16_1|Mux15~16_combout ;
wire \DP|ALU1|mux16_1|Mux15~17_combout ;
wire \CU|Equal1~0_combout ;
wire \CU|Equal1~1_combout ;
wire \CU|Equal1~2_combout ;
wire \CU|Equal1~3_combout ;
wire \CU|Equal1~4_combout ;
wire \CU|Equal1~5_combout ;
wire \CU|Equal0~0_combout ;
wire \DP|ALU1|Add|co0~3_combout ;
wire \DP|ALU1|mux16_1|Mux14~11_combout ;
wire \DP|ALU1|mux16_1|Mux12~11_combout ;
wire \DP|ALU1|mux16_1|Mux8~11_combout ;
wire \DP|ALU1|mux16_1|Mux6~11_combout ;
wire \DP|ALU1|Sub|s[11]~4_combout ;
wire \DP|ALU1|Sub|co11~6_combout ;
wire \DP|ALU1|mux16_1|Mux15~22_combout ;
wire \CLK~combout ;
wire \CU|c_state.state4~regout ;
wire \CU|Equal0~1_combout ;
wire \CU|Equal0~2_combout ;
wire \CU|Equal0~3_combout ;
wire \CU|Equal0~4_combout ;
wire \Start~combout ;
wire \CU|Selector1~0_combout ;
wire \CU|c_state.state0~regout ;
wire \CU|RAA~0_combout ;
wire \DP|ALU1|mux16_1|Mux13~2_combout ;
wire \CU|Selector4~0_combout ;
wire \CU|c_state.state5~regout ;
wire \CU|S_ALU1~0_combout ;
wire \CU|WideOr1~0_combout ;
wire \DP|ALU1|mux16_1|Mux13~0_combout ;
wire \DP|ALU1|mux16_1|Mux15~2_combout ;
wire \DP|ALU1|mux16_1|Mux13~1_combout ;
wire \DP|ALU1|mux16_1|Mux2~2_combout ;
wire \CU|n_state.state1~0_combout ;
wire \CU|c_state.state1~regout ;
wire \CU|c_state.state2~regout ;
wire \CU|WideOr1~combout ;
wire \DP|Reg|regfile~306_combout ;
wire \DP|Reg|regfile~13_regout ;
wire \DP|ALU1|mux16_1|Mux2~3_combout ;
wire \CU|WideOr4~combout ;
wire \DP|Mux2_1|muxout[12]~12_combout ;
wire \DP|Reg|regfile~304_combout ;
wire \DP|Reg|regfile~44_regout ;
wire \DP|Reg|regfile~12_regout ;
wire \DP|Reg|regfile~291_combout ;
wire \DP|Reg|regfile~307_combout ;
wire \DP|Reg|regfile~60_regout ;
wire \DP|Reg|regfile~292_combout ;
wire \DP|ALU1|mux16_1|Mux2~4_combout ;
wire \DP|Mux2_1|muxout[0]~0_combout ;
wire \DP|Reg|regfile~305_combout ;
wire \DP|Reg|regfile~16_regout ;
wire \DP|Reg|regfile~0_regout ;
wire \DP|Reg|regfile~256_combout ;
wire \DP|Reg|regfile~48_regout ;
wire \DP|Reg|regfile~257_combout ;
wire \DP|ALU1|mux16_1|Mux14~6_combout ;
wire \DP|Reg|regfile~1_regout ;
wire \DP|ALU1|mux16_1|Mux14~7_combout ;
wire \DP|ALU1|mux16_1|Mux14~8_combout ;
wire \DP|ALU1|mux16_1|Mux12~6_combout ;
wire \DP|Reg|regfile~3_regout ;
wire \DP|ALU1|mux16_1|Mux12~7_combout ;
wire \DP|ALU1|mux16_1|Mux12~8_combout ;
wire \DP|ALU1|mux16_1|Mux10~2_combout ;
wire \DP|Reg|regfile~5_regout ;
wire \DP|ALU1|mux16_1|Mux10~3_combout ;
wire \DP|ALU1|mux16_1|Mux10~4_combout ;
wire \DP|ALU1|mux16_1|Mux8~6_combout ;
wire \DP|Reg|regfile~7_regout ;
wire \DP|ALU1|mux16_1|Mux8~7_combout ;
wire \DP|ALU1|mux16_1|Mux8~8_combout ;
wire \DP|ALU1|mux16_1|Mux6~6_combout ;
wire \DP|Reg|regfile~9_regout ;
wire \DP|ALU1|mux16_1|Mux6~7_combout ;
wire \DP|ALU1|mux16_1|Mux6~8_combout ;
wire \DP|ALU1|mux16_1|Mux4~2_combout ;
wire \DP|Reg|regfile~11_regout ;
wire \DP|ALU1|mux16_1|Mux4~3_combout ;
wire \DP|ALU1|mux16_1|Mux4~4_combout ;
wire \DP|Reg|regfile~15_regout ;
wire \DP|Reg|regfile~303_combout ;
wire \DP|ALU1|mux16_1|Mux0~2_combout ;
wire \DP|ALU1|mux16_1|Mux0~3_combout ;
wire \DP|ALU1|Sub|co11~5_combout ;
wire \DP|Reg|regfile~260_combout ;
wire \DP|ALU1|Sub|co0~0_combout ;
wire \DP|Reg|regfile~263_combout ;
wire \DP|ALU1|Sub|co1~0_combout ;
wire \DP|Reg|regfile~2_regout ;
wire \DP|Reg|regfile~264_combout ;
wire \DP|ALU1|Sub|co2~0_combout ;
wire \DP|Reg|regfile~269_combout ;
wire \DP|ALU1|Sub|co3~0_combout ;
wire \DP|Reg|regfile~4_regout ;
wire \DP|Reg|regfile~270_combout ;
wire \DP|ALU1|Sub|co4~0_combout ;
wire \DP|Reg|regfile~275_combout ;
wire \DP|ALU1|Sub|co5~0_combout ;
wire \DP|Reg|regfile~6_regout ;
wire \DP|Reg|regfile~276_combout ;
wire \DP|ALU1|Sub|co6~0_combout ;
wire \DP|Reg|regfile~281_combout ;
wire \DP|ALU1|Sub|co7~0_combout ;
wire \DP|Reg|regfile~8_regout ;
wire \DP|Reg|regfile~282_combout ;
wire \DP|ALU1|Sub|co8~0_combout ;
wire \DP|Reg|regfile~287_combout ;
wire \DP|ALU1|Sub|co9~0_combout ;
wire \DP|Reg|regfile~10_regout ;
wire \DP|Reg|regfile~288_combout ;
wire \DP|ALU1|Sub|co11~4_combout ;
wire \DP|Reg|regfile~294_combout ;
wire \DP|ALU1|Sub|co12~0_combout ;
wire \CU|Cin~combout ;
wire \DP|ALU1|Incre|co2~0_combout ;
wire \DP|ALU1|Incre|co5~0_combout ;
wire \DP|ALU1|Incre|co8~0_combout ;
wire \DP|ALU1|Incre|co11~0_combout ;
wire \DP|ALU1|mux16_1|Mux15~18_combout ;
wire \DP|ALU1|mux16_1|Mux15~19_combout ;
wire \DP|ALU1|mux16_1|Mux15~20_combout ;
wire \DP|ALU1|mux16_1|Mux15~21_combout ;
wire \DP|ALU1|mux16_1|Mux0~4_combout ;
wire \DP|ALU1|mux16_1|Mux0~5_combout ;
wire \DP|Mux2_1|muxout[15]~15_combout ;
wire \DP|Reg|regfile~31_regout ;
wire \DP|Reg|regfile~301_combout ;
wire \DP|Reg|regfile~63_regout ;
wire \DP|Reg|regfile~302_combout ;
wire \DP|ALU1|mux16_1|Mux1~4_combout ;
wire \DP|Reg|regfile~293_combout ;
wire \DP|Reg|regfile~299_combout ;
wire \DP|Reg|regfile~14_regout ;
wire \DP|Reg|regfile~300_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \DP|ALU1|mux16_1|Mux1~5_combout ;
wire \DP|ALU1|mux16_1|Mux13~3_combout ;
wire \DP|ALU1|mux16_1|Mux1~6_combout ;
wire \DP|Mux2_1|muxout[14]~14_combout ;
wire \DP|Reg|regfile~46_regout ;
wire \DP|Reg|regfile~297_combout ;
wire \DP|Reg|regfile~62_regout ;
wire \DP|Reg|regfile~298_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \DP|ALU1|mux16_1|Mux4~5_combout ;
wire \DP|ALU1|mux16_1|Mux4~6_combout ;
wire \DP|Mux2_1|muxout[11]~11_combout ;
wire \DP|Reg|regfile~27_regout ;
wire \DP|Reg|regfile~289_combout ;
wire \DP|Reg|regfile~59_regout ;
wire \DP|Reg|regfile~290_combout ;
wire \DP|ALU1|mux16_1|Mux5~6_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \DP|ALU1|mux16_1|Mux5~7_combout ;
wire \DP|ALU1|mux16_1|Mux5~8_combout ;
wire \DP|Mux2_1|muxout[10]~10_combout ;
wire \DP|Reg|regfile~42_regout ;
wire \DP|Reg|regfile~285_combout ;
wire \DP|Reg|regfile~58_regout ;
wire \DP|Reg|regfile~286_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \DP|ALU1|mux16_1|Mux6~9_combout ;
wire \DP|ALU1|mux16_1|Mux6~10_combout ;
wire \DP|Mux2_1|muxout[9]~9_combout ;
wire \DP|Reg|regfile~25_regout ;
wire \DP|Reg|regfile~283_combout ;
wire \DP|Reg|regfile~57_regout ;
wire \DP|Reg|regfile~284_combout ;
wire \DP|ALU1|mux16_1|Mux7~7_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \DP|ALU1|mux16_1|Mux7~8_combout ;
wire \DP|ALU1|mux16_1|Mux7~9_combout ;
wire \DP|Mux2_1|muxout[8]~8_combout ;
wire \DP|Reg|regfile~40_regout ;
wire \DP|Reg|regfile~279_combout ;
wire \DP|Reg|regfile~56_regout ;
wire \DP|Reg|regfile~280_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \DP|ALU1|mux16_1|Mux8~9_combout ;
wire \DP|ALU1|mux16_1|Mux8~10_combout ;
wire \DP|Mux2_1|muxout[7]~7_combout ;
wire \DP|Reg|regfile~23_regout ;
wire \DP|Reg|regfile~277_combout ;
wire \DP|Reg|regfile~55_regout ;
wire \DP|Reg|regfile~278_combout ;
wire \DP|ALU1|mux16_1|Mux9~6_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \DP|ALU1|mux16_1|Mux9~7_combout ;
wire \DP|ALU1|mux16_1|Mux9~8_combout ;
wire \DP|Mux2_1|muxout[6]~6_combout ;
wire \DP|Reg|regfile~38_regout ;
wire \DP|Reg|regfile~273_combout ;
wire \DP|Reg|regfile~54_regout ;
wire \DP|Reg|regfile~274_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \DP|ALU1|mux16_1|Mux10~5_combout ;
wire \DP|ALU1|mux16_1|Mux10~6_combout ;
wire \DP|Mux2_1|muxout[5]~5_combout ;
wire \DP|Reg|regfile~21_regout ;
wire \DP|Reg|regfile~271_combout ;
wire \DP|Reg|regfile~53_regout ;
wire \DP|Reg|regfile~272_combout ;
wire \DP|ALU1|mux16_1|Mux11~6_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \DP|ALU1|mux16_1|Mux11~7_combout ;
wire \DP|ALU1|mux16_1|Mux11~8_combout ;
wire \DP|Mux2_1|muxout[4]~4_combout ;
wire \DP|Reg|regfile~36_regout ;
wire \DP|Reg|regfile~267_combout ;
wire \DP|Reg|regfile~52_regout ;
wire \DP|Reg|regfile~268_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \DP|ALU1|mux16_1|Mux12~9_combout ;
wire \DP|ALU1|mux16_1|Mux12~10_combout ;
wire \DP|Mux2_1|muxout[3]~3_combout ;
wire \DP|Reg|regfile~19_regout ;
wire \DP|Reg|regfile~265_combout ;
wire \DP|Reg|regfile~51_regout ;
wire \DP|Reg|regfile~266_combout ;
wire \DP|ALU1|mux16_1|Mux13~10_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \DP|ALU1|mux16_1|Mux13~11_combout ;
wire \DP|ALU1|mux16_1|Mux13~12_combout ;
wire \DP|Mux2_1|muxout[2]~2_combout ;
wire \DP|Reg|regfile~34_regout ;
wire \DP|Reg|regfile~261_combout ;
wire \DP|Reg|regfile~50_regout ;
wire \DP|Reg|regfile~262_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \DP|ALU1|mux16_1|Mux14~9_combout ;
wire \DP|ALU1|mux16_1|Mux14~10_combout ;
wire \DP|Mux2_1|muxout[1]~1_combout ;
wire \DP|Reg|regfile~33_regout ;
wire \DP|Reg|regfile~258_combout ;
wire \DP|Reg|regfile~49_regout ;
wire \DP|Reg|regfile~259_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~dataout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \DP|ALU1|mux16_1|Mux2~5_combout ;
wire \DP|ALU1|mux16_1|Mux2~6_combout ;
wire \DP|Mux2_1|muxout[13]~13_combout ;
wire \DP|Reg|regfile~29_regout ;
wire \DP|Reg|regfile~295_combout ;
wire \DP|Reg|regfile~61_regout ;
wire \DP|Reg|regfile~296_combout ;
wire \DP|ALU1|mux16_1|Mux3~7_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \DP|ALU1|mux16_1|Mux3~8_combout ;
wire \DP|ALU1|mux16_1|Mux3~9_combout ;
wire \CU|Equal1~6_combout ;
wire \CU|Selector2~0_combout ;
wire \CU|c_state.state3~regout ;
wire \DP|ALU1|mux16_1|Mux15~5_combout ;
wire \DP|ALU1|mux16_1|Mux15~6_combout ;
wire \DP|ALU1|mux16_1|Mux15~7_combout ;
wire \DP|ALU1|mux16_1|Mux15~8_combout ;
wire [3:0] \CU|S_ALU1 ;
wire [3:0] \CU|RAA ;
wire [15:0] \DP|ALU1|Incre|s ;
wire [3:0] \CU|WA ;
wire [15:0] \DP|ALU1|And ;
wire [15:0] \DP|ALU1|Or ;
wire [3:0] \CU|RAB ;
wire [15:0] \DP|ALU1|Sub|s ;
wire [15:0] \DP|ALU1|Decre|s ;
wire [15:0] \DP|ALU1|Add|s ;
wire [15:0] \DP|Reg1|data_out ;
wire [15:0] \DataIn~combout ;

wire [31:0] \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [31:0] \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~dataout  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT1  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT2  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT3  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT4  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT5  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT6  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT7  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT8  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT9  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT10  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT11  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT12  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT13  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT14  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT15  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT16  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT17  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT18  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT19  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT20  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT21  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT22  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT23  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT24  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT25  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT26  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT27  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT28  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT29  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT30  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT31  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];

assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~dataout  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT1  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT2  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT3  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT4  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT5  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT6  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT7  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT8  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT9  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT10  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT11  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT12  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT13  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT14  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT15  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT16  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT17  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT18  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT19  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT20  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT21  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT22  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT23  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT24  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT25  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT26  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT27  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT28  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT29  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT30  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT31  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];

cycloneii_mac_out \DP|ALU1|Mul|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \DP|ALU1|Mul|Mult0|auto_generated|mac_out2 .dataa_width = 32;
defparam \DP|ALU1|Mul|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~32 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~304_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~32_regout ));

cycloneii_lcell_ff \DP|Reg|regfile~17 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~17_regout ));

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~3_combout  = (\CU|S_ALU1 [0] & (((\DP|Reg|regfile~259_combout  & !\CU|S_ALU1 [1])))) # (!\CU|S_ALU1 [0] & (\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~dataout  & ((\CU|S_ALU1 [1]))))

	.dataa(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~dataout ),
	.datab(\DP|Reg|regfile~259_combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(\CU|S_ALU1 [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~3 .lut_mask = 16'h0AC0;
defparam \DP|ALU1|mux16_1|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~4_combout  = (\DP|Reg|regfile~257_combout  & ((\DP|ALU1|mux16_1|Mux15~2_combout ) # ((\DP|ALU1|mux16_1|Mux15~3_combout  & !\CU|S_ALU1 [2])))) # (!\DP|Reg|regfile~257_combout  & (((\DP|ALU1|mux16_1|Mux15~3_combout  & !\CU|S_ALU1 
// [2]))))

	.dataa(\DP|Reg|regfile~257_combout ),
	.datab(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.datac(\DP|ALU1|mux16_1|Mux15~3_combout ),
	.datad(\CU|S_ALU1 [2]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~4 .lut_mask = 16'h88F8;
defparam \DP|ALU1|mux16_1|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~18 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~18_regout ));

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux14~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux14~2_combout  = (\CU|Cin~combout  & ((\DP|Reg|regfile~257_combout ) # (\CU|S_ALU1 [0]))) # (!\CU|Cin~combout  & (\DP|Reg|regfile~257_combout  & \CU|S_ALU1 [0]))

	.dataa(\CU|Cin~combout ),
	.datab(\DP|Reg|regfile~257_combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux14~2 .lut_mask = 16'hE8E8;
defparam \DP|ALU1|mux16_1|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co0~2 (
// Equation(s):
// \DP|ALU1|Add|co0~2_combout  = (\CU|Cin~combout  & ((\DP|Reg|regfile~260_combout ) # (\DP|Reg|regfile~257_combout )))

	.dataa(\CU|Cin~combout ),
	.datab(\DP|Reg|regfile~260_combout ),
	.datac(\DP|Reg|regfile~257_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co0~2 .lut_mask = 16'hA8A8;
defparam \DP|ALU1|Add|co0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux14~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux14~3_combout  = \DP|Reg|regfile~263_combout  $ (((\CU|S_ALU1 [1] & (\DP|ALU1|Sub|co0~0_combout )) # (!\CU|S_ALU1 [1] & ((\DP|ALU1|mux16_1|Mux14~11_combout )))))

	.dataa(\DP|ALU1|Sub|co0~0_combout ),
	.datab(\CU|S_ALU1 [1]),
	.datac(\DP|Reg|regfile~263_combout ),
	.datad(\DP|ALU1|mux16_1|Mux14~11_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux14~3 .lut_mask = 16'h4B78;
defparam \DP|ALU1|mux16_1|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux14~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux14~4_combout  = (\CU|S_ALU1 [0] & ((\CU|S_ALU1 [1] & (!\DP|ALU1|mux16_1|Mux14~2_combout )) # (!\CU|S_ALU1 [1] & ((!\DP|ALU1|mux16_1|Mux14~3_combout ))))) # (!\CU|S_ALU1 [0] & ((\CU|S_ALU1 [1] & ((\DP|ALU1|mux16_1|Mux14~3_combout ))) # 
// (!\CU|S_ALU1 [1] & (\DP|ALU1|mux16_1|Mux14~2_combout ))))

	.dataa(\CU|S_ALU1 [0]),
	.datab(\DP|ALU1|mux16_1|Mux14~2_combout ),
	.datac(\CU|S_ALU1 [1]),
	.datad(\DP|ALU1|mux16_1|Mux14~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux14~4 .lut_mask = 16'h742E;
defparam \DP|ALU1|mux16_1|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux14~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux14~5_combout  = \DP|Reg|regfile~259_combout  $ (!\DP|ALU1|mux16_1|Mux14~4_combout )

	.dataa(\DP|Reg|regfile~259_combout ),
	.datab(\DP|ALU1|mux16_1|Mux14~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux14~5 .lut_mask = 16'h9999;
defparam \DP|ALU1|mux16_1|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~4_combout  = (\CU|Cin~combout  & ((\DP|Reg|regfile~259_combout ) # ((\DP|Reg|regfile~257_combout  & !\CU|S_ALU1 [1])))) # (!\CU|Cin~combout  & (\DP|Reg|regfile~259_combout  & ((\DP|Reg|regfile~257_combout ) # (!\CU|S_ALU1 [1]))))

	.dataa(\CU|Cin~combout ),
	.datab(\DP|Reg|regfile~257_combout ),
	.datac(\DP|Reg|regfile~259_combout ),
	.datad(\CU|S_ALU1 [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~4 .lut_mask = 16'hE0F8;
defparam \DP|ALU1|mux16_1|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co1~0 (
// Equation(s):
// \DP|ALU1|Add|co1~0_combout  = (\DP|Reg|regfile~263_combout  & ((\DP|ALU1|Add|co0~3_combout ) # ((\DP|ALU1|Add|co0~2_combout ) # (\DP|Reg|regfile~259_combout )))) # (!\DP|Reg|regfile~263_combout  & (\DP|Reg|regfile~259_combout  & 
// ((\DP|ALU1|Add|co0~3_combout ) # (\DP|ALU1|Add|co0~2_combout ))))

	.dataa(\DP|ALU1|Add|co0~3_combout ),
	.datab(\DP|ALU1|Add|co0~2_combout ),
	.datac(\DP|Reg|regfile~263_combout ),
	.datad(\DP|Reg|regfile~259_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co1~0 .lut_mask = 16'hFEE0;
defparam \DP|ALU1|Add|co1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~5_combout  = \DP|Reg|regfile~264_combout  $ (((\CU|S_ALU1 [0] & ((\DP|ALU1|Add|co1~0_combout ))) # (!\CU|S_ALU1 [0] & (\DP|ALU1|Sub|co1~0_combout ))))

	.dataa(\DP|Reg|regfile~264_combout ),
	.datab(\DP|ALU1|Sub|co1~0_combout ),
	.datac(\DP|ALU1|Add|co1~0_combout ),
	.datad(\CU|S_ALU1 [0]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~5 .lut_mask = 16'h5A66;
defparam \DP|ALU1|mux16_1|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~6_combout  = (\CU|S_ALU1 [1] & ((\CU|S_ALU1 [0] & (!\DP|ALU1|mux16_1|Mux13~4_combout )) # (!\CU|S_ALU1 [0] & ((\DP|ALU1|mux16_1|Mux13~5_combout ))))) # (!\CU|S_ALU1 [1] & ((\CU|S_ALU1 [0] & ((!\DP|ALU1|mux16_1|Mux13~5_combout ))) # 
// (!\CU|S_ALU1 [0] & (\DP|ALU1|mux16_1|Mux13~4_combout ))))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\DP|ALU1|mux16_1|Mux13~4_combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~6 .lut_mask = 16'h2E74;
defparam \DP|ALU1|mux16_1|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~7_combout  = \DP|Reg|regfile~262_combout  $ (!\DP|ALU1|mux16_1|Mux13~6_combout )

	.dataa(\DP|Reg|regfile~262_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~7 .lut_mask = 16'h9999;
defparam \DP|ALU1|mux16_1|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~8_combout  = (\DP|ALU1|mux16_1|Mux13~1_combout  & (((\DP|ALU1|mux16_1|Mux15~2_combout )))) # (!\DP|ALU1|mux16_1|Mux13~1_combout  & ((\DP|ALU1|mux16_1|Mux15~2_combout  & (\DP|ALU1|mux16_1|Mux13~7_combout )) # 
// (!\DP|ALU1|mux16_1|Mux15~2_combout  & ((\DP|ALU1|And [2])))))

	.dataa(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~7_combout ),
	.datac(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.datad(\DP|ALU1|And [2]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~8 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~9 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~9_combout  = (\DP|ALU1|mux16_1|Mux13~1_combout  & ((\DP|Reg|regfile~264_combout  & ((\DP|ALU1|mux16_1|Mux13~8_combout ) # (!\DP|Reg|regfile~262_combout ))) # (!\DP|Reg|regfile~264_combout  & (\DP|Reg|regfile~262_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~1_combout  & (((\DP|ALU1|mux16_1|Mux13~8_combout ))))

	.dataa(\DP|Reg|regfile~264_combout ),
	.datab(\DP|Reg|regfile~262_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~8_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~9 .lut_mask = 16'hE6F0;
defparam \DP|ALU1|mux16_1|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~35 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~304_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~35_regout ));

cycloneii_lcell_ff \DP|Reg|regfile~20 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~20_regout ));

cycloneii_lcell_comb \DP|ALU1|Decre|co2 (
// Equation(s):
// \DP|ALU1|Decre|co2~combout  = (\DP|Reg|regfile~259_combout ) # ((\DP|Reg|regfile~262_combout ) # ((\CU|Cin~combout  & \DP|Reg|regfile~257_combout )))

	.dataa(\DP|Reg|regfile~259_combout ),
	.datab(\DP|Reg|regfile~262_combout ),
	.datac(\CU|Cin~combout ),
	.datad(\DP|Reg|regfile~257_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Decre|co2~combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Decre|co2 .lut_mask = 16'hFEEE;
defparam \DP|ALU1|Decre|co2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux12~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux12~2_combout  = (\CU|S_ALU1 [0] & ((\DP|ALU1|Incre|co2~0_combout ))) # (!\CU|S_ALU1 [0] & (\DP|ALU1|Decre|co2~combout ))

	.dataa(\DP|ALU1|Decre|co2~combout ),
	.datab(\DP|ALU1|Incre|co2~0_combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux12~2 .lut_mask = 16'hCACA;
defparam \DP|ALU1|mux16_1|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co2~0 (
// Equation(s):
// \DP|ALU1|Add|co2~0_combout  = (\DP|Reg|regfile~263_combout  & ((\DP|Reg|regfile~259_combout ) # ((\DP|ALU1|Add|co0~3_combout ) # (\DP|ALU1|Add|co0~2_combout )))) # (!\DP|Reg|regfile~263_combout  & (\DP|Reg|regfile~259_combout  & 
// ((\DP|ALU1|Add|co0~3_combout ) # (\DP|ALU1|Add|co0~2_combout ))))

	.dataa(\DP|Reg|regfile~263_combout ),
	.datab(\DP|Reg|regfile~259_combout ),
	.datac(\DP|ALU1|Add|co0~3_combout ),
	.datad(\DP|ALU1|Add|co0~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co2~0 .lut_mask = 16'hEEE8;
defparam \DP|ALU1|Add|co2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co2~1 (
// Equation(s):
// \DP|ALU1|Add|co2~1_combout  = (\DP|ALU1|Add|co2~0_combout  & ((\DP|Reg|regfile~262_combout ) # (\DP|Reg|regfile~264_combout )))

	.dataa(\DP|Reg|regfile~262_combout ),
	.datab(\DP|Reg|regfile~264_combout ),
	.datac(\DP|ALU1|Add|co2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co2~1 .lut_mask = 16'hE0E0;
defparam \DP|ALU1|Add|co2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux12~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux12~3_combout  = (\CU|S_ALU1 [0] & (((\DP|ALU1|And [2]) # (\DP|ALU1|Add|co2~1_combout )))) # (!\CU|S_ALU1 [0] & (\DP|ALU1|Sub|co2~0_combout ))

	.dataa(\DP|ALU1|Sub|co2~0_combout ),
	.datab(\DP|ALU1|And [2]),
	.datac(\DP|ALU1|Add|co2~1_combout ),
	.datad(\CU|S_ALU1 [0]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux12~3 .lut_mask = 16'hFCAA;
defparam \DP|ALU1|mux16_1|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux12~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux12~4_combout  = (\CU|S_ALU1 [1] & ((\CU|S_ALU1 [0] & (!\DP|ALU1|mux16_1|Mux12~2_combout )) # (!\CU|S_ALU1 [0] & ((\DP|ALU1|mux16_1|Mux12~11_combout ))))) # (!\CU|S_ALU1 [1] & ((\CU|S_ALU1 [0] & ((!\DP|ALU1|mux16_1|Mux12~11_combout ))) 
// # (!\CU|S_ALU1 [0] & (\DP|ALU1|mux16_1|Mux12~2_combout ))))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|ALU1|mux16_1|Mux12~2_combout ),
	.datad(\DP|ALU1|mux16_1|Mux12~11_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux12~4 .lut_mask = 16'h3A5C;
defparam \DP|ALU1|mux16_1|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux12~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux12~5_combout  = \DP|Reg|regfile~266_combout  $ (!\DP|ALU1|mux16_1|Mux12~4_combout )

	.dataa(\DP|Reg|regfile~266_combout ),
	.datab(\DP|ALU1|mux16_1|Mux12~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux12~5 .lut_mask = 16'h9999;
defparam \DP|ALU1|mux16_1|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux11~0 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux11~0_combout  = (\DP|Reg|regfile~266_combout  & (((\DP|ALU1|Incre|co2~0_combout ) # (!\CU|S_ALU1 [1])))) # (!\DP|Reg|regfile~266_combout  & (\DP|ALU1|Decre|co2~combout  & (!\CU|S_ALU1 [1])))

	.dataa(\DP|Reg|regfile~266_combout ),
	.datab(\DP|ALU1|Decre|co2~combout ),
	.datac(\CU|S_ALU1 [1]),
	.datad(\DP|ALU1|Incre|co2~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux11~0 .lut_mask = 16'hAE0E;
defparam \DP|ALU1|mux16_1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co3~0 (
// Equation(s):
// \DP|ALU1|Add|co3~0_combout  = (\DP|Reg|regfile~269_combout  & ((\DP|ALU1|And [2]) # ((\DP|ALU1|Add|co2~1_combout ) # (\DP|Reg|regfile~266_combout )))) # (!\DP|Reg|regfile~269_combout  & (\DP|Reg|regfile~266_combout  & ((\DP|ALU1|And [2]) # 
// (\DP|ALU1|Add|co2~1_combout ))))

	.dataa(\DP|ALU1|And [2]),
	.datab(\DP|ALU1|Add|co2~1_combout ),
	.datac(\DP|Reg|regfile~269_combout ),
	.datad(\DP|Reg|regfile~266_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co3~0 .lut_mask = 16'hFEE0;
defparam \DP|ALU1|Add|co3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux11~1 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux11~1_combout  = \DP|Reg|regfile~270_combout  $ (((\CU|S_ALU1 [0] & ((\DP|ALU1|Add|co3~0_combout ))) # (!\CU|S_ALU1 [0] & (\DP|ALU1|Sub|co3~0_combout ))))

	.dataa(\DP|Reg|regfile~270_combout ),
	.datab(\DP|ALU1|Sub|co3~0_combout ),
	.datac(\DP|ALU1|Add|co3~0_combout ),
	.datad(\CU|S_ALU1 [0]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux11~1 .lut_mask = 16'h5A66;
defparam \DP|ALU1|mux16_1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux11~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux11~2_combout  = (\CU|S_ALU1 [1] & ((\CU|S_ALU1 [0] & (!\DP|ALU1|mux16_1|Mux11~0_combout )) # (!\CU|S_ALU1 [0] & ((\DP|ALU1|mux16_1|Mux11~1_combout ))))) # (!\CU|S_ALU1 [1] & ((\CU|S_ALU1 [0] & ((!\DP|ALU1|mux16_1|Mux11~1_combout ))) # 
// (!\CU|S_ALU1 [0] & (\DP|ALU1|mux16_1|Mux11~0_combout ))))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\DP|ALU1|mux16_1|Mux11~0_combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|mux16_1|Mux11~1_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux11~2 .lut_mask = 16'h2E74;
defparam \DP|ALU1|mux16_1|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux11~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux11~3_combout  = \DP|Reg|regfile~268_combout  $ (!\DP|ALU1|mux16_1|Mux11~2_combout )

	.dataa(\DP|Reg|regfile~268_combout ),
	.datab(\DP|ALU1|mux16_1|Mux11~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux11~3 .lut_mask = 16'h9999;
defparam \DP|ALU1|mux16_1|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux11~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux11~4_combout  = (\DP|ALU1|mux16_1|Mux13~1_combout  & (((\DP|ALU1|mux16_1|Mux15~2_combout )))) # (!\DP|ALU1|mux16_1|Mux13~1_combout  & ((\DP|ALU1|mux16_1|Mux15~2_combout  & (\DP|ALU1|mux16_1|Mux11~3_combout )) # 
// (!\DP|ALU1|mux16_1|Mux15~2_combout  & ((\DP|ALU1|And [4])))))

	.dataa(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.datab(\DP|ALU1|mux16_1|Mux11~3_combout ),
	.datac(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.datad(\DP|ALU1|And [4]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux11~4 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux11~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux11~5_combout  = (\DP|ALU1|mux16_1|Mux13~1_combout  & ((\DP|Reg|regfile~270_combout  & ((\DP|ALU1|mux16_1|Mux11~4_combout ) # (!\DP|Reg|regfile~268_combout ))) # (!\DP|Reg|regfile~270_combout  & (\DP|Reg|regfile~268_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~1_combout  & (((\DP|ALU1|mux16_1|Mux11~4_combout ))))

	.dataa(\DP|Reg|regfile~270_combout ),
	.datab(\DP|Reg|regfile~268_combout ),
	.datac(\DP|ALU1|mux16_1|Mux11~4_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux11~5 .lut_mask = 16'hE6F0;
defparam \DP|ALU1|mux16_1|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~37 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~304_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~37_regout ));

cycloneii_lcell_ff \DP|Reg|regfile~22 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~22_regout ));

cycloneii_lcell_comb \DP|ALU1|Sub|s[5] (
// Equation(s):
// \DP|ALU1|Sub|s [5] = \DP|Reg|regfile~272_combout  $ (\DP|ALU1|Sub|co4~0_combout  $ (\DP|Reg|regfile~275_combout ))

	.dataa(\DP|Reg|regfile~272_combout ),
	.datab(\DP|ALU1|Sub|co4~0_combout ),
	.datac(\DP|Reg|regfile~275_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|s [5]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|s[5] .lut_mask = 16'h9696;
defparam \DP|ALU1|Sub|s[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co4~0 (
// Equation(s):
// \DP|ALU1|Add|co4~0_combout  = (\DP|ALU1|Add|co3~0_combout  & ((\DP|Reg|regfile~268_combout ) # (\DP|Reg|regfile~270_combout )))

	.dataa(\DP|ALU1|Add|co3~0_combout ),
	.datab(\DP|Reg|regfile~268_combout ),
	.datac(\DP|Reg|regfile~270_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co4~0 .lut_mask = 16'hA8A8;
defparam \DP|ALU1|Add|co4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|s[5] (
// Equation(s):
// \DP|ALU1|Add|s [5] = \DP|Reg|regfile~272_combout  $ (\DP|Reg|regfile~275_combout  $ (((\DP|ALU1|And [4]) # (\DP|ALU1|Add|co4~0_combout ))))

	.dataa(\DP|Reg|regfile~272_combout ),
	.datab(\DP|Reg|regfile~275_combout ),
	.datac(\DP|ALU1|And [4]),
	.datad(\DP|ALU1|Add|co4~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|s [5]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|s[5] .lut_mask = 16'h9996;
defparam \DP|ALU1|Add|s[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Decre|s[5] (
// Equation(s):
// \DP|ALU1|Decre|s [5] = \DP|Reg|regfile~272_combout  $ (((\DP|Reg|regfile~266_combout ) # ((\DP|Reg|regfile~268_combout ) # (\DP|ALU1|Decre|co2~combout ))))

	.dataa(\DP|Reg|regfile~266_combout ),
	.datab(\DP|Reg|regfile~268_combout ),
	.datac(\DP|ALU1|Decre|co2~combout ),
	.datad(\DP|Reg|regfile~272_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Decre|s [5]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Decre|s[5] .lut_mask = 16'h01FE;
defparam \DP|ALU1|Decre|s[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux10~0 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux10~0_combout  = (\CU|S_ALU1 [1] & (((\CU|S_ALU1 [0])))) # (!\CU|S_ALU1 [1] & ((\CU|S_ALU1 [0] & (\DP|ALU1|Add|s [5])) # (!\CU|S_ALU1 [0] & ((!\DP|ALU1|Decre|s [5])))))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\DP|ALU1|Add|s [5]),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|Decre|s [5]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux10~0 .lut_mask = 16'hE0E5;
defparam \DP|ALU1|mux16_1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|s[5] (
// Equation(s):
// \DP|ALU1|Incre|s [5] = \DP|Reg|regfile~272_combout  $ (((\DP|Reg|regfile~266_combout  & (\DP|Reg|regfile~268_combout  & \DP|ALU1|Incre|co2~0_combout ))))

	.dataa(\DP|Reg|regfile~272_combout ),
	.datab(\DP|Reg|regfile~266_combout ),
	.datac(\DP|Reg|regfile~268_combout ),
	.datad(\DP|ALU1|Incre|co2~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|s [5]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|s[5] .lut_mask = 16'h6AAA;
defparam \DP|ALU1|Incre|s[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux10~1 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux10~1_combout  = (\CU|S_ALU1 [1] & ((\DP|ALU1|mux16_1|Mux10~0_combout  & ((\DP|ALU1|Incre|s [5]))) # (!\DP|ALU1|mux16_1|Mux10~0_combout  & (!\DP|ALU1|Sub|s [5])))) # (!\CU|S_ALU1 [1] & (((\DP|ALU1|mux16_1|Mux10~0_combout ))))

	.dataa(\DP|ALU1|Sub|s [5]),
	.datab(\CU|S_ALU1 [1]),
	.datac(\DP|ALU1|mux16_1|Mux10~0_combout ),
	.datad(\DP|ALU1|Incre|s [5]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux10~1 .lut_mask = 16'hF434;
defparam \DP|ALU1|mux16_1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co5~0 (
// Equation(s):
// \DP|ALU1|Add|co5~0_combout  = (\DP|Reg|regfile~275_combout  & ((\DP|ALU1|And [4]) # ((\DP|ALU1|Add|co4~0_combout ) # (\DP|Reg|regfile~272_combout )))) # (!\DP|Reg|regfile~275_combout  & (\DP|Reg|regfile~272_combout  & ((\DP|ALU1|And [4]) # 
// (\DP|ALU1|Add|co4~0_combout ))))

	.dataa(\DP|ALU1|And [4]),
	.datab(\DP|ALU1|Add|co4~0_combout ),
	.datac(\DP|Reg|regfile~275_combout ),
	.datad(\DP|Reg|regfile~272_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co5~0 .lut_mask = 16'hFEE0;
defparam \DP|ALU1|Add|co5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Decre|co5 (
// Equation(s):
// \DP|ALU1|Decre|co5~combout  = (\DP|Reg|regfile~266_combout ) # ((\DP|Reg|regfile~268_combout ) # ((\DP|ALU1|Decre|co2~combout ) # (\DP|Reg|regfile~272_combout )))

	.dataa(\DP|Reg|regfile~266_combout ),
	.datab(\DP|Reg|regfile~268_combout ),
	.datac(\DP|ALU1|Decre|co2~combout ),
	.datad(\DP|Reg|regfile~272_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Decre|co5~combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Decre|co5 .lut_mask = 16'hFFFE;
defparam \DP|ALU1|Decre|co5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux9~0 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux9~0_combout  = \DP|Reg|regfile~274_combout  $ (((\CU|S_ALU1 [0] & (\DP|Reg|regfile~276_combout )) # (!\CU|S_ALU1 [0] & ((\DP|ALU1|Decre|co5~combout )))))

	.dataa(\DP|Reg|regfile~274_combout ),
	.datab(\DP|Reg|regfile~276_combout ),
	.datac(\DP|ALU1|Decre|co5~combout ),
	.datad(\CU|S_ALU1 [0]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux9~0 .lut_mask = 16'h665A;
defparam \DP|ALU1|mux16_1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux9~1 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux9~1_combout  = (\CU|S_ALU1 [1] & (((\CU|S_ALU1 [0])))) # (!\CU|S_ALU1 [1] & (\DP|ALU1|mux16_1|Mux9~0_combout  $ (((\DP|ALU1|Add|co5~0_combout ) # (!\CU|S_ALU1 [0])))))

	.dataa(\DP|ALU1|Add|co5~0_combout ),
	.datab(\CU|S_ALU1 [1]),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|mux16_1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux9~1 .lut_mask = 16'hD0E3;
defparam \DP|ALU1|mux16_1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux9~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux9~2_combout  = (\DP|ALU1|mux16_1|Mux9~1_combout  & (((\DP|ALU1|Incre|co5~0_combout )))) # (!\DP|ALU1|mux16_1|Mux9~1_combout  & (\DP|Reg|regfile~276_combout  $ ((\DP|ALU1|Sub|co5~0_combout ))))

	.dataa(\DP|Reg|regfile~276_combout ),
	.datab(\DP|ALU1|Sub|co5~0_combout ),
	.datac(\DP|ALU1|Incre|co5~0_combout ),
	.datad(\DP|ALU1|mux16_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux9~2 .lut_mask = 16'hF066;
defparam \DP|ALU1|mux16_1|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux9~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux9~3_combout  = \DP|ALU1|mux16_1|Mux9~1_combout  $ (((\CU|S_ALU1 [1] & (\DP|Reg|regfile~274_combout  $ (!\DP|ALU1|mux16_1|Mux9~2_combout )))))

	.dataa(\DP|Reg|regfile~274_combout ),
	.datab(\CU|S_ALU1 [1]),
	.datac(\DP|ALU1|mux16_1|Mux9~1_combout ),
	.datad(\DP|ALU1|mux16_1|Mux9~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux9~3 .lut_mask = 16'h78B4;
defparam \DP|ALU1|mux16_1|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux9~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux9~4_combout  = (\DP|ALU1|mux16_1|Mux13~1_combout  & (((\DP|ALU1|mux16_1|Mux15~2_combout )))) # (!\DP|ALU1|mux16_1|Mux13~1_combout  & ((\DP|ALU1|mux16_1|Mux15~2_combout  & (\DP|ALU1|mux16_1|Mux9~3_combout )) # 
// (!\DP|ALU1|mux16_1|Mux15~2_combout  & ((\DP|ALU1|And [6])))))

	.dataa(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.datab(\DP|ALU1|mux16_1|Mux9~3_combout ),
	.datac(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.datad(\DP|ALU1|And [6]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux9~4 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux9~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux9~5_combout  = (\DP|ALU1|mux16_1|Mux13~1_combout  & ((\DP|Reg|regfile~276_combout  & ((\DP|ALU1|mux16_1|Mux9~4_combout ) # (!\DP|Reg|regfile~274_combout ))) # (!\DP|Reg|regfile~276_combout  & (\DP|Reg|regfile~274_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~1_combout  & (((\DP|ALU1|mux16_1|Mux9~4_combout ))))

	.dataa(\DP|Reg|regfile~276_combout ),
	.datab(\DP|Reg|regfile~274_combout ),
	.datac(\DP|ALU1|mux16_1|Mux9~4_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux9~5 .lut_mask = 16'hE6F0;
defparam \DP|ALU1|mux16_1|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~39 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~304_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~39_regout ));

cycloneii_lcell_ff \DP|Reg|regfile~24 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~24_regout ));

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~2_combout  = (\DP|Reg|regfile~274_combout  & (((\DP|ALU1|Incre|co5~0_combout ) # (!\CU|S_ALU1 [0])))) # (!\DP|Reg|regfile~274_combout  & (\DP|ALU1|Decre|co5~combout  & (!\CU|S_ALU1 [0])))

	.dataa(\DP|Reg|regfile~274_combout ),
	.datab(\DP|ALU1|Decre|co5~combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|Incre|co5~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~2 .lut_mask = 16'hAE0E;
defparam \DP|ALU1|mux16_1|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co6~0 (
// Equation(s):
// \DP|ALU1|Add|co6~0_combout  = (\DP|ALU1|Add|co5~0_combout  & ((\DP|Reg|regfile~274_combout ) # (\DP|Reg|regfile~276_combout )))

	.dataa(\DP|ALU1|Add|co5~0_combout ),
	.datab(\DP|Reg|regfile~274_combout ),
	.datac(\DP|Reg|regfile~276_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co6~0 .lut_mask = 16'hA8A8;
defparam \DP|ALU1|Add|co6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~3_combout  = \DP|Reg|regfile~281_combout  $ (((\CU|S_ALU1 [1] & (\DP|ALU1|Sub|co6~0_combout )) # (!\CU|S_ALU1 [1] & ((\DP|ALU1|mux16_1|Mux8~11_combout )))))

	.dataa(\DP|ALU1|Sub|co6~0_combout ),
	.datab(\CU|S_ALU1 [1]),
	.datac(\DP|Reg|regfile~281_combout ),
	.datad(\DP|ALU1|mux16_1|Mux8~11_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~3 .lut_mask = 16'h4B78;
defparam \DP|ALU1|mux16_1|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~4_combout  = (\CU|S_ALU1 [0] & ((\CU|S_ALU1 [1] & (!\DP|ALU1|mux16_1|Mux8~2_combout )) # (!\CU|S_ALU1 [1] & ((!\DP|ALU1|mux16_1|Mux8~3_combout ))))) # (!\CU|S_ALU1 [0] & ((\CU|S_ALU1 [1] & ((\DP|ALU1|mux16_1|Mux8~3_combout ))) # 
// (!\CU|S_ALU1 [1] & (\DP|ALU1|mux16_1|Mux8~2_combout ))))

	.dataa(\CU|S_ALU1 [0]),
	.datab(\DP|ALU1|mux16_1|Mux8~2_combout ),
	.datac(\CU|S_ALU1 [1]),
	.datad(\DP|ALU1|mux16_1|Mux8~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~4 .lut_mask = 16'h742E;
defparam \DP|ALU1|mux16_1|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~5_combout  = \DP|Reg|regfile~278_combout  $ (!\DP|ALU1|mux16_1|Mux8~4_combout )

	.dataa(\DP|Reg|regfile~278_combout ),
	.datab(\DP|ALU1|mux16_1|Mux8~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~5 .lut_mask = 16'h9999;
defparam \DP|ALU1|mux16_1|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux7~0 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux7~0_combout  = (\DP|Reg|regfile~274_combout  & ((\DP|Reg|regfile~278_combout ) # (!\CU|S_ALU1 [0]))) # (!\DP|Reg|regfile~274_combout  & (\DP|Reg|regfile~278_combout  & !\CU|S_ALU1 [0]))

	.dataa(\DP|Reg|regfile~274_combout ),
	.datab(\DP|Reg|regfile~278_combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux7~0 .lut_mask = 16'h8E8E;
defparam \DP|ALU1|mux16_1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux7~1 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux7~1_combout  = (\CU|S_ALU1 [0] & (((\DP|ALU1|Incre|co5~0_combout  & \DP|ALU1|mux16_1|Mux7~0_combout )))) # (!\CU|S_ALU1 [0] & ((\DP|ALU1|Decre|co5~combout ) # ((\DP|ALU1|mux16_1|Mux7~0_combout ))))

	.dataa(\DP|ALU1|Decre|co5~combout ),
	.datab(\DP|ALU1|Incre|co5~0_combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|mux16_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux7~1 .lut_mask = 16'hCF0A;
defparam \DP|ALU1|mux16_1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co7~0 (
// Equation(s):
// \DP|ALU1|Add|co7~0_combout  = (\DP|Reg|regfile~281_combout  & ((\DP|ALU1|And [6]) # ((\DP|ALU1|Add|co6~0_combout ) # (\DP|Reg|regfile~278_combout )))) # (!\DP|Reg|regfile~281_combout  & (\DP|Reg|regfile~278_combout  & ((\DP|ALU1|And [6]) # 
// (\DP|ALU1|Add|co6~0_combout ))))

	.dataa(\DP|ALU1|And [6]),
	.datab(\DP|ALU1|Add|co6~0_combout ),
	.datac(\DP|Reg|regfile~281_combout ),
	.datad(\DP|Reg|regfile~278_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co7~0 .lut_mask = 16'hFEE0;
defparam \DP|ALU1|Add|co7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux7~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux7~2_combout  = \DP|Reg|regfile~282_combout  $ (((\CU|S_ALU1 [1] & (\DP|ALU1|Sub|co7~0_combout )) # (!\CU|S_ALU1 [1] & ((\DP|ALU1|Add|co7~0_combout )))))

	.dataa(\DP|Reg|regfile~282_combout ),
	.datab(\DP|ALU1|Sub|co7~0_combout ),
	.datac(\DP|ALU1|Add|co7~0_combout ),
	.datad(\CU|S_ALU1 [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux7~2 .lut_mask = 16'h665A;
defparam \DP|ALU1|mux16_1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux7~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux7~3_combout  = (\CU|S_ALU1 [0] & ((\CU|S_ALU1 [1] & (!\DP|ALU1|mux16_1|Mux7~1_combout )) # (!\CU|S_ALU1 [1] & ((!\DP|ALU1|mux16_1|Mux7~2_combout ))))) # (!\CU|S_ALU1 [0] & ((\CU|S_ALU1 [1] & ((\DP|ALU1|mux16_1|Mux7~2_combout ))) # 
// (!\CU|S_ALU1 [1] & (\DP|ALU1|mux16_1|Mux7~1_combout ))))

	.dataa(\CU|S_ALU1 [0]),
	.datab(\DP|ALU1|mux16_1|Mux7~1_combout ),
	.datac(\CU|S_ALU1 [1]),
	.datad(\DP|ALU1|mux16_1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux7~3 .lut_mask = 16'h742E;
defparam \DP|ALU1|mux16_1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux7~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux7~4_combout  = \DP|Reg|regfile~280_combout  $ (!\DP|ALU1|mux16_1|Mux7~3_combout )

	.dataa(\DP|Reg|regfile~280_combout ),
	.datab(\DP|ALU1|mux16_1|Mux7~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux7~4 .lut_mask = 16'h9999;
defparam \DP|ALU1|mux16_1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux7~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux7~5_combout  = (\DP|ALU1|mux16_1|Mux13~1_combout  & (((\DP|ALU1|mux16_1|Mux15~2_combout )))) # (!\DP|ALU1|mux16_1|Mux13~1_combout  & ((\DP|ALU1|mux16_1|Mux15~2_combout  & (\DP|ALU1|mux16_1|Mux7~4_combout )) # 
// (!\DP|ALU1|mux16_1|Mux15~2_combout  & ((\DP|ALU1|And [8])))))

	.dataa(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.datab(\DP|ALU1|mux16_1|Mux7~4_combout ),
	.datac(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.datad(\DP|ALU1|And [8]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux7~5 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux7~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux7~6_combout  = (\DP|ALU1|mux16_1|Mux13~1_combout  & ((\DP|Reg|regfile~282_combout  & ((\DP|ALU1|mux16_1|Mux7~5_combout ) # (!\DP|Reg|regfile~280_combout ))) # (!\DP|Reg|regfile~282_combout  & (\DP|Reg|regfile~280_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~1_combout  & (((\DP|ALU1|mux16_1|Mux7~5_combout ))))

	.dataa(\DP|Reg|regfile~282_combout ),
	.datab(\DP|Reg|regfile~280_combout ),
	.datac(\DP|ALU1|mux16_1|Mux7~5_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux7~6 .lut_mask = 16'hE6F0;
defparam \DP|ALU1|mux16_1|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~41 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~304_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~41_regout ));

cycloneii_lcell_ff \DP|Reg|regfile~26 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~26_regout ));

cycloneii_lcell_comb \DP|ALU1|Decre|co8 (
// Equation(s):
// \DP|ALU1|Decre|co8~combout  = (\DP|Reg|regfile~274_combout ) # ((\DP|ALU1|Decre|co5~combout ) # ((\DP|Reg|regfile~278_combout ) # (\DP|Reg|regfile~280_combout )))

	.dataa(\DP|Reg|regfile~274_combout ),
	.datab(\DP|ALU1|Decre|co5~combout ),
	.datac(\DP|Reg|regfile~278_combout ),
	.datad(\DP|Reg|regfile~280_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Decre|co8~combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Decre|co8 .lut_mask = 16'hFFFE;
defparam \DP|ALU1|Decre|co8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux6~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux6~2_combout  = (\CU|S_ALU1 [0] & ((\DP|ALU1|Incre|co8~0_combout ))) # (!\CU|S_ALU1 [0] & (\DP|ALU1|Decre|co8~combout ))

	.dataa(\DP|ALU1|Decre|co8~combout ),
	.datab(\DP|ALU1|Incre|co8~0_combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux6~2 .lut_mask = 16'hCACA;
defparam \DP|ALU1|mux16_1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co8~0 (
// Equation(s):
// \DP|ALU1|Add|co8~0_combout  = (\DP|ALU1|Add|co7~0_combout  & ((\DP|Reg|regfile~280_combout ) # (\DP|Reg|regfile~282_combout )))

	.dataa(\DP|ALU1|Add|co7~0_combout ),
	.datab(\DP|Reg|regfile~280_combout ),
	.datac(\DP|Reg|regfile~282_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co8~0 .lut_mask = 16'hA8A8;
defparam \DP|ALU1|Add|co8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux6~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux6~3_combout  = (\CU|S_ALU1 [0] & (((\DP|ALU1|And [8]) # (\DP|ALU1|Add|co8~0_combout )))) # (!\CU|S_ALU1 [0] & (\DP|ALU1|Sub|co8~0_combout ))

	.dataa(\DP|ALU1|Sub|co8~0_combout ),
	.datab(\DP|ALU1|And [8]),
	.datac(\DP|ALU1|Add|co8~0_combout ),
	.datad(\CU|S_ALU1 [0]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux6~3 .lut_mask = 16'hFCAA;
defparam \DP|ALU1|mux16_1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux6~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux6~4_combout  = (\CU|S_ALU1 [1] & ((\CU|S_ALU1 [0] & (!\DP|ALU1|mux16_1|Mux6~2_combout )) # (!\CU|S_ALU1 [0] & ((\DP|ALU1|mux16_1|Mux6~11_combout ))))) # (!\CU|S_ALU1 [1] & ((\CU|S_ALU1 [0] & ((!\DP|ALU1|mux16_1|Mux6~11_combout ))) # 
// (!\CU|S_ALU1 [0] & (\DP|ALU1|mux16_1|Mux6~2_combout ))))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|ALU1|mux16_1|Mux6~2_combout ),
	.datad(\DP|ALU1|mux16_1|Mux6~11_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux6~4 .lut_mask = 16'h3A5C;
defparam \DP|ALU1|mux16_1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux6~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux6~5_combout  = \DP|Reg|regfile~284_combout  $ (!\DP|ALU1|mux16_1|Mux6~4_combout )

	.dataa(\DP|Reg|regfile~284_combout ),
	.datab(\DP|ALU1|mux16_1|Mux6~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux6~5 .lut_mask = 16'h9999;
defparam \DP|ALU1|mux16_1|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux5~0 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux5~0_combout  = (\DP|Reg|regfile~284_combout  & (((\DP|ALU1|Incre|co8~0_combout ) # (!\CU|S_ALU1 [0])))) # (!\DP|Reg|regfile~284_combout  & (\DP|ALU1|Decre|co8~combout  & (!\CU|S_ALU1 [0])))

	.dataa(\DP|Reg|regfile~284_combout ),
	.datab(\DP|ALU1|Decre|co8~combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|Incre|co8~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux5~0 .lut_mask = 16'hAE0E;
defparam \DP|ALU1|mux16_1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co9~0 (
// Equation(s):
// \DP|ALU1|Add|co9~0_combout  = (\DP|Reg|regfile~287_combout  & ((\DP|ALU1|And [8]) # ((\DP|ALU1|Add|co8~0_combout ) # (\DP|Reg|regfile~284_combout )))) # (!\DP|Reg|regfile~287_combout  & (\DP|Reg|regfile~284_combout  & ((\DP|ALU1|And [8]) # 
// (\DP|ALU1|Add|co8~0_combout ))))

	.dataa(\DP|ALU1|And [8]),
	.datab(\DP|ALU1|Add|co8~0_combout ),
	.datac(\DP|Reg|regfile~287_combout ),
	.datad(\DP|Reg|regfile~284_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co9~0 .lut_mask = 16'hFEE0;
defparam \DP|ALU1|Add|co9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux5~1 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux5~1_combout  = \DP|Reg|regfile~288_combout  $ (((\CU|S_ALU1 [1] & ((\DP|ALU1|Sub|co9~0_combout ))) # (!\CU|S_ALU1 [1] & (\DP|ALU1|Add|co9~0_combout ))))

	.dataa(\DP|Reg|regfile~288_combout ),
	.datab(\DP|ALU1|Add|co9~0_combout ),
	.datac(\DP|ALU1|Sub|co9~0_combout ),
	.datad(\CU|S_ALU1 [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux5~1 .lut_mask = 16'h5A66;
defparam \DP|ALU1|mux16_1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux5~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux5~2_combout  = (\CU|S_ALU1 [0] & ((\CU|S_ALU1 [1] & (!\DP|ALU1|mux16_1|Mux5~0_combout )) # (!\CU|S_ALU1 [1] & ((!\DP|ALU1|mux16_1|Mux5~1_combout ))))) # (!\CU|S_ALU1 [0] & ((\CU|S_ALU1 [1] & ((\DP|ALU1|mux16_1|Mux5~1_combout ))) # 
// (!\CU|S_ALU1 [1] & (\DP|ALU1|mux16_1|Mux5~0_combout ))))

	.dataa(\CU|S_ALU1 [0]),
	.datab(\DP|ALU1|mux16_1|Mux5~0_combout ),
	.datac(\CU|S_ALU1 [1]),
	.datad(\DP|ALU1|mux16_1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux5~2 .lut_mask = 16'h742E;
defparam \DP|ALU1|mux16_1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux5~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux5~3_combout  = \DP|Reg|regfile~286_combout  $ (!\DP|ALU1|mux16_1|Mux5~2_combout )

	.dataa(\DP|Reg|regfile~286_combout ),
	.datab(\DP|ALU1|mux16_1|Mux5~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux5~3 .lut_mask = 16'h9999;
defparam \DP|ALU1|mux16_1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux5~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux5~4_combout  = (\DP|ALU1|mux16_1|Mux13~1_combout  & (((\DP|ALU1|mux16_1|Mux15~2_combout )))) # (!\DP|ALU1|mux16_1|Mux13~1_combout  & ((\DP|ALU1|mux16_1|Mux15~2_combout  & (\DP|ALU1|mux16_1|Mux5~3_combout )) # 
// (!\DP|ALU1|mux16_1|Mux15~2_combout  & ((\DP|ALU1|And [10])))))

	.dataa(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.datab(\DP|ALU1|mux16_1|Mux5~3_combout ),
	.datac(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.datad(\DP|ALU1|And [10]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux5~4 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux5~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux5~5_combout  = (\DP|ALU1|mux16_1|Mux13~1_combout  & ((\DP|Reg|regfile~288_combout  & ((\DP|ALU1|mux16_1|Mux5~4_combout ) # (!\DP|Reg|regfile~286_combout ))) # (!\DP|Reg|regfile~288_combout  & (\DP|Reg|regfile~286_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~1_combout  & (((\DP|ALU1|mux16_1|Mux5~4_combout ))))

	.dataa(\DP|Reg|regfile~288_combout ),
	.datab(\DP|Reg|regfile~286_combout ),
	.datac(\DP|ALU1|mux16_1|Mux5~4_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux5~5 .lut_mask = 16'hE6F0;
defparam \DP|ALU1|mux16_1|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~43 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~304_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~43_regout ));

cycloneii_lcell_ff \DP|Reg|regfile~28 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~28_regout ));

cycloneii_lcell_comb \DP|ALU1|Sub|s[11] (
// Equation(s):
// \DP|ALU1|Sub|s [11] = \DP|ALU1|Sub|s[11]~4_combout  $ (((\DP|Reg|regfile~288_combout  & (\DP|Reg|regfile~286_combout  & \DP|ALU1|Sub|co9~0_combout )) # (!\DP|Reg|regfile~288_combout  & ((\DP|Reg|regfile~286_combout ) # (\DP|ALU1|Sub|co9~0_combout )))))

	.dataa(\DP|Reg|regfile~288_combout ),
	.datab(\DP|Reg|regfile~286_combout ),
	.datac(\DP|ALU1|Sub|co9~0_combout ),
	.datad(\DP|ALU1|Sub|s[11]~4_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|s [11]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|s[11] .lut_mask = 16'h2BD4;
defparam \DP|ALU1|Sub|s[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|s[11] (
// Equation(s):
// \DP|ALU1|Add|s [11] = \DP|ALU1|Sub|s[11]~4_combout  $ (((\DP|Reg|regfile~286_combout  & ((\DP|Reg|regfile~288_combout ) # (\DP|ALU1|Add|co9~0_combout ))) # (!\DP|Reg|regfile~286_combout  & (\DP|Reg|regfile~288_combout  & \DP|ALU1|Add|co9~0_combout ))))

	.dataa(\DP|Reg|regfile~286_combout ),
	.datab(\DP|Reg|regfile~288_combout ),
	.datac(\DP|ALU1|Add|co9~0_combout ),
	.datad(\DP|ALU1|Sub|s[11]~4_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|s [11]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|s[11] .lut_mask = 16'h17E8;
defparam \DP|ALU1|Add|s[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Decre|s[11] (
// Equation(s):
// \DP|ALU1|Decre|s [11] = \DP|Reg|regfile~290_combout  $ (((\DP|Reg|regfile~284_combout ) # ((\DP|Reg|regfile~286_combout ) # (\DP|ALU1|Decre|co8~combout ))))

	.dataa(\DP|Reg|regfile~284_combout ),
	.datab(\DP|Reg|regfile~286_combout ),
	.datac(\DP|ALU1|Decre|co8~combout ),
	.datad(\DP|Reg|regfile~290_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Decre|s [11]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Decre|s[11] .lut_mask = 16'h01FE;
defparam \DP|ALU1|Decre|s[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux4~0 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux4~0_combout  = (\CU|S_ALU1 [1] & (((\CU|S_ALU1 [0])))) # (!\CU|S_ALU1 [1] & ((\CU|S_ALU1 [0] & (\DP|ALU1|Add|s [11])) # (!\CU|S_ALU1 [0] & ((!\DP|ALU1|Decre|s [11])))))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\DP|ALU1|Add|s [11]),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|Decre|s [11]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux4~0 .lut_mask = 16'hE0E5;
defparam \DP|ALU1|mux16_1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|s[11] (
// Equation(s):
// \DP|ALU1|Incre|s [11] = \DP|Reg|regfile~290_combout  $ (((\DP|Reg|regfile~284_combout  & (\DP|Reg|regfile~286_combout  & \DP|ALU1|Incre|co8~0_combout ))))

	.dataa(\DP|Reg|regfile~290_combout ),
	.datab(\DP|Reg|regfile~284_combout ),
	.datac(\DP|Reg|regfile~286_combout ),
	.datad(\DP|ALU1|Incre|co8~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|s [11]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|s[11] .lut_mask = 16'h6AAA;
defparam \DP|ALU1|Incre|s[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux4~1 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux4~1_combout  = (\CU|S_ALU1 [1] & ((\DP|ALU1|mux16_1|Mux4~0_combout  & ((\DP|ALU1|Incre|s [11]))) # (!\DP|ALU1|mux16_1|Mux4~0_combout  & (!\DP|ALU1|Sub|s [11])))) # (!\CU|S_ALU1 [1] & (((\DP|ALU1|mux16_1|Mux4~0_combout ))))

	.dataa(\DP|ALU1|Sub|s [11]),
	.datab(\CU|S_ALU1 [1]),
	.datac(\DP|ALU1|mux16_1|Mux4~0_combout ),
	.datad(\DP|ALU1|Incre|s [11]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux4~1 .lut_mask = 16'hF434;
defparam \DP|ALU1|mux16_1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Decre|co11 (
// Equation(s):
// \DP|ALU1|Decre|co11~combout  = (\DP|Reg|regfile~284_combout ) # ((\DP|Reg|regfile~286_combout ) # ((\DP|ALU1|Decre|co8~combout ) # (\DP|Reg|regfile~290_combout )))

	.dataa(\DP|Reg|regfile~284_combout ),
	.datab(\DP|Reg|regfile~286_combout ),
	.datac(\DP|ALU1|Decre|co8~combout ),
	.datad(\DP|Reg|regfile~290_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Decre|co11~combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Decre|co11 .lut_mask = 16'hFFFE;
defparam \DP|ALU1|Decre|co11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux3~0 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux3~0_combout  = (\CU|S_ALU1 [1] & ((\DP|ALU1|Incre|co11~0_combout ))) # (!\CU|S_ALU1 [1] & (\DP|ALU1|Decre|co11~combout ))

	.dataa(\DP|ALU1|Decre|co11~combout ),
	.datab(\CU|S_ALU1 [1]),
	.datac(\DP|ALU1|Incre|co11~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux3~0 .lut_mask = 16'hE2E2;
defparam \DP|ALU1|mux16_1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co10~0 (
// Equation(s):
// \DP|ALU1|Add|co10~0_combout  = (\DP|ALU1|Add|co9~0_combout  & ((\DP|Reg|regfile~286_combout ) # (\DP|Reg|regfile~288_combout )))

	.dataa(\DP|ALU1|Add|co9~0_combout ),
	.datab(\DP|Reg|regfile~286_combout ),
	.datac(\DP|Reg|regfile~288_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co10~0 .lut_mask = 16'hA8A8;
defparam \DP|ALU1|Add|co10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co11~0 (
// Equation(s):
// \DP|ALU1|Add|co11~0_combout  = (\DP|Reg|regfile~293_combout  & ((\DP|ALU1|And [10]) # ((\DP|ALU1|Add|co10~0_combout ) # (\DP|Reg|regfile~290_combout )))) # (!\DP|Reg|regfile~293_combout  & (\DP|Reg|regfile~290_combout  & ((\DP|ALU1|And [10]) # 
// (\DP|ALU1|Add|co10~0_combout ))))

	.dataa(\DP|ALU1|And [10]),
	.datab(\DP|ALU1|Add|co10~0_combout ),
	.datac(\DP|Reg|regfile~293_combout ),
	.datad(\DP|Reg|regfile~290_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co11~0 .lut_mask = 16'hFEE0;
defparam \DP|ALU1|Add|co11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux3~1 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux3~1_combout  = (\DP|ALU1|Sub|co11~5_combout ) # (\DP|ALU1|Sub|co11~4_combout )

	.dataa(\DP|ALU1|Sub|co11~5_combout ),
	.datab(\DP|ALU1|Sub|co11~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux3~1 .lut_mask = 16'hEEEE;
defparam \DP|ALU1|mux16_1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux3~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux3~2_combout  = \DP|Reg|regfile~294_combout  $ (((\CU|S_ALU1 [1] & ((\DP|ALU1|mux16_1|Mux3~1_combout ))) # (!\CU|S_ALU1 [1] & (\DP|ALU1|Add|co11~0_combout ))))

	.dataa(\DP|Reg|regfile~294_combout ),
	.datab(\DP|ALU1|Add|co11~0_combout ),
	.datac(\CU|S_ALU1 [1]),
	.datad(\DP|ALU1|mux16_1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux3~2 .lut_mask = 16'h56A6;
defparam \DP|ALU1|mux16_1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux3~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux3~3_combout  = (\CU|S_ALU1 [0] & ((\CU|S_ALU1 [1] & (!\DP|ALU1|mux16_1|Mux3~0_combout )) # (!\CU|S_ALU1 [1] & ((!\DP|ALU1|mux16_1|Mux3~2_combout ))))) # (!\CU|S_ALU1 [0] & ((\CU|S_ALU1 [1] & ((\DP|ALU1|mux16_1|Mux3~2_combout ))) # 
// (!\CU|S_ALU1 [1] & (\DP|ALU1|mux16_1|Mux3~0_combout ))))

	.dataa(\CU|S_ALU1 [0]),
	.datab(\DP|ALU1|mux16_1|Mux3~0_combout ),
	.datac(\CU|S_ALU1 [1]),
	.datad(\DP|ALU1|mux16_1|Mux3~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux3~3 .lut_mask = 16'h742E;
defparam \DP|ALU1|mux16_1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux3~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux3~4_combout  = \DP|Reg|regfile~292_combout  $ (!\DP|ALU1|mux16_1|Mux3~3_combout )

	.dataa(\DP|Reg|regfile~292_combout ),
	.datab(\DP|ALU1|mux16_1|Mux3~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux3~4 .lut_mask = 16'h9999;
defparam \DP|ALU1|mux16_1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux3~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux3~5_combout  = (\DP|ALU1|mux16_1|Mux13~1_combout  & (((\DP|ALU1|mux16_1|Mux15~2_combout )))) # (!\DP|ALU1|mux16_1|Mux13~1_combout  & ((\DP|ALU1|mux16_1|Mux15~2_combout  & (\DP|ALU1|mux16_1|Mux3~4_combout )) # 
// (!\DP|ALU1|mux16_1|Mux15~2_combout  & ((\DP|ALU1|And [12])))))

	.dataa(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.datab(\DP|ALU1|mux16_1|Mux3~4_combout ),
	.datac(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.datad(\DP|ALU1|And [12]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux3~5 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux3~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux3~6_combout  = (\DP|ALU1|mux16_1|Mux13~1_combout  & ((\DP|Reg|regfile~294_combout  & ((\DP|ALU1|mux16_1|Mux3~5_combout ) # (!\DP|Reg|regfile~292_combout ))) # (!\DP|Reg|regfile~294_combout  & (\DP|Reg|regfile~292_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~1_combout  & (((\DP|ALU1|mux16_1|Mux3~5_combout ))))

	.dataa(\DP|Reg|regfile~294_combout ),
	.datab(\DP|Reg|regfile~292_combout ),
	.datac(\DP|ALU1|mux16_1|Mux3~5_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux3~6 .lut_mask = 16'hE6F0;
defparam \DP|ALU1|mux16_1|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~45 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~304_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~45_regout ));

cycloneii_lcell_ff \DP|Reg|regfile~30 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~30_regout ));

cycloneii_lcell_comb \DP|ALU1|Sub|s[13]~2 (
// Equation(s):
// \DP|ALU1|Sub|s[13]~2_combout  = \DP|Reg|regfile~296_combout  $ (((\CU|RAB [1] & ((\DP|Reg|regfile~61_regout ))) # (!\CU|RAB [1] & (\DP|Reg|regfile~13_regout ))))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile~13_regout ),
	.datac(\DP|Reg|regfile~61_regout ),
	.datad(\DP|Reg|regfile~296_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|s[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|s[13]~2 .lut_mask = 16'h1BE4;
defparam \DP|ALU1|Sub|s[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|s[13] (
// Equation(s):
// \DP|ALU1|Sub|s [13] = \DP|ALU1|Sub|co12~0_combout  $ (\DP|ALU1|Sub|s[13]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\DP|ALU1|Sub|co12~0_combout ),
	.datad(\DP|ALU1|Sub|s[13]~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|s [13]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|s[13] .lut_mask = 16'h0FF0;
defparam \DP|ALU1|Sub|s[13] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|s[13] (
// Equation(s):
// \DP|ALU1|Add|s [13] = \DP|ALU1|Sub|s[13]~2_combout  $ (((\DP|Reg|regfile~292_combout  & ((\DP|Reg|regfile~294_combout ) # (\DP|ALU1|Add|co11~0_combout ))) # (!\DP|Reg|regfile~292_combout  & (\DP|Reg|regfile~294_combout  & \DP|ALU1|Add|co11~0_combout ))))

	.dataa(\DP|Reg|regfile~292_combout ),
	.datab(\DP|Reg|regfile~294_combout ),
	.datac(\DP|ALU1|Add|co11~0_combout ),
	.datad(\DP|ALU1|Sub|s[13]~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|s [13]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|s[13] .lut_mask = 16'h17E8;
defparam \DP|ALU1|Add|s[13] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Decre|s[13] (
// Equation(s):
// \DP|ALU1|Decre|s [13] = \DP|Reg|regfile~296_combout  $ (((\DP|Reg|regfile~292_combout ) # (\DP|ALU1|Decre|co11~combout )))

	.dataa(vcc),
	.datab(\DP|Reg|regfile~292_combout ),
	.datac(\DP|ALU1|Decre|co11~combout ),
	.datad(\DP|Reg|regfile~296_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Decre|s [13]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Decre|s[13] .lut_mask = 16'h03FC;
defparam \DP|ALU1|Decre|s[13] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux2~0 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux2~0_combout  = (\CU|S_ALU1 [1] & (((\CU|S_ALU1 [0])))) # (!\CU|S_ALU1 [1] & ((\CU|S_ALU1 [0] & (\DP|ALU1|Add|s [13])) # (!\CU|S_ALU1 [0] & ((!\DP|ALU1|Decre|s [13])))))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\DP|ALU1|Add|s [13]),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|Decre|s [13]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux2~0 .lut_mask = 16'hE0E5;
defparam \DP|ALU1|mux16_1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|s[13] (
// Equation(s):
// \DP|ALU1|Incre|s [13] = \DP|Reg|regfile~296_combout  $ (((\DP|Reg|regfile~292_combout  & \DP|ALU1|Incre|co11~0_combout )))

	.dataa(vcc),
	.datab(\DP|Reg|regfile~296_combout ),
	.datac(\DP|Reg|regfile~292_combout ),
	.datad(\DP|ALU1|Incre|co11~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|s [13]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|s[13] .lut_mask = 16'h3CCC;
defparam \DP|ALU1|Incre|s[13] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux2~1 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux2~1_combout  = (\CU|S_ALU1 [1] & ((\DP|ALU1|mux16_1|Mux2~0_combout  & ((\DP|ALU1|Incre|s [13]))) # (!\DP|ALU1|mux16_1|Mux2~0_combout  & (!\DP|ALU1|Sub|s [13])))) # (!\CU|S_ALU1 [1] & (((\DP|ALU1|mux16_1|Mux2~0_combout ))))

	.dataa(\DP|ALU1|Sub|s [13]),
	.datab(\CU|S_ALU1 [1]),
	.datac(\DP|ALU1|mux16_1|Mux2~0_combout ),
	.datad(\DP|ALU1|Incre|s [13]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux2~1 .lut_mask = 16'hF434;
defparam \DP|ALU1|mux16_1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co12~0 (
// Equation(s):
// \DP|ALU1|Add|co12~0_combout  = (\DP|ALU1|Add|co11~0_combout  & ((\DP|Reg|regfile~292_combout ) # (\DP|Reg|regfile~294_combout )))

	.dataa(\DP|ALU1|Add|co11~0_combout ),
	.datab(\DP|Reg|regfile~292_combout ),
	.datac(\DP|Reg|regfile~294_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co12~0 .lut_mask = 16'hA8A8;
defparam \DP|ALU1|Add|co12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co13~0 (
// Equation(s):
// \DP|ALU1|Add|co13~0_combout  = (\DP|Reg|regfile~299_combout  & ((\DP|ALU1|And [12]) # ((\DP|ALU1|Add|co12~0_combout ) # (\DP|Reg|regfile~296_combout )))) # (!\DP|Reg|regfile~299_combout  & (\DP|Reg|regfile~296_combout  & ((\DP|ALU1|And [12]) # 
// (\DP|ALU1|Add|co12~0_combout ))))

	.dataa(\DP|ALU1|And [12]),
	.datab(\DP|ALU1|Add|co12~0_combout ),
	.datac(\DP|Reg|regfile~299_combout ),
	.datad(\DP|Reg|regfile~296_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co13~0 .lut_mask = 16'hFEE0;
defparam \DP|ALU1|Add|co13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|s[14]~3 (
// Equation(s):
// \DP|ALU1|Sub|s[14]~3_combout  = \DP|Reg|regfile~298_combout  $ (((\CU|RAB [1] & ((\DP|Reg|regfile~62_regout ))) # (!\CU|RAB [1] & (\DP|Reg|regfile~14_regout ))))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile~14_regout ),
	.datac(\DP|Reg|regfile~62_regout ),
	.datad(\DP|Reg|regfile~298_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|s[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|s[14]~3 .lut_mask = 16'h1BE4;
defparam \DP|ALU1|Sub|s[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|s[14] (
// Equation(s):
// \DP|ALU1|Add|s [14] = \DP|ALU1|Add|co13~0_combout  $ (\DP|ALU1|Sub|s[14]~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\DP|ALU1|Add|co13~0_combout ),
	.datad(\DP|ALU1|Sub|s[14]~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|s [14]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|s[14] .lut_mask = 16'h0FF0;
defparam \DP|ALU1|Add|s[14] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|s[14] (
// Equation(s):
// \DP|ALU1|Sub|s [14] = \DP|ALU1|Sub|s[14]~3_combout  $ (((\DP|Reg|regfile~299_combout  & (\DP|Reg|regfile~296_combout  & \DP|ALU1|Sub|co12~0_combout )) # (!\DP|Reg|regfile~299_combout  & ((\DP|Reg|regfile~296_combout ) # (\DP|ALU1|Sub|co12~0_combout )))))

	.dataa(\DP|Reg|regfile~299_combout ),
	.datab(\DP|Reg|regfile~296_combout ),
	.datac(\DP|ALU1|Sub|co12~0_combout ),
	.datad(\DP|ALU1|Sub|s[14]~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|s [14]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|s[14] .lut_mask = 16'h2BD4;
defparam \DP|ALU1|Sub|s[14] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Decre|s[14] (
// Equation(s):
// \DP|ALU1|Decre|s [14] = \DP|Reg|regfile~298_combout  $ (((\DP|Reg|regfile~292_combout ) # ((\DP|ALU1|Decre|co11~combout ) # (\DP|Reg|regfile~296_combout ))))

	.dataa(\DP|Reg|regfile~292_combout ),
	.datab(\DP|ALU1|Decre|co11~combout ),
	.datac(\DP|Reg|regfile~296_combout ),
	.datad(\DP|Reg|regfile~298_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Decre|s [14]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Decre|s[14] .lut_mask = 16'h01FE;
defparam \DP|ALU1|Decre|s[14] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux1~0 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux1~0_combout  = (\CU|S_ALU1 [0] & (((\CU|S_ALU1 [1])))) # (!\CU|S_ALU1 [0] & ((\CU|S_ALU1 [1] & (!\DP|ALU1|Sub|s [14])) # (!\CU|S_ALU1 [1] & ((!\DP|ALU1|Decre|s [14])))))

	.dataa(\CU|S_ALU1 [0]),
	.datab(\DP|ALU1|Sub|s [14]),
	.datac(\CU|S_ALU1 [1]),
	.datad(\DP|ALU1|Decre|s [14]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux1~0 .lut_mask = 16'hB0B5;
defparam \DP|ALU1|mux16_1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|s[14] (
// Equation(s):
// \DP|ALU1|Incre|s [14] = \DP|Reg|regfile~298_combout  $ (((\DP|Reg|regfile~292_combout  & (\DP|ALU1|Incre|co11~0_combout  & \DP|Reg|regfile~296_combout ))))

	.dataa(\DP|Reg|regfile~298_combout ),
	.datab(\DP|Reg|regfile~292_combout ),
	.datac(\DP|ALU1|Incre|co11~0_combout ),
	.datad(\DP|Reg|regfile~296_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|s [14]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|s[14] .lut_mask = 16'h6AAA;
defparam \DP|ALU1|Incre|s[14] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux1~1 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux1~1_combout  = (\CU|S_ALU1 [0] & ((\DP|ALU1|mux16_1|Mux1~0_combout  & ((\DP|ALU1|Incre|s [14]))) # (!\DP|ALU1|mux16_1|Mux1~0_combout  & (\DP|ALU1|Add|s [14])))) # (!\CU|S_ALU1 [0] & (((\DP|ALU1|mux16_1|Mux1~0_combout ))))

	.dataa(\DP|ALU1|Add|s [14]),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|ALU1|mux16_1|Mux1~0_combout ),
	.datad(\DP|ALU1|Incre|s [14]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux1~1 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|And[14] (
// Equation(s):
// \DP|ALU1|And [14] = (\DP|Reg|regfile~298_combout  & ((\CU|RAB [1] & (\DP|Reg|regfile~62_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~14_regout )))))

	.dataa(\DP|Reg|regfile~298_combout ),
	.datab(\DP|Reg|regfile~62_regout ),
	.datac(\DP|Reg|regfile~14_regout ),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|ALU1|And [14]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|And[14] .lut_mask = 16'h88A0;
defparam \DP|ALU1|And[14] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux1~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux1~2_combout  = (\DP|ALU1|mux16_1|Mux13~1_combout  & (((\DP|ALU1|mux16_1|Mux15~2_combout )))) # (!\DP|ALU1|mux16_1|Mux13~1_combout  & ((\DP|ALU1|mux16_1|Mux15~2_combout  & (\DP|ALU1|mux16_1|Mux1~1_combout )) # 
// (!\DP|ALU1|mux16_1|Mux15~2_combout  & ((\DP|ALU1|And [14])))))

	.dataa(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.datab(\DP|ALU1|mux16_1|Mux1~1_combout ),
	.datac(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.datad(\DP|ALU1|And [14]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux1~2 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux1~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux1~3_combout  = (\DP|ALU1|mux16_1|Mux13~1_combout  & ((\DP|Reg|regfile~300_combout  & ((\DP|ALU1|mux16_1|Mux1~2_combout ) # (!\DP|Reg|regfile~298_combout ))) # (!\DP|Reg|regfile~300_combout  & (\DP|Reg|regfile~298_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~1_combout  & (((\DP|ALU1|mux16_1|Mux1~2_combout ))))

	.dataa(\DP|Reg|regfile~300_combout ),
	.datab(\DP|Reg|regfile~298_combout ),
	.datac(\DP|ALU1|mux16_1|Mux1~2_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux1~3 .lut_mask = 16'hE6F0;
defparam \DP|ALU1|mux16_1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~47 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~304_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~47_regout ));

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux0~0 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux0~0_combout  = (!\CU|S_ALU1 [0] & ((\CU|S_ALU1 [1] & (\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT15 )) # (!\CU|S_ALU1 [1] & ((\DP|Reg|regfile~298_combout )))))

	.dataa(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\DP|Reg|regfile~298_combout ),
	.datac(\CU|S_ALU1 [1]),
	.datad(\CU|S_ALU1 [0]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux0~0 .lut_mask = 16'h00AC;
defparam \DP|ALU1|mux16_1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux0~1 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux0~1_combout  = (\DP|ALU1|mux16_1|Mux15~2_combout  & ((\DP|Reg|regfile~302_combout ) # ((\DP|ALU1|mux16_1|Mux0~0_combout  & !\CU|S_ALU1 [2])))) # (!\DP|ALU1|mux16_1|Mux15~2_combout  & (((\DP|ALU1|mux16_1|Mux0~0_combout  & !\CU|S_ALU1 
// [2]))))

	.dataa(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.datab(\DP|Reg|regfile~302_combout ),
	.datac(\DP|ALU1|mux16_1|Mux0~0_combout ),
	.datad(\CU|S_ALU1 [2]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux0~1 .lut_mask = 16'h88F8;
defparam \DP|ALU1|mux16_1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~9 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~9_combout  = (!\DP|Reg|regfile~292_combout  & (!\DP|ALU1|Decre|co11~combout  & (!\DP|Reg|regfile~296_combout  & !\DP|Reg|regfile~298_combout )))

	.dataa(\DP|Reg|regfile~292_combout ),
	.datab(\DP|ALU1|Decre|co11~combout ),
	.datac(\DP|Reg|regfile~296_combout ),
	.datad(\DP|Reg|regfile~298_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~9 .lut_mask = 16'h0001;
defparam \DP|ALU1|mux16_1|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~10 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~10_combout  = (!\CU|S_ALU1 [0] & (\DP|Reg|regfile~302_combout  $ (\DP|ALU1|mux16_1|Mux15~9_combout )))

	.dataa(vcc),
	.datab(\DP|Reg|regfile~302_combout ),
	.datac(\DP|ALU1|mux16_1|Mux15~9_combout ),
	.datad(\CU|S_ALU1 [0]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~10 .lut_mask = 16'h003C;
defparam \DP|ALU1|mux16_1|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~11 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~11_combout  = (\CU|S_ALU1 [0] & (\DP|Reg|regfile~302_combout  $ (\DP|Reg|regfile~303_combout )))

	.dataa(\DP|Reg|regfile~302_combout ),
	.datab(\DP|Reg|regfile~303_combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~11 .lut_mask = 16'h6060;
defparam \DP|ALU1|mux16_1|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~12 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~12_combout  = (\DP|ALU1|mux16_1|Mux15~11_combout  & ((\DP|Reg|regfile~298_combout  & (!\DP|Reg|regfile~300_combout  & !\DP|ALU1|Add|co13~0_combout )) # (!\DP|Reg|regfile~298_combout  & ((!\DP|ALU1|Add|co13~0_combout ) # 
// (!\DP|Reg|regfile~300_combout )))))

	.dataa(\DP|Reg|regfile~298_combout ),
	.datab(\DP|Reg|regfile~300_combout ),
	.datac(\DP|ALU1|Add|co13~0_combout ),
	.datad(\DP|ALU1|mux16_1|Mux15~11_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~12 .lut_mask = 16'h1700;
defparam \DP|ALU1|mux16_1|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~13 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~13_combout  = (\DP|Reg|regfile~302_combout  & (\DP|Reg|regfile~303_combout )) # (!\DP|Reg|regfile~302_combout  & (!\DP|Reg|regfile~303_combout  & \CU|S_ALU1 [0]))

	.dataa(\DP|Reg|regfile~302_combout ),
	.datab(\DP|Reg|regfile~303_combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~13 .lut_mask = 16'h9898;
defparam \DP|ALU1|mux16_1|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~14 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~14_combout  = (\DP|Reg|regfile~298_combout  & (\DP|ALU1|Add|co13~0_combout  & \DP|ALU1|mux16_1|Mux15~13_combout ))

	.dataa(\DP|Reg|regfile~298_combout ),
	.datab(\DP|ALU1|Add|co13~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux15~13_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~14 .lut_mask = 16'h8080;
defparam \DP|ALU1|mux16_1|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~15 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~15_combout  = (\CU|S_ALU1 [0] & ((\CU|RAB [1] & (\DP|Reg|regfile~62_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~14_regout )))))

	.dataa(\CU|S_ALU1 [0]),
	.datab(\DP|Reg|regfile~62_regout ),
	.datac(\DP|Reg|regfile~14_regout ),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~15 .lut_mask = 16'h88A0;
defparam \DP|ALU1|mux16_1|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~16 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~16_combout  = (\DP|ALU1|mux16_1|Mux15~22_combout  & (\DP|ALU1|mux16_1|Mux15~15_combout  & ((\DP|Reg|regfile~298_combout ) # (\DP|ALU1|Add|co13~0_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux15~22_combout ),
	.datab(\DP|ALU1|mux16_1|Mux15~15_combout ),
	.datac(\DP|Reg|regfile~298_combout ),
	.datad(\DP|ALU1|Add|co13~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~16 .lut_mask = 16'h8880;
defparam \DP|ALU1|mux16_1|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~17 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~17_combout  = (\DP|ALU1|mux16_1|Mux15~10_combout ) # ((\DP|ALU1|mux16_1|Mux15~12_combout ) # ((\DP|ALU1|mux16_1|Mux15~14_combout ) # (\DP|ALU1|mux16_1|Mux15~16_combout )))

	.dataa(\DP|ALU1|mux16_1|Mux15~10_combout ),
	.datab(\DP|ALU1|mux16_1|Mux15~12_combout ),
	.datac(\DP|ALU1|mux16_1|Mux15~14_combout ),
	.datad(\DP|ALU1|mux16_1|Mux15~16_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~17 .lut_mask = 16'hFFFE;
defparam \DP|ALU1|mux16_1|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal1~0 (
// Equation(s):
// \CU|Equal1~0_combout  = (!\DP|ALU1|mux16_1|Mux14~10_combout  & ((\CU|RAB [1] & (\DP|ALU1|mux16_1|Mux15~4_combout )) # (!\CU|RAB [1] & ((\DP|ALU1|mux16_1|Mux15~7_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux15~4_combout ),
	.datab(\DP|ALU1|mux16_1|Mux15~7_combout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|ALU1|mux16_1|Mux14~10_combout ),
	.cin(gnd),
	.combout(\CU|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal1~0 .lut_mask = 16'h00AC;
defparam \CU|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal1~1 (
// Equation(s):
// \CU|Equal1~1_combout  = (!\DP|ALU1|mux16_1|Mux13~12_combout  & ((\DP|ALU1|mux16_1|Mux13~3_combout  & ((!\DP|Reg|regfile~266_combout ))) # (!\DP|ALU1|mux16_1|Mux13~3_combout  & (!\DP|ALU1|mux16_1|Mux12~9_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux13~3_combout ),
	.datab(\DP|ALU1|mux16_1|Mux12~9_combout ),
	.datac(\DP|Reg|regfile~266_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~12_combout ),
	.cin(gnd),
	.combout(\CU|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal1~1 .lut_mask = 16'h001B;
defparam \CU|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal1~2 (
// Equation(s):
// \CU|Equal1~2_combout  = (!\DP|ALU1|mux16_1|Mux11~8_combout  & (!\DP|ALU1|mux16_1|Mux10~6_combout  & (!\DP|ALU1|mux16_1|Mux9~8_combout  & !\DP|ALU1|mux16_1|Mux8~10_combout )))

	.dataa(\DP|ALU1|mux16_1|Mux11~8_combout ),
	.datab(\DP|ALU1|mux16_1|Mux10~6_combout ),
	.datac(\DP|ALU1|mux16_1|Mux9~8_combout ),
	.datad(\DP|ALU1|mux16_1|Mux8~10_combout ),
	.cin(gnd),
	.combout(\CU|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal1~2 .lut_mask = 16'h0001;
defparam \CU|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal1~3 (
// Equation(s):
// \CU|Equal1~3_combout  = (!\DP|ALU1|mux16_1|Mux7~9_combout  & ((\DP|ALU1|mux16_1|Mux13~3_combout  & ((!\DP|Reg|regfile~284_combout ))) # (!\DP|ALU1|mux16_1|Mux13~3_combout  & (!\DP|ALU1|mux16_1|Mux6~9_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux13~3_combout ),
	.datab(\DP|ALU1|mux16_1|Mux6~9_combout ),
	.datac(\DP|Reg|regfile~284_combout ),
	.datad(\DP|ALU1|mux16_1|Mux7~9_combout ),
	.cin(gnd),
	.combout(\CU|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal1~3 .lut_mask = 16'h001B;
defparam \CU|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal1~4 (
// Equation(s):
// \CU|Equal1~4_combout  = (\CU|Equal1~2_combout  & (\CU|Equal1~3_combout  & (!\DP|ALU1|mux16_1|Mux5~8_combout  & !\DP|ALU1|mux16_1|Mux4~6_combout )))

	.dataa(\CU|Equal1~2_combout ),
	.datab(\CU|Equal1~3_combout ),
	.datac(\DP|ALU1|mux16_1|Mux5~8_combout ),
	.datad(\DP|ALU1|mux16_1|Mux4~6_combout ),
	.cin(gnd),
	.combout(\CU|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal1~4 .lut_mask = 16'h0008;
defparam \CU|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal1~5 (
// Equation(s):
// \CU|Equal1~5_combout  = (\CU|Equal1~0_combout  & (\CU|Equal1~1_combout  & (\CU|Equal1~4_combout  & !\DP|ALU1|mux16_1|Mux0~5_combout )))

	.dataa(\CU|Equal1~0_combout ),
	.datab(\CU|Equal1~1_combout ),
	.datac(\CU|Equal1~4_combout ),
	.datad(\DP|ALU1|mux16_1|Mux0~5_combout ),
	.cin(gnd),
	.combout(\CU|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal1~5 .lut_mask = 16'h0080;
defparam \CU|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal0~0 (
// Equation(s):
// \CU|Equal0~0_combout  = (!\DataIn~combout [0] & (!\DataIn~combout [1] & (!\DataIn~combout [2] & !\DataIn~combout [3])))

	.dataa(\DataIn~combout [0]),
	.datab(\DataIn~combout [1]),
	.datac(\DataIn~combout [2]),
	.datad(\DataIn~combout [3]),
	.cin(gnd),
	.combout(\CU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal0~0 .lut_mask = 16'h0001;
defparam \CU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co0~3 (
// Equation(s):
// \DP|ALU1|Add|co0~3_combout  = (\DP|Reg|regfile~257_combout  & ((\CU|RAB [1] & (\DP|Reg|regfile~48_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~0_regout )))))

	.dataa(\DP|Reg|regfile~48_regout ),
	.datab(\DP|Reg|regfile~0_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile~257_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co0~3 .lut_mask = 16'hAC00;
defparam \DP|ALU1|Add|co0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux14~11 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux14~11_combout  = (\DP|ALU1|Add|co0~3_combout ) # ((\CU|Cin~combout  & ((\DP|Reg|regfile~260_combout ) # (\DP|Reg|regfile~257_combout ))))

	.dataa(\CU|Cin~combout ),
	.datab(\DP|Reg|regfile~260_combout ),
	.datac(\DP|Reg|regfile~257_combout ),
	.datad(\DP|ALU1|Add|co0~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux14~11 .lut_mask = 16'hFFA8;
defparam \DP|ALU1|mux16_1|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|And[2] (
// Equation(s):
// \DP|ALU1|And [2] = (\DP|Reg|regfile~262_combout  & ((\CU|RAB [1] & (\DP|Reg|regfile~50_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~2_regout )))))

	.dataa(\DP|Reg|regfile~50_regout ),
	.datab(\DP|Reg|regfile~2_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile~262_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|And [2]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|And[2] .lut_mask = 16'hAC00;
defparam \DP|ALU1|And[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux12~11 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux12~11_combout  = \DP|ALU1|mux16_1|Mux12~3_combout  $ (((\CU|RAB [1] & (\DP|Reg|regfile~51_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~3_regout )))))

	.dataa(\DP|Reg|regfile~51_regout ),
	.datab(\DP|Reg|regfile~3_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|ALU1|mux16_1|Mux12~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux12~11 .lut_mask = 16'h53AC;
defparam \DP|ALU1|mux16_1|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|And[4] (
// Equation(s):
// \DP|ALU1|And [4] = (\DP|Reg|regfile~268_combout  & ((\CU|RAB [1] & (\DP|Reg|regfile~52_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~4_regout )))))

	.dataa(\DP|Reg|regfile~52_regout ),
	.datab(\DP|Reg|regfile~4_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile~268_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|And [4]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|And[4] .lut_mask = 16'hAC00;
defparam \DP|ALU1|And[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|And[6] (
// Equation(s):
// \DP|ALU1|And [6] = (\DP|Reg|regfile~274_combout  & ((\CU|RAB [1] & (\DP|Reg|regfile~54_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~6_regout )))))

	.dataa(\DP|Reg|regfile~54_regout ),
	.datab(\DP|Reg|regfile~6_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile~274_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|And [6]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|And[6] .lut_mask = 16'hAC00;
defparam \DP|ALU1|And[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~11 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~11_combout  = (\DP|ALU1|And [6]) # ((\DP|ALU1|Add|co5~0_combout  & ((\DP|Reg|regfile~274_combout ) # (\DP|Reg|regfile~276_combout ))))

	.dataa(\DP|ALU1|Add|co5~0_combout ),
	.datab(\DP|Reg|regfile~274_combout ),
	.datac(\DP|Reg|regfile~276_combout ),
	.datad(\DP|ALU1|And [6]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~11 .lut_mask = 16'hFFA8;
defparam \DP|ALU1|mux16_1|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|And[8] (
// Equation(s):
// \DP|ALU1|And [8] = (\DP|Reg|regfile~280_combout  & ((\CU|RAB [1] & (\DP|Reg|regfile~56_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~8_regout )))))

	.dataa(\DP|Reg|regfile~56_regout ),
	.datab(\DP|Reg|regfile~8_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile~280_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|And [8]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|And[8] .lut_mask = 16'hAC00;
defparam \DP|ALU1|And[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux6~11 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux6~11_combout  = \DP|ALU1|mux16_1|Mux6~3_combout  $ (((\CU|RAB [1] & (\DP|Reg|regfile~57_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~9_regout )))))

	.dataa(\DP|Reg|regfile~57_regout ),
	.datab(\DP|Reg|regfile~9_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|ALU1|mux16_1|Mux6~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux6~11 .lut_mask = 16'h53AC;
defparam \DP|ALU1|mux16_1|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|And[10] (
// Equation(s):
// \DP|ALU1|And [10] = (\DP|Reg|regfile~286_combout  & ((\CU|RAB [1] & (\DP|Reg|regfile~58_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~10_regout )))))

	.dataa(\DP|Reg|regfile~58_regout ),
	.datab(\DP|Reg|regfile~10_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile~286_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|And [10]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|And[10] .lut_mask = 16'hAC00;
defparam \DP|ALU1|And[10] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|s[11]~4 (
// Equation(s):
// \DP|ALU1|Sub|s[11]~4_combout  = \DP|Reg|regfile~290_combout  $ (((\CU|RAB [1] & (\DP|Reg|regfile~59_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~11_regout )))))

	.dataa(\DP|Reg|regfile~59_regout ),
	.datab(\DP|Reg|regfile~11_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile~290_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|s[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|s[11]~4 .lut_mask = 16'h53AC;
defparam \DP|ALU1|Sub|s[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co11~6 (
// Equation(s):
// \DP|ALU1|Sub|co11~6_combout  = (\DP|Reg|regfile~290_combout ) # ((\CU|RAB [1] & (!\DP|Reg|regfile~59_regout )) # (!\CU|RAB [1] & ((!\DP|Reg|regfile~11_regout ))))

	.dataa(\DP|Reg|regfile~59_regout ),
	.datab(\DP|Reg|regfile~11_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile~290_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co11~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co11~6 .lut_mask = 16'hFF53;
defparam \DP|ALU1|Sub|co11~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|And[12] (
// Equation(s):
// \DP|ALU1|And [12] = (\DP|Reg|regfile~292_combout  & ((\CU|RAB [1] & (\DP|Reg|regfile~60_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~12_regout )))))

	.dataa(\DP|Reg|regfile~60_regout ),
	.datab(\DP|Reg|regfile~12_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile~292_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|And [12]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|And[12] .lut_mask = 16'hAC00;
defparam \DP|ALU1|And[12] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~22 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~22_combout  = \DP|Reg|regfile~302_combout  $ (((\CU|RAB [1] & (!\DP|Reg|regfile~63_regout )) # (!\CU|RAB [1] & ((!\DP|Reg|regfile~15_regout )))))

	.dataa(\DP|Reg|regfile~63_regout ),
	.datab(\DP|Reg|regfile~15_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile~302_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~22_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~22 .lut_mask = 16'hAC53;
defparam \DP|ALU1|mux16_1|Mux15~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \DataIn[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[0]));
// synopsys translate_off
defparam \DataIn[0]~I .input_async_reset = "none";
defparam \DataIn[0]~I .input_power_up = "low";
defparam \DataIn[0]~I .input_register_mode = "none";
defparam \DataIn[0]~I .input_sync_reset = "none";
defparam \DataIn[0]~I .oe_async_reset = "none";
defparam \DataIn[0]~I .oe_power_up = "low";
defparam \DataIn[0]~I .oe_register_mode = "none";
defparam \DataIn[0]~I .oe_sync_reset = "none";
defparam \DataIn[0]~I .operation_mode = "input";
defparam \DataIn[0]~I .output_async_reset = "none";
defparam \DataIn[0]~I .output_power_up = "low";
defparam \DataIn[0]~I .output_register_mode = "none";
defparam \DataIn[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[1]));
// synopsys translate_off
defparam \DataIn[1]~I .input_async_reset = "none";
defparam \DataIn[1]~I .input_power_up = "low";
defparam \DataIn[1]~I .input_register_mode = "none";
defparam \DataIn[1]~I .input_sync_reset = "none";
defparam \DataIn[1]~I .oe_async_reset = "none";
defparam \DataIn[1]~I .oe_power_up = "low";
defparam \DataIn[1]~I .oe_register_mode = "none";
defparam \DataIn[1]~I .oe_sync_reset = "none";
defparam \DataIn[1]~I .operation_mode = "input";
defparam \DataIn[1]~I .output_async_reset = "none";
defparam \DataIn[1]~I .output_power_up = "low";
defparam \DataIn[1]~I .output_register_mode = "none";
defparam \DataIn[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[2]));
// synopsys translate_off
defparam \DataIn[2]~I .input_async_reset = "none";
defparam \DataIn[2]~I .input_power_up = "low";
defparam \DataIn[2]~I .input_register_mode = "none";
defparam \DataIn[2]~I .input_sync_reset = "none";
defparam \DataIn[2]~I .oe_async_reset = "none";
defparam \DataIn[2]~I .oe_power_up = "low";
defparam \DataIn[2]~I .oe_register_mode = "none";
defparam \DataIn[2]~I .oe_sync_reset = "none";
defparam \DataIn[2]~I .operation_mode = "input";
defparam \DataIn[2]~I .output_async_reset = "none";
defparam \DataIn[2]~I .output_power_up = "low";
defparam \DataIn[2]~I .output_register_mode = "none";
defparam \DataIn[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[3]));
// synopsys translate_off
defparam \DataIn[3]~I .input_async_reset = "none";
defparam \DataIn[3]~I .input_power_up = "low";
defparam \DataIn[3]~I .input_register_mode = "none";
defparam \DataIn[3]~I .input_sync_reset = "none";
defparam \DataIn[3]~I .oe_async_reset = "none";
defparam \DataIn[3]~I .oe_power_up = "low";
defparam \DataIn[3]~I .oe_register_mode = "none";
defparam \DataIn[3]~I .oe_sync_reset = "none";
defparam \DataIn[3]~I .operation_mode = "input";
defparam \DataIn[3]~I .output_async_reset = "none";
defparam \DataIn[3]~I .output_power_up = "low";
defparam \DataIn[3]~I .output_register_mode = "none";
defparam \DataIn[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[4]));
// synopsys translate_off
defparam \DataIn[4]~I .input_async_reset = "none";
defparam \DataIn[4]~I .input_power_up = "low";
defparam \DataIn[4]~I .input_register_mode = "none";
defparam \DataIn[4]~I .input_sync_reset = "none";
defparam \DataIn[4]~I .oe_async_reset = "none";
defparam \DataIn[4]~I .oe_power_up = "low";
defparam \DataIn[4]~I .oe_register_mode = "none";
defparam \DataIn[4]~I .oe_sync_reset = "none";
defparam \DataIn[4]~I .operation_mode = "input";
defparam \DataIn[4]~I .output_async_reset = "none";
defparam \DataIn[4]~I .output_power_up = "low";
defparam \DataIn[4]~I .output_register_mode = "none";
defparam \DataIn[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[8]));
// synopsys translate_off
defparam \DataIn[8]~I .input_async_reset = "none";
defparam \DataIn[8]~I .input_power_up = "low";
defparam \DataIn[8]~I .input_register_mode = "none";
defparam \DataIn[8]~I .input_sync_reset = "none";
defparam \DataIn[8]~I .oe_async_reset = "none";
defparam \DataIn[8]~I .oe_power_up = "low";
defparam \DataIn[8]~I .oe_register_mode = "none";
defparam \DataIn[8]~I .oe_sync_reset = "none";
defparam \DataIn[8]~I .operation_mode = "input";
defparam \DataIn[8]~I .output_async_reset = "none";
defparam \DataIn[8]~I .output_power_up = "low";
defparam \DataIn[8]~I .output_register_mode = "none";
defparam \DataIn[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[12]));
// synopsys translate_off
defparam \DataIn[12]~I .input_async_reset = "none";
defparam \DataIn[12]~I .input_power_up = "low";
defparam \DataIn[12]~I .input_register_mode = "none";
defparam \DataIn[12]~I .input_sync_reset = "none";
defparam \DataIn[12]~I .oe_async_reset = "none";
defparam \DataIn[12]~I .oe_power_up = "low";
defparam \DataIn[12]~I .oe_register_mode = "none";
defparam \DataIn[12]~I .oe_sync_reset = "none";
defparam \DataIn[12]~I .operation_mode = "input";
defparam \DataIn[12]~I .output_async_reset = "none";
defparam \DataIn[12]~I .output_power_up = "low";
defparam \DataIn[12]~I .output_register_mode = "none";
defparam \DataIn[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \CU|c_state.state4 (
	.clk(\CLK~combout ),
	.datain(\CU|c_state.state3~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|c_state.state4~regout ));

cycloneii_io \DataIn[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[5]));
// synopsys translate_off
defparam \DataIn[5]~I .input_async_reset = "none";
defparam \DataIn[5]~I .input_power_up = "low";
defparam \DataIn[5]~I .input_register_mode = "none";
defparam \DataIn[5]~I .input_sync_reset = "none";
defparam \DataIn[5]~I .oe_async_reset = "none";
defparam \DataIn[5]~I .oe_power_up = "low";
defparam \DataIn[5]~I .oe_register_mode = "none";
defparam \DataIn[5]~I .oe_sync_reset = "none";
defparam \DataIn[5]~I .operation_mode = "input";
defparam \DataIn[5]~I .output_async_reset = "none";
defparam \DataIn[5]~I .output_power_up = "low";
defparam \DataIn[5]~I .output_register_mode = "none";
defparam \DataIn[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[6]));
// synopsys translate_off
defparam \DataIn[6]~I .input_async_reset = "none";
defparam \DataIn[6]~I .input_power_up = "low";
defparam \DataIn[6]~I .input_register_mode = "none";
defparam \DataIn[6]~I .input_sync_reset = "none";
defparam \DataIn[6]~I .oe_async_reset = "none";
defparam \DataIn[6]~I .oe_power_up = "low";
defparam \DataIn[6]~I .oe_register_mode = "none";
defparam \DataIn[6]~I .oe_sync_reset = "none";
defparam \DataIn[6]~I .operation_mode = "input";
defparam \DataIn[6]~I .output_async_reset = "none";
defparam \DataIn[6]~I .output_power_up = "low";
defparam \DataIn[6]~I .output_register_mode = "none";
defparam \DataIn[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[7]));
// synopsys translate_off
defparam \DataIn[7]~I .input_async_reset = "none";
defparam \DataIn[7]~I .input_power_up = "low";
defparam \DataIn[7]~I .input_register_mode = "none";
defparam \DataIn[7]~I .input_sync_reset = "none";
defparam \DataIn[7]~I .oe_async_reset = "none";
defparam \DataIn[7]~I .oe_power_up = "low";
defparam \DataIn[7]~I .oe_register_mode = "none";
defparam \DataIn[7]~I .oe_sync_reset = "none";
defparam \DataIn[7]~I .operation_mode = "input";
defparam \DataIn[7]~I .output_async_reset = "none";
defparam \DataIn[7]~I .output_power_up = "low";
defparam \DataIn[7]~I .output_register_mode = "none";
defparam \DataIn[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal0~1 (
// Equation(s):
// \CU|Equal0~1_combout  = (!\DataIn~combout [4] & (!\DataIn~combout [5] & (!\DataIn~combout [6] & !\DataIn~combout [7])))

	.dataa(\DataIn~combout [4]),
	.datab(\DataIn~combout [5]),
	.datac(\DataIn~combout [6]),
	.datad(\DataIn~combout [7]),
	.cin(gnd),
	.combout(\CU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal0~1 .lut_mask = 16'h0001;
defparam \CU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \DataIn[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[9]));
// synopsys translate_off
defparam \DataIn[9]~I .input_async_reset = "none";
defparam \DataIn[9]~I .input_power_up = "low";
defparam \DataIn[9]~I .input_register_mode = "none";
defparam \DataIn[9]~I .input_sync_reset = "none";
defparam \DataIn[9]~I .oe_async_reset = "none";
defparam \DataIn[9]~I .oe_power_up = "low";
defparam \DataIn[9]~I .oe_register_mode = "none";
defparam \DataIn[9]~I .oe_sync_reset = "none";
defparam \DataIn[9]~I .operation_mode = "input";
defparam \DataIn[9]~I .output_async_reset = "none";
defparam \DataIn[9]~I .output_power_up = "low";
defparam \DataIn[9]~I .output_register_mode = "none";
defparam \DataIn[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[10]));
// synopsys translate_off
defparam \DataIn[10]~I .input_async_reset = "none";
defparam \DataIn[10]~I .input_power_up = "low";
defparam \DataIn[10]~I .input_register_mode = "none";
defparam \DataIn[10]~I .input_sync_reset = "none";
defparam \DataIn[10]~I .oe_async_reset = "none";
defparam \DataIn[10]~I .oe_power_up = "low";
defparam \DataIn[10]~I .oe_register_mode = "none";
defparam \DataIn[10]~I .oe_sync_reset = "none";
defparam \DataIn[10]~I .operation_mode = "input";
defparam \DataIn[10]~I .output_async_reset = "none";
defparam \DataIn[10]~I .output_power_up = "low";
defparam \DataIn[10]~I .output_register_mode = "none";
defparam \DataIn[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[11]));
// synopsys translate_off
defparam \DataIn[11]~I .input_async_reset = "none";
defparam \DataIn[11]~I .input_power_up = "low";
defparam \DataIn[11]~I .input_register_mode = "none";
defparam \DataIn[11]~I .input_sync_reset = "none";
defparam \DataIn[11]~I .oe_async_reset = "none";
defparam \DataIn[11]~I .oe_power_up = "low";
defparam \DataIn[11]~I .oe_register_mode = "none";
defparam \DataIn[11]~I .oe_sync_reset = "none";
defparam \DataIn[11]~I .operation_mode = "input";
defparam \DataIn[11]~I .output_async_reset = "none";
defparam \DataIn[11]~I .output_power_up = "low";
defparam \DataIn[11]~I .output_register_mode = "none";
defparam \DataIn[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal0~2 (
// Equation(s):
// \CU|Equal0~2_combout  = (!\DataIn~combout [8] & (!\DataIn~combout [9] & (!\DataIn~combout [10] & !\DataIn~combout [11])))

	.dataa(\DataIn~combout [8]),
	.datab(\DataIn~combout [9]),
	.datac(\DataIn~combout [10]),
	.datad(\DataIn~combout [11]),
	.cin(gnd),
	.combout(\CU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal0~2 .lut_mask = 16'h0001;
defparam \CU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \DataIn[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[13]));
// synopsys translate_off
defparam \DataIn[13]~I .input_async_reset = "none";
defparam \DataIn[13]~I .input_power_up = "low";
defparam \DataIn[13]~I .input_register_mode = "none";
defparam \DataIn[13]~I .input_sync_reset = "none";
defparam \DataIn[13]~I .oe_async_reset = "none";
defparam \DataIn[13]~I .oe_power_up = "low";
defparam \DataIn[13]~I .oe_register_mode = "none";
defparam \DataIn[13]~I .oe_sync_reset = "none";
defparam \DataIn[13]~I .operation_mode = "input";
defparam \DataIn[13]~I .output_async_reset = "none";
defparam \DataIn[13]~I .output_power_up = "low";
defparam \DataIn[13]~I .output_register_mode = "none";
defparam \DataIn[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[14]));
// synopsys translate_off
defparam \DataIn[14]~I .input_async_reset = "none";
defparam \DataIn[14]~I .input_power_up = "low";
defparam \DataIn[14]~I .input_register_mode = "none";
defparam \DataIn[14]~I .input_sync_reset = "none";
defparam \DataIn[14]~I .oe_async_reset = "none";
defparam \DataIn[14]~I .oe_power_up = "low";
defparam \DataIn[14]~I .oe_register_mode = "none";
defparam \DataIn[14]~I .oe_sync_reset = "none";
defparam \DataIn[14]~I .operation_mode = "input";
defparam \DataIn[14]~I .output_async_reset = "none";
defparam \DataIn[14]~I .output_power_up = "low";
defparam \DataIn[14]~I .output_register_mode = "none";
defparam \DataIn[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[15]));
// synopsys translate_off
defparam \DataIn[15]~I .input_async_reset = "none";
defparam \DataIn[15]~I .input_power_up = "low";
defparam \DataIn[15]~I .input_register_mode = "none";
defparam \DataIn[15]~I .input_sync_reset = "none";
defparam \DataIn[15]~I .oe_async_reset = "none";
defparam \DataIn[15]~I .oe_power_up = "low";
defparam \DataIn[15]~I .oe_register_mode = "none";
defparam \DataIn[15]~I .oe_sync_reset = "none";
defparam \DataIn[15]~I .operation_mode = "input";
defparam \DataIn[15]~I .output_async_reset = "none";
defparam \DataIn[15]~I .output_power_up = "low";
defparam \DataIn[15]~I .output_register_mode = "none";
defparam \DataIn[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal0~3 (
// Equation(s):
// \CU|Equal0~3_combout  = (!\DataIn~combout [12] & (!\DataIn~combout [13] & (!\DataIn~combout [14] & !\DataIn~combout [15])))

	.dataa(\DataIn~combout [12]),
	.datab(\DataIn~combout [13]),
	.datac(\DataIn~combout [14]),
	.datad(\DataIn~combout [15]),
	.cin(gnd),
	.combout(\CU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal0~3 .lut_mask = 16'h0001;
defparam \CU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal0~4 (
// Equation(s):
// \CU|Equal0~4_combout  = (\CU|Equal0~0_combout  & (\CU|Equal0~1_combout  & (\CU|Equal0~2_combout  & \CU|Equal0~3_combout )))

	.dataa(\CU|Equal0~0_combout ),
	.datab(\CU|Equal0~1_combout ),
	.datac(\CU|Equal0~2_combout ),
	.datad(\CU|Equal0~3_combout ),
	.cin(gnd),
	.combout(\CU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal0~4 .lut_mask = 16'h8000;
defparam \CU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \Start~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Start~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Start));
// synopsys translate_off
defparam \Start~I .input_async_reset = "none";
defparam \Start~I .input_power_up = "low";
defparam \Start~I .input_register_mode = "none";
defparam \Start~I .input_sync_reset = "none";
defparam \Start~I .oe_async_reset = "none";
defparam \Start~I .oe_power_up = "low";
defparam \Start~I .oe_register_mode = "none";
defparam \Start~I .oe_sync_reset = "none";
defparam \Start~I .operation_mode = "input";
defparam \Start~I .output_async_reset = "none";
defparam \Start~I .output_power_up = "low";
defparam \Start~I .output_register_mode = "none";
defparam \Start~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \CU|Selector1~0 (
// Equation(s):
// \CU|Selector1~0_combout  = (!\CU|c_state.state5~regout  & ((\CU|c_state.state0~regout ) # (\Start~combout )))

	.dataa(\CU|c_state.state5~regout ),
	.datab(vcc),
	.datac(\CU|c_state.state0~regout ),
	.datad(\Start~combout ),
	.cin(gnd),
	.combout(\CU|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector1~0 .lut_mask = 16'h5550;
defparam \CU|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CU|c_state.state0 (
	.clk(\CLK~combout ),
	.datain(\CU|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|c_state.state0~regout ));

cycloneii_lcell_comb \CU|RAA~0 (
// Equation(s):
// \CU|RAA~0_combout  = (\CU|c_state.state2~regout ) # (!\CU|c_state.state0~regout )

	.dataa(\CU|c_state.state2~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CU|c_state.state0~regout ),
	.cin(gnd),
	.combout(\CU|RAA~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|RAA~0 .lut_mask = 16'hAAFF;
defparam \CU|RAA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|RAB[1] (
// Equation(s):
// \CU|RAB [1] = (\CU|RAA~0_combout  & ((\CU|RAB [1]))) # (!\CU|RAA~0_combout  & (\CU|c_state.state3~regout ))

	.dataa(vcc),
	.datab(\CU|c_state.state3~regout ),
	.datac(\CU|RAB [1]),
	.datad(\CU|RAA~0_combout ),
	.cin(gnd),
	.combout(\CU|RAB [1]),
	.cout());
// synopsys translate_off
defparam \CU|RAB[1] .lut_mask = 16'hF0CC;
defparam \CU|RAB[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~2_combout  = (\CU|S_ALU1 [1]) # (!\CU|RAB [1])

	.dataa(\CU|S_ALU1 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~2 .lut_mask = 16'hAAFF;
defparam \DP|ALU1|mux16_1|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Selector4~0 (
// Equation(s):
// \CU|Selector4~0_combout  = (\CU|c_state.state2~regout  & ((\CU|Equal0~4_combout ) # ((\CU|c_state.state4~regout  & \CU|Equal1~6_combout )))) # (!\CU|c_state.state2~regout  & (\CU|c_state.state4~regout  & (\CU|Equal1~6_combout )))

	.dataa(\CU|c_state.state2~regout ),
	.datab(\CU|c_state.state4~regout ),
	.datac(\CU|Equal1~6_combout ),
	.datad(\CU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\CU|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector4~0 .lut_mask = 16'hEAC0;
defparam \CU|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CU|c_state.state5 (
	.clk(\CLK~combout ),
	.datain(\CU|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|c_state.state5~regout ));

cycloneii_lcell_comb \CU|RAA[1] (
// Equation(s):
// \CU|RAA [1] = (\CU|RAA~0_combout  & ((\CU|RAA [1]))) # (!\CU|RAA~0_combout  & (\CU|c_state.state5~regout ))

	.dataa(vcc),
	.datab(\CU|c_state.state5~regout ),
	.datac(\CU|RAA [1]),
	.datad(\CU|RAA~0_combout ),
	.cin(gnd),
	.combout(\CU|RAA [1]),
	.cout());
// synopsys translate_off
defparam \CU|RAA[1] .lut_mask = 16'hF0CC;
defparam \CU|RAA[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|S_ALU1~0 (
// Equation(s):
// \CU|S_ALU1~0_combout  = (\CU|c_state.state4~regout ) # (\CU|c_state.state3~regout )

	.dataa(\CU|c_state.state4~regout ),
	.datab(\CU|c_state.state3~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CU|S_ALU1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|S_ALU1~0 .lut_mask = 16'hEEEE;
defparam \CU|S_ALU1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|S_ALU1[0] (
// Equation(s):
// \CU|S_ALU1 [0] = (\CU|RAA~0_combout  & ((\CU|S_ALU1 [0]))) # (!\CU|RAA~0_combout  & (!\CU|S_ALU1~0_combout ))

	.dataa(vcc),
	.datab(\CU|S_ALU1~0_combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(\CU|RAA~0_combout ),
	.cin(gnd),
	.combout(\CU|S_ALU1 [0]),
	.cout());
// synopsys translate_off
defparam \CU|S_ALU1[0] .lut_mask = 16'hF033;
defparam \CU|S_ALU1[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|WideOr1~0 (
// Equation(s):
// \CU|WideOr1~0_combout  = (!\CU|c_state.state5~regout  & !\CU|c_state.state4~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CU|c_state.state5~regout ),
	.datad(\CU|c_state.state4~regout ),
	.cin(gnd),
	.combout(\CU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|WideOr1~0 .lut_mask = 16'h000F;
defparam \CU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|S_ALU1[1] (
// Equation(s):
// \CU|S_ALU1 [1] = (\CU|RAA~0_combout  & ((\CU|S_ALU1 [1]))) # (!\CU|RAA~0_combout  & (\CU|WideOr1~0_combout ))

	.dataa(vcc),
	.datab(\CU|WideOr1~0_combout ),
	.datac(\CU|S_ALU1 [1]),
	.datad(\CU|RAA~0_combout ),
	.cin(gnd),
	.combout(\CU|S_ALU1 [1]),
	.cout());
// synopsys translate_off
defparam \CU|S_ALU1[1] .lut_mask = 16'hF0CC;
defparam \CU|S_ALU1[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~0 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~0_combout  = (\CU|RAB [1] & ((\CU|S_ALU1 [0]) # (\CU|S_ALU1 [1])))

	.dataa(\CU|RAB [1]),
	.datab(\CU|S_ALU1 [0]),
	.datac(\CU|S_ALU1 [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~0 .lut_mask = 16'hA8A8;
defparam \DP|ALU1|mux16_1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~2_combout  = (\CU|S_ALU1 [2]) # ((\CU|S_ALU1 [0] & \CU|S_ALU1 [1]))

	.dataa(\CU|S_ALU1 [2]),
	.datab(\CU|S_ALU1 [0]),
	.datac(\CU|S_ALU1 [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~2 .lut_mask = 16'hEAEA;
defparam \DP|ALU1|mux16_1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~1 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~1_combout  = (\CU|S_ALU1 [1] & !\CU|S_ALU1 [2])

	.dataa(\CU|S_ALU1 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CU|S_ALU1 [2]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~1 .lut_mask = 16'h00AA;
defparam \DP|ALU1|mux16_1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux2~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux2~2_combout  = (\DP|Reg|regfile~299_combout  & (\DP|ALU1|mux16_1|Mux13~1_combout  $ (((\DP|Reg|regfile~296_combout  & !\DP|ALU1|mux16_1|Mux15~2_combout ))))) # (!\DP|Reg|regfile~299_combout  & (\DP|ALU1|mux16_1|Mux13~1_combout  & 
// ((\DP|Reg|regfile~296_combout ) # (\DP|ALU1|mux16_1|Mux15~2_combout ))))

	.dataa(\DP|Reg|regfile~299_combout ),
	.datab(\DP|Reg|regfile~296_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.datad(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux2~2 .lut_mask = 16'hF068;
defparam \DP|ALU1|mux16_1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|n_state.state1~0 (
// Equation(s):
// \CU|n_state.state1~0_combout  = (\Start~combout  & !\CU|c_state.state0~regout )

	.dataa(\Start~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CU|c_state.state0~regout ),
	.cin(gnd),
	.combout(\CU|n_state.state1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|n_state.state1~0 .lut_mask = 16'h00AA;
defparam \CU|n_state.state1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CU|c_state.state1 (
	.clk(\CLK~combout ),
	.datain(\CU|n_state.state1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|c_state.state1~regout ));

cycloneii_lcell_ff \CU|c_state.state2 (
	.clk(\CLK~combout ),
	.datain(\CU|c_state.state1~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|c_state.state2~regout ));

cycloneii_lcell_comb \CU|WideOr1 (
// Equation(s):
// \CU|WideOr1~combout  = (\CU|c_state.state5~regout ) # ((\CU|c_state.state2~regout ) # (\CU|c_state.state4~regout ))

	.dataa(\CU|c_state.state5~regout ),
	.datab(\CU|c_state.state2~regout ),
	.datac(\CU|c_state.state4~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CU|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \CU|WideOr1 .lut_mask = 16'hFEFE;
defparam \CU|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|WA[1] (
// Equation(s):
// \CU|WA [1] = (\CU|c_state.state0~regout  & (!\CU|WideOr1~combout )) # (!\CU|c_state.state0~regout  & ((\CU|WA [1])))

	.dataa(vcc),
	.datab(\CU|WideOr1~combout ),
	.datac(\CU|WA [1]),
	.datad(\CU|c_state.state0~regout ),
	.cin(gnd),
	.combout(\CU|WA [1]),
	.cout());
// synopsys translate_off
defparam \CU|WA[1] .lut_mask = 16'h33F0;
defparam \CU|WA[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|WA[0] (
// Equation(s):
// \CU|WA [0] = (\CU|c_state.state0~regout  & (!\CU|c_state.state5~regout )) # (!\CU|c_state.state0~regout  & ((\CU|WA [0])))

	.dataa(vcc),
	.datab(\CU|c_state.state5~regout ),
	.datac(\CU|WA [0]),
	.datad(\CU|c_state.state0~regout ),
	.cin(gnd),
	.combout(\CU|WA [0]),
	.cout());
// synopsys translate_off
defparam \CU|WA[0] .lut_mask = 16'h33F0;
defparam \CU|WA[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|regfile~306 (
// Equation(s):
// \DP|Reg|regfile~306_combout  = (!\CU|c_state.state5~regout  & (!\CU|WA [1] & (!\CU|WA [0] & \CU|c_state.state0~regout )))

	.dataa(\CU|c_state.state5~regout ),
	.datab(\CU|WA [1]),
	.datac(\CU|WA [0]),
	.datad(\CU|c_state.state0~regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~306_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~306 .lut_mask = 16'h0100;
defparam \DP|Reg|regfile~306 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~13 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~13_regout ));

cycloneii_lcell_comb \DP|ALU1|Or[13] (
// Equation(s):
// \DP|ALU1|Or [13] = (\DP|Reg|regfile~296_combout ) # ((\CU|RAB [1] & (\DP|Reg|regfile~61_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~13_regout ))))

	.dataa(\DP|Reg|regfile~61_regout ),
	.datab(\DP|Reg|regfile~13_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile~296_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Or [13]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Or[13] .lut_mask = 16'hFFAC;
defparam \DP|ALU1|Or[13] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux2~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux2~3_combout  = (\DP|ALU1|mux16_1|Mux15~2_combout  & ((\DP|ALU1|mux16_1|Mux2~2_combout  & ((\DP|ALU1|Or [13]))) # (!\DP|ALU1|mux16_1|Mux2~2_combout  & (\DP|ALU1|mux16_1|Mux2~1_combout )))) # (!\DP|ALU1|mux16_1|Mux15~2_combout  & 
// (((\DP|ALU1|mux16_1|Mux2~2_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux2~1_combout ),
	.datab(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.datac(\DP|ALU1|mux16_1|Mux2~2_combout ),
	.datad(\DP|ALU1|Or [13]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux2~3 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|WideOr4 (
// Equation(s):
// \CU|WideOr4~combout  = (\CU|c_state.state5~regout ) # ((\CU|c_state.state4~regout ) # (\CU|c_state.state3~regout ))

	.dataa(\CU|c_state.state5~regout ),
	.datab(\CU|c_state.state4~regout ),
	.datac(\CU|c_state.state3~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CU|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \CU|WideOr4 .lut_mask = 16'hFEFE;
defparam \CU|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|RAA[0] (
// Equation(s):
// \CU|RAA [0] = (\CU|RAA~0_combout  & ((\CU|RAA [0]))) # (!\CU|RAA~0_combout  & (\CU|WideOr4~combout ))

	.dataa(vcc),
	.datab(\CU|WideOr4~combout ),
	.datac(\CU|RAA [0]),
	.datad(\CU|RAA~0_combout ),
	.cin(gnd),
	.combout(\CU|RAA [0]),
	.cout());
// synopsys translate_off
defparam \CU|RAA[0] .lut_mask = 16'hF0CC;
defparam \CU|RAA[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[12]~12 (
// Equation(s):
// \DP|Mux2_1|muxout[12]~12_combout  = (\CU|c_state.state2~regout  & (\DataIn~combout [12])) # (!\CU|c_state.state2~regout  & ((\DP|ALU1|mux16_1|Mux3~9_combout )))

	.dataa(\DataIn~combout [12]),
	.datab(\DP|ALU1|mux16_1|Mux3~9_combout ),
	.datac(vcc),
	.datad(\CU|c_state.state2~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[12]~12 .lut_mask = 16'hAACC;
defparam \DP|Mux2_1|muxout[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|regfile~304 (
// Equation(s):
// \DP|Reg|regfile~304_combout  = (\CU|c_state.state0~regout  & (\CU|WA [1] & (!\CU|c_state.state5~regout  & !\CU|WA [0])))

	.dataa(\CU|c_state.state0~regout ),
	.datab(\CU|WA [1]),
	.datac(\CU|c_state.state5~regout ),
	.datad(\CU|WA [0]),
	.cin(gnd),
	.combout(\DP|Reg|regfile~304_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~304 .lut_mask = 16'h0008;
defparam \DP|Reg|regfile~304 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~44 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~304_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~44_regout ));

cycloneii_lcell_ff \DP|Reg|regfile~12 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~12_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~291 (
// Equation(s):
// \DP|Reg|regfile~291_combout  = (\CU|RAA [0] & (((\CU|RAA [1])))) # (!\CU|RAA [0] & ((\CU|RAA [1] & (\DP|Reg|regfile~44_regout )) # (!\CU|RAA [1] & ((\DP|Reg|regfile~12_regout )))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile~44_regout ),
	.datac(\CU|RAA [1]),
	.datad(\DP|Reg|regfile~12_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~291_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~291 .lut_mask = 16'hE5E0;
defparam \DP|Reg|regfile~291 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|regfile~307 (
// Equation(s):
// \DP|Reg|regfile~307_combout  = (\CU|c_state.state0~regout  & (\CU|WA [1] & (\CU|WA [0] & !\CU|c_state.state5~regout )))

	.dataa(\CU|c_state.state0~regout ),
	.datab(\CU|WA [1]),
	.datac(\CU|WA [0]),
	.datad(\CU|c_state.state5~regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~307_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~307 .lut_mask = 16'h0080;
defparam \DP|Reg|regfile~307 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~60 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~60_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~292 (
// Equation(s):
// \DP|Reg|regfile~292_combout  = (\CU|RAA [0] & ((\DP|Reg|regfile~291_combout  & ((\DP|Reg|regfile~60_regout ))) # (!\DP|Reg|regfile~291_combout  & (\DP|Reg|regfile~28_regout )))) # (!\CU|RAA [0] & (((\DP|Reg|regfile~291_combout ))))

	.dataa(\DP|Reg|regfile~28_regout ),
	.datab(\CU|RAA [0]),
	.datac(\DP|Reg|regfile~291_combout ),
	.datad(\DP|Reg|regfile~60_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~292_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~292 .lut_mask = 16'hF838;
defparam \DP|Reg|regfile~292 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux2~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux2~4_combout  = (\DP|ALU1|mux16_1|Mux13~0_combout  & (((\DP|ALU1|mux16_1|Mux13~2_combout )))) # (!\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|ALU1|mux16_1|Mux13~2_combout  & (\DP|ALU1|mux16_1|Mux2~3_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|Reg|regfile~292_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datab(\DP|ALU1|mux16_1|Mux2~3_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datad(\DP|Reg|regfile~292_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux2~4 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[0]~0 (
// Equation(s):
// \DP|Mux2_1|muxout[0]~0_combout  = (\CU|c_state.state2~regout  & (\DataIn~combout [0])) # (!\CU|c_state.state2~regout  & ((\DP|ALU1|mux16_1|Mux15~8_combout )))

	.dataa(\DataIn~combout [0]),
	.datab(\DP|ALU1|mux16_1|Mux15~8_combout ),
	.datac(vcc),
	.datad(\CU|c_state.state2~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[0]~0 .lut_mask = 16'hAACC;
defparam \DP|Mux2_1|muxout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|regfile~305 (
// Equation(s):
// \DP|Reg|regfile~305_combout  = (\CU|c_state.state0~regout  & (\CU|WA [0] & (!\CU|c_state.state5~regout  & !\CU|WA [1])))

	.dataa(\CU|c_state.state0~regout ),
	.datab(\CU|WA [0]),
	.datac(\CU|c_state.state5~regout ),
	.datad(\CU|WA [1]),
	.cin(gnd),
	.combout(\DP|Reg|regfile~305_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~305 .lut_mask = 16'h0008;
defparam \DP|Reg|regfile~305 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~16 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~16_regout ));

cycloneii_lcell_ff \DP|Reg|regfile~0 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~0_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~256 (
// Equation(s):
// \DP|Reg|regfile~256_combout  = (\CU|RAA [1] & (((\CU|RAA [0])))) # (!\CU|RAA [1] & ((\CU|RAA [0] & (\DP|Reg|regfile~16_regout )) # (!\CU|RAA [0] & ((\DP|Reg|regfile~0_regout )))))

	.dataa(\CU|RAA [1]),
	.datab(\DP|Reg|regfile~16_regout ),
	.datac(\CU|RAA [0]),
	.datad(\DP|Reg|regfile~0_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~256_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~256 .lut_mask = 16'hE5E0;
defparam \DP|Reg|regfile~256 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~48 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~48_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~257 (
// Equation(s):
// \DP|Reg|regfile~257_combout  = (\CU|RAA [1] & ((\DP|Reg|regfile~256_combout  & ((\DP|Reg|regfile~48_regout ))) # (!\DP|Reg|regfile~256_combout  & (\DP|Reg|regfile~32_regout )))) # (!\CU|RAA [1] & (((\DP|Reg|regfile~256_combout ))))

	.dataa(\DP|Reg|regfile~32_regout ),
	.datab(\CU|RAA [1]),
	.datac(\DP|Reg|regfile~256_combout ),
	.datad(\DP|Reg|regfile~48_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~257_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~257 .lut_mask = 16'hF838;
defparam \DP|Reg|regfile~257 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux14~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux14~6_combout  = (\DP|Reg|regfile~263_combout  & (\DP|ALU1|mux16_1|Mux13~1_combout  $ (((\DP|Reg|regfile~259_combout  & !\DP|ALU1|mux16_1|Mux15~2_combout ))))) # (!\DP|Reg|regfile~263_combout  & (\DP|ALU1|mux16_1|Mux13~1_combout  & 
// ((\DP|Reg|regfile~259_combout ) # (\DP|ALU1|mux16_1|Mux15~2_combout ))))

	.dataa(\DP|Reg|regfile~263_combout ),
	.datab(\DP|Reg|regfile~259_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.datad(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux14~6 .lut_mask = 16'hF068;
defparam \DP|ALU1|mux16_1|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~1 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~1_regout ));

cycloneii_lcell_comb \DP|ALU1|Or[1] (
// Equation(s):
// \DP|ALU1|Or [1] = (\DP|Reg|regfile~259_combout ) # ((\CU|RAB [1] & (\DP|Reg|regfile~49_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~1_regout ))))

	.dataa(\DP|Reg|regfile~49_regout ),
	.datab(\DP|Reg|regfile~1_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile~259_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Or [1]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Or[1] .lut_mask = 16'hFFAC;
defparam \DP|ALU1|Or[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux14~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux14~7_combout  = (\DP|ALU1|mux16_1|Mux15~2_combout  & ((\DP|ALU1|mux16_1|Mux14~6_combout  & ((\DP|ALU1|Or [1]))) # (!\DP|ALU1|mux16_1|Mux14~6_combout  & (\DP|ALU1|mux16_1|Mux14~5_combout )))) # (!\DP|ALU1|mux16_1|Mux15~2_combout  & 
// (((\DP|ALU1|mux16_1|Mux14~6_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux14~5_combout ),
	.datab(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.datac(\DP|ALU1|mux16_1|Mux14~6_combout ),
	.datad(\DP|ALU1|Or [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux14~7 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux14~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux14~8_combout  = (\DP|ALU1|mux16_1|Mux13~0_combout  & (((\DP|ALU1|mux16_1|Mux13~2_combout )))) # (!\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|ALU1|mux16_1|Mux13~2_combout  & (\DP|ALU1|mux16_1|Mux14~7_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|Reg|regfile~257_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datab(\DP|ALU1|mux16_1|Mux14~7_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datad(\DP|Reg|regfile~257_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux14~8 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux12~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux12~6_combout  = (\DP|Reg|regfile~269_combout  & (\DP|ALU1|mux16_1|Mux13~1_combout  $ (((\DP|Reg|regfile~266_combout  & !\DP|ALU1|mux16_1|Mux15~2_combout ))))) # (!\DP|Reg|regfile~269_combout  & (\DP|ALU1|mux16_1|Mux13~1_combout  & 
// ((\DP|Reg|regfile~266_combout ) # (\DP|ALU1|mux16_1|Mux15~2_combout ))))

	.dataa(\DP|Reg|regfile~269_combout ),
	.datab(\DP|Reg|regfile~266_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.datad(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux12~6 .lut_mask = 16'hF068;
defparam \DP|ALU1|mux16_1|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~3 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~3_regout ));

cycloneii_lcell_comb \DP|ALU1|Or[3] (
// Equation(s):
// \DP|ALU1|Or [3] = (\DP|Reg|regfile~266_combout ) # ((\CU|RAB [1] & (\DP|Reg|regfile~51_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~3_regout ))))

	.dataa(\DP|Reg|regfile~51_regout ),
	.datab(\DP|Reg|regfile~3_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile~266_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Or [3]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Or[3] .lut_mask = 16'hFFAC;
defparam \DP|ALU1|Or[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux12~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux12~7_combout  = (\DP|ALU1|mux16_1|Mux15~2_combout  & ((\DP|ALU1|mux16_1|Mux12~6_combout  & ((\DP|ALU1|Or [3]))) # (!\DP|ALU1|mux16_1|Mux12~6_combout  & (\DP|ALU1|mux16_1|Mux12~5_combout )))) # (!\DP|ALU1|mux16_1|Mux15~2_combout  & 
// (((\DP|ALU1|mux16_1|Mux12~6_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux12~5_combout ),
	.datab(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.datac(\DP|ALU1|mux16_1|Mux12~6_combout ),
	.datad(\DP|ALU1|Or [3]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux12~7 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux12~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux12~8_combout  = (\DP|ALU1|mux16_1|Mux13~0_combout  & (((\DP|ALU1|mux16_1|Mux13~2_combout )))) # (!\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|ALU1|mux16_1|Mux13~2_combout  & (\DP|ALU1|mux16_1|Mux12~7_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|Reg|regfile~262_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datab(\DP|ALU1|mux16_1|Mux12~7_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datad(\DP|Reg|regfile~262_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux12~8 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux10~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux10~2_combout  = (\DP|Reg|regfile~275_combout  & (\DP|ALU1|mux16_1|Mux13~1_combout  $ (((\DP|Reg|regfile~272_combout  & !\DP|ALU1|mux16_1|Mux15~2_combout ))))) # (!\DP|Reg|regfile~275_combout  & (\DP|ALU1|mux16_1|Mux13~1_combout  & 
// ((\DP|Reg|regfile~272_combout ) # (\DP|ALU1|mux16_1|Mux15~2_combout ))))

	.dataa(\DP|Reg|regfile~275_combout ),
	.datab(\DP|Reg|regfile~272_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.datad(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux10~2 .lut_mask = 16'hF068;
defparam \DP|ALU1|mux16_1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~5 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~5_regout ));

cycloneii_lcell_comb \DP|ALU1|Or[5] (
// Equation(s):
// \DP|ALU1|Or [5] = (\DP|Reg|regfile~272_combout ) # ((\CU|RAB [1] & (\DP|Reg|regfile~53_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~5_regout ))))

	.dataa(\DP|Reg|regfile~53_regout ),
	.datab(\DP|Reg|regfile~5_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile~272_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Or [5]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Or[5] .lut_mask = 16'hFFAC;
defparam \DP|ALU1|Or[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux10~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux10~3_combout  = (\DP|ALU1|mux16_1|Mux15~2_combout  & ((\DP|ALU1|mux16_1|Mux10~2_combout  & ((\DP|ALU1|Or [5]))) # (!\DP|ALU1|mux16_1|Mux10~2_combout  & (\DP|ALU1|mux16_1|Mux10~1_combout )))) # (!\DP|ALU1|mux16_1|Mux15~2_combout  & 
// (((\DP|ALU1|mux16_1|Mux10~2_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux10~1_combout ),
	.datab(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.datac(\DP|ALU1|mux16_1|Mux10~2_combout ),
	.datad(\DP|ALU1|Or [5]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux10~3 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux10~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux10~4_combout  = (\DP|ALU1|mux16_1|Mux13~0_combout  & (((\DP|ALU1|mux16_1|Mux13~2_combout )))) # (!\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|ALU1|mux16_1|Mux13~2_combout  & (\DP|ALU1|mux16_1|Mux10~3_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|Reg|regfile~268_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datab(\DP|ALU1|mux16_1|Mux10~3_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datad(\DP|Reg|regfile~268_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux10~4 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~6_combout  = (\DP|Reg|regfile~281_combout  & (\DP|ALU1|mux16_1|Mux13~1_combout  $ (((\DP|Reg|regfile~278_combout  & !\DP|ALU1|mux16_1|Mux15~2_combout ))))) # (!\DP|Reg|regfile~281_combout  & (\DP|ALU1|mux16_1|Mux13~1_combout  & 
// ((\DP|Reg|regfile~278_combout ) # (\DP|ALU1|mux16_1|Mux15~2_combout ))))

	.dataa(\DP|Reg|regfile~281_combout ),
	.datab(\DP|Reg|regfile~278_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.datad(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~6 .lut_mask = 16'hF068;
defparam \DP|ALU1|mux16_1|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~7 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~7_regout ));

cycloneii_lcell_comb \DP|ALU1|Or[7] (
// Equation(s):
// \DP|ALU1|Or [7] = (\DP|Reg|regfile~278_combout ) # ((\CU|RAB [1] & (\DP|Reg|regfile~55_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~7_regout ))))

	.dataa(\DP|Reg|regfile~55_regout ),
	.datab(\DP|Reg|regfile~7_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile~278_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Or [7]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Or[7] .lut_mask = 16'hFFAC;
defparam \DP|ALU1|Or[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~7_combout  = (\DP|ALU1|mux16_1|Mux15~2_combout  & ((\DP|ALU1|mux16_1|Mux8~6_combout  & ((\DP|ALU1|Or [7]))) # (!\DP|ALU1|mux16_1|Mux8~6_combout  & (\DP|ALU1|mux16_1|Mux8~5_combout )))) # (!\DP|ALU1|mux16_1|Mux15~2_combout  & 
// (((\DP|ALU1|mux16_1|Mux8~6_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux8~5_combout ),
	.datab(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.datac(\DP|ALU1|mux16_1|Mux8~6_combout ),
	.datad(\DP|ALU1|Or [7]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~7 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~8_combout  = (\DP|ALU1|mux16_1|Mux13~0_combout  & (((\DP|ALU1|mux16_1|Mux13~2_combout )))) # (!\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|ALU1|mux16_1|Mux13~2_combout  & (\DP|ALU1|mux16_1|Mux8~7_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|Reg|regfile~274_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datab(\DP|ALU1|mux16_1|Mux8~7_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datad(\DP|Reg|regfile~274_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~8 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux6~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux6~6_combout  = (\DP|Reg|regfile~287_combout  & (\DP|ALU1|mux16_1|Mux13~1_combout  $ (((\DP|Reg|regfile~284_combout  & !\DP|ALU1|mux16_1|Mux15~2_combout ))))) # (!\DP|Reg|regfile~287_combout  & (\DP|ALU1|mux16_1|Mux13~1_combout  & 
// ((\DP|Reg|regfile~284_combout ) # (\DP|ALU1|mux16_1|Mux15~2_combout ))))

	.dataa(\DP|Reg|regfile~287_combout ),
	.datab(\DP|Reg|regfile~284_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.datad(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux6~6 .lut_mask = 16'hF068;
defparam \DP|ALU1|mux16_1|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~9 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~9_regout ));

cycloneii_lcell_comb \DP|ALU1|Or[9] (
// Equation(s):
// \DP|ALU1|Or [9] = (\DP|Reg|regfile~284_combout ) # ((\CU|RAB [1] & (\DP|Reg|regfile~57_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~9_regout ))))

	.dataa(\DP|Reg|regfile~57_regout ),
	.datab(\DP|Reg|regfile~9_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile~284_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Or [9]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Or[9] .lut_mask = 16'hFFAC;
defparam \DP|ALU1|Or[9] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux6~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux6~7_combout  = (\DP|ALU1|mux16_1|Mux15~2_combout  & ((\DP|ALU1|mux16_1|Mux6~6_combout  & ((\DP|ALU1|Or [9]))) # (!\DP|ALU1|mux16_1|Mux6~6_combout  & (\DP|ALU1|mux16_1|Mux6~5_combout )))) # (!\DP|ALU1|mux16_1|Mux15~2_combout  & 
// (((\DP|ALU1|mux16_1|Mux6~6_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux6~5_combout ),
	.datab(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.datac(\DP|ALU1|mux16_1|Mux6~6_combout ),
	.datad(\DP|ALU1|Or [9]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux6~7 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux6~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux6~8_combout  = (\DP|ALU1|mux16_1|Mux13~0_combout  & (((\DP|ALU1|mux16_1|Mux13~2_combout )))) # (!\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|ALU1|mux16_1|Mux13~2_combout  & (\DP|ALU1|mux16_1|Mux6~7_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|Reg|regfile~280_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datab(\DP|ALU1|mux16_1|Mux6~7_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datad(\DP|Reg|regfile~280_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux6~8 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux4~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux4~2_combout  = (\DP|Reg|regfile~293_combout  & (\DP|ALU1|mux16_1|Mux13~1_combout  $ (((\DP|Reg|regfile~290_combout  & !\DP|ALU1|mux16_1|Mux15~2_combout ))))) # (!\DP|Reg|regfile~293_combout  & (\DP|ALU1|mux16_1|Mux13~1_combout  & 
// ((\DP|Reg|regfile~290_combout ) # (\DP|ALU1|mux16_1|Mux15~2_combout ))))

	.dataa(\DP|Reg|regfile~293_combout ),
	.datab(\DP|Reg|regfile~290_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~1_combout ),
	.datad(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux4~2 .lut_mask = 16'hF068;
defparam \DP|ALU1|mux16_1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~11 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~11_regout ));

cycloneii_lcell_comb \DP|ALU1|Or[11] (
// Equation(s):
// \DP|ALU1|Or [11] = (\DP|Reg|regfile~290_combout ) # ((\CU|RAB [1] & (\DP|Reg|regfile~59_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~11_regout ))))

	.dataa(\DP|Reg|regfile~59_regout ),
	.datab(\DP|Reg|regfile~11_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile~290_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Or [11]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Or[11] .lut_mask = 16'hFFAC;
defparam \DP|ALU1|Or[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux4~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux4~3_combout  = (\DP|ALU1|mux16_1|Mux15~2_combout  & ((\DP|ALU1|mux16_1|Mux4~2_combout  & ((\DP|ALU1|Or [11]))) # (!\DP|ALU1|mux16_1|Mux4~2_combout  & (\DP|ALU1|mux16_1|Mux4~1_combout )))) # (!\DP|ALU1|mux16_1|Mux15~2_combout  & 
// (((\DP|ALU1|mux16_1|Mux4~2_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux4~1_combout ),
	.datab(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.datac(\DP|ALU1|mux16_1|Mux4~2_combout ),
	.datad(\DP|ALU1|Or [11]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux4~3 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux4~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux4~4_combout  = (\DP|ALU1|mux16_1|Mux13~0_combout  & (((\DP|ALU1|mux16_1|Mux13~2_combout )))) # (!\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|ALU1|mux16_1|Mux13~2_combout  & (\DP|ALU1|mux16_1|Mux4~3_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|Reg|regfile~286_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datab(\DP|ALU1|mux16_1|Mux4~3_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datad(\DP|Reg|regfile~286_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux4~4 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~15 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~15_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~303 (
// Equation(s):
// \DP|Reg|regfile~303_combout  = (\CU|RAB [1] & (\DP|Reg|regfile~63_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~15_regout )))

	.dataa(\DP|Reg|regfile~63_regout ),
	.datab(\DP|Reg|regfile~15_regout ),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|Reg|regfile~303_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~303 .lut_mask = 16'hAACC;
defparam \DP|Reg|regfile~303 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux0~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux0~2_combout  = (\DP|Reg|regfile~302_combout  & ((\CU|S_ALU1 [0] & ((\DP|Reg|regfile~303_combout ) # (\CU|S_ALU1 [1]))) # (!\CU|S_ALU1 [0] & ((!\CU|S_ALU1 [1]) # (!\DP|Reg|regfile~303_combout ))))) # (!\DP|Reg|regfile~302_combout  & 
// (((\DP|Reg|regfile~303_combout  & \CU|S_ALU1 [1]))))

	.dataa(\CU|S_ALU1 [0]),
	.datab(\DP|Reg|regfile~302_combout ),
	.datac(\DP|Reg|regfile~303_combout ),
	.datad(\CU|S_ALU1 [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux0~2 .lut_mask = 16'hBCC4;
defparam \DP|ALU1|mux16_1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux0~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux0~3_combout  = (\CU|S_ALU1 [2] & (\CU|S_ALU1 [1])) # (!\CU|S_ALU1 [2] & ((\DP|ALU1|mux16_1|Mux0~2_combout )))

	.dataa(\CU|S_ALU1 [2]),
	.datab(\CU|S_ALU1 [1]),
	.datac(\DP|ALU1|mux16_1|Mux0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux0~3 .lut_mask = 16'hD8D8;
defparam \DP|ALU1|mux16_1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co11~5 (
// Equation(s):
// \DP|ALU1|Sub|co11~5_combout  = (\DP|Reg|regfile~290_combout  & ((\CU|RAB [1] & (!\DP|Reg|regfile~59_regout )) # (!\CU|RAB [1] & ((!\DP|Reg|regfile~11_regout )))))

	.dataa(\DP|Reg|regfile~59_regout ),
	.datab(\DP|Reg|regfile~11_regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile~290_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co11~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co11~5 .lut_mask = 16'h5300;
defparam \DP|ALU1|Sub|co11~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|regfile~260 (
// Equation(s):
// \DP|Reg|regfile~260_combout  = (\CU|RAB [1] & (\DP|Reg|regfile~48_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~0_regout )))

	.dataa(\DP|Reg|regfile~48_regout ),
	.datab(\DP|Reg|regfile~0_regout ),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|Reg|regfile~260_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~260 .lut_mask = 16'hAACC;
defparam \DP|Reg|regfile~260 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co0~0 (
// Equation(s):
// \DP|ALU1|Sub|co0~0_combout  = (\CU|Cin~combout  & ((\DP|Reg|regfile~257_combout ) # (!\DP|Reg|regfile~260_combout ))) # (!\CU|Cin~combout  & (\DP|Reg|regfile~257_combout  & !\DP|Reg|regfile~260_combout ))

	.dataa(\CU|Cin~combout ),
	.datab(\DP|Reg|regfile~257_combout ),
	.datac(vcc),
	.datad(\DP|Reg|regfile~260_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co0~0 .lut_mask = 16'h88EE;
defparam \DP|ALU1|Sub|co0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|regfile~263 (
// Equation(s):
// \DP|Reg|regfile~263_combout  = (\CU|RAB [1] & (\DP|Reg|regfile~49_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~1_regout )))

	.dataa(\DP|Reg|regfile~49_regout ),
	.datab(\DP|Reg|regfile~1_regout ),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|Reg|regfile~263_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~263 .lut_mask = 16'hAACC;
defparam \DP|Reg|regfile~263 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co1~0 (
// Equation(s):
// \DP|ALU1|Sub|co1~0_combout  = (\DP|Reg|regfile~259_combout  & ((\DP|ALU1|Sub|co0~0_combout ) # (!\DP|Reg|regfile~263_combout ))) # (!\DP|Reg|regfile~259_combout  & (\DP|ALU1|Sub|co0~0_combout  & !\DP|Reg|regfile~263_combout ))

	.dataa(\DP|Reg|regfile~259_combout ),
	.datab(\DP|ALU1|Sub|co0~0_combout ),
	.datac(vcc),
	.datad(\DP|Reg|regfile~263_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co1~0 .lut_mask = 16'h88EE;
defparam \DP|ALU1|Sub|co1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~2 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~2_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~264 (
// Equation(s):
// \DP|Reg|regfile~264_combout  = (\CU|RAB [1] & (\DP|Reg|regfile~50_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~2_regout )))

	.dataa(\DP|Reg|regfile~50_regout ),
	.datab(\DP|Reg|regfile~2_regout ),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|Reg|regfile~264_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~264 .lut_mask = 16'hAACC;
defparam \DP|Reg|regfile~264 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co2~0 (
// Equation(s):
// \DP|ALU1|Sub|co2~0_combout  = (\DP|Reg|regfile~262_combout  & ((\DP|ALU1|Sub|co1~0_combout ) # (!\DP|Reg|regfile~264_combout ))) # (!\DP|Reg|regfile~262_combout  & (\DP|ALU1|Sub|co1~0_combout  & !\DP|Reg|regfile~264_combout ))

	.dataa(\DP|Reg|regfile~262_combout ),
	.datab(\DP|ALU1|Sub|co1~0_combout ),
	.datac(vcc),
	.datad(\DP|Reg|regfile~264_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co2~0 .lut_mask = 16'h88EE;
defparam \DP|ALU1|Sub|co2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|regfile~269 (
// Equation(s):
// \DP|Reg|regfile~269_combout  = (\CU|RAB [1] & (\DP|Reg|regfile~51_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~3_regout )))

	.dataa(\DP|Reg|regfile~51_regout ),
	.datab(\DP|Reg|regfile~3_regout ),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|Reg|regfile~269_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~269 .lut_mask = 16'hAACC;
defparam \DP|Reg|regfile~269 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co3~0 (
// Equation(s):
// \DP|ALU1|Sub|co3~0_combout  = (\DP|Reg|regfile~266_combout  & ((\DP|ALU1|Sub|co2~0_combout ) # (!\DP|Reg|regfile~269_combout ))) # (!\DP|Reg|regfile~266_combout  & (\DP|ALU1|Sub|co2~0_combout  & !\DP|Reg|regfile~269_combout ))

	.dataa(\DP|Reg|regfile~266_combout ),
	.datab(\DP|ALU1|Sub|co2~0_combout ),
	.datac(vcc),
	.datad(\DP|Reg|regfile~269_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co3~0 .lut_mask = 16'h88EE;
defparam \DP|ALU1|Sub|co3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~4 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~4_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~270 (
// Equation(s):
// \DP|Reg|regfile~270_combout  = (\CU|RAB [1] & (\DP|Reg|regfile~52_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~4_regout )))

	.dataa(\DP|Reg|regfile~52_regout ),
	.datab(\DP|Reg|regfile~4_regout ),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|Reg|regfile~270_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~270 .lut_mask = 16'hAACC;
defparam \DP|Reg|regfile~270 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co4~0 (
// Equation(s):
// \DP|ALU1|Sub|co4~0_combout  = (\DP|Reg|regfile~268_combout  & ((\DP|ALU1|Sub|co3~0_combout ) # (!\DP|Reg|regfile~270_combout ))) # (!\DP|Reg|regfile~268_combout  & (\DP|ALU1|Sub|co3~0_combout  & !\DP|Reg|regfile~270_combout ))

	.dataa(\DP|Reg|regfile~268_combout ),
	.datab(\DP|ALU1|Sub|co3~0_combout ),
	.datac(vcc),
	.datad(\DP|Reg|regfile~270_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co4~0 .lut_mask = 16'h88EE;
defparam \DP|ALU1|Sub|co4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|regfile~275 (
// Equation(s):
// \DP|Reg|regfile~275_combout  = (\CU|RAB [1] & (\DP|Reg|regfile~53_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~5_regout )))

	.dataa(\DP|Reg|regfile~53_regout ),
	.datab(\DP|Reg|regfile~5_regout ),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|Reg|regfile~275_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~275 .lut_mask = 16'hAACC;
defparam \DP|Reg|regfile~275 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co5~0 (
// Equation(s):
// \DP|ALU1|Sub|co5~0_combout  = (\DP|Reg|regfile~272_combout  & ((\DP|ALU1|Sub|co4~0_combout ) # (!\DP|Reg|regfile~275_combout ))) # (!\DP|Reg|regfile~272_combout  & (\DP|ALU1|Sub|co4~0_combout  & !\DP|Reg|regfile~275_combout ))

	.dataa(\DP|Reg|regfile~272_combout ),
	.datab(\DP|ALU1|Sub|co4~0_combout ),
	.datac(vcc),
	.datad(\DP|Reg|regfile~275_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co5~0 .lut_mask = 16'h88EE;
defparam \DP|ALU1|Sub|co5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~6 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~6_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~276 (
// Equation(s):
// \DP|Reg|regfile~276_combout  = (\CU|RAB [1] & (\DP|Reg|regfile~54_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~6_regout )))

	.dataa(\DP|Reg|regfile~54_regout ),
	.datab(\DP|Reg|regfile~6_regout ),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|Reg|regfile~276_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~276 .lut_mask = 16'hAACC;
defparam \DP|Reg|regfile~276 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co6~0 (
// Equation(s):
// \DP|ALU1|Sub|co6~0_combout  = (\DP|Reg|regfile~274_combout  & ((\DP|ALU1|Sub|co5~0_combout ) # (!\DP|Reg|regfile~276_combout ))) # (!\DP|Reg|regfile~274_combout  & (\DP|ALU1|Sub|co5~0_combout  & !\DP|Reg|regfile~276_combout ))

	.dataa(\DP|Reg|regfile~274_combout ),
	.datab(\DP|ALU1|Sub|co5~0_combout ),
	.datac(vcc),
	.datad(\DP|Reg|regfile~276_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co6~0 .lut_mask = 16'h88EE;
defparam \DP|ALU1|Sub|co6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|regfile~281 (
// Equation(s):
// \DP|Reg|regfile~281_combout  = (\CU|RAB [1] & (\DP|Reg|regfile~55_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~7_regout )))

	.dataa(\DP|Reg|regfile~55_regout ),
	.datab(\DP|Reg|regfile~7_regout ),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|Reg|regfile~281_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~281 .lut_mask = 16'hAACC;
defparam \DP|Reg|regfile~281 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co7~0 (
// Equation(s):
// \DP|ALU1|Sub|co7~0_combout  = (\DP|Reg|regfile~278_combout  & ((\DP|ALU1|Sub|co6~0_combout ) # (!\DP|Reg|regfile~281_combout ))) # (!\DP|Reg|regfile~278_combout  & (\DP|ALU1|Sub|co6~0_combout  & !\DP|Reg|regfile~281_combout ))

	.dataa(\DP|Reg|regfile~278_combout ),
	.datab(\DP|ALU1|Sub|co6~0_combout ),
	.datac(vcc),
	.datad(\DP|Reg|regfile~281_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co7~0 .lut_mask = 16'h88EE;
defparam \DP|ALU1|Sub|co7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~8 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~8_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~282 (
// Equation(s):
// \DP|Reg|regfile~282_combout  = (\CU|RAB [1] & (\DP|Reg|regfile~56_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~8_regout )))

	.dataa(\DP|Reg|regfile~56_regout ),
	.datab(\DP|Reg|regfile~8_regout ),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|Reg|regfile~282_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~282 .lut_mask = 16'hAACC;
defparam \DP|Reg|regfile~282 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co8~0 (
// Equation(s):
// \DP|ALU1|Sub|co8~0_combout  = (\DP|Reg|regfile~280_combout  & ((\DP|ALU1|Sub|co7~0_combout ) # (!\DP|Reg|regfile~282_combout ))) # (!\DP|Reg|regfile~280_combout  & (\DP|ALU1|Sub|co7~0_combout  & !\DP|Reg|regfile~282_combout ))

	.dataa(\DP|Reg|regfile~280_combout ),
	.datab(\DP|ALU1|Sub|co7~0_combout ),
	.datac(vcc),
	.datad(\DP|Reg|regfile~282_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co8~0 .lut_mask = 16'h88EE;
defparam \DP|ALU1|Sub|co8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|regfile~287 (
// Equation(s):
// \DP|Reg|regfile~287_combout  = (\CU|RAB [1] & (\DP|Reg|regfile~57_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~9_regout )))

	.dataa(\DP|Reg|regfile~57_regout ),
	.datab(\DP|Reg|regfile~9_regout ),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|Reg|regfile~287_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~287 .lut_mask = 16'hAACC;
defparam \DP|Reg|regfile~287 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co9~0 (
// Equation(s):
// \DP|ALU1|Sub|co9~0_combout  = (\DP|Reg|regfile~284_combout  & ((\DP|ALU1|Sub|co8~0_combout ) # (!\DP|Reg|regfile~287_combout ))) # (!\DP|Reg|regfile~284_combout  & (\DP|ALU1|Sub|co8~0_combout  & !\DP|Reg|regfile~287_combout ))

	.dataa(\DP|Reg|regfile~284_combout ),
	.datab(\DP|ALU1|Sub|co8~0_combout ),
	.datac(vcc),
	.datad(\DP|Reg|regfile~287_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co9~0 .lut_mask = 16'h88EE;
defparam \DP|ALU1|Sub|co9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~10 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~10_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~288 (
// Equation(s):
// \DP|Reg|regfile~288_combout  = (\CU|RAB [1] & (\DP|Reg|regfile~58_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~10_regout )))

	.dataa(\DP|Reg|regfile~58_regout ),
	.datab(\DP|Reg|regfile~10_regout ),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|Reg|regfile~288_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~288 .lut_mask = 16'hAACC;
defparam \DP|Reg|regfile~288 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co11~4 (
// Equation(s):
// \DP|ALU1|Sub|co11~4_combout  = (\DP|ALU1|Sub|co11~6_combout  & ((\DP|Reg|regfile~286_combout  & ((\DP|ALU1|Sub|co9~0_combout ) # (!\DP|Reg|regfile~288_combout ))) # (!\DP|Reg|regfile~286_combout  & (\DP|ALU1|Sub|co9~0_combout  & 
// !\DP|Reg|regfile~288_combout ))))

	.dataa(\DP|ALU1|Sub|co11~6_combout ),
	.datab(\DP|Reg|regfile~286_combout ),
	.datac(\DP|ALU1|Sub|co9~0_combout ),
	.datad(\DP|Reg|regfile~288_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co11~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co11~4 .lut_mask = 16'h80A8;
defparam \DP|ALU1|Sub|co11~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|regfile~294 (
// Equation(s):
// \DP|Reg|regfile~294_combout  = (\CU|RAB [1] & (\DP|Reg|regfile~60_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~12_regout )))

	.dataa(\DP|Reg|regfile~60_regout ),
	.datab(\DP|Reg|regfile~12_regout ),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|Reg|regfile~294_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~294 .lut_mask = 16'hAACC;
defparam \DP|Reg|regfile~294 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co12~0 (
// Equation(s):
// \DP|ALU1|Sub|co12~0_combout  = (\DP|Reg|regfile~292_combout  & ((\DP|ALU1|Sub|co11~5_combout ) # ((\DP|ALU1|Sub|co11~4_combout ) # (!\DP|Reg|regfile~294_combout )))) # (!\DP|Reg|regfile~292_combout  & (!\DP|Reg|regfile~294_combout  & 
// ((\DP|ALU1|Sub|co11~5_combout ) # (\DP|ALU1|Sub|co11~4_combout ))))

	.dataa(\DP|Reg|regfile~292_combout ),
	.datab(\DP|ALU1|Sub|co11~5_combout ),
	.datac(\DP|ALU1|Sub|co11~4_combout ),
	.datad(\DP|Reg|regfile~294_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co12~0 .lut_mask = 16'hA8FE;
defparam \DP|ALU1|Sub|co12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Cin (
// Equation(s):
// \CU|Cin~combout  = (\CU|RAA~0_combout  & ((\CU|Cin~combout ))) # (!\CU|RAA~0_combout  & (\CU|c_state.state4~regout ))

	.dataa(vcc),
	.datab(\CU|c_state.state4~regout ),
	.datac(\CU|Cin~combout ),
	.datad(\CU|RAA~0_combout ),
	.cin(gnd),
	.combout(\CU|Cin~combout ),
	.cout());
// synopsys translate_off
defparam \CU|Cin .lut_mask = 16'hF0CC;
defparam \CU|Cin .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|co2~0 (
// Equation(s):
// \DP|ALU1|Incre|co2~0_combout  = (\DP|Reg|regfile~259_combout  & (\DP|Reg|regfile~262_combout  & ((\CU|Cin~combout ) # (\DP|Reg|regfile~257_combout ))))

	.dataa(\DP|Reg|regfile~259_combout ),
	.datab(\DP|Reg|regfile~262_combout ),
	.datac(\CU|Cin~combout ),
	.datad(\DP|Reg|regfile~257_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|co2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|co2~0 .lut_mask = 16'h8880;
defparam \DP|ALU1|Incre|co2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|co5~0 (
// Equation(s):
// \DP|ALU1|Incre|co5~0_combout  = (\DP|Reg|regfile~266_combout  & (\DP|Reg|regfile~268_combout  & (\DP|ALU1|Incre|co2~0_combout  & \DP|Reg|regfile~272_combout )))

	.dataa(\DP|Reg|regfile~266_combout ),
	.datab(\DP|Reg|regfile~268_combout ),
	.datac(\DP|ALU1|Incre|co2~0_combout ),
	.datad(\DP|Reg|regfile~272_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|co5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|co5~0 .lut_mask = 16'h8000;
defparam \DP|ALU1|Incre|co5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|co8~0 (
// Equation(s):
// \DP|ALU1|Incre|co8~0_combout  = (\DP|Reg|regfile~274_combout  & (\DP|ALU1|Incre|co5~0_combout  & (\DP|Reg|regfile~278_combout  & \DP|Reg|regfile~280_combout )))

	.dataa(\DP|Reg|regfile~274_combout ),
	.datab(\DP|ALU1|Incre|co5~0_combout ),
	.datac(\DP|Reg|regfile~278_combout ),
	.datad(\DP|Reg|regfile~280_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|co8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|co8~0 .lut_mask = 16'h8000;
defparam \DP|ALU1|Incre|co8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|co11~0 (
// Equation(s):
// \DP|ALU1|Incre|co11~0_combout  = (\DP|Reg|regfile~284_combout  & (\DP|Reg|regfile~286_combout  & (\DP|ALU1|Incre|co8~0_combout  & \DP|Reg|regfile~290_combout )))

	.dataa(\DP|Reg|regfile~284_combout ),
	.datab(\DP|Reg|regfile~286_combout ),
	.datac(\DP|ALU1|Incre|co8~0_combout ),
	.datad(\DP|Reg|regfile~290_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|co11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|co11~0 .lut_mask = 16'h8000;
defparam \DP|ALU1|Incre|co11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~18 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~18_combout  = (\CU|S_ALU1 [0] & (((\DP|Reg|regfile~292_combout  & \DP|ALU1|Incre|co11~0_combout )))) # (!\CU|S_ALU1 [0] & (\DP|Reg|regfile~299_combout ))

	.dataa(\DP|Reg|regfile~299_combout ),
	.datab(\DP|Reg|regfile~292_combout ),
	.datac(\DP|ALU1|Incre|co11~0_combout ),
	.datad(\CU|S_ALU1 [0]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~18 .lut_mask = 16'hC0AA;
defparam \DP|ALU1|mux16_1|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~19 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~19_combout  = (\DP|ALU1|Sub|co12~0_combout  & ((\DP|ALU1|mux16_1|Mux15~18_combout  & (\DP|Reg|regfile~296_combout )) # (!\DP|ALU1|mux16_1|Mux15~18_combout  & ((!\CU|S_ALU1 [0]))))) # (!\DP|ALU1|Sub|co12~0_combout  & 
// (\DP|Reg|regfile~296_combout  & (\CU|S_ALU1 [0] $ (!\DP|ALU1|mux16_1|Mux15~18_combout ))))

	.dataa(\DP|Reg|regfile~296_combout ),
	.datab(\DP|ALU1|Sub|co12~0_combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|mux16_1|Mux15~18_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~19 .lut_mask = 16'hA80E;
defparam \DP|ALU1|mux16_1|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~20 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~20_combout  = (\DP|Reg|regfile~298_combout  & ((\DP|ALU1|mux16_1|Mux15~19_combout ) # ((!\DP|Reg|regfile~300_combout  & !\CU|S_ALU1 [0])))) # (!\DP|Reg|regfile~298_combout  & (!\DP|Reg|regfile~300_combout  & (!\CU|S_ALU1 [0] & 
// \DP|ALU1|mux16_1|Mux15~19_combout )))

	.dataa(\DP|Reg|regfile~300_combout ),
	.datab(\DP|Reg|regfile~298_combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|mux16_1|Mux15~19_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~20_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~20 .lut_mask = 16'hCD04;
defparam \DP|ALU1|mux16_1|Mux15~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~21 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~21_combout  = \DP|Reg|regfile~302_combout  $ (\DP|ALU1|mux16_1|Mux15~20_combout  $ (((!\DP|Reg|regfile~303_combout  & !\CU|S_ALU1 [0]))))

	.dataa(\DP|Reg|regfile~302_combout ),
	.datab(\DP|Reg|regfile~303_combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|mux16_1|Mux15~20_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~21_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~21 .lut_mask = 16'h56A9;
defparam \DP|ALU1|mux16_1|Mux15~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux0~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux0~4_combout  = (\CU|S_ALU1 [2] & ((\DP|ALU1|mux16_1|Mux0~3_combout  & ((\DP|ALU1|mux16_1|Mux15~21_combout ))) # (!\DP|ALU1|mux16_1|Mux0~3_combout  & (\DP|ALU1|mux16_1|Mux15~17_combout )))) # (!\CU|S_ALU1 [2] & 
// (((\DP|ALU1|mux16_1|Mux0~3_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux15~17_combout ),
	.datab(\CU|S_ALU1 [2]),
	.datac(\DP|ALU1|mux16_1|Mux0~3_combout ),
	.datad(\DP|ALU1|mux16_1|Mux15~21_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux0~4 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux0~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux0~5_combout  = (\CU|RAB [1] & (\DP|ALU1|mux16_1|Mux0~1_combout )) # (!\CU|RAB [1] & ((\DP|ALU1|mux16_1|Mux0~4_combout )))

	.dataa(\DP|ALU1|mux16_1|Mux0~1_combout ),
	.datab(\DP|ALU1|mux16_1|Mux0~4_combout ),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux0~5 .lut_mask = 16'hAACC;
defparam \DP|ALU1|mux16_1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[15]~15 (
// Equation(s):
// \DP|Mux2_1|muxout[15]~15_combout  = (\CU|c_state.state2~regout  & (\DataIn~combout [15])) # (!\CU|c_state.state2~regout  & ((\DP|ALU1|mux16_1|Mux0~5_combout )))

	.dataa(\DataIn~combout [15]),
	.datab(\DP|ALU1|mux16_1|Mux0~5_combout ),
	.datac(vcc),
	.datad(\CU|c_state.state2~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[15]~15 .lut_mask = 16'hAACC;
defparam \DP|Mux2_1|muxout[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~31 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~31_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~301 (
// Equation(s):
// \DP|Reg|regfile~301_combout  = (\CU|RAA [1] & (((\CU|RAA [0])))) # (!\CU|RAA [1] & ((\CU|RAA [0] & (\DP|Reg|regfile~31_regout )) # (!\CU|RAA [0] & ((\DP|Reg|regfile~15_regout )))))

	.dataa(\CU|RAA [1]),
	.datab(\DP|Reg|regfile~31_regout ),
	.datac(\CU|RAA [0]),
	.datad(\DP|Reg|regfile~15_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~301_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~301 .lut_mask = 16'hE5E0;
defparam \DP|Reg|regfile~301 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~63 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~63_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~302 (
// Equation(s):
// \DP|Reg|regfile~302_combout  = (\CU|RAA [1] & ((\DP|Reg|regfile~301_combout  & ((\DP|Reg|regfile~63_regout ))) # (!\DP|Reg|regfile~301_combout  & (\DP|Reg|regfile~47_regout )))) # (!\CU|RAA [1] & (((\DP|Reg|regfile~301_combout ))))

	.dataa(\DP|Reg|regfile~47_regout ),
	.datab(\CU|RAA [1]),
	.datac(\DP|Reg|regfile~301_combout ),
	.datad(\DP|Reg|regfile~63_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~302_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~302 .lut_mask = 16'hF838;
defparam \DP|Reg|regfile~302 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux1~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux1~4_combout  = (\DP|ALU1|mux16_1|Mux13~2_combout  & (((\DP|ALU1|mux16_1|Mux13~0_combout )))) # (!\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|ALU1|mux16_1|Mux13~0_combout  & (\DP|Reg|regfile~302_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|Reg|regfile~296_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datab(\DP|Reg|regfile~302_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datad(\DP|Reg|regfile~296_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux1~4 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|regfile~293 (
// Equation(s):
// \DP|Reg|regfile~293_combout  = (\CU|RAB [1] & (\DP|Reg|regfile~59_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~11_regout )))

	.dataa(\DP|Reg|regfile~59_regout ),
	.datab(\DP|Reg|regfile~11_regout ),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|Reg|regfile~293_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~293 .lut_mask = 16'hAACC;
defparam \DP|Reg|regfile~293 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|regfile~299 (
// Equation(s):
// \DP|Reg|regfile~299_combout  = (\CU|RAB [1] & (\DP|Reg|regfile~61_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~13_regout )))

	.dataa(\DP|Reg|regfile~61_regout ),
	.datab(\DP|Reg|regfile~13_regout ),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|Reg|regfile~299_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~299 .lut_mask = 16'hAACC;
defparam \DP|Reg|regfile~299 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~14 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~14_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~300 (
// Equation(s):
// \DP|Reg|regfile~300_combout  = (\CU|RAB [1] & (\DP|Reg|regfile~62_regout )) # (!\CU|RAB [1] & ((\DP|Reg|regfile~14_regout )))

	.dataa(\DP|Reg|regfile~62_regout ),
	.datab(\DP|Reg|regfile~14_regout ),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|Reg|regfile~300_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~300 .lut_mask = 16'hAACC;
defparam \DP|Reg|regfile~300 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_mac_mult \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\DP|Reg|regfile~302_combout ,\DP|Reg|regfile~298_combout ,\DP|Reg|regfile~296_combout ,\DP|Reg|regfile~292_combout ,\DP|Reg|regfile~290_combout ,\DP|Reg|regfile~286_combout ,\DP|Reg|regfile~284_combout ,\DP|Reg|regfile~280_combout ,\DP|Reg|regfile~278_combout ,
\DP|Reg|regfile~274_combout ,\DP|Reg|regfile~272_combout ,\DP|Reg|regfile~268_combout ,\DP|Reg|regfile~266_combout ,\DP|Reg|regfile~262_combout ,\DP|Reg|regfile~259_combout ,\DP|Reg|regfile~257_combout }),
	.datab({\DP|Reg|regfile~303_combout ,\DP|Reg|regfile~300_combout ,\DP|Reg|regfile~299_combout ,\DP|Reg|regfile~294_combout ,\DP|Reg|regfile~293_combout ,\DP|Reg|regfile~288_combout ,\DP|Reg|regfile~287_combout ,\DP|Reg|regfile~282_combout ,\DP|Reg|regfile~281_combout ,
\DP|Reg|regfile~276_combout ,\DP|Reg|regfile~275_combout ,\DP|Reg|regfile~270_combout ,\DP|Reg|regfile~269_combout ,\DP|Reg|regfile~264_combout ,\DP|Reg|regfile~263_combout ,\DP|Reg|regfile~260_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1 .dataa_width = 16;
defparam \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1 .datab_width = 16;
defparam \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux1~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux1~5_combout  = (\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|ALU1|mux16_1|Mux1~4_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT14 ))) # (!\DP|ALU1|mux16_1|Mux1~4_combout  & (\DP|ALU1|mux16_1|Mux1~3_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~2_combout  & (((\DP|ALU1|mux16_1|Mux1~4_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux1~3_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datac(\DP|ALU1|mux16_1|Mux1~4_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux1~5 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~3_combout  = (\CU|RAB [1] & ((\CU|S_ALU1 [2]) # ((\CU|S_ALU1 [0] & \CU|S_ALU1 [1])))) # (!\CU|RAB [1] & (!\CU|S_ALU1 [2] & (!\CU|S_ALU1 [0] & !\CU|S_ALU1 [1])))

	.dataa(\CU|RAB [1]),
	.datab(\CU|S_ALU1 [2]),
	.datac(\CU|S_ALU1 [0]),
	.datad(\CU|S_ALU1 [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~3 .lut_mask = 16'hA889;
defparam \DP|ALU1|mux16_1|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux1~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux1~6_combout  = (\DP|ALU1|mux16_1|Mux13~3_combout  & (\DP|Reg|regfile~298_combout )) # (!\DP|ALU1|mux16_1|Mux13~3_combout  & ((\DP|ALU1|mux16_1|Mux1~5_combout )))

	.dataa(\DP|Reg|regfile~298_combout ),
	.datab(\DP|ALU1|mux16_1|Mux1~5_combout ),
	.datac(vcc),
	.datad(\DP|ALU1|mux16_1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux1~6 .lut_mask = 16'hAACC;
defparam \DP|ALU1|mux16_1|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[14]~14 (
// Equation(s):
// \DP|Mux2_1|muxout[14]~14_combout  = (\CU|c_state.state2~regout  & (\DataIn~combout [14])) # (!\CU|c_state.state2~regout  & ((\DP|ALU1|mux16_1|Mux1~6_combout )))

	.dataa(\DataIn~combout [14]),
	.datab(\DP|ALU1|mux16_1|Mux1~6_combout ),
	.datac(vcc),
	.datad(\CU|c_state.state2~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[14]~14 .lut_mask = 16'hAACC;
defparam \DP|Mux2_1|muxout[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~46 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~304_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~46_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~297 (
// Equation(s):
// \DP|Reg|regfile~297_combout  = (\CU|RAA [0] & (((\CU|RAA [1])))) # (!\CU|RAA [0] & ((\CU|RAA [1] & (\DP|Reg|regfile~46_regout )) # (!\CU|RAA [1] & ((\DP|Reg|regfile~14_regout )))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile~46_regout ),
	.datac(\CU|RAA [1]),
	.datad(\DP|Reg|regfile~14_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~297_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~297 .lut_mask = 16'hE5E0;
defparam \DP|Reg|regfile~297 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~62 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~62_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~298 (
// Equation(s):
// \DP|Reg|regfile~298_combout  = (\CU|RAA [0] & ((\DP|Reg|regfile~297_combout  & ((\DP|Reg|regfile~62_regout ))) # (!\DP|Reg|regfile~297_combout  & (\DP|Reg|regfile~30_regout )))) # (!\CU|RAA [0] & (((\DP|Reg|regfile~297_combout ))))

	.dataa(\DP|Reg|regfile~30_regout ),
	.datab(\CU|RAA [0]),
	.datac(\DP|Reg|regfile~297_combout ),
	.datad(\DP|Reg|regfile~62_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~298_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~298 .lut_mask = 16'hF838;
defparam \DP|Reg|regfile~298 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux4~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux4~5_combout  = (\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|ALU1|mux16_1|Mux4~4_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT11 ))) # (!\DP|ALU1|mux16_1|Mux4~4_combout  & (\DP|Reg|regfile~292_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~0_combout  & (((\DP|ALU1|mux16_1|Mux4~4_combout ))))

	.dataa(\DP|Reg|regfile~292_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux4~4_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux4~5 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux4~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux4~6_combout  = (\DP|ALU1|mux16_1|Mux13~3_combout  & (\DP|Reg|regfile~290_combout )) # (!\DP|ALU1|mux16_1|Mux13~3_combout  & ((\DP|ALU1|mux16_1|Mux4~5_combout )))

	.dataa(\DP|Reg|regfile~290_combout ),
	.datab(\DP|ALU1|mux16_1|Mux4~5_combout ),
	.datac(vcc),
	.datad(\DP|ALU1|mux16_1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux4~6 .lut_mask = 16'hAACC;
defparam \DP|ALU1|mux16_1|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[11]~11 (
// Equation(s):
// \DP|Mux2_1|muxout[11]~11_combout  = (\CU|c_state.state2~regout  & (\DataIn~combout [11])) # (!\CU|c_state.state2~regout  & ((\DP|ALU1|mux16_1|Mux4~6_combout )))

	.dataa(\DataIn~combout [11]),
	.datab(\DP|ALU1|mux16_1|Mux4~6_combout ),
	.datac(vcc),
	.datad(\CU|c_state.state2~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[11]~11 .lut_mask = 16'hAACC;
defparam \DP|Mux2_1|muxout[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~27 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~27_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~289 (
// Equation(s):
// \DP|Reg|regfile~289_combout  = (\CU|RAA [1] & (((\CU|RAA [0])))) # (!\CU|RAA [1] & ((\CU|RAA [0] & (\DP|Reg|regfile~27_regout )) # (!\CU|RAA [0] & ((\DP|Reg|regfile~11_regout )))))

	.dataa(\CU|RAA [1]),
	.datab(\DP|Reg|regfile~27_regout ),
	.datac(\CU|RAA [0]),
	.datad(\DP|Reg|regfile~11_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~289_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~289 .lut_mask = 16'hE5E0;
defparam \DP|Reg|regfile~289 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~59 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~59_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~290 (
// Equation(s):
// \DP|Reg|regfile~290_combout  = (\CU|RAA [1] & ((\DP|Reg|regfile~289_combout  & ((\DP|Reg|regfile~59_regout ))) # (!\DP|Reg|regfile~289_combout  & (\DP|Reg|regfile~43_regout )))) # (!\CU|RAA [1] & (((\DP|Reg|regfile~289_combout ))))

	.dataa(\DP|Reg|regfile~43_regout ),
	.datab(\CU|RAA [1]),
	.datac(\DP|Reg|regfile~289_combout ),
	.datad(\DP|Reg|regfile~59_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~290_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~290 .lut_mask = 16'hF838;
defparam \DP|Reg|regfile~290 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux5~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux5~6_combout  = (\DP|ALU1|mux16_1|Mux13~2_combout  & (((\DP|ALU1|mux16_1|Mux13~0_combout )))) # (!\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|ALU1|mux16_1|Mux13~0_combout  & (\DP|Reg|regfile~290_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|Reg|regfile~284_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datab(\DP|Reg|regfile~290_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datad(\DP|Reg|regfile~284_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux5~6 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux5~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux5~7_combout  = (\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|ALU1|mux16_1|Mux5~6_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT10 ))) # (!\DP|ALU1|mux16_1|Mux5~6_combout  & (\DP|ALU1|mux16_1|Mux5~5_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~2_combout  & (((\DP|ALU1|mux16_1|Mux5~6_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux5~5_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datac(\DP|ALU1|mux16_1|Mux5~6_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux5~7 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux5~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux5~8_combout  = (\DP|ALU1|mux16_1|Mux13~3_combout  & (\DP|Reg|regfile~286_combout )) # (!\DP|ALU1|mux16_1|Mux13~3_combout  & ((\DP|ALU1|mux16_1|Mux5~7_combout )))

	.dataa(\DP|Reg|regfile~286_combout ),
	.datab(\DP|ALU1|mux16_1|Mux5~7_combout ),
	.datac(vcc),
	.datad(\DP|ALU1|mux16_1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux5~8 .lut_mask = 16'hAACC;
defparam \DP|ALU1|mux16_1|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[10]~10 (
// Equation(s):
// \DP|Mux2_1|muxout[10]~10_combout  = (\CU|c_state.state2~regout  & (\DataIn~combout [10])) # (!\CU|c_state.state2~regout  & ((\DP|ALU1|mux16_1|Mux5~8_combout )))

	.dataa(\DataIn~combout [10]),
	.datab(\DP|ALU1|mux16_1|Mux5~8_combout ),
	.datac(vcc),
	.datad(\CU|c_state.state2~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[10]~10 .lut_mask = 16'hAACC;
defparam \DP|Mux2_1|muxout[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~42 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~304_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~42_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~285 (
// Equation(s):
// \DP|Reg|regfile~285_combout  = (\CU|RAA [0] & (((\CU|RAA [1])))) # (!\CU|RAA [0] & ((\CU|RAA [1] & (\DP|Reg|regfile~42_regout )) # (!\CU|RAA [1] & ((\DP|Reg|regfile~10_regout )))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile~42_regout ),
	.datac(\CU|RAA [1]),
	.datad(\DP|Reg|regfile~10_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~285_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~285 .lut_mask = 16'hE5E0;
defparam \DP|Reg|regfile~285 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~58 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~58_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~286 (
// Equation(s):
// \DP|Reg|regfile~286_combout  = (\CU|RAA [0] & ((\DP|Reg|regfile~285_combout  & ((\DP|Reg|regfile~58_regout ))) # (!\DP|Reg|regfile~285_combout  & (\DP|Reg|regfile~26_regout )))) # (!\CU|RAA [0] & (((\DP|Reg|regfile~285_combout ))))

	.dataa(\DP|Reg|regfile~26_regout ),
	.datab(\CU|RAA [0]),
	.datac(\DP|Reg|regfile~285_combout ),
	.datad(\DP|Reg|regfile~58_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~286_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~286 .lut_mask = 16'hF838;
defparam \DP|Reg|regfile~286 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux6~9 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux6~9_combout  = (\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|ALU1|mux16_1|Mux6~8_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT9 ))) # (!\DP|ALU1|mux16_1|Mux6~8_combout  & (\DP|Reg|regfile~286_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~0_combout  & (((\DP|ALU1|mux16_1|Mux6~8_combout ))))

	.dataa(\DP|Reg|regfile~286_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux6~8_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux6~9 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux6~10 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux6~10_combout  = (\DP|ALU1|mux16_1|Mux13~3_combout  & (\DP|Reg|regfile~284_combout )) # (!\DP|ALU1|mux16_1|Mux13~3_combout  & ((\DP|ALU1|mux16_1|Mux6~9_combout )))

	.dataa(\DP|Reg|regfile~284_combout ),
	.datab(\DP|ALU1|mux16_1|Mux6~9_combout ),
	.datac(vcc),
	.datad(\DP|ALU1|mux16_1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux6~10 .lut_mask = 16'hAACC;
defparam \DP|ALU1|mux16_1|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[9]~9 (
// Equation(s):
// \DP|Mux2_1|muxout[9]~9_combout  = (\CU|c_state.state2~regout  & (\DataIn~combout [9])) # (!\CU|c_state.state2~regout  & ((\DP|ALU1|mux16_1|Mux6~10_combout )))

	.dataa(\DataIn~combout [9]),
	.datab(\DP|ALU1|mux16_1|Mux6~10_combout ),
	.datac(vcc),
	.datad(\CU|c_state.state2~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[9]~9 .lut_mask = 16'hAACC;
defparam \DP|Mux2_1|muxout[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~25 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~25_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~283 (
// Equation(s):
// \DP|Reg|regfile~283_combout  = (\CU|RAA [1] & (((\CU|RAA [0])))) # (!\CU|RAA [1] & ((\CU|RAA [0] & (\DP|Reg|regfile~25_regout )) # (!\CU|RAA [0] & ((\DP|Reg|regfile~9_regout )))))

	.dataa(\CU|RAA [1]),
	.datab(\DP|Reg|regfile~25_regout ),
	.datac(\CU|RAA [0]),
	.datad(\DP|Reg|regfile~9_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~283_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~283 .lut_mask = 16'hE5E0;
defparam \DP|Reg|regfile~283 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~57 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~57_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~284 (
// Equation(s):
// \DP|Reg|regfile~284_combout  = (\CU|RAA [1] & ((\DP|Reg|regfile~283_combout  & ((\DP|Reg|regfile~57_regout ))) # (!\DP|Reg|regfile~283_combout  & (\DP|Reg|regfile~41_regout )))) # (!\CU|RAA [1] & (((\DP|Reg|regfile~283_combout ))))

	.dataa(\DP|Reg|regfile~41_regout ),
	.datab(\CU|RAA [1]),
	.datac(\DP|Reg|regfile~283_combout ),
	.datad(\DP|Reg|regfile~57_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~284_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~284 .lut_mask = 16'hF838;
defparam \DP|Reg|regfile~284 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux7~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux7~7_combout  = (\DP|ALU1|mux16_1|Mux13~2_combout  & (((\DP|ALU1|mux16_1|Mux13~0_combout )))) # (!\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|ALU1|mux16_1|Mux13~0_combout  & (\DP|Reg|regfile~284_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|Reg|regfile~278_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datab(\DP|Reg|regfile~284_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datad(\DP|Reg|regfile~278_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux7~7 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux7~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux7~8_combout  = (\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|ALU1|mux16_1|Mux7~7_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT8 ))) # (!\DP|ALU1|mux16_1|Mux7~7_combout  & (\DP|ALU1|mux16_1|Mux7~6_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~2_combout  & (((\DP|ALU1|mux16_1|Mux7~7_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux7~6_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datac(\DP|ALU1|mux16_1|Mux7~7_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux7~8 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux7~9 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux7~9_combout  = (\DP|ALU1|mux16_1|Mux13~3_combout  & (\DP|Reg|regfile~280_combout )) # (!\DP|ALU1|mux16_1|Mux13~3_combout  & ((\DP|ALU1|mux16_1|Mux7~8_combout )))

	.dataa(\DP|Reg|regfile~280_combout ),
	.datab(\DP|ALU1|mux16_1|Mux7~8_combout ),
	.datac(vcc),
	.datad(\DP|ALU1|mux16_1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux7~9 .lut_mask = 16'hAACC;
defparam \DP|ALU1|mux16_1|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[8]~8 (
// Equation(s):
// \DP|Mux2_1|muxout[8]~8_combout  = (\CU|c_state.state2~regout  & (\DataIn~combout [8])) # (!\CU|c_state.state2~regout  & ((\DP|ALU1|mux16_1|Mux7~9_combout )))

	.dataa(\DataIn~combout [8]),
	.datab(\DP|ALU1|mux16_1|Mux7~9_combout ),
	.datac(vcc),
	.datad(\CU|c_state.state2~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[8]~8 .lut_mask = 16'hAACC;
defparam \DP|Mux2_1|muxout[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~40 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~304_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~40_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~279 (
// Equation(s):
// \DP|Reg|regfile~279_combout  = (\CU|RAA [0] & (((\CU|RAA [1])))) # (!\CU|RAA [0] & ((\CU|RAA [1] & (\DP|Reg|regfile~40_regout )) # (!\CU|RAA [1] & ((\DP|Reg|regfile~8_regout )))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile~40_regout ),
	.datac(\CU|RAA [1]),
	.datad(\DP|Reg|regfile~8_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~279_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~279 .lut_mask = 16'hE5E0;
defparam \DP|Reg|regfile~279 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~56 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~56_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~280 (
// Equation(s):
// \DP|Reg|regfile~280_combout  = (\CU|RAA [0] & ((\DP|Reg|regfile~279_combout  & ((\DP|Reg|regfile~56_regout ))) # (!\DP|Reg|regfile~279_combout  & (\DP|Reg|regfile~24_regout )))) # (!\CU|RAA [0] & (((\DP|Reg|regfile~279_combout ))))

	.dataa(\DP|Reg|regfile~24_regout ),
	.datab(\CU|RAA [0]),
	.datac(\DP|Reg|regfile~279_combout ),
	.datad(\DP|Reg|regfile~56_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~280_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~280 .lut_mask = 16'hF838;
defparam \DP|Reg|regfile~280 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~9 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~9_combout  = (\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|ALU1|mux16_1|Mux8~8_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT7 ))) # (!\DP|ALU1|mux16_1|Mux8~8_combout  & (\DP|Reg|regfile~280_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~0_combout  & (((\DP|ALU1|mux16_1|Mux8~8_combout ))))

	.dataa(\DP|Reg|regfile~280_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux8~8_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~9 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~10 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~10_combout  = (\DP|ALU1|mux16_1|Mux13~3_combout  & (\DP|Reg|regfile~278_combout )) # (!\DP|ALU1|mux16_1|Mux13~3_combout  & ((\DP|ALU1|mux16_1|Mux8~9_combout )))

	.dataa(\DP|Reg|regfile~278_combout ),
	.datab(\DP|ALU1|mux16_1|Mux8~9_combout ),
	.datac(vcc),
	.datad(\DP|ALU1|mux16_1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~10 .lut_mask = 16'hAACC;
defparam \DP|ALU1|mux16_1|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[7]~7 (
// Equation(s):
// \DP|Mux2_1|muxout[7]~7_combout  = (\CU|c_state.state2~regout  & (\DataIn~combout [7])) # (!\CU|c_state.state2~regout  & ((\DP|ALU1|mux16_1|Mux8~10_combout )))

	.dataa(\DataIn~combout [7]),
	.datab(\DP|ALU1|mux16_1|Mux8~10_combout ),
	.datac(vcc),
	.datad(\CU|c_state.state2~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[7]~7 .lut_mask = 16'hAACC;
defparam \DP|Mux2_1|muxout[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~23 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~23_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~277 (
// Equation(s):
// \DP|Reg|regfile~277_combout  = (\CU|RAA [1] & (((\CU|RAA [0])))) # (!\CU|RAA [1] & ((\CU|RAA [0] & (\DP|Reg|regfile~23_regout )) # (!\CU|RAA [0] & ((\DP|Reg|regfile~7_regout )))))

	.dataa(\CU|RAA [1]),
	.datab(\DP|Reg|regfile~23_regout ),
	.datac(\CU|RAA [0]),
	.datad(\DP|Reg|regfile~7_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~277_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~277 .lut_mask = 16'hE5E0;
defparam \DP|Reg|regfile~277 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~55 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~55_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~278 (
// Equation(s):
// \DP|Reg|regfile~278_combout  = (\CU|RAA [1] & ((\DP|Reg|regfile~277_combout  & ((\DP|Reg|regfile~55_regout ))) # (!\DP|Reg|regfile~277_combout  & (\DP|Reg|regfile~39_regout )))) # (!\CU|RAA [1] & (((\DP|Reg|regfile~277_combout ))))

	.dataa(\DP|Reg|regfile~39_regout ),
	.datab(\CU|RAA [1]),
	.datac(\DP|Reg|regfile~277_combout ),
	.datad(\DP|Reg|regfile~55_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~278_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~278 .lut_mask = 16'hF838;
defparam \DP|Reg|regfile~278 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux9~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux9~6_combout  = (\DP|ALU1|mux16_1|Mux13~2_combout  & (((\DP|ALU1|mux16_1|Mux13~0_combout )))) # (!\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|ALU1|mux16_1|Mux13~0_combout  & (\DP|Reg|regfile~278_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|Reg|regfile~272_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datab(\DP|Reg|regfile~278_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datad(\DP|Reg|regfile~272_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux9~6 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux9~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux9~7_combout  = (\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|ALU1|mux16_1|Mux9~6_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT6 ))) # (!\DP|ALU1|mux16_1|Mux9~6_combout  & (\DP|ALU1|mux16_1|Mux9~5_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~2_combout  & (((\DP|ALU1|mux16_1|Mux9~6_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux9~5_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datac(\DP|ALU1|mux16_1|Mux9~6_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux9~7 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux9~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux9~8_combout  = (\DP|ALU1|mux16_1|Mux13~3_combout  & (\DP|Reg|regfile~274_combout )) # (!\DP|ALU1|mux16_1|Mux13~3_combout  & ((\DP|ALU1|mux16_1|Mux9~7_combout )))

	.dataa(\DP|Reg|regfile~274_combout ),
	.datab(\DP|ALU1|mux16_1|Mux9~7_combout ),
	.datac(vcc),
	.datad(\DP|ALU1|mux16_1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux9~8 .lut_mask = 16'hAACC;
defparam \DP|ALU1|mux16_1|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[6]~6 (
// Equation(s):
// \DP|Mux2_1|muxout[6]~6_combout  = (\CU|c_state.state2~regout  & (\DataIn~combout [6])) # (!\CU|c_state.state2~regout  & ((\DP|ALU1|mux16_1|Mux9~8_combout )))

	.dataa(\DataIn~combout [6]),
	.datab(\DP|ALU1|mux16_1|Mux9~8_combout ),
	.datac(vcc),
	.datad(\CU|c_state.state2~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[6]~6 .lut_mask = 16'hAACC;
defparam \DP|Mux2_1|muxout[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~38 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~304_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~38_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~273 (
// Equation(s):
// \DP|Reg|regfile~273_combout  = (\CU|RAA [0] & (((\CU|RAA [1])))) # (!\CU|RAA [0] & ((\CU|RAA [1] & (\DP|Reg|regfile~38_regout )) # (!\CU|RAA [1] & ((\DP|Reg|regfile~6_regout )))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile~38_regout ),
	.datac(\CU|RAA [1]),
	.datad(\DP|Reg|regfile~6_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~273_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~273 .lut_mask = 16'hE5E0;
defparam \DP|Reg|regfile~273 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~54 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~54_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~274 (
// Equation(s):
// \DP|Reg|regfile~274_combout  = (\CU|RAA [0] & ((\DP|Reg|regfile~273_combout  & ((\DP|Reg|regfile~54_regout ))) # (!\DP|Reg|regfile~273_combout  & (\DP|Reg|regfile~22_regout )))) # (!\CU|RAA [0] & (((\DP|Reg|regfile~273_combout ))))

	.dataa(\DP|Reg|regfile~22_regout ),
	.datab(\CU|RAA [0]),
	.datac(\DP|Reg|regfile~273_combout ),
	.datad(\DP|Reg|regfile~54_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~274_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~274 .lut_mask = 16'hF838;
defparam \DP|Reg|regfile~274 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux10~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux10~5_combout  = (\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|ALU1|mux16_1|Mux10~4_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT5 ))) # (!\DP|ALU1|mux16_1|Mux10~4_combout  & (\DP|Reg|regfile~274_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~0_combout  & (((\DP|ALU1|mux16_1|Mux10~4_combout ))))

	.dataa(\DP|Reg|regfile~274_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux10~4_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux10~5 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux10~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux10~6_combout  = (\DP|ALU1|mux16_1|Mux13~3_combout  & (\DP|Reg|regfile~272_combout )) # (!\DP|ALU1|mux16_1|Mux13~3_combout  & ((\DP|ALU1|mux16_1|Mux10~5_combout )))

	.dataa(\DP|Reg|regfile~272_combout ),
	.datab(\DP|ALU1|mux16_1|Mux10~5_combout ),
	.datac(vcc),
	.datad(\DP|ALU1|mux16_1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux10~6 .lut_mask = 16'hAACC;
defparam \DP|ALU1|mux16_1|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[5]~5 (
// Equation(s):
// \DP|Mux2_1|muxout[5]~5_combout  = (\CU|c_state.state2~regout  & (\DataIn~combout [5])) # (!\CU|c_state.state2~regout  & ((\DP|ALU1|mux16_1|Mux10~6_combout )))

	.dataa(\DataIn~combout [5]),
	.datab(\DP|ALU1|mux16_1|Mux10~6_combout ),
	.datac(vcc),
	.datad(\CU|c_state.state2~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[5]~5 .lut_mask = 16'hAACC;
defparam \DP|Mux2_1|muxout[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~21 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~21_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~271 (
// Equation(s):
// \DP|Reg|regfile~271_combout  = (\CU|RAA [1] & (((\CU|RAA [0])))) # (!\CU|RAA [1] & ((\CU|RAA [0] & (\DP|Reg|regfile~21_regout )) # (!\CU|RAA [0] & ((\DP|Reg|regfile~5_regout )))))

	.dataa(\CU|RAA [1]),
	.datab(\DP|Reg|regfile~21_regout ),
	.datac(\CU|RAA [0]),
	.datad(\DP|Reg|regfile~5_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~271_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~271 .lut_mask = 16'hE5E0;
defparam \DP|Reg|regfile~271 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~53 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~53_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~272 (
// Equation(s):
// \DP|Reg|regfile~272_combout  = (\CU|RAA [1] & ((\DP|Reg|regfile~271_combout  & ((\DP|Reg|regfile~53_regout ))) # (!\DP|Reg|regfile~271_combout  & (\DP|Reg|regfile~37_regout )))) # (!\CU|RAA [1] & (((\DP|Reg|regfile~271_combout ))))

	.dataa(\DP|Reg|regfile~37_regout ),
	.datab(\CU|RAA [1]),
	.datac(\DP|Reg|regfile~271_combout ),
	.datad(\DP|Reg|regfile~53_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~272_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~272 .lut_mask = 16'hF838;
defparam \DP|Reg|regfile~272 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux11~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux11~6_combout  = (\DP|ALU1|mux16_1|Mux13~2_combout  & (((\DP|ALU1|mux16_1|Mux13~0_combout )))) # (!\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|ALU1|mux16_1|Mux13~0_combout  & (\DP|Reg|regfile~272_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|Reg|regfile~266_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datab(\DP|Reg|regfile~272_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datad(\DP|Reg|regfile~266_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux11~6 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux11~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux11~7_combout  = (\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|ALU1|mux16_1|Mux11~6_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT4 ))) # (!\DP|ALU1|mux16_1|Mux11~6_combout  & (\DP|ALU1|mux16_1|Mux11~5_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~2_combout  & (((\DP|ALU1|mux16_1|Mux11~6_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux11~5_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datac(\DP|ALU1|mux16_1|Mux11~6_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux11~7 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux11~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux11~8_combout  = (\DP|ALU1|mux16_1|Mux13~3_combout  & (\DP|Reg|regfile~268_combout )) # (!\DP|ALU1|mux16_1|Mux13~3_combout  & ((\DP|ALU1|mux16_1|Mux11~7_combout )))

	.dataa(\DP|Reg|regfile~268_combout ),
	.datab(\DP|ALU1|mux16_1|Mux11~7_combout ),
	.datac(vcc),
	.datad(\DP|ALU1|mux16_1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux11~8 .lut_mask = 16'hAACC;
defparam \DP|ALU1|mux16_1|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[4]~4 (
// Equation(s):
// \DP|Mux2_1|muxout[4]~4_combout  = (\CU|c_state.state2~regout  & (\DataIn~combout [4])) # (!\CU|c_state.state2~regout  & ((\DP|ALU1|mux16_1|Mux11~8_combout )))

	.dataa(\DataIn~combout [4]),
	.datab(\DP|ALU1|mux16_1|Mux11~8_combout ),
	.datac(vcc),
	.datad(\CU|c_state.state2~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[4]~4 .lut_mask = 16'hAACC;
defparam \DP|Mux2_1|muxout[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~36 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~304_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~36_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~267 (
// Equation(s):
// \DP|Reg|regfile~267_combout  = (\CU|RAA [0] & (((\CU|RAA [1])))) # (!\CU|RAA [0] & ((\CU|RAA [1] & (\DP|Reg|regfile~36_regout )) # (!\CU|RAA [1] & ((\DP|Reg|regfile~4_regout )))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile~36_regout ),
	.datac(\CU|RAA [1]),
	.datad(\DP|Reg|regfile~4_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~267_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~267 .lut_mask = 16'hE5E0;
defparam \DP|Reg|regfile~267 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~52 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~52_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~268 (
// Equation(s):
// \DP|Reg|regfile~268_combout  = (\CU|RAA [0] & ((\DP|Reg|regfile~267_combout  & ((\DP|Reg|regfile~52_regout ))) # (!\DP|Reg|regfile~267_combout  & (\DP|Reg|regfile~20_regout )))) # (!\CU|RAA [0] & (((\DP|Reg|regfile~267_combout ))))

	.dataa(\DP|Reg|regfile~20_regout ),
	.datab(\CU|RAA [0]),
	.datac(\DP|Reg|regfile~267_combout ),
	.datad(\DP|Reg|regfile~52_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~268_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~268 .lut_mask = 16'hF838;
defparam \DP|Reg|regfile~268 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux12~9 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux12~9_combout  = (\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|ALU1|mux16_1|Mux12~8_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT3 ))) # (!\DP|ALU1|mux16_1|Mux12~8_combout  & (\DP|Reg|regfile~268_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~0_combout  & (((\DP|ALU1|mux16_1|Mux12~8_combout ))))

	.dataa(\DP|Reg|regfile~268_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux12~8_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux12~9 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux12~10 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux12~10_combout  = (\DP|ALU1|mux16_1|Mux13~3_combout  & (\DP|Reg|regfile~266_combout )) # (!\DP|ALU1|mux16_1|Mux13~3_combout  & ((\DP|ALU1|mux16_1|Mux12~9_combout )))

	.dataa(\DP|Reg|regfile~266_combout ),
	.datab(\DP|ALU1|mux16_1|Mux12~9_combout ),
	.datac(vcc),
	.datad(\DP|ALU1|mux16_1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux12~10 .lut_mask = 16'hAACC;
defparam \DP|ALU1|mux16_1|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[3]~3 (
// Equation(s):
// \DP|Mux2_1|muxout[3]~3_combout  = (\CU|c_state.state2~regout  & (\DataIn~combout [3])) # (!\CU|c_state.state2~regout  & ((\DP|ALU1|mux16_1|Mux12~10_combout )))

	.dataa(\DataIn~combout [3]),
	.datab(\DP|ALU1|mux16_1|Mux12~10_combout ),
	.datac(vcc),
	.datad(\CU|c_state.state2~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[3]~3 .lut_mask = 16'hAACC;
defparam \DP|Mux2_1|muxout[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~19 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~19_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~265 (
// Equation(s):
// \DP|Reg|regfile~265_combout  = (\CU|RAA [1] & (((\CU|RAA [0])))) # (!\CU|RAA [1] & ((\CU|RAA [0] & (\DP|Reg|regfile~19_regout )) # (!\CU|RAA [0] & ((\DP|Reg|regfile~3_regout )))))

	.dataa(\CU|RAA [1]),
	.datab(\DP|Reg|regfile~19_regout ),
	.datac(\CU|RAA [0]),
	.datad(\DP|Reg|regfile~3_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~265_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~265 .lut_mask = 16'hE5E0;
defparam \DP|Reg|regfile~265 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~51 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~51_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~266 (
// Equation(s):
// \DP|Reg|regfile~266_combout  = (\CU|RAA [1] & ((\DP|Reg|regfile~265_combout  & ((\DP|Reg|regfile~51_regout ))) # (!\DP|Reg|regfile~265_combout  & (\DP|Reg|regfile~35_regout )))) # (!\CU|RAA [1] & (((\DP|Reg|regfile~265_combout ))))

	.dataa(\DP|Reg|regfile~35_regout ),
	.datab(\CU|RAA [1]),
	.datac(\DP|Reg|regfile~265_combout ),
	.datad(\DP|Reg|regfile~51_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~266_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~266 .lut_mask = 16'hF838;
defparam \DP|Reg|regfile~266 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~10 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~10_combout  = (\DP|ALU1|mux16_1|Mux13~2_combout  & (((\DP|ALU1|mux16_1|Mux13~0_combout )))) # (!\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|ALU1|mux16_1|Mux13~0_combout  & (\DP|Reg|regfile~266_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|Reg|regfile~259_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datab(\DP|Reg|regfile~266_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datad(\DP|Reg|regfile~259_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~10 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~11 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~11_combout  = (\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|ALU1|mux16_1|Mux13~10_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT2 ))) # (!\DP|ALU1|mux16_1|Mux13~10_combout  & (\DP|ALU1|mux16_1|Mux13~9_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~2_combout  & (((\DP|ALU1|mux16_1|Mux13~10_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux13~9_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~10_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~11 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~12 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~12_combout  = (\DP|ALU1|mux16_1|Mux13~3_combout  & (\DP|Reg|regfile~262_combout )) # (!\DP|ALU1|mux16_1|Mux13~3_combout  & ((\DP|ALU1|mux16_1|Mux13~11_combout )))

	.dataa(\DP|Reg|regfile~262_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~11_combout ),
	.datac(vcc),
	.datad(\DP|ALU1|mux16_1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~12 .lut_mask = 16'hAACC;
defparam \DP|ALU1|mux16_1|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[2]~2 (
// Equation(s):
// \DP|Mux2_1|muxout[2]~2_combout  = (\CU|c_state.state2~regout  & (\DataIn~combout [2])) # (!\CU|c_state.state2~regout  & ((\DP|ALU1|mux16_1|Mux13~12_combout )))

	.dataa(\DataIn~combout [2]),
	.datab(\DP|ALU1|mux16_1|Mux13~12_combout ),
	.datac(vcc),
	.datad(\CU|c_state.state2~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[2]~2 .lut_mask = 16'hAACC;
defparam \DP|Mux2_1|muxout[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~34 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~304_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~34_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~261 (
// Equation(s):
// \DP|Reg|regfile~261_combout  = (\CU|RAA [0] & (((\CU|RAA [1])))) # (!\CU|RAA [0] & ((\CU|RAA [1] & (\DP|Reg|regfile~34_regout )) # (!\CU|RAA [1] & ((\DP|Reg|regfile~2_regout )))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile~34_regout ),
	.datac(\CU|RAA [1]),
	.datad(\DP|Reg|regfile~2_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~261_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~261 .lut_mask = 16'hE5E0;
defparam \DP|Reg|regfile~261 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~50 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~50_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~262 (
// Equation(s):
// \DP|Reg|regfile~262_combout  = (\CU|RAA [0] & ((\DP|Reg|regfile~261_combout  & ((\DP|Reg|regfile~50_regout ))) # (!\DP|Reg|regfile~261_combout  & (\DP|Reg|regfile~18_regout )))) # (!\CU|RAA [0] & (((\DP|Reg|regfile~261_combout ))))

	.dataa(\DP|Reg|regfile~18_regout ),
	.datab(\CU|RAA [0]),
	.datac(\DP|Reg|regfile~261_combout ),
	.datad(\DP|Reg|regfile~50_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~262_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~262 .lut_mask = 16'hF838;
defparam \DP|Reg|regfile~262 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux14~9 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux14~9_combout  = (\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|ALU1|mux16_1|Mux14~8_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT1 ))) # (!\DP|ALU1|mux16_1|Mux14~8_combout  & (\DP|Reg|regfile~262_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~0_combout  & (((\DP|ALU1|mux16_1|Mux14~8_combout ))))

	.dataa(\DP|Reg|regfile~262_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux14~8_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux14~9 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux14~10 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux14~10_combout  = (\DP|ALU1|mux16_1|Mux13~3_combout  & (\DP|Reg|regfile~259_combout )) # (!\DP|ALU1|mux16_1|Mux13~3_combout  & ((\DP|ALU1|mux16_1|Mux14~9_combout )))

	.dataa(\DP|Reg|regfile~259_combout ),
	.datab(\DP|ALU1|mux16_1|Mux14~9_combout ),
	.datac(vcc),
	.datad(\DP|ALU1|mux16_1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux14~10 .lut_mask = 16'hAACC;
defparam \DP|ALU1|mux16_1|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[1]~1 (
// Equation(s):
// \DP|Mux2_1|muxout[1]~1_combout  = (\CU|c_state.state2~regout  & (\DataIn~combout [1])) # (!\CU|c_state.state2~regout  & ((\DP|ALU1|mux16_1|Mux14~10_combout )))

	.dataa(\DataIn~combout [1]),
	.datab(\DP|ALU1|mux16_1|Mux14~10_combout ),
	.datac(vcc),
	.datad(\CU|c_state.state2~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[1]~1 .lut_mask = 16'hAACC;
defparam \DP|Mux2_1|muxout[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~33 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~304_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~33_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~258 (
// Equation(s):
// \DP|Reg|regfile~258_combout  = (\CU|RAA [0] & (((\CU|RAA [1])))) # (!\CU|RAA [0] & ((\CU|RAA [1] & (\DP|Reg|regfile~33_regout )) # (!\CU|RAA [1] & ((\DP|Reg|regfile~1_regout )))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile~33_regout ),
	.datac(\CU|RAA [1]),
	.datad(\DP|Reg|regfile~1_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~258_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~258 .lut_mask = 16'hE5E0;
defparam \DP|Reg|regfile~258 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~49 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~49_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~259 (
// Equation(s):
// \DP|Reg|regfile~259_combout  = (\CU|RAA [0] & ((\DP|Reg|regfile~258_combout  & ((\DP|Reg|regfile~49_regout ))) # (!\DP|Reg|regfile~258_combout  & (\DP|Reg|regfile~17_regout )))) # (!\CU|RAA [0] & (((\DP|Reg|regfile~258_combout ))))

	.dataa(\DP|Reg|regfile~17_regout ),
	.datab(\CU|RAA [0]),
	.datac(\DP|Reg|regfile~258_combout ),
	.datad(\DP|Reg|regfile~49_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~259_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~259 .lut_mask = 16'hF838;
defparam \DP|Reg|regfile~259 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux2~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux2~5_combout  = (\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|ALU1|mux16_1|Mux2~4_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT13 ))) # (!\DP|ALU1|mux16_1|Mux2~4_combout  & (\DP|Reg|regfile~298_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~0_combout  & (((\DP|ALU1|mux16_1|Mux2~4_combout ))))

	.dataa(\DP|Reg|regfile~298_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux2~4_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux2~5 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux2~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux2~6_combout  = (\DP|ALU1|mux16_1|Mux13~3_combout  & (\DP|Reg|regfile~296_combout )) # (!\DP|ALU1|mux16_1|Mux13~3_combout  & ((\DP|ALU1|mux16_1|Mux2~5_combout )))

	.dataa(\DP|Reg|regfile~296_combout ),
	.datab(\DP|ALU1|mux16_1|Mux2~5_combout ),
	.datac(vcc),
	.datad(\DP|ALU1|mux16_1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux2~6 .lut_mask = 16'hAACC;
defparam \DP|ALU1|mux16_1|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[13]~13 (
// Equation(s):
// \DP|Mux2_1|muxout[13]~13_combout  = (\CU|c_state.state2~regout  & (\DataIn~combout [13])) # (!\CU|c_state.state2~regout  & ((\DP|ALU1|mux16_1|Mux2~6_combout )))

	.dataa(\DataIn~combout [13]),
	.datab(\DP|ALU1|mux16_1|Mux2~6_combout ),
	.datac(vcc),
	.datad(\CU|c_state.state2~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[13]~13 .lut_mask = 16'hAACC;
defparam \DP|Mux2_1|muxout[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~29 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~305_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~29_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~295 (
// Equation(s):
// \DP|Reg|regfile~295_combout  = (\CU|RAA [1] & (((\CU|RAA [0])))) # (!\CU|RAA [1] & ((\CU|RAA [0] & (\DP|Reg|regfile~29_regout )) # (!\CU|RAA [0] & ((\DP|Reg|regfile~13_regout )))))

	.dataa(\CU|RAA [1]),
	.datab(\DP|Reg|regfile~29_regout ),
	.datac(\CU|RAA [0]),
	.datad(\DP|Reg|regfile~13_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~295_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~295 .lut_mask = 16'hE5E0;
defparam \DP|Reg|regfile~295 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile~61 (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|Reg|regfile~307_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile~61_regout ));

cycloneii_lcell_comb \DP|Reg|regfile~296 (
// Equation(s):
// \DP|Reg|regfile~296_combout  = (\CU|RAA [1] & ((\DP|Reg|regfile~295_combout  & ((\DP|Reg|regfile~61_regout ))) # (!\DP|Reg|regfile~295_combout  & (\DP|Reg|regfile~45_regout )))) # (!\CU|RAA [1] & (((\DP|Reg|regfile~295_combout ))))

	.dataa(\DP|Reg|regfile~45_regout ),
	.datab(\CU|RAA [1]),
	.datac(\DP|Reg|regfile~295_combout ),
	.datad(\DP|Reg|regfile~61_regout ),
	.cin(gnd),
	.combout(\DP|Reg|regfile~296_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|regfile~296 .lut_mask = 16'hF838;
defparam \DP|Reg|regfile~296 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux3~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux3~7_combout  = (\DP|ALU1|mux16_1|Mux13~2_combout  & (((\DP|ALU1|mux16_1|Mux13~0_combout )))) # (!\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|ALU1|mux16_1|Mux13~0_combout  & (\DP|Reg|regfile~296_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~0_combout  & ((\DP|Reg|regfile~290_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datab(\DP|Reg|regfile~296_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~0_combout ),
	.datad(\DP|Reg|regfile~290_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux3~7 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux3~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux3~8_combout  = (\DP|ALU1|mux16_1|Mux13~2_combout  & ((\DP|ALU1|mux16_1|Mux3~7_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT12 ))) # (!\DP|ALU1|mux16_1|Mux3~7_combout  & (\DP|ALU1|mux16_1|Mux3~6_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~2_combout  & (((\DP|ALU1|mux16_1|Mux3~7_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux3~6_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~2_combout ),
	.datac(\DP|ALU1|mux16_1|Mux3~7_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux3~8 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux3~9 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux3~9_combout  = (\DP|ALU1|mux16_1|Mux13~3_combout  & (\DP|Reg|regfile~292_combout )) # (!\DP|ALU1|mux16_1|Mux13~3_combout  & ((\DP|ALU1|mux16_1|Mux3~8_combout )))

	.dataa(\DP|Reg|regfile~292_combout ),
	.datab(\DP|ALU1|mux16_1|Mux3~8_combout ),
	.datac(vcc),
	.datad(\DP|ALU1|mux16_1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux3~9 .lut_mask = 16'hAACC;
defparam \DP|ALU1|mux16_1|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal1~6 (
// Equation(s):
// \CU|Equal1~6_combout  = (\CU|Equal1~5_combout  & (!\DP|ALU1|mux16_1|Mux3~9_combout  & (!\DP|ALU1|mux16_1|Mux2~6_combout  & !\DP|ALU1|mux16_1|Mux1~6_combout )))

	.dataa(\CU|Equal1~5_combout ),
	.datab(\DP|ALU1|mux16_1|Mux3~9_combout ),
	.datac(\DP|ALU1|mux16_1|Mux2~6_combout ),
	.datad(\DP|ALU1|mux16_1|Mux1~6_combout ),
	.cin(gnd),
	.combout(\CU|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal1~6 .lut_mask = 16'h0002;
defparam \CU|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Selector2~0 (
// Equation(s):
// \CU|Selector2~0_combout  = (\CU|c_state.state2~regout  & (((\CU|c_state.state4~regout  & !\CU|Equal1~6_combout )) # (!\CU|Equal0~4_combout ))) # (!\CU|c_state.state2~regout  & (\CU|c_state.state4~regout  & ((!\CU|Equal1~6_combout ))))

	.dataa(\CU|c_state.state2~regout ),
	.datab(\CU|c_state.state4~regout ),
	.datac(\CU|Equal0~4_combout ),
	.datad(\CU|Equal1~6_combout ),
	.cin(gnd),
	.combout(\CU|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector2~0 .lut_mask = 16'h0ACE;
defparam \CU|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CU|c_state.state3 (
	.clk(\CLK~combout ),
	.datain(\CU|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|c_state.state3~regout ));

cycloneii_lcell_comb \CU|S_ALU1[2] (
// Equation(s):
// \CU|S_ALU1 [2] = (\CU|RAA~0_combout  & ((\CU|S_ALU1 [2]))) # (!\CU|RAA~0_combout  & (!\CU|c_state.state3~regout ))

	.dataa(vcc),
	.datab(\CU|c_state.state3~regout ),
	.datac(\CU|S_ALU1 [2]),
	.datad(\CU|RAA~0_combout ),
	.cin(gnd),
	.combout(\CU|S_ALU1 [2]),
	.cout());
// synopsys translate_off
defparam \CU|S_ALU1[2] .lut_mask = 16'hF033;
defparam \CU|S_ALU1[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~5_combout  = (\CU|S_ALU1 [0] & ((\DP|Reg|regfile~257_combout ) # (\DP|Reg|regfile~260_combout  $ (\CU|S_ALU1 [1])))) # (!\CU|S_ALU1 [0] & (((\CU|S_ALU1 [1]))))

	.dataa(\CU|S_ALU1 [0]),
	.datab(\DP|Reg|regfile~260_combout ),
	.datac(\DP|Reg|regfile~257_combout ),
	.datad(\CU|S_ALU1 [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~5 .lut_mask = 16'hF7A8;
defparam \DP|ALU1|mux16_1|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~6_combout  = (\DP|Reg|regfile~260_combout  & ((\DP|Reg|regfile~257_combout  & ((\CU|S_ALU1 [0]) # (!\CU|S_ALU1 [1]))) # (!\DP|Reg|regfile~257_combout  & ((\CU|S_ALU1 [1]))))) # (!\DP|Reg|regfile~260_combout  & 
// (\DP|Reg|regfile~257_combout  & ((\CU|S_ALU1 [1]) # (!\CU|S_ALU1 [0]))))

	.dataa(\CU|S_ALU1 [0]),
	.datab(\DP|Reg|regfile~260_combout ),
	.datac(\DP|Reg|regfile~257_combout ),
	.datad(\CU|S_ALU1 [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~6 .lut_mask = 16'hBCD0;
defparam \DP|ALU1|mux16_1|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~7_combout  = \DP|ALU1|mux16_1|Mux15~6_combout  $ (((\CU|S_ALU1 [2] & (\CU|Cin~combout  $ (\DP|ALU1|mux16_1|Mux15~5_combout )))))

	.dataa(\CU|Cin~combout ),
	.datab(\CU|S_ALU1 [2]),
	.datac(\DP|ALU1|mux16_1|Mux15~5_combout ),
	.datad(\DP|ALU1|mux16_1|Mux15~6_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~7 .lut_mask = 16'hB748;
defparam \DP|ALU1|mux16_1|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~8_combout  = (\CU|RAB [1] & (\DP|ALU1|mux16_1|Mux15~4_combout )) # (!\CU|RAB [1] & ((\DP|ALU1|mux16_1|Mux15~7_combout )))

	.dataa(\DP|ALU1|mux16_1|Mux15~4_combout ),
	.datab(\DP|ALU1|mux16_1|Mux15~7_combout ),
	.datac(vcc),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~8 .lut_mask = 16'hAACC;
defparam \DP|ALU1|mux16_1|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg1|data_out[0] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux15~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state5~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [0]));

cycloneii_lcell_ff \DP|Reg1|data_out[1] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux14~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state5~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [1]));

cycloneii_lcell_ff \DP|Reg1|data_out[2] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux13~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state5~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [2]));

cycloneii_lcell_ff \DP|Reg1|data_out[3] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux12~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state5~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [3]));

cycloneii_lcell_ff \DP|Reg1|data_out[4] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux11~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state5~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [4]));

cycloneii_lcell_ff \DP|Reg1|data_out[5] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux10~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state5~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [5]));

cycloneii_lcell_ff \DP|Reg1|data_out[6] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux9~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state5~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [6]));

cycloneii_lcell_ff \DP|Reg1|data_out[7] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux8~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state5~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [7]));

cycloneii_lcell_ff \DP|Reg1|data_out[8] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux7~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state5~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [8]));

cycloneii_lcell_ff \DP|Reg1|data_out[9] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux6~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state5~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [9]));

cycloneii_lcell_ff \DP|Reg1|data_out[10] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux5~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state5~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [10]));

cycloneii_lcell_ff \DP|Reg1|data_out[11] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux4~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state5~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [11]));

cycloneii_lcell_ff \DP|Reg1|data_out[12] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux3~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state5~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [12]));

cycloneii_lcell_ff \DP|Reg1|data_out[13] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux2~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state5~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [13]));

cycloneii_lcell_ff \DP|Reg1|data_out[14] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state5~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [14]));

cycloneii_lcell_ff \DP|Reg1|data_out[15] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux0~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state5~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [15]));

cycloneii_io \Out[0]~I (
	.datain(\DP|Reg1|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[0]));
// synopsys translate_off
defparam \Out[0]~I .input_async_reset = "none";
defparam \Out[0]~I .input_power_up = "low";
defparam \Out[0]~I .input_register_mode = "none";
defparam \Out[0]~I .input_sync_reset = "none";
defparam \Out[0]~I .oe_async_reset = "none";
defparam \Out[0]~I .oe_power_up = "low";
defparam \Out[0]~I .oe_register_mode = "none";
defparam \Out[0]~I .oe_sync_reset = "none";
defparam \Out[0]~I .operation_mode = "output";
defparam \Out[0]~I .output_async_reset = "none";
defparam \Out[0]~I .output_power_up = "low";
defparam \Out[0]~I .output_register_mode = "none";
defparam \Out[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[1]~I (
	.datain(\DP|Reg1|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[1]));
// synopsys translate_off
defparam \Out[1]~I .input_async_reset = "none";
defparam \Out[1]~I .input_power_up = "low";
defparam \Out[1]~I .input_register_mode = "none";
defparam \Out[1]~I .input_sync_reset = "none";
defparam \Out[1]~I .oe_async_reset = "none";
defparam \Out[1]~I .oe_power_up = "low";
defparam \Out[1]~I .oe_register_mode = "none";
defparam \Out[1]~I .oe_sync_reset = "none";
defparam \Out[1]~I .operation_mode = "output";
defparam \Out[1]~I .output_async_reset = "none";
defparam \Out[1]~I .output_power_up = "low";
defparam \Out[1]~I .output_register_mode = "none";
defparam \Out[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[2]~I (
	.datain(\DP|Reg1|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[2]));
// synopsys translate_off
defparam \Out[2]~I .input_async_reset = "none";
defparam \Out[2]~I .input_power_up = "low";
defparam \Out[2]~I .input_register_mode = "none";
defparam \Out[2]~I .input_sync_reset = "none";
defparam \Out[2]~I .oe_async_reset = "none";
defparam \Out[2]~I .oe_power_up = "low";
defparam \Out[2]~I .oe_register_mode = "none";
defparam \Out[2]~I .oe_sync_reset = "none";
defparam \Out[2]~I .operation_mode = "output";
defparam \Out[2]~I .output_async_reset = "none";
defparam \Out[2]~I .output_power_up = "low";
defparam \Out[2]~I .output_register_mode = "none";
defparam \Out[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[3]~I (
	.datain(\DP|Reg1|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[3]));
// synopsys translate_off
defparam \Out[3]~I .input_async_reset = "none";
defparam \Out[3]~I .input_power_up = "low";
defparam \Out[3]~I .input_register_mode = "none";
defparam \Out[3]~I .input_sync_reset = "none";
defparam \Out[3]~I .oe_async_reset = "none";
defparam \Out[3]~I .oe_power_up = "low";
defparam \Out[3]~I .oe_register_mode = "none";
defparam \Out[3]~I .oe_sync_reset = "none";
defparam \Out[3]~I .operation_mode = "output";
defparam \Out[3]~I .output_async_reset = "none";
defparam \Out[3]~I .output_power_up = "low";
defparam \Out[3]~I .output_register_mode = "none";
defparam \Out[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[4]~I (
	.datain(\DP|Reg1|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[4]));
// synopsys translate_off
defparam \Out[4]~I .input_async_reset = "none";
defparam \Out[4]~I .input_power_up = "low";
defparam \Out[4]~I .input_register_mode = "none";
defparam \Out[4]~I .input_sync_reset = "none";
defparam \Out[4]~I .oe_async_reset = "none";
defparam \Out[4]~I .oe_power_up = "low";
defparam \Out[4]~I .oe_register_mode = "none";
defparam \Out[4]~I .oe_sync_reset = "none";
defparam \Out[4]~I .operation_mode = "output";
defparam \Out[4]~I .output_async_reset = "none";
defparam \Out[4]~I .output_power_up = "low";
defparam \Out[4]~I .output_register_mode = "none";
defparam \Out[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[5]~I (
	.datain(\DP|Reg1|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[5]));
// synopsys translate_off
defparam \Out[5]~I .input_async_reset = "none";
defparam \Out[5]~I .input_power_up = "low";
defparam \Out[5]~I .input_register_mode = "none";
defparam \Out[5]~I .input_sync_reset = "none";
defparam \Out[5]~I .oe_async_reset = "none";
defparam \Out[5]~I .oe_power_up = "low";
defparam \Out[5]~I .oe_register_mode = "none";
defparam \Out[5]~I .oe_sync_reset = "none";
defparam \Out[5]~I .operation_mode = "output";
defparam \Out[5]~I .output_async_reset = "none";
defparam \Out[5]~I .output_power_up = "low";
defparam \Out[5]~I .output_register_mode = "none";
defparam \Out[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[6]~I (
	.datain(\DP|Reg1|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[6]));
// synopsys translate_off
defparam \Out[6]~I .input_async_reset = "none";
defparam \Out[6]~I .input_power_up = "low";
defparam \Out[6]~I .input_register_mode = "none";
defparam \Out[6]~I .input_sync_reset = "none";
defparam \Out[6]~I .oe_async_reset = "none";
defparam \Out[6]~I .oe_power_up = "low";
defparam \Out[6]~I .oe_register_mode = "none";
defparam \Out[6]~I .oe_sync_reset = "none";
defparam \Out[6]~I .operation_mode = "output";
defparam \Out[6]~I .output_async_reset = "none";
defparam \Out[6]~I .output_power_up = "low";
defparam \Out[6]~I .output_register_mode = "none";
defparam \Out[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[7]~I (
	.datain(\DP|Reg1|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[7]));
// synopsys translate_off
defparam \Out[7]~I .input_async_reset = "none";
defparam \Out[7]~I .input_power_up = "low";
defparam \Out[7]~I .input_register_mode = "none";
defparam \Out[7]~I .input_sync_reset = "none";
defparam \Out[7]~I .oe_async_reset = "none";
defparam \Out[7]~I .oe_power_up = "low";
defparam \Out[7]~I .oe_register_mode = "none";
defparam \Out[7]~I .oe_sync_reset = "none";
defparam \Out[7]~I .operation_mode = "output";
defparam \Out[7]~I .output_async_reset = "none";
defparam \Out[7]~I .output_power_up = "low";
defparam \Out[7]~I .output_register_mode = "none";
defparam \Out[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[8]~I (
	.datain(\DP|Reg1|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[8]));
// synopsys translate_off
defparam \Out[8]~I .input_async_reset = "none";
defparam \Out[8]~I .input_power_up = "low";
defparam \Out[8]~I .input_register_mode = "none";
defparam \Out[8]~I .input_sync_reset = "none";
defparam \Out[8]~I .oe_async_reset = "none";
defparam \Out[8]~I .oe_power_up = "low";
defparam \Out[8]~I .oe_register_mode = "none";
defparam \Out[8]~I .oe_sync_reset = "none";
defparam \Out[8]~I .operation_mode = "output";
defparam \Out[8]~I .output_async_reset = "none";
defparam \Out[8]~I .output_power_up = "low";
defparam \Out[8]~I .output_register_mode = "none";
defparam \Out[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[9]~I (
	.datain(\DP|Reg1|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[9]));
// synopsys translate_off
defparam \Out[9]~I .input_async_reset = "none";
defparam \Out[9]~I .input_power_up = "low";
defparam \Out[9]~I .input_register_mode = "none";
defparam \Out[9]~I .input_sync_reset = "none";
defparam \Out[9]~I .oe_async_reset = "none";
defparam \Out[9]~I .oe_power_up = "low";
defparam \Out[9]~I .oe_register_mode = "none";
defparam \Out[9]~I .oe_sync_reset = "none";
defparam \Out[9]~I .operation_mode = "output";
defparam \Out[9]~I .output_async_reset = "none";
defparam \Out[9]~I .output_power_up = "low";
defparam \Out[9]~I .output_register_mode = "none";
defparam \Out[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[10]~I (
	.datain(\DP|Reg1|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[10]));
// synopsys translate_off
defparam \Out[10]~I .input_async_reset = "none";
defparam \Out[10]~I .input_power_up = "low";
defparam \Out[10]~I .input_register_mode = "none";
defparam \Out[10]~I .input_sync_reset = "none";
defparam \Out[10]~I .oe_async_reset = "none";
defparam \Out[10]~I .oe_power_up = "low";
defparam \Out[10]~I .oe_register_mode = "none";
defparam \Out[10]~I .oe_sync_reset = "none";
defparam \Out[10]~I .operation_mode = "output";
defparam \Out[10]~I .output_async_reset = "none";
defparam \Out[10]~I .output_power_up = "low";
defparam \Out[10]~I .output_register_mode = "none";
defparam \Out[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[11]~I (
	.datain(\DP|Reg1|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[11]));
// synopsys translate_off
defparam \Out[11]~I .input_async_reset = "none";
defparam \Out[11]~I .input_power_up = "low";
defparam \Out[11]~I .input_register_mode = "none";
defparam \Out[11]~I .input_sync_reset = "none";
defparam \Out[11]~I .oe_async_reset = "none";
defparam \Out[11]~I .oe_power_up = "low";
defparam \Out[11]~I .oe_register_mode = "none";
defparam \Out[11]~I .oe_sync_reset = "none";
defparam \Out[11]~I .operation_mode = "output";
defparam \Out[11]~I .output_async_reset = "none";
defparam \Out[11]~I .output_power_up = "low";
defparam \Out[11]~I .output_register_mode = "none";
defparam \Out[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[12]~I (
	.datain(\DP|Reg1|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[12]));
// synopsys translate_off
defparam \Out[12]~I .input_async_reset = "none";
defparam \Out[12]~I .input_power_up = "low";
defparam \Out[12]~I .input_register_mode = "none";
defparam \Out[12]~I .input_sync_reset = "none";
defparam \Out[12]~I .oe_async_reset = "none";
defparam \Out[12]~I .oe_power_up = "low";
defparam \Out[12]~I .oe_register_mode = "none";
defparam \Out[12]~I .oe_sync_reset = "none";
defparam \Out[12]~I .operation_mode = "output";
defparam \Out[12]~I .output_async_reset = "none";
defparam \Out[12]~I .output_power_up = "low";
defparam \Out[12]~I .output_register_mode = "none";
defparam \Out[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[13]~I (
	.datain(\DP|Reg1|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[13]));
// synopsys translate_off
defparam \Out[13]~I .input_async_reset = "none";
defparam \Out[13]~I .input_power_up = "low";
defparam \Out[13]~I .input_register_mode = "none";
defparam \Out[13]~I .input_sync_reset = "none";
defparam \Out[13]~I .oe_async_reset = "none";
defparam \Out[13]~I .oe_power_up = "low";
defparam \Out[13]~I .oe_register_mode = "none";
defparam \Out[13]~I .oe_sync_reset = "none";
defparam \Out[13]~I .operation_mode = "output";
defparam \Out[13]~I .output_async_reset = "none";
defparam \Out[13]~I .output_power_up = "low";
defparam \Out[13]~I .output_register_mode = "none";
defparam \Out[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[14]~I (
	.datain(\DP|Reg1|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[14]));
// synopsys translate_off
defparam \Out[14]~I .input_async_reset = "none";
defparam \Out[14]~I .input_power_up = "low";
defparam \Out[14]~I .input_register_mode = "none";
defparam \Out[14]~I .input_sync_reset = "none";
defparam \Out[14]~I .oe_async_reset = "none";
defparam \Out[14]~I .oe_power_up = "low";
defparam \Out[14]~I .oe_register_mode = "none";
defparam \Out[14]~I .oe_sync_reset = "none";
defparam \Out[14]~I .operation_mode = "output";
defparam \Out[14]~I .output_async_reset = "none";
defparam \Out[14]~I .output_power_up = "low";
defparam \Out[14]~I .output_register_mode = "none";
defparam \Out[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[15]~I (
	.datain(\DP|Reg1|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[15]));
// synopsys translate_off
defparam \Out[15]~I .input_async_reset = "none";
defparam \Out[15]~I .input_power_up = "low";
defparam \Out[15]~I .input_register_mode = "none";
defparam \Out[15]~I .input_sync_reset = "none";
defparam \Out[15]~I .oe_async_reset = "none";
defparam \Out[15]~I .oe_power_up = "low";
defparam \Out[15]~I .oe_register_mode = "none";
defparam \Out[15]~I .oe_sync_reset = "none";
defparam \Out[15]~I .operation_mode = "output";
defparam \Out[15]~I .output_async_reset = "none";
defparam \Out[15]~I .output_power_up = "low";
defparam \Out[15]~I .output_register_mode = "none";
defparam \Out[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Done~I (
	.datain(\CU|c_state.state5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Done));
// synopsys translate_off
defparam \Done~I .input_async_reset = "none";
defparam \Done~I .input_power_up = "low";
defparam \Done~I .input_register_mode = "none";
defparam \Done~I .input_sync_reset = "none";
defparam \Done~I .oe_async_reset = "none";
defparam \Done~I .oe_power_up = "low";
defparam \Done~I .oe_register_mode = "none";
defparam \Done~I .oe_sync_reset = "none";
defparam \Done~I .operation_mode = "output";
defparam \Done~I .output_async_reset = "none";
defparam \Done~I .output_power_up = "low";
defparam \Done~I .output_register_mode = "none";
defparam \Done~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[0]~I (
	.datain(\DP|Mux2_1|muxout[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[0]));
// synopsys translate_off
defparam \Datapath[0]~I .input_async_reset = "none";
defparam \Datapath[0]~I .input_power_up = "low";
defparam \Datapath[0]~I .input_register_mode = "none";
defparam \Datapath[0]~I .input_sync_reset = "none";
defparam \Datapath[0]~I .oe_async_reset = "none";
defparam \Datapath[0]~I .oe_power_up = "low";
defparam \Datapath[0]~I .oe_register_mode = "none";
defparam \Datapath[0]~I .oe_sync_reset = "none";
defparam \Datapath[0]~I .operation_mode = "output";
defparam \Datapath[0]~I .output_async_reset = "none";
defparam \Datapath[0]~I .output_power_up = "low";
defparam \Datapath[0]~I .output_register_mode = "none";
defparam \Datapath[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[1]~I (
	.datain(\DP|Mux2_1|muxout[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[1]));
// synopsys translate_off
defparam \Datapath[1]~I .input_async_reset = "none";
defparam \Datapath[1]~I .input_power_up = "low";
defparam \Datapath[1]~I .input_register_mode = "none";
defparam \Datapath[1]~I .input_sync_reset = "none";
defparam \Datapath[1]~I .oe_async_reset = "none";
defparam \Datapath[1]~I .oe_power_up = "low";
defparam \Datapath[1]~I .oe_register_mode = "none";
defparam \Datapath[1]~I .oe_sync_reset = "none";
defparam \Datapath[1]~I .operation_mode = "output";
defparam \Datapath[1]~I .output_async_reset = "none";
defparam \Datapath[1]~I .output_power_up = "low";
defparam \Datapath[1]~I .output_register_mode = "none";
defparam \Datapath[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[2]~I (
	.datain(\DP|Mux2_1|muxout[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[2]));
// synopsys translate_off
defparam \Datapath[2]~I .input_async_reset = "none";
defparam \Datapath[2]~I .input_power_up = "low";
defparam \Datapath[2]~I .input_register_mode = "none";
defparam \Datapath[2]~I .input_sync_reset = "none";
defparam \Datapath[2]~I .oe_async_reset = "none";
defparam \Datapath[2]~I .oe_power_up = "low";
defparam \Datapath[2]~I .oe_register_mode = "none";
defparam \Datapath[2]~I .oe_sync_reset = "none";
defparam \Datapath[2]~I .operation_mode = "output";
defparam \Datapath[2]~I .output_async_reset = "none";
defparam \Datapath[2]~I .output_power_up = "low";
defparam \Datapath[2]~I .output_register_mode = "none";
defparam \Datapath[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[3]~I (
	.datain(\DP|Mux2_1|muxout[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[3]));
// synopsys translate_off
defparam \Datapath[3]~I .input_async_reset = "none";
defparam \Datapath[3]~I .input_power_up = "low";
defparam \Datapath[3]~I .input_register_mode = "none";
defparam \Datapath[3]~I .input_sync_reset = "none";
defparam \Datapath[3]~I .oe_async_reset = "none";
defparam \Datapath[3]~I .oe_power_up = "low";
defparam \Datapath[3]~I .oe_register_mode = "none";
defparam \Datapath[3]~I .oe_sync_reset = "none";
defparam \Datapath[3]~I .operation_mode = "output";
defparam \Datapath[3]~I .output_async_reset = "none";
defparam \Datapath[3]~I .output_power_up = "low";
defparam \Datapath[3]~I .output_register_mode = "none";
defparam \Datapath[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[4]~I (
	.datain(\DP|Mux2_1|muxout[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[4]));
// synopsys translate_off
defparam \Datapath[4]~I .input_async_reset = "none";
defparam \Datapath[4]~I .input_power_up = "low";
defparam \Datapath[4]~I .input_register_mode = "none";
defparam \Datapath[4]~I .input_sync_reset = "none";
defparam \Datapath[4]~I .oe_async_reset = "none";
defparam \Datapath[4]~I .oe_power_up = "low";
defparam \Datapath[4]~I .oe_register_mode = "none";
defparam \Datapath[4]~I .oe_sync_reset = "none";
defparam \Datapath[4]~I .operation_mode = "output";
defparam \Datapath[4]~I .output_async_reset = "none";
defparam \Datapath[4]~I .output_power_up = "low";
defparam \Datapath[4]~I .output_register_mode = "none";
defparam \Datapath[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[5]~I (
	.datain(\DP|Mux2_1|muxout[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[5]));
// synopsys translate_off
defparam \Datapath[5]~I .input_async_reset = "none";
defparam \Datapath[5]~I .input_power_up = "low";
defparam \Datapath[5]~I .input_register_mode = "none";
defparam \Datapath[5]~I .input_sync_reset = "none";
defparam \Datapath[5]~I .oe_async_reset = "none";
defparam \Datapath[5]~I .oe_power_up = "low";
defparam \Datapath[5]~I .oe_register_mode = "none";
defparam \Datapath[5]~I .oe_sync_reset = "none";
defparam \Datapath[5]~I .operation_mode = "output";
defparam \Datapath[5]~I .output_async_reset = "none";
defparam \Datapath[5]~I .output_power_up = "low";
defparam \Datapath[5]~I .output_register_mode = "none";
defparam \Datapath[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[6]~I (
	.datain(\DP|Mux2_1|muxout[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[6]));
// synopsys translate_off
defparam \Datapath[6]~I .input_async_reset = "none";
defparam \Datapath[6]~I .input_power_up = "low";
defparam \Datapath[6]~I .input_register_mode = "none";
defparam \Datapath[6]~I .input_sync_reset = "none";
defparam \Datapath[6]~I .oe_async_reset = "none";
defparam \Datapath[6]~I .oe_power_up = "low";
defparam \Datapath[6]~I .oe_register_mode = "none";
defparam \Datapath[6]~I .oe_sync_reset = "none";
defparam \Datapath[6]~I .operation_mode = "output";
defparam \Datapath[6]~I .output_async_reset = "none";
defparam \Datapath[6]~I .output_power_up = "low";
defparam \Datapath[6]~I .output_register_mode = "none";
defparam \Datapath[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[7]~I (
	.datain(\DP|Mux2_1|muxout[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[7]));
// synopsys translate_off
defparam \Datapath[7]~I .input_async_reset = "none";
defparam \Datapath[7]~I .input_power_up = "low";
defparam \Datapath[7]~I .input_register_mode = "none";
defparam \Datapath[7]~I .input_sync_reset = "none";
defparam \Datapath[7]~I .oe_async_reset = "none";
defparam \Datapath[7]~I .oe_power_up = "low";
defparam \Datapath[7]~I .oe_register_mode = "none";
defparam \Datapath[7]~I .oe_sync_reset = "none";
defparam \Datapath[7]~I .operation_mode = "output";
defparam \Datapath[7]~I .output_async_reset = "none";
defparam \Datapath[7]~I .output_power_up = "low";
defparam \Datapath[7]~I .output_register_mode = "none";
defparam \Datapath[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[8]~I (
	.datain(\DP|Mux2_1|muxout[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[8]));
// synopsys translate_off
defparam \Datapath[8]~I .input_async_reset = "none";
defparam \Datapath[8]~I .input_power_up = "low";
defparam \Datapath[8]~I .input_register_mode = "none";
defparam \Datapath[8]~I .input_sync_reset = "none";
defparam \Datapath[8]~I .oe_async_reset = "none";
defparam \Datapath[8]~I .oe_power_up = "low";
defparam \Datapath[8]~I .oe_register_mode = "none";
defparam \Datapath[8]~I .oe_sync_reset = "none";
defparam \Datapath[8]~I .operation_mode = "output";
defparam \Datapath[8]~I .output_async_reset = "none";
defparam \Datapath[8]~I .output_power_up = "low";
defparam \Datapath[8]~I .output_register_mode = "none";
defparam \Datapath[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[9]~I (
	.datain(\DP|Mux2_1|muxout[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[9]));
// synopsys translate_off
defparam \Datapath[9]~I .input_async_reset = "none";
defparam \Datapath[9]~I .input_power_up = "low";
defparam \Datapath[9]~I .input_register_mode = "none";
defparam \Datapath[9]~I .input_sync_reset = "none";
defparam \Datapath[9]~I .oe_async_reset = "none";
defparam \Datapath[9]~I .oe_power_up = "low";
defparam \Datapath[9]~I .oe_register_mode = "none";
defparam \Datapath[9]~I .oe_sync_reset = "none";
defparam \Datapath[9]~I .operation_mode = "output";
defparam \Datapath[9]~I .output_async_reset = "none";
defparam \Datapath[9]~I .output_power_up = "low";
defparam \Datapath[9]~I .output_register_mode = "none";
defparam \Datapath[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[10]~I (
	.datain(\DP|Mux2_1|muxout[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[10]));
// synopsys translate_off
defparam \Datapath[10]~I .input_async_reset = "none";
defparam \Datapath[10]~I .input_power_up = "low";
defparam \Datapath[10]~I .input_register_mode = "none";
defparam \Datapath[10]~I .input_sync_reset = "none";
defparam \Datapath[10]~I .oe_async_reset = "none";
defparam \Datapath[10]~I .oe_power_up = "low";
defparam \Datapath[10]~I .oe_register_mode = "none";
defparam \Datapath[10]~I .oe_sync_reset = "none";
defparam \Datapath[10]~I .operation_mode = "output";
defparam \Datapath[10]~I .output_async_reset = "none";
defparam \Datapath[10]~I .output_power_up = "low";
defparam \Datapath[10]~I .output_register_mode = "none";
defparam \Datapath[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[11]~I (
	.datain(\DP|Mux2_1|muxout[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[11]));
// synopsys translate_off
defparam \Datapath[11]~I .input_async_reset = "none";
defparam \Datapath[11]~I .input_power_up = "low";
defparam \Datapath[11]~I .input_register_mode = "none";
defparam \Datapath[11]~I .input_sync_reset = "none";
defparam \Datapath[11]~I .oe_async_reset = "none";
defparam \Datapath[11]~I .oe_power_up = "low";
defparam \Datapath[11]~I .oe_register_mode = "none";
defparam \Datapath[11]~I .oe_sync_reset = "none";
defparam \Datapath[11]~I .operation_mode = "output";
defparam \Datapath[11]~I .output_async_reset = "none";
defparam \Datapath[11]~I .output_power_up = "low";
defparam \Datapath[11]~I .output_register_mode = "none";
defparam \Datapath[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[12]~I (
	.datain(\DP|Mux2_1|muxout[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[12]));
// synopsys translate_off
defparam \Datapath[12]~I .input_async_reset = "none";
defparam \Datapath[12]~I .input_power_up = "low";
defparam \Datapath[12]~I .input_register_mode = "none";
defparam \Datapath[12]~I .input_sync_reset = "none";
defparam \Datapath[12]~I .oe_async_reset = "none";
defparam \Datapath[12]~I .oe_power_up = "low";
defparam \Datapath[12]~I .oe_register_mode = "none";
defparam \Datapath[12]~I .oe_sync_reset = "none";
defparam \Datapath[12]~I .operation_mode = "output";
defparam \Datapath[12]~I .output_async_reset = "none";
defparam \Datapath[12]~I .output_power_up = "low";
defparam \Datapath[12]~I .output_register_mode = "none";
defparam \Datapath[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[13]~I (
	.datain(\DP|Mux2_1|muxout[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[13]));
// synopsys translate_off
defparam \Datapath[13]~I .input_async_reset = "none";
defparam \Datapath[13]~I .input_power_up = "low";
defparam \Datapath[13]~I .input_register_mode = "none";
defparam \Datapath[13]~I .input_sync_reset = "none";
defparam \Datapath[13]~I .oe_async_reset = "none";
defparam \Datapath[13]~I .oe_power_up = "low";
defparam \Datapath[13]~I .oe_register_mode = "none";
defparam \Datapath[13]~I .oe_sync_reset = "none";
defparam \Datapath[13]~I .operation_mode = "output";
defparam \Datapath[13]~I .output_async_reset = "none";
defparam \Datapath[13]~I .output_power_up = "low";
defparam \Datapath[13]~I .output_register_mode = "none";
defparam \Datapath[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[14]~I (
	.datain(\DP|Mux2_1|muxout[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[14]));
// synopsys translate_off
defparam \Datapath[14]~I .input_async_reset = "none";
defparam \Datapath[14]~I .input_power_up = "low";
defparam \Datapath[14]~I .input_register_mode = "none";
defparam \Datapath[14]~I .input_sync_reset = "none";
defparam \Datapath[14]~I .oe_async_reset = "none";
defparam \Datapath[14]~I .oe_power_up = "low";
defparam \Datapath[14]~I .oe_register_mode = "none";
defparam \Datapath[14]~I .oe_sync_reset = "none";
defparam \Datapath[14]~I .operation_mode = "output";
defparam \Datapath[14]~I .output_async_reset = "none";
defparam \Datapath[14]~I .output_power_up = "low";
defparam \Datapath[14]~I .output_register_mode = "none";
defparam \Datapath[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[15]~I (
	.datain(\DP|Mux2_1|muxout[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[15]));
// synopsys translate_off
defparam \Datapath[15]~I .input_async_reset = "none";
defparam \Datapath[15]~I .input_power_up = "low";
defparam \Datapath[15]~I .input_register_mode = "none";
defparam \Datapath[15]~I .input_sync_reset = "none";
defparam \Datapath[15]~I .oe_async_reset = "none";
defparam \Datapath[15]~I .oe_power_up = "low";
defparam \Datapath[15]~I .oe_register_mode = "none";
defparam \Datapath[15]~I .oe_sync_reset = "none";
defparam \Datapath[15]~I .operation_mode = "output";
defparam \Datapath[15]~I .output_async_reset = "none";
defparam \Datapath[15]~I .output_power_up = "low";
defparam \Datapath[15]~I .output_register_mode = "none";
defparam \Datapath[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
