// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module a0_Loop_sizeLoop_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        size_dout,
        size_empty_n,
        size_read,
        data1_dout,
        data1_empty_n,
        data1_read,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        threshold_dout,
        threshold_empty_n,
        threshold_read,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        data2_din,
        data2_full_n,
        data2_write
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_pp0_stage0 = 6'd2;
parameter    ap_ST_fsm_pp0_stage1 = 6'd4;
parameter    ap_ST_fsm_pp0_stage2 = 6'd8;
parameter    ap_ST_fsm_pp0_stage3 = 6'd16;
parameter    ap_ST_fsm_state40 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] size_dout;
input   size_empty_n;
output   size_read;
input  [31:0] data1_dout;
input   data1_empty_n;
output   data1_read;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] threshold_dout;
input   threshold_empty_n;
output   threshold_read;
input  [31:0] p_read4;
input  [31:0] p_read5;
input  [31:0] p_read6;
input  [31:0] p_read7;
input  [31:0] p_read8;
input  [31:0] p_read9;
input  [31:0] p_read10;
input  [31:0] p_read11;
input  [31:0] p_read12;
input  [31:0] p_read13;
input  [31:0] p_read14;
input  [31:0] p_read15;
output  [31:0] data2_din;
input   data2_full_n;
output   data2_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg size_read;
reg data1_read;
reg threshold_read;
reg data2_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    size_blk_n;
reg    data1_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] exitcond_i_i_reg_643;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg    threshold_blk_n;
reg    data2_blk_n;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] exitcond_i_i_reg_643_pp0_iter8_reg;
reg    ap_enable_reg_pp0_iter9;
reg   [0:0] exitcond_i_i_reg_643_pp0_iter9_reg;
reg   [31:0] i_1_i_i_reg_235;
wire   [31:0] grp_fu_282_p2;
reg   [31:0] reg_290;
reg    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state7_pp0_stage1_iter1;
wire    ap_block_state11_pp0_stage1_iter2;
wire    ap_block_state15_pp0_stage1_iter3;
wire    ap_block_state19_pp0_stage1_iter4;
wire    ap_block_state23_pp0_stage1_iter5;
wire    ap_block_state27_pp0_stage1_iter6;
wire    ap_block_state31_pp0_stage1_iter7;
wire    ap_block_state35_pp0_stage1_iter8;
reg    ap_block_state39_pp0_stage1_iter9;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state8_pp0_stage2_iter1;
wire    ap_block_state12_pp0_stage2_iter2;
wire    ap_block_state16_pp0_stage2_iter3;
wire    ap_block_state20_pp0_stage2_iter4;
wire    ap_block_state24_pp0_stage2_iter5;
wire    ap_block_state28_pp0_stage2_iter6;
wire    ap_block_state32_pp0_stage2_iter7;
reg    ap_block_state36_pp0_stage2_iter8;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state9_pp0_stage3_iter1;
wire    ap_block_state13_pp0_stage3_iter2;
wire    ap_block_state17_pp0_stage3_iter3;
wire    ap_block_state21_pp0_stage3_iter4;
wire    ap_block_state25_pp0_stage3_iter5;
wire    ap_block_state29_pp0_stage3_iter6;
wire    ap_block_state33_pp0_stage3_iter7;
reg    ap_block_state37_pp0_stage3_iter8;
reg    ap_block_pp0_stage3_11001;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state10_pp0_stage0_iter2;
wire    ap_block_state14_pp0_stage0_iter3;
wire    ap_block_state18_pp0_stage0_iter4;
wire    ap_block_state22_pp0_stage0_iter5;
wire    ap_block_state26_pp0_stage0_iter6;
wire    ap_block_state30_pp0_stage0_iter7;
wire    ap_block_state34_pp0_stage0_iter8;
reg    ap_block_state38_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_state1;
reg   [31:0] size_read_reg_623;
reg   [31:0] threshold_read_reg_628;
wire   [31:0] threshold_load_to_in_fu_295_p1;
reg   [31:0] threshold_load_to_in_reg_633;
wire   [0:0] notrhs1_fu_303_p2;
reg   [0:0] notrhs1_reg_638;
wire   [0:0] exitcond_i_i_fu_309_p2;
reg   [0:0] exitcond_i_i_reg_643_pp0_iter1_reg;
reg   [0:0] exitcond_i_i_reg_643_pp0_iter2_reg;
reg   [0:0] exitcond_i_i_reg_643_pp0_iter3_reg;
reg   [0:0] exitcond_i_i_reg_643_pp0_iter4_reg;
reg   [0:0] exitcond_i_i_reg_643_pp0_iter5_reg;
reg   [0:0] exitcond_i_i_reg_643_pp0_iter6_reg;
reg   [0:0] exitcond_i_i_reg_643_pp0_iter7_reg;
wire   [31:0] i_fu_314_p2;
reg   [31:0] i_reg_647;
wire   [0:0] tmp_5_fu_335_p2;
reg   [0:0] tmp_5_reg_652;
reg   [0:0] tmp_5_reg_652_pp0_iter1_reg;
reg   [0:0] tmp_5_reg_652_pp0_iter2_reg;
reg   [0:0] tmp_5_reg_652_pp0_iter3_reg;
reg   [0:0] tmp_5_reg_652_pp0_iter4_reg;
reg   [0:0] tmp_5_reg_652_pp0_iter5_reg;
reg   [0:0] tmp_5_reg_652_pp0_iter6_reg;
reg   [0:0] tmp_5_reg_652_pp0_iter7_reg;
reg   [31:0] data1_read_reg_660;
reg   [31:0] data1_read_1_reg_668;
reg   [31:0] data1_read_2_reg_676;
reg   [31:0] data1_read_3_reg_684;
wire   [31:0] grp_fu_266_p2;
reg   [31:0] tempVal_0_i_i_reg_692;
wire   [31:0] grp_fu_270_p2;
reg   [31:0] tempVal_1_i_i_reg_697;
wire   [31:0] grp_fu_274_p2;
reg   [31:0] tempVal_2_i_i_reg_702;
wire   [31:0] grp_fu_278_p2;
reg   [31:0] tempVal_3_i_i_reg_707;
reg   [31:0] tempVal_0_1_i_i_reg_712;
reg   [31:0] tempVal_0_1_i_i_reg_712_pp0_iter2_reg;
reg   [31:0] tempVal_1_1_i_i_reg_717;
reg   [31:0] tempVal_1_1_i_i_reg_717_pp0_iter2_reg;
reg   [31:0] tempVal_2_1_i_i_reg_722;
reg   [31:0] tempVal_2_1_i_i_reg_722_pp0_iter2_reg;
reg   [31:0] tempVal_3_1_i_i_reg_727;
reg   [31:0] tempVal_3_1_i_i_reg_727_pp0_iter2_reg;
reg   [31:0] tempVal_0_2_i_i_reg_732;
reg   [31:0] tempVal_0_2_i_i_reg_732_pp0_iter2_reg;
reg   [31:0] tempVal_0_2_i_i_reg_732_pp0_iter3_reg;
reg   [31:0] tempVal_1_2_i_i_reg_737;
reg   [31:0] tempVal_1_2_i_i_reg_737_pp0_iter2_reg;
reg   [31:0] tempVal_1_2_i_i_reg_737_pp0_iter3_reg;
reg   [31:0] tempVal_2_2_i_i_reg_742;
reg   [31:0] tempVal_2_2_i_i_reg_742_pp0_iter2_reg;
reg   [31:0] tempVal_2_2_i_i_reg_742_pp0_iter3_reg;
reg   [31:0] tempVal_3_2_i_i_reg_747;
reg   [31:0] tempVal_3_2_i_i_reg_747_pp0_iter2_reg;
reg   [31:0] tempVal_3_2_i_i_reg_747_pp0_iter3_reg;
reg   [31:0] tempVal_0_3_i_i_reg_752;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] tempVal_0_3_i_i_reg_752_pp0_iter3_reg;
reg   [31:0] tempVal_0_3_i_i_reg_752_pp0_iter4_reg;
reg   [31:0] tempVal_0_3_i_i_reg_752_pp0_iter5_reg;
reg   [31:0] tempVal_1_3_i_i_reg_757;
reg   [31:0] tempVal_1_3_i_i_reg_757_pp0_iter3_reg;
reg   [31:0] tempVal_1_3_i_i_reg_757_pp0_iter4_reg;
reg   [31:0] tempVal_1_3_i_i_reg_757_pp0_iter5_reg;
reg   [31:0] tempVal_2_3_i_i_reg_762;
reg   [31:0] tempVal_2_3_i_i_reg_762_pp0_iter3_reg;
reg   [31:0] tempVal_2_3_i_i_reg_762_pp0_iter4_reg;
reg   [31:0] tempVal_2_3_i_i_reg_762_pp0_iter5_reg;
reg   [31:0] tempVal_3_3_i_i_reg_767;
reg   [31:0] tempVal_3_3_i_i_reg_767_pp0_iter3_reg;
reg   [31:0] tempVal_3_3_i_i_reg_767_pp0_iter4_reg;
reg   [31:0] tempVal_3_3_i_i_reg_767_pp0_iter5_reg;
wire   [31:0] grp_fu_246_p2;
reg   [31:0] tmp_20_0_i_i_reg_772;
wire   [31:0] grp_fu_251_p2;
reg   [31:0] tmp_20_1_i_i_reg_777;
wire   [31:0] grp_fu_256_p2;
reg   [31:0] tmp_20_2_i_i_reg_782;
wire   [31:0] grp_fu_261_p2;
reg   [31:0] tmp_20_3_i_i_reg_787;
reg   [31:0] tmp_20_0_1_i_i_reg_792;
reg    ap_enable_reg_pp0_iter3;
reg   [31:0] tmp_20_1_1_i_i_reg_797;
reg   [31:0] tmp_20_2_1_i_i_reg_802;
reg   [31:0] tmp_20_3_1_i_i_reg_807;
reg   [31:0] tmp_20_0_2_i_i_reg_812;
reg    ap_enable_reg_pp0_iter5;
reg   [31:0] tmp_20_1_2_i_i_reg_817;
reg   [31:0] tmp_20_2_2_i_i_reg_822;
reg   [31:0] tmp_20_3_2_i_i_reg_827;
reg   [31:0] tmp_20_0_3_i_i_reg_832;
reg    ap_enable_reg_pp0_iter6;
reg   [31:0] tmp_20_0_3_i_i_reg_832_pp0_iter7_reg;
reg   [31:0] tmp_20_1_3_i_i_reg_839;
reg   [31:0] tmp_20_1_3_i_i_reg_839_pp0_iter7_reg;
reg   [31:0] tmp_20_2_3_i_i_reg_846;
reg   [31:0] tmp_20_2_3_i_i_reg_846_pp0_iter7_reg;
reg   [31:0] tmp_20_3_3_i_i_reg_853;
reg   [31:0] tmp_20_3_3_i_i_reg_853_pp0_iter7_reg;
wire   [0:0] grp_fu_286_p2;
reg   [0:0] tmp_7_reg_860;
reg   [0:0] tmp_12_reg_865;
reg   [0:0] tmp_18_reg_870;
reg    ap_enable_reg_pp0_iter7;
wire   [0:0] tmp_26_fu_430_p2;
reg   [0:0] tmp_26_reg_875;
wire   [0:0] tmp_19_fu_476_p2;
reg   [0:0] tmp_19_reg_880;
wire   [0:0] notlhs6_fu_498_p2;
reg   [0:0] notlhs6_reg_885;
wire   [0:0] notrhs6_fu_504_p2;
reg   [0:0] notrhs6_reg_890;
reg   [0:0] tmp_24_reg_895;
wire   [31:0] tmp_i_i_8_fu_534_p3;
reg   [31:0] tmp_i_i_8_reg_900;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] ap_phi_mux_i_1_i_i_phi_fu_239_p4;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage1_01001;
reg   [31:0] grp_fu_246_p0;
reg   [31:0] grp_fu_246_p1;
reg   [31:0] grp_fu_251_p0;
reg   [31:0] grp_fu_251_p1;
reg   [31:0] grp_fu_256_p0;
reg   [31:0] grp_fu_256_p1;
reg   [31:0] grp_fu_261_p0;
reg   [31:0] grp_fu_261_p1;
reg   [31:0] grp_fu_266_p0;
reg   [31:0] grp_fu_266_p1;
reg   [31:0] grp_fu_270_p0;
reg   [31:0] grp_fu_270_p1;
reg   [31:0] grp_fu_274_p0;
reg   [31:0] grp_fu_274_p1;
reg   [31:0] grp_fu_278_p0;
reg   [31:0] grp_fu_278_p1;
reg   [31:0] grp_fu_282_p0;
reg   [31:0] grp_fu_282_p1;
reg   [31:0] grp_fu_286_p0;
wire   [22:0] tmp_1_fu_299_p1;
wire   [7:0] tmp_2_fu_320_p4;
wire   [0:0] notlhs1_fu_329_p2;
wire   [31:0] tmp_20_0_3_i_i_to_in_fu_340_p1;
wire   [7:0] tmp_fu_343_p4;
wire   [22:0] tmp_3_fu_353_p1;
wire   [0:0] notrhs_fu_363_p2;
wire   [0:0] notlhs_fu_357_p2;
wire   [0:0] tmp_4_fu_369_p2;
wire   [0:0] tmp_6_fu_375_p2;
wire   [31:0] tmp_20_1_3_i_i_to_in_fu_385_p1;
wire   [7:0] tmp_9_fu_388_p4;
wire   [22:0] tmp_11_fu_398_p1;
wire   [0:0] notrhs2_fu_408_p2;
wire   [0:0] notlhs2_fu_402_p2;
wire   [0:0] tmp_s_fu_414_p2;
wire   [0:0] tmp_10_fu_420_p2;
wire   [0:0] tmp_13_fu_425_p2;
wire   [0:0] tmp_8_fu_380_p2;
wire   [31:0] tmp_20_2_3_i_i_to_in_fu_436_p1;
wire   [7:0] tmp_14_fu_439_p4;
wire   [22:0] tmp_15_fu_449_p1;
wire   [0:0] notrhs4_fu_459_p2;
wire   [0:0] notlhs4_fu_453_p2;
wire   [0:0] tmp_16_fu_465_p2;
wire   [0:0] tmp_17_fu_471_p2;
wire   [31:0] tmp_20_3_3_i_i_to_in_fu_481_p1;
wire   [7:0] tmp_20_fu_484_p4;
wire   [22:0] tmp_21_fu_494_p1;
wire   [0:0] tmp_22_fu_510_p2;
wire   [0:0] tmp_23_fu_514_p2;
wire   [0:0] tmp_25_fu_519_p2;
wire   [0:0] tmp_27_fu_524_p2;
wire   [0:0] tmp_28_fu_529_p2;
reg    grp_fu_246_ce;
reg    grp_fu_251_ce;
reg    grp_fu_256_ce;
reg    grp_fu_261_ce;
reg    grp_fu_266_ce;
reg    grp_fu_270_ce;
reg    grp_fu_274_ce;
reg    grp_fu_278_ce;
reg    grp_fu_282_ce;
reg    ap_block_pp0_stage2_00001;
reg    ap_block_pp0_stage3_00001;
reg    ap_block_pp0_stage0_00001;
reg    ap_block_pp0_stage1_00001;
wire    ap_CS_fsm_state40;
reg   [5:0] ap_NS_fsm;
reg    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_246_p0),
    .din1(grp_fu_246_p1),
    .ce(grp_fu_246_ce),
    .dout(grp_fu_246_p2)
);

a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_251_p0),
    .din1(grp_fu_251_p1),
    .ce(grp_fu_251_ce),
    .dout(grp_fu_251_p2)
);

a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_256_p0),
    .din1(grp_fu_256_p1),
    .ce(grp_fu_256_ce),
    .dout(grp_fu_256_p2)
);

a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_261_p0),
    .din1(grp_fu_261_p1),
    .ce(grp_fu_261_ce),
    .dout(grp_fu_261_p2)
);

a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_266_p0),
    .din1(grp_fu_266_p1),
    .ce(grp_fu_266_ce),
    .dout(grp_fu_266_p2)
);

a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_270_p0),
    .din1(grp_fu_270_p1),
    .ce(grp_fu_270_ce),
    .dout(grp_fu_270_p2)
);

a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_274_p0),
    .din1(grp_fu_274_p1),
    .ce(grp_fu_274_ce),
    .dout(grp_fu_274_p2)
);

a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_278_p0),
    .din1(grp_fu_278_p1),
    .ce(grp_fu_278_ce),
    .dout(grp_fu_278_p2)
);

a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_282_p0),
    .din1(grp_fu_282_p1),
    .ce(grp_fu_282_ce),
    .dout(grp_fu_282_p2)
);

a0_myFuncAccel_fcmp_32ns_32ns_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
myFuncAccel_fcmp_32ns_32ns_1_1_1_U15(
    .din0(grp_fu_286_p0),
    .din1(threshold_read_reg_628),
    .opcode(5'd5),
    .dout(grp_fu_286_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state40)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((threshold_empty_n == 1'b0) | (size_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if ((~((threshold_empty_n == 1'b0) | (size_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((threshold_empty_n == 1'b0) | (size_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_1_i_i_reg_235 <= 32'd0;
    end else if (((exitcond_i_i_reg_643 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_1_i_i_reg_235 <= i_reg_647;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        data1_read_1_reg_668 <= data1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        data1_read_2_reg_676 <= data1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data1_read_3_reg_684 <= data1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        data1_read_reg_660 <= data1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_i_i_reg_643 <= exitcond_i_i_fu_309_p2;
        exitcond_i_i_reg_643_pp0_iter1_reg <= exitcond_i_i_reg_643;
        exitcond_i_i_reg_643_pp0_iter2_reg <= exitcond_i_i_reg_643_pp0_iter1_reg;
        exitcond_i_i_reg_643_pp0_iter3_reg <= exitcond_i_i_reg_643_pp0_iter2_reg;
        exitcond_i_i_reg_643_pp0_iter4_reg <= exitcond_i_i_reg_643_pp0_iter3_reg;
        exitcond_i_i_reg_643_pp0_iter5_reg <= exitcond_i_i_reg_643_pp0_iter4_reg;
        exitcond_i_i_reg_643_pp0_iter6_reg <= exitcond_i_i_reg_643_pp0_iter5_reg;
        exitcond_i_i_reg_643_pp0_iter7_reg <= exitcond_i_i_reg_643_pp0_iter6_reg;
        exitcond_i_i_reg_643_pp0_iter8_reg <= exitcond_i_i_reg_643_pp0_iter7_reg;
        exitcond_i_i_reg_643_pp0_iter9_reg <= exitcond_i_i_reg_643_pp0_iter8_reg;
        tempVal_0_3_i_i_reg_752_pp0_iter3_reg <= tempVal_0_3_i_i_reg_752;
        tempVal_0_3_i_i_reg_752_pp0_iter4_reg <= tempVal_0_3_i_i_reg_752_pp0_iter3_reg;
        tempVal_0_3_i_i_reg_752_pp0_iter5_reg <= tempVal_0_3_i_i_reg_752_pp0_iter4_reg;
        tempVal_1_3_i_i_reg_757_pp0_iter3_reg <= tempVal_1_3_i_i_reg_757;
        tempVal_1_3_i_i_reg_757_pp0_iter4_reg <= tempVal_1_3_i_i_reg_757_pp0_iter3_reg;
        tempVal_1_3_i_i_reg_757_pp0_iter5_reg <= tempVal_1_3_i_i_reg_757_pp0_iter4_reg;
        tempVal_2_3_i_i_reg_762_pp0_iter3_reg <= tempVal_2_3_i_i_reg_762;
        tempVal_2_3_i_i_reg_762_pp0_iter4_reg <= tempVal_2_3_i_i_reg_762_pp0_iter3_reg;
        tempVal_2_3_i_i_reg_762_pp0_iter5_reg <= tempVal_2_3_i_i_reg_762_pp0_iter4_reg;
        tempVal_3_3_i_i_reg_767_pp0_iter3_reg <= tempVal_3_3_i_i_reg_767;
        tempVal_3_3_i_i_reg_767_pp0_iter4_reg <= tempVal_3_3_i_i_reg_767_pp0_iter3_reg;
        tempVal_3_3_i_i_reg_767_pp0_iter5_reg <= tempVal_3_3_i_i_reg_767_pp0_iter4_reg;
        tmp_5_reg_652_pp0_iter1_reg <= tmp_5_reg_652;
        tmp_5_reg_652_pp0_iter2_reg <= tmp_5_reg_652_pp0_iter1_reg;
        tmp_5_reg_652_pp0_iter3_reg <= tmp_5_reg_652_pp0_iter2_reg;
        tmp_5_reg_652_pp0_iter4_reg <= tmp_5_reg_652_pp0_iter3_reg;
        tmp_5_reg_652_pp0_iter5_reg <= tmp_5_reg_652_pp0_iter4_reg;
        tmp_5_reg_652_pp0_iter6_reg <= tmp_5_reg_652_pp0_iter5_reg;
        tmp_5_reg_652_pp0_iter7_reg <= tmp_5_reg_652_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_647 <= i_fu_314_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        notlhs6_reg_885 <= notlhs6_fu_498_p2;
        notrhs6_reg_890 <= notrhs6_fu_504_p2;
        tmp_19_reg_880 <= tmp_19_fu_476_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((threshold_empty_n == 1'b0) | (size_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        notrhs1_reg_638 <= notrhs1_fu_303_p2;
        size_read_reg_623 <= size_dout;
        threshold_load_to_in_reg_633 <= threshold_load_to_in_fu_295_p1;
        threshold_read_reg_628 <= threshold_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_290 <= grp_fu_282_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tempVal_0_1_i_i_reg_712 <= grp_fu_266_p2;
        tempVal_1_1_i_i_reg_717 <= grp_fu_270_p2;
        tempVal_2_1_i_i_reg_722 <= grp_fu_274_p2;
        tempVal_3_1_i_i_reg_727 <= grp_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tempVal_0_1_i_i_reg_712_pp0_iter2_reg <= tempVal_0_1_i_i_reg_712;
        tempVal_1_1_i_i_reg_717_pp0_iter2_reg <= tempVal_1_1_i_i_reg_717;
        tempVal_2_1_i_i_reg_722_pp0_iter2_reg <= tempVal_2_1_i_i_reg_722;
        tempVal_3_1_i_i_reg_727_pp0_iter2_reg <= tempVal_3_1_i_i_reg_727;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tempVal_0_2_i_i_reg_732 <= grp_fu_266_p2;
        tempVal_1_2_i_i_reg_737 <= grp_fu_270_p2;
        tempVal_2_2_i_i_reg_742 <= grp_fu_274_p2;
        tempVal_3_2_i_i_reg_747 <= grp_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tempVal_0_2_i_i_reg_732_pp0_iter2_reg <= tempVal_0_2_i_i_reg_732;
        tempVal_0_2_i_i_reg_732_pp0_iter3_reg <= tempVal_0_2_i_i_reg_732_pp0_iter2_reg;
        tempVal_1_2_i_i_reg_737_pp0_iter2_reg <= tempVal_1_2_i_i_reg_737;
        tempVal_1_2_i_i_reg_737_pp0_iter3_reg <= tempVal_1_2_i_i_reg_737_pp0_iter2_reg;
        tempVal_2_2_i_i_reg_742_pp0_iter2_reg <= tempVal_2_2_i_i_reg_742;
        tempVal_2_2_i_i_reg_742_pp0_iter3_reg <= tempVal_2_2_i_i_reg_742_pp0_iter2_reg;
        tempVal_3_2_i_i_reg_747_pp0_iter2_reg <= tempVal_3_2_i_i_reg_747;
        tempVal_3_2_i_i_reg_747_pp0_iter3_reg <= tempVal_3_2_i_i_reg_747_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tempVal_0_3_i_i_reg_752 <= grp_fu_266_p2;
        tempVal_1_3_i_i_reg_757 <= grp_fu_270_p2;
        tempVal_2_3_i_i_reg_762 <= grp_fu_274_p2;
        tempVal_3_3_i_i_reg_767 <= grp_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tempVal_0_i_i_reg_692 <= grp_fu_266_p2;
        tempVal_1_i_i_reg_697 <= grp_fu_270_p2;
        tempVal_2_i_i_reg_702 <= grp_fu_274_p2;
        tempVal_3_i_i_reg_707 <= grp_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_12_reg_865 <= grp_fu_286_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_18_reg_870 <= grp_fu_286_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        tmp_20_0_1_i_i_reg_792 <= grp_fu_246_p2;
        tmp_20_1_1_i_i_reg_797 <= grp_fu_251_p2;
        tmp_20_2_1_i_i_reg_802 <= grp_fu_256_p2;
        tmp_20_3_1_i_i_reg_807 <= grp_fu_261_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_20_0_2_i_i_reg_812 <= grp_fu_246_p2;
        tmp_20_1_2_i_i_reg_817 <= grp_fu_251_p2;
        tmp_20_2_2_i_i_reg_822 <= grp_fu_256_p2;
        tmp_20_3_2_i_i_reg_827 <= grp_fu_261_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_20_0_3_i_i_reg_832 <= grp_fu_246_p2;
        tmp_20_1_3_i_i_reg_839 <= grp_fu_251_p2;
        tmp_20_2_3_i_i_reg_846 <= grp_fu_256_p2;
        tmp_20_3_3_i_i_reg_853 <= grp_fu_261_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_20_0_3_i_i_reg_832_pp0_iter7_reg <= tmp_20_0_3_i_i_reg_832;
        tmp_20_1_3_i_i_reg_839_pp0_iter7_reg <= tmp_20_1_3_i_i_reg_839;
        tmp_20_2_3_i_i_reg_846_pp0_iter7_reg <= tmp_20_2_3_i_i_reg_846;
        tmp_20_3_3_i_i_reg_853_pp0_iter7_reg <= tmp_20_3_3_i_i_reg_853;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_20_0_i_i_reg_772 <= grp_fu_246_p2;
        tmp_20_1_i_i_reg_777 <= grp_fu_251_p2;
        tmp_20_2_i_i_reg_782 <= grp_fu_256_p2;
        tmp_20_3_i_i_reg_787 <= grp_fu_261_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_24_reg_895 <= grp_fu_286_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_26_reg_875 <= tmp_26_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_fu_309_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_5_reg_652 <= tmp_5_fu_335_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_7_reg_860 <= grp_fu_286_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_i_reg_643_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_i_i_8_reg_900[29 : 23] <= tmp_i_i_8_fu_534_p3[29 : 23];
    end
end

always @ (*) begin
    if ((exitcond_i_i_fu_309_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_i_i_reg_643 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_i_1_i_i_phi_fu_239_p4 = i_reg_647;
    end else begin
        ap_phi_mux_i_1_i_i_phi_fu_239_p4 = i_1_i_i_reg_235;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond_i_i_reg_643 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((exitcond_i_i_reg_643 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (exitcond_i_i_reg_643 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_i_i_reg_643 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        data1_blk_n = data1_empty_n;
    end else begin
        data1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((exitcond_i_i_reg_643 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((exitcond_i_i_reg_643 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_i_i_reg_643 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((exitcond_i_i_reg_643 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        data1_read = 1'b1;
    end else begin
        data1_read = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        data2_blk_n = data2_full_n;
    end else begin
        data2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((exitcond_i_i_reg_643_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        data2_write = 1'b1;
    end else begin
        data2_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_246_ce = 1'b1;
    end else begin
        grp_fu_246_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_246_p0 = tmp_20_0_2_i_i_reg_812;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_246_p0 = tmp_20_0_1_i_i_reg_792;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_246_p0 = tmp_20_0_i_i_reg_772;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_246_p0 = tempVal_0_i_i_reg_692;
    end else begin
        grp_fu_246_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_246_p1 = tempVal_0_3_i_i_reg_752_pp0_iter5_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_246_p1 = tempVal_0_2_i_i_reg_732_pp0_iter3_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_246_p1 = tempVal_0_1_i_i_reg_712_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_246_p1 = 32'd0;
    end else begin
        grp_fu_246_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_251_ce = 1'b1;
    end else begin
        grp_fu_251_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_251_p0 = tmp_20_1_2_i_i_reg_817;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_251_p0 = tmp_20_1_1_i_i_reg_797;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_251_p0 = tmp_20_1_i_i_reg_777;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_251_p0 = tempVal_1_i_i_reg_697;
    end else begin
        grp_fu_251_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_251_p1 = tempVal_1_3_i_i_reg_757_pp0_iter5_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_251_p1 = tempVal_1_2_i_i_reg_737_pp0_iter3_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_251_p1 = tempVal_1_1_i_i_reg_717_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_251_p1 = 32'd0;
    end else begin
        grp_fu_251_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_256_ce = 1'b1;
    end else begin
        grp_fu_256_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_256_p0 = tmp_20_2_2_i_i_reg_822;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_256_p0 = tmp_20_2_1_i_i_reg_802;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_256_p0 = tmp_20_2_i_i_reg_782;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_256_p0 = tempVal_2_i_i_reg_702;
    end else begin
        grp_fu_256_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_256_p1 = tempVal_2_3_i_i_reg_762_pp0_iter5_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_256_p1 = tempVal_2_2_i_i_reg_742_pp0_iter3_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_256_p1 = tempVal_2_1_i_i_reg_722_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_256_p1 = 32'd0;
    end else begin
        grp_fu_256_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_261_ce = 1'b1;
    end else begin
        grp_fu_261_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_261_p0 = tmp_20_3_2_i_i_reg_827;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_261_p0 = tmp_20_3_1_i_i_reg_807;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_261_p0 = tmp_20_3_i_i_reg_787;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_261_p0 = tempVal_3_i_i_reg_707;
    end else begin
        grp_fu_261_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_261_p1 = tempVal_3_3_i_i_reg_767_pp0_iter5_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_261_p1 = tempVal_3_2_i_i_reg_747_pp0_iter3_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_261_p1 = tempVal_3_1_i_i_reg_727_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_261_p1 = 32'd0;
    end else begin
        grp_fu_261_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_266_ce = 1'b1;
    end else begin
        grp_fu_266_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_266_p0 = data1_read_3_reg_684;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_266_p0 = data1_read_2_reg_676;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_266_p0 = data1_read_1_reg_668;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_266_p0 = data1_read_reg_660;
    end else begin
        grp_fu_266_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_266_p1 = p_read3;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_266_p1 = p_read2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_266_p1 = p_read1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_266_p1 = p_read;
    end else begin
        grp_fu_266_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_270_ce = 1'b1;
    end else begin
        grp_fu_270_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_270_p0 = data1_read_3_reg_684;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_270_p0 = data1_read_2_reg_676;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_270_p0 = data1_read_1_reg_668;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_270_p0 = data1_read_reg_660;
    end else begin
        grp_fu_270_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_270_p1 = p_read7;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_270_p1 = p_read6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_270_p1 = p_read5;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_270_p1 = p_read4;
    end else begin
        grp_fu_270_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_274_ce = 1'b1;
    end else begin
        grp_fu_274_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_274_p0 = data1_read_3_reg_684;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_274_p0 = data1_read_2_reg_676;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_274_p0 = data1_read_1_reg_668;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_274_p0 = data1_read_reg_660;
    end else begin
        grp_fu_274_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_274_p1 = p_read11;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_274_p1 = p_read10;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_274_p1 = p_read9;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_274_p1 = p_read8;
    end else begin
        grp_fu_274_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_278_ce = 1'b1;
    end else begin
        grp_fu_278_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_278_p0 = data1_read_3_reg_684;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_278_p0 = data1_read_2_reg_676;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_278_p0 = data1_read_1_reg_668;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_278_p0 = data1_read_reg_660;
    end else begin
        grp_fu_278_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_278_p1 = p_read15;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_278_p1 = p_read14;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_278_p1 = p_read13;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_278_p1 = p_read12;
    end else begin
        grp_fu_278_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_282_ce = 1'b1;
    end else begin
        grp_fu_282_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        grp_fu_282_p0 = tmp_20_3_3_i_i_reg_853_pp0_iter7_reg;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_282_p0 = tmp_20_2_3_i_i_reg_846_pp0_iter7_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_282_p0 = tmp_20_1_3_i_i_reg_839_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_282_p0 = tmp_20_0_3_i_i_reg_832_pp0_iter7_reg;
    end else begin
        grp_fu_282_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_282_p1 = tmp_i_i_8_reg_900;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_282_p1 = tmp_i_i_8_fu_534_p3;
    end else begin
        grp_fu_282_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_286_p0 = tmp_20_3_3_i_i_reg_853;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_286_p0 = tmp_20_2_3_i_i_reg_846;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_286_p0 = tmp_20_1_3_i_i_reg_839;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_286_p0 = tmp_20_0_3_i_i_reg_832;
    end else begin
        grp_fu_286_p0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        size_blk_n = size_empty_n;
    end else begin
        size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_empty_n == 1'b0) | (size_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        size_read = 1'b1;
    end else begin
        size_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        threshold_blk_n = threshold_empty_n;
    end else begin
        threshold_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_empty_n == 1'b0) | (size_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        threshold_read = 1'b1;
    end else begin
        threshold_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((threshold_empty_n == 1'b0) | (size_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_i_i_fu_309_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_i_i_fu_309_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b0)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = (((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_00001 = (((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter9_reg == 1'd0) & (data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter9_reg == 1'd0) & (data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter9_reg == 1'd0) & (data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter9_reg == 1'd0) & (data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_00001 = (((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_01001 = (((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_00001 = (((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_01001 = (((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((threshold_empty_n == 1'b0) | (size_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state36_pp0_stage2_iter8 = ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (data2_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state37_pp0_stage3_iter8 = ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (data2_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state38_pp0_stage0_iter9 = ((exitcond_i_i_reg_643_pp0_iter8_reg == 1'd0) & (data2_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state39_pp0_stage1_iter9 = ((exitcond_i_i_reg_643_pp0_iter9_reg == 1'd0) & (data2_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = ((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage2_iter0 = ((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state5_pp0_stage3_iter0 = ((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter1 = ((exitcond_i_i_reg_643 == 1'd0) & (data1_empty_n == 1'b0));
end

assign ap_block_state7_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign data2_din = reg_290;

assign exitcond_i_i_fu_309_p2 = ((ap_phi_mux_i_1_i_i_phi_fu_239_p4 == size_read_reg_623) ? 1'b1 : 1'b0);

assign i_fu_314_p2 = (ap_phi_mux_i_1_i_i_phi_fu_239_p4 + 32'd1);

assign notlhs1_fu_329_p2 = ((tmp_2_fu_320_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs2_fu_402_p2 = ((tmp_9_fu_388_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs4_fu_453_p2 = ((tmp_14_fu_439_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs6_fu_498_p2 = ((tmp_20_fu_484_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs_fu_357_p2 = ((tmp_fu_343_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs1_fu_303_p2 = ((tmp_1_fu_299_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs2_fu_408_p2 = ((tmp_11_fu_398_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs4_fu_459_p2 = ((tmp_15_fu_449_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs6_fu_504_p2 = ((tmp_21_fu_494_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_363_p2 = ((tmp_3_fu_353_p1 == 23'd0) ? 1'b1 : 1'b0);

assign threshold_load_to_in_fu_295_p1 = threshold_dout;

assign tmp_10_fu_420_p2 = (tmp_s_fu_414_p2 & tmp_5_reg_652_pp0_iter6_reg);

assign tmp_11_fu_398_p1 = tmp_20_1_3_i_i_to_in_fu_385_p1[22:0];

assign tmp_13_fu_425_p2 = (tmp_12_reg_865 & tmp_10_fu_420_p2);

assign tmp_14_fu_439_p4 = {{tmp_20_2_3_i_i_to_in_fu_436_p1[30:23]}};

assign tmp_15_fu_449_p1 = tmp_20_2_3_i_i_to_in_fu_436_p1[22:0];

assign tmp_16_fu_465_p2 = (notrhs4_fu_459_p2 | notlhs4_fu_453_p2);

assign tmp_17_fu_471_p2 = (tmp_5_reg_652_pp0_iter7_reg & tmp_16_fu_465_p2);

assign tmp_19_fu_476_p2 = (tmp_18_reg_870 & tmp_17_fu_471_p2);

assign tmp_1_fu_299_p1 = threshold_load_to_in_fu_295_p1[22:0];

assign tmp_20_0_3_i_i_to_in_fu_340_p1 = tmp_20_0_3_i_i_reg_832;

assign tmp_20_1_3_i_i_to_in_fu_385_p1 = tmp_20_1_3_i_i_reg_839;

assign tmp_20_2_3_i_i_to_in_fu_436_p1 = tmp_20_2_3_i_i_reg_846;

assign tmp_20_3_3_i_i_to_in_fu_481_p1 = tmp_20_3_3_i_i_reg_853;

assign tmp_20_fu_484_p4 = {{tmp_20_3_3_i_i_to_in_fu_481_p1[30:23]}};

assign tmp_21_fu_494_p1 = tmp_20_3_3_i_i_to_in_fu_481_p1[22:0];

assign tmp_22_fu_510_p2 = (notrhs6_reg_890 | notlhs6_reg_885);

assign tmp_23_fu_514_p2 = (tmp_5_reg_652_pp0_iter7_reg & tmp_22_fu_510_p2);

assign tmp_25_fu_519_p2 = (tmp_24_reg_895 & tmp_23_fu_514_p2);

assign tmp_26_fu_430_p2 = (tmp_8_fu_380_p2 | tmp_13_fu_425_p2);

assign tmp_27_fu_524_p2 = (tmp_25_fu_519_p2 | tmp_19_reg_880);

assign tmp_28_fu_529_p2 = (tmp_27_fu_524_p2 | tmp_26_reg_875);

assign tmp_2_fu_320_p4 = {{threshold_load_to_in_reg_633[30:23]}};

assign tmp_3_fu_353_p1 = tmp_20_0_3_i_i_to_in_fu_340_p1[22:0];

assign tmp_4_fu_369_p2 = (notrhs_fu_363_p2 | notlhs_fu_357_p2);

assign tmp_5_fu_335_p2 = (notrhs1_reg_638 | notlhs1_fu_329_p2);

assign tmp_6_fu_375_p2 = (tmp_5_reg_652_pp0_iter6_reg & tmp_4_fu_369_p2);

assign tmp_8_fu_380_p2 = (tmp_7_reg_860 & tmp_6_fu_375_p2);

assign tmp_9_fu_388_p4 = {{tmp_20_1_3_i_i_to_in_fu_385_p1[30:23]}};

assign tmp_fu_343_p4 = {{tmp_20_0_3_i_i_to_in_fu_340_p1[30:23]}};

assign tmp_i_i_8_fu_534_p3 = ((tmp_28_fu_529_p2[0:0] === 1'b1) ? 32'd1065353216 : 32'd0);

assign tmp_s_fu_414_p2 = (notrhs2_fu_408_p2 | notlhs2_fu_402_p2);

always @ (posedge ap_clk) begin
    tmp_i_i_8_reg_900[22:0] <= 23'b00000000000000000000000;
    tmp_i_i_8_reg_900[31:30] <= 2'b00;
end

endmodule //a0_Loop_sizeLoop_proc
