
<lsccip:busInterfaces xmlns:lsccip="http://www.latticesemi.com/XMLSchema/Radiant/ip">
    <lsccip:busInterface>
        <lsccip:name>AHBL_S0</lsccip:name>
        <lsccip:displayName>AHBL_S0</lsccip:displayName>
        <lsccip:description></lsccip:description>
        <lsccip:busType vendor="amba.com" library="AMBA3" name="AHBLite" version="r1p0"/>
        <lsccip:abstractionTypes>
            <lsccip:abstractionType>
                <lsccip:abstractionRef vendor="amba.com" library="AMBA3" name="AHBLite_rtl" version="r1p0"/>
                <lsccip:portMaps>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>HADDR</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>ahbl_haddr_i</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>HBURST</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>ahbl_hburst_i</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>HRDATA</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>ahbl_hrdata_o</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>HREADY</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>ahbl_hready_i</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>HREADYOUT</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>ahbl_hreadyout_o</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>HRESP</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>ahbl_hresp_o</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>HSELx</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>ahbl_hsel_i</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>HSIZE</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>ahbl_hsize_i</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>HTRANS</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>ahbl_htrans_i</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>HWDATA</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>ahbl_hwdata_i</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>HWRITE</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>ahbl_hwrite_i</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                </lsccip:portMaps>
            </lsccip:abstractionType>
        </lsccip:abstractionTypes>
        <lsccip:slave>
            <lsccip:memoryMapRef memoryMapRef="gpio_ahb"/>
        </lsccip:slave>
    </lsccip:busInterface>
    <lsccip:busInterface>
        <lsccip:name>IRQ</lsccip:name>
        <lsccip:displayName>IRQ</lsccip:displayName>
        <lsccip:description></lsccip:description>
        <lsccip:busType vendor="spiritconsortium.org" library="busdef.interrupt" name="interrupt" version="1.0"/>
        <lsccip:abstractionTypes>
            <lsccip:abstractionType>
                <lsccip:abstractionRef vendor="spiritconsortium.org" library="busdef.interrupt" name="interrupt_rtl" version="1.0"/>
                <lsccip:portMaps>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>IRQ</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>int_o</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                </lsccip:portMaps>
            </lsccip:abstractionType>
        </lsccip:abstractionTypes>
        <lsccip:master>
            <lsccip:addressSpaceRef addressSpaceRef="IRQ_Address_Space"/>
        </lsccip:master>
    </lsccip:busInterface>
</lsccip:busInterfaces>