#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000029deec4fe00 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000029deec8c3e0_0 .net "PC", 31 0, v0000029deec87850_0;  1 drivers
v0000029deec8da60_0 .var "clk", 0 0;
v0000029deec8cde0_0 .net "clkout", 0 0, L_0000029deec8e110;  1 drivers
v0000029deec8c660_0 .net "cycles_consumed", 31 0, v0000029deec8a8d0_0;  1 drivers
v0000029deec8c700_0 .var "rst", 0 0;
S_0000029deebf2d00 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000029deec4fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000029deec668e0 .param/l "RType" 0 4 2, C4<000000>;
P_0000029deec66918 .param/l "add" 0 4 5, C4<100000>;
P_0000029deec66950 .param/l "addi" 0 4 8, C4<001000>;
P_0000029deec66988 .param/l "addu" 0 4 5, C4<100001>;
P_0000029deec669c0 .param/l "and_" 0 4 5, C4<100100>;
P_0000029deec669f8 .param/l "andi" 0 4 8, C4<001100>;
P_0000029deec66a30 .param/l "beq" 0 4 10, C4<000100>;
P_0000029deec66a68 .param/l "bne" 0 4 10, C4<000101>;
P_0000029deec66aa0 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000029deec66ad8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000029deec66b10 .param/l "j" 0 4 12, C4<000010>;
P_0000029deec66b48 .param/l "jal" 0 4 12, C4<000011>;
P_0000029deec66b80 .param/l "jr" 0 4 6, C4<001000>;
P_0000029deec66bb8 .param/l "lw" 0 4 8, C4<100011>;
P_0000029deec66bf0 .param/l "nor_" 0 4 5, C4<100111>;
P_0000029deec66c28 .param/l "or_" 0 4 5, C4<100101>;
P_0000029deec66c60 .param/l "ori" 0 4 8, C4<001101>;
P_0000029deec66c98 .param/l "sgt" 0 4 6, C4<101011>;
P_0000029deec66cd0 .param/l "sll" 0 4 6, C4<000000>;
P_0000029deec66d08 .param/l "slt" 0 4 5, C4<101010>;
P_0000029deec66d40 .param/l "slti" 0 4 8, C4<101010>;
P_0000029deec66d78 .param/l "srl" 0 4 6, C4<000010>;
P_0000029deec66db0 .param/l "sub" 0 4 5, C4<100010>;
P_0000029deec66de8 .param/l "subu" 0 4 5, C4<100011>;
P_0000029deec66e20 .param/l "sw" 0 4 8, C4<101011>;
P_0000029deec66e58 .param/l "xor_" 0 4 5, C4<100110>;
P_0000029deec66e90 .param/l "xori" 0 4 8, C4<001110>;
L_0000029deec37130 .functor NOT 1, v0000029deec8c700_0, C4<0>, C4<0>, C4<0>;
L_0000029deec8dee0 .functor NOT 1, v0000029deec8c700_0, C4<0>, C4<0>, C4<0>;
L_0000029deec8e8f0 .functor NOT 1, v0000029deec8c700_0, C4<0>, C4<0>, C4<0>;
L_0000029deec8e650 .functor NOT 1, v0000029deec8c700_0, C4<0>, C4<0>, C4<0>;
L_0000029deec8dd20 .functor NOT 1, v0000029deec8c700_0, C4<0>, C4<0>, C4<0>;
L_0000029deec8df50 .functor NOT 1, v0000029deec8c700_0, C4<0>, C4<0>, C4<0>;
L_0000029deec8e030 .functor NOT 1, v0000029deec8c700_0, C4<0>, C4<0>, C4<0>;
L_0000029deec8e260 .functor NOT 1, v0000029deec8c700_0, C4<0>, C4<0>, C4<0>;
L_0000029deec8e110 .functor OR 1, v0000029deec8da60_0, v0000029deec55a70_0, C4<0>, C4<0>;
L_0000029deec8e9d0 .functor OR 1, L_0000029deec8d100, L_0000029deec8d740, C4<0>, C4<0>;
L_0000029deec8e960 .functor AND 1, L_0000029deec8c8e0, L_0000029deec8bee0, C4<1>, C4<1>;
L_0000029deec8dfc0 .functor NOT 1, v0000029deec8c700_0, C4<0>, C4<0>, C4<0>;
L_0000029deec8de00 .functor OR 1, L_0000029deed27f00, L_0000029deed28180, C4<0>, C4<0>;
L_0000029deec8dc40 .functor OR 1, L_0000029deec8de00, L_0000029deed275a0, C4<0>, C4<0>;
L_0000029deec8e1f0 .functor OR 1, L_0000029deed26ba0, L_0000029deed26c40, C4<0>, C4<0>;
L_0000029deec8e2d0 .functor AND 1, L_0000029deed26b00, L_0000029deec8e1f0, C4<1>, C4<1>;
L_0000029deec8de70 .functor OR 1, L_0000029deed264c0, L_0000029deed27be0, C4<0>, C4<0>;
L_0000029deec8e3b0 .functor AND 1, L_0000029deed27aa0, L_0000029deec8de70, C4<1>, C4<1>;
L_0000029deec8e420 .functor NOT 1, L_0000029deec8e110, C4<0>, C4<0>, C4<0>;
v0000029deec868b0_0 .net "ALUOp", 3 0, v0000029deec54df0_0;  1 drivers
v0000029deec85e10_0 .net "ALUResult", 31 0, v0000029deec85480_0;  1 drivers
v0000029deec85ff0_0 .net "ALUSrc", 0 0, v0000029deec565b0_0;  1 drivers
v0000029deec87170_0 .net "ALUin2", 31 0, L_0000029deed28040;  1 drivers
v0000029deec86950_0 .net "MemReadEn", 0 0, v0000029deec548f0_0;  1 drivers
v0000029deec87710_0 .net "MemWriteEn", 0 0, v0000029deec54990_0;  1 drivers
v0000029deec86770_0 .net "MemtoReg", 0 0, v0000029deec55750_0;  1 drivers
v0000029deec863b0_0 .net "PC", 31 0, v0000029deec87850_0;  alias, 1 drivers
v0000029deec86130_0 .net "PCPlus1", 31 0, L_0000029deec8c5c0;  1 drivers
v0000029deec86590_0 .net "PCsrc", 1 0, v0000029deec857a0_0;  1 drivers
v0000029deec86810_0 .net "RegDst", 0 0, v0000029deec56010_0;  1 drivers
v0000029deec86b30_0 .net "RegWriteEn", 0 0, v0000029deec55e30_0;  1 drivers
v0000029deec877b0_0 .net "WriteRegister", 4 0, L_0000029deed26a60;  1 drivers
v0000029deec87990_0 .net *"_ivl_0", 0 0, L_0000029deec37130;  1 drivers
L_0000029deecce4a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029deec86630_0 .net/2u *"_ivl_10", 4 0, L_0000029deecce4a0;  1 drivers
L_0000029deecce890 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029deec86bd0_0 .net *"_ivl_101", 15 0, L_0000029deecce890;  1 drivers
v0000029deec86c70_0 .net *"_ivl_102", 31 0, L_0000029deec8c980;  1 drivers
L_0000029deecce8d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029deec86ef0_0 .net *"_ivl_105", 25 0, L_0000029deecce8d8;  1 drivers
L_0000029deecce920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029deec86d10_0 .net/2u *"_ivl_106", 31 0, L_0000029deecce920;  1 drivers
v0000029deec87a30_0 .net *"_ivl_108", 0 0, L_0000029deec8c8e0;  1 drivers
L_0000029deecce968 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000029deec86270_0 .net/2u *"_ivl_110", 5 0, L_0000029deecce968;  1 drivers
v0000029deec86e50_0 .net *"_ivl_112", 0 0, L_0000029deec8bee0;  1 drivers
v0000029deec872b0_0 .net *"_ivl_115", 0 0, L_0000029deec8e960;  1 drivers
v0000029deec87350_0 .net *"_ivl_116", 47 0, L_0000029deec8ca20;  1 drivers
L_0000029deecce9b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029deec86450_0 .net *"_ivl_119", 15 0, L_0000029deecce9b0;  1 drivers
L_0000029deecce4e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029deec86db0_0 .net/2u *"_ivl_12", 5 0, L_0000029deecce4e8;  1 drivers
v0000029deec870d0_0 .net *"_ivl_120", 47 0, L_0000029deec8cc00;  1 drivers
L_0000029deecce9f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029deec873f0_0 .net *"_ivl_123", 15 0, L_0000029deecce9f8;  1 drivers
v0000029deec87530_0 .net *"_ivl_125", 0 0, L_0000029deec8cca0;  1 drivers
v0000029deec85b90_0 .net *"_ivl_126", 31 0, L_0000029deec8ce80;  1 drivers
v0000029deec85eb0_0 .net *"_ivl_128", 47 0, L_0000029deec8cfc0;  1 drivers
v0000029deec86f90_0 .net *"_ivl_130", 47 0, L_0000029deec8d880;  1 drivers
v0000029deec87210_0 .net *"_ivl_132", 47 0, L_0000029deec8c520;  1 drivers
v0000029deec87030_0 .net *"_ivl_134", 47 0, L_0000029deec8d2e0;  1 drivers
L_0000029deeccea40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029deec86090_0 .net/2u *"_ivl_138", 1 0, L_0000029deeccea40;  1 drivers
v0000029deec864f0_0 .net *"_ivl_14", 0 0, L_0000029deec8cb60;  1 drivers
v0000029deec85c30_0 .net *"_ivl_140", 0 0, L_0000029deec8d420;  1 drivers
L_0000029deeccea88 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000029deec87490_0 .net/2u *"_ivl_142", 1 0, L_0000029deeccea88;  1 drivers
v0000029deec875d0_0 .net *"_ivl_144", 0 0, L_0000029deed27780;  1 drivers
L_0000029deeccead0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000029deec87670_0 .net/2u *"_ivl_146", 1 0, L_0000029deeccead0;  1 drivers
v0000029deec85cd0_0 .net *"_ivl_148", 0 0, L_0000029deed26ec0;  1 drivers
L_0000029deecceb18 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000029deec85d70_0 .net/2u *"_ivl_150", 31 0, L_0000029deecceb18;  1 drivers
L_0000029deecceb60 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000029deec861d0_0 .net/2u *"_ivl_152", 31 0, L_0000029deecceb60;  1 drivers
v0000029deec86310_0 .net *"_ivl_154", 31 0, L_0000029deed28220;  1 drivers
v0000029deec89900_0 .net *"_ivl_156", 31 0, L_0000029deed26880;  1 drivers
L_0000029deecce530 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000029deec87f60_0 .net/2u *"_ivl_16", 4 0, L_0000029deecce530;  1 drivers
v0000029deec890e0_0 .net *"_ivl_160", 0 0, L_0000029deec8dfc0;  1 drivers
L_0000029deeccebf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029deec88fa0_0 .net/2u *"_ivl_162", 31 0, L_0000029deeccebf0;  1 drivers
L_0000029deeccecc8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000029deec87e20_0 .net/2u *"_ivl_166", 5 0, L_0000029deeccecc8;  1 drivers
v0000029deec88460_0 .net *"_ivl_168", 0 0, L_0000029deed27f00;  1 drivers
L_0000029deecced10 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000029deec88b40_0 .net/2u *"_ivl_170", 5 0, L_0000029deecced10;  1 drivers
v0000029deec88be0_0 .net *"_ivl_172", 0 0, L_0000029deed28180;  1 drivers
v0000029deec88000_0 .net *"_ivl_175", 0 0, L_0000029deec8de00;  1 drivers
L_0000029deecced58 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000029deec88c80_0 .net/2u *"_ivl_176", 5 0, L_0000029deecced58;  1 drivers
v0000029deec880a0_0 .net *"_ivl_178", 0 0, L_0000029deed275a0;  1 drivers
v0000029deec88500_0 .net *"_ivl_181", 0 0, L_0000029deec8dc40;  1 drivers
L_0000029deecceda0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029deec88a00_0 .net/2u *"_ivl_182", 15 0, L_0000029deecceda0;  1 drivers
v0000029deec885a0_0 .net *"_ivl_184", 31 0, L_0000029deed27a00;  1 drivers
v0000029deec88dc0_0 .net *"_ivl_187", 0 0, L_0000029deed26f60;  1 drivers
v0000029deec88e60_0 .net *"_ivl_188", 15 0, L_0000029deed27d20;  1 drivers
v0000029deec87ec0_0 .net *"_ivl_19", 4 0, L_0000029deec8cf20;  1 drivers
v0000029deec89540_0 .net *"_ivl_190", 31 0, L_0000029deed269c0;  1 drivers
v0000029deec886e0_0 .net *"_ivl_194", 31 0, L_0000029deed27dc0;  1 drivers
L_0000029deeccede8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029deec88140_0 .net *"_ivl_197", 25 0, L_0000029deeccede8;  1 drivers
L_0000029deeccee30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029deec89680_0 .net/2u *"_ivl_198", 31 0, L_0000029deeccee30;  1 drivers
L_0000029deecce458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029deec87c40_0 .net/2u *"_ivl_2", 5 0, L_0000029deecce458;  1 drivers
v0000029deec88820_0 .net *"_ivl_20", 4 0, L_0000029deec8d7e0;  1 drivers
v0000029deec89a40_0 .net *"_ivl_200", 0 0, L_0000029deed26b00;  1 drivers
L_0000029deeccee78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029deec888c0_0 .net/2u *"_ivl_202", 5 0, L_0000029deeccee78;  1 drivers
v0000029deec88280_0 .net *"_ivl_204", 0 0, L_0000029deed26ba0;  1 drivers
L_0000029deecceec0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000029deec881e0_0 .net/2u *"_ivl_206", 5 0, L_0000029deecceec0;  1 drivers
v0000029deec87ce0_0 .net *"_ivl_208", 0 0, L_0000029deed26c40;  1 drivers
v0000029deec89180_0 .net *"_ivl_211", 0 0, L_0000029deec8e1f0;  1 drivers
v0000029deec88d20_0 .net *"_ivl_213", 0 0, L_0000029deec8e2d0;  1 drivers
L_0000029deeccef08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029deec88320_0 .net/2u *"_ivl_214", 5 0, L_0000029deeccef08;  1 drivers
v0000029deec88f00_0 .net *"_ivl_216", 0 0, L_0000029deed28360;  1 drivers
L_0000029deeccef50 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029deec88640_0 .net/2u *"_ivl_218", 31 0, L_0000029deeccef50;  1 drivers
v0000029deec87d80_0 .net *"_ivl_220", 31 0, L_0000029deed26740;  1 drivers
v0000029deec89860_0 .net *"_ivl_224", 31 0, L_0000029deed27000;  1 drivers
L_0000029deeccef98 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029deec89220_0 .net *"_ivl_227", 25 0, L_0000029deeccef98;  1 drivers
L_0000029deeccefe0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029deec883c0_0 .net/2u *"_ivl_228", 31 0, L_0000029deeccefe0;  1 drivers
v0000029deec87ba0_0 .net *"_ivl_230", 0 0, L_0000029deed27aa0;  1 drivers
L_0000029deeccf028 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029deec89040_0 .net/2u *"_ivl_232", 5 0, L_0000029deeccf028;  1 drivers
v0000029deec88780_0 .net *"_ivl_234", 0 0, L_0000029deed264c0;  1 drivers
L_0000029deeccf070 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000029deec892c0_0 .net/2u *"_ivl_236", 5 0, L_0000029deeccf070;  1 drivers
v0000029deec89360_0 .net *"_ivl_238", 0 0, L_0000029deed27be0;  1 drivers
v0000029deec89720_0 .net *"_ivl_24", 0 0, L_0000029deec8e8f0;  1 drivers
v0000029deec88aa0_0 .net *"_ivl_241", 0 0, L_0000029deec8de70;  1 drivers
v0000029deec89400_0 .net *"_ivl_243", 0 0, L_0000029deec8e3b0;  1 drivers
L_0000029deeccf0b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029deec88960_0 .net/2u *"_ivl_244", 5 0, L_0000029deeccf0b8;  1 drivers
v0000029deec894a0_0 .net *"_ivl_246", 0 0, L_0000029deed27820;  1 drivers
v0000029deec895e0_0 .net *"_ivl_248", 31 0, L_0000029deed282c0;  1 drivers
L_0000029deecce578 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029deec897c0_0 .net/2u *"_ivl_26", 4 0, L_0000029deecce578;  1 drivers
v0000029deec899a0_0 .net *"_ivl_29", 4 0, L_0000029deec8d4c0;  1 drivers
v0000029deec8b690_0 .net *"_ivl_32", 0 0, L_0000029deec8e650;  1 drivers
L_0000029deecce5c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029deec8b370_0 .net/2u *"_ivl_34", 4 0, L_0000029deecce5c0;  1 drivers
v0000029deec8afb0_0 .net *"_ivl_37", 4 0, L_0000029deec8d1a0;  1 drivers
v0000029deec8a5b0_0 .net *"_ivl_40", 0 0, L_0000029deec8dd20;  1 drivers
L_0000029deecce608 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029deec89e30_0 .net/2u *"_ivl_42", 15 0, L_0000029deecce608;  1 drivers
v0000029deec8b730_0 .net *"_ivl_45", 15 0, L_0000029deec8c340;  1 drivers
v0000029deec8b410_0 .net *"_ivl_48", 0 0, L_0000029deec8df50;  1 drivers
v0000029deec8a290_0 .net *"_ivl_5", 5 0, L_0000029deec8bf80;  1 drivers
L_0000029deecce650 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029deec8b050_0 .net/2u *"_ivl_50", 36 0, L_0000029deecce650;  1 drivers
L_0000029deecce698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029deec89ed0_0 .net/2u *"_ivl_52", 31 0, L_0000029deecce698;  1 drivers
v0000029deec8ad30_0 .net *"_ivl_55", 4 0, L_0000029deec8d240;  1 drivers
v0000029deec8a510_0 .net *"_ivl_56", 36 0, L_0000029deec8c480;  1 drivers
v0000029deec8a0b0_0 .net *"_ivl_58", 36 0, L_0000029deec8d060;  1 drivers
v0000029deec8b7d0_0 .net *"_ivl_62", 0 0, L_0000029deec8e030;  1 drivers
L_0000029deecce6e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029deec8b870_0 .net/2u *"_ivl_64", 5 0, L_0000029deecce6e0;  1 drivers
v0000029deec8b0f0_0 .net *"_ivl_67", 5 0, L_0000029deec8c0c0;  1 drivers
v0000029deec89f70_0 .net *"_ivl_70", 0 0, L_0000029deec8e260;  1 drivers
L_0000029deecce728 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029deec8b2d0_0 .net/2u *"_ivl_72", 57 0, L_0000029deecce728;  1 drivers
L_0000029deecce770 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029deec8ab50_0 .net/2u *"_ivl_74", 31 0, L_0000029deecce770;  1 drivers
v0000029deec8a790_0 .net *"_ivl_77", 25 0, L_0000029deec8bd00;  1 drivers
v0000029deec8a010_0 .net *"_ivl_78", 57 0, L_0000029deec8d9c0;  1 drivers
v0000029deec8b190_0 .net *"_ivl_8", 0 0, L_0000029deec8dee0;  1 drivers
v0000029deec8b910_0 .net *"_ivl_80", 57 0, L_0000029deec8c2a0;  1 drivers
L_0000029deecce7b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029deec8a3d0_0 .net/2u *"_ivl_84", 31 0, L_0000029deecce7b8;  1 drivers
L_0000029deecce800 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029deec8a150_0 .net/2u *"_ivl_88", 5 0, L_0000029deecce800;  1 drivers
v0000029deec8b4b0_0 .net *"_ivl_90", 0 0, L_0000029deec8d100;  1 drivers
L_0000029deecce848 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000029deec8b9b0_0 .net/2u *"_ivl_92", 5 0, L_0000029deecce848;  1 drivers
v0000029deec8b230_0 .net *"_ivl_94", 0 0, L_0000029deec8d740;  1 drivers
v0000029deec8a1f0_0 .net *"_ivl_97", 0 0, L_0000029deec8e9d0;  1 drivers
v0000029deec8ba50_0 .net *"_ivl_98", 47 0, L_0000029deec8bda0;  1 drivers
v0000029deec8a330_0 .net "adderResult", 31 0, L_0000029deec8d380;  1 drivers
v0000029deec8a830_0 .net "address", 31 0, L_0000029deec8cd40;  1 drivers
v0000029deec8b550_0 .net "clk", 0 0, L_0000029deec8e110;  alias, 1 drivers
v0000029deec8a8d0_0 .var "cycles_consumed", 31 0;
o0000029deec91048 .functor BUFZ 1, C4<z>; HiZ drive
v0000029deec8a650_0 .net "excep_flag", 0 0, o0000029deec91048;  0 drivers
v0000029deec89bb0_0 .net "extImm", 31 0, L_0000029deed27500;  1 drivers
v0000029deec8a470_0 .net "funct", 5 0, L_0000029deec8c160;  1 drivers
v0000029deec89c50_0 .net "hlt", 0 0, v0000029deec55a70_0;  1 drivers
v0000029deec8a6f0_0 .net "imm", 15 0, L_0000029deec8d6a0;  1 drivers
v0000029deec8a970_0 .net "immediate", 31 0, L_0000029deed26600;  1 drivers
v0000029deec8b5f0_0 .net "input_clk", 0 0, v0000029deec8da60_0;  1 drivers
v0000029deec8aa10_0 .net "instruction", 31 0, L_0000029deed27960;  1 drivers
v0000029deec8ac90_0 .net "memoryReadData", 31 0, v0000029deec83e00_0;  1 drivers
v0000029deec8aab0_0 .net "nextPC", 31 0, L_0000029deed278c0;  1 drivers
v0000029deec89cf0_0 .net "opcode", 5 0, L_0000029deec8d560;  1 drivers
v0000029deec89d90_0 .net "rd", 4 0, L_0000029deec8cac0;  1 drivers
v0000029deec8abf0_0 .net "readData1", 31 0, L_0000029deec8e180;  1 drivers
v0000029deec8add0_0 .net "readData1_w", 31 0, L_0000029deed27b40;  1 drivers
v0000029deec8ae70_0 .net "readData2", 31 0, L_0000029deec8dbd0;  1 drivers
v0000029deec8af10_0 .net "rs", 4 0, L_0000029deec8be40;  1 drivers
v0000029deec8d600_0 .net "rst", 0 0, v0000029deec8c700_0;  1 drivers
v0000029deec8c840_0 .net "rt", 4 0, L_0000029deec8c020;  1 drivers
v0000029deec8bc60_0 .net "shamt", 31 0, L_0000029deec8c7a0;  1 drivers
v0000029deec8bbc0_0 .net "wire_instruction", 31 0, L_0000029deec8e0a0;  1 drivers
v0000029deec8d920_0 .net "writeData", 31 0, L_0000029deed266a0;  1 drivers
v0000029deec8c200_0 .net "zero", 0 0, L_0000029deed26ce0;  1 drivers
L_0000029deec8bf80 .part L_0000029deed27960, 26, 6;
L_0000029deec8d560 .functor MUXZ 6, L_0000029deec8bf80, L_0000029deecce458, L_0000029deec37130, C4<>;
L_0000029deec8cb60 .cmp/eq 6, L_0000029deec8d560, L_0000029deecce4e8;
L_0000029deec8cf20 .part L_0000029deed27960, 11, 5;
L_0000029deec8d7e0 .functor MUXZ 5, L_0000029deec8cf20, L_0000029deecce530, L_0000029deec8cb60, C4<>;
L_0000029deec8cac0 .functor MUXZ 5, L_0000029deec8d7e0, L_0000029deecce4a0, L_0000029deec8dee0, C4<>;
L_0000029deec8d4c0 .part L_0000029deed27960, 21, 5;
L_0000029deec8be40 .functor MUXZ 5, L_0000029deec8d4c0, L_0000029deecce578, L_0000029deec8e8f0, C4<>;
L_0000029deec8d1a0 .part L_0000029deed27960, 16, 5;
L_0000029deec8c020 .functor MUXZ 5, L_0000029deec8d1a0, L_0000029deecce5c0, L_0000029deec8e650, C4<>;
L_0000029deec8c340 .part L_0000029deed27960, 0, 16;
L_0000029deec8d6a0 .functor MUXZ 16, L_0000029deec8c340, L_0000029deecce608, L_0000029deec8dd20, C4<>;
L_0000029deec8d240 .part L_0000029deed27960, 6, 5;
L_0000029deec8c480 .concat [ 5 32 0 0], L_0000029deec8d240, L_0000029deecce698;
L_0000029deec8d060 .functor MUXZ 37, L_0000029deec8c480, L_0000029deecce650, L_0000029deec8df50, C4<>;
L_0000029deec8c7a0 .part L_0000029deec8d060, 0, 32;
L_0000029deec8c0c0 .part L_0000029deed27960, 0, 6;
L_0000029deec8c160 .functor MUXZ 6, L_0000029deec8c0c0, L_0000029deecce6e0, L_0000029deec8e030, C4<>;
L_0000029deec8bd00 .part L_0000029deed27960, 0, 26;
L_0000029deec8d9c0 .concat [ 26 32 0 0], L_0000029deec8bd00, L_0000029deecce770;
L_0000029deec8c2a0 .functor MUXZ 58, L_0000029deec8d9c0, L_0000029deecce728, L_0000029deec8e260, C4<>;
L_0000029deec8cd40 .part L_0000029deec8c2a0, 0, 32;
L_0000029deec8c5c0 .arith/sum 32, v0000029deec87850_0, L_0000029deecce7b8;
L_0000029deec8d100 .cmp/eq 6, L_0000029deec8d560, L_0000029deecce800;
L_0000029deec8d740 .cmp/eq 6, L_0000029deec8d560, L_0000029deecce848;
L_0000029deec8bda0 .concat [ 32 16 0 0], L_0000029deec8cd40, L_0000029deecce890;
L_0000029deec8c980 .concat [ 6 26 0 0], L_0000029deec8d560, L_0000029deecce8d8;
L_0000029deec8c8e0 .cmp/eq 32, L_0000029deec8c980, L_0000029deecce920;
L_0000029deec8bee0 .cmp/eq 6, L_0000029deec8c160, L_0000029deecce968;
L_0000029deec8ca20 .concat [ 32 16 0 0], L_0000029deec8e180, L_0000029deecce9b0;
L_0000029deec8cc00 .concat [ 32 16 0 0], v0000029deec87850_0, L_0000029deecce9f8;
L_0000029deec8cca0 .part L_0000029deec8d6a0, 15, 1;
LS_0000029deec8ce80_0_0 .concat [ 1 1 1 1], L_0000029deec8cca0, L_0000029deec8cca0, L_0000029deec8cca0, L_0000029deec8cca0;
LS_0000029deec8ce80_0_4 .concat [ 1 1 1 1], L_0000029deec8cca0, L_0000029deec8cca0, L_0000029deec8cca0, L_0000029deec8cca0;
LS_0000029deec8ce80_0_8 .concat [ 1 1 1 1], L_0000029deec8cca0, L_0000029deec8cca0, L_0000029deec8cca0, L_0000029deec8cca0;
LS_0000029deec8ce80_0_12 .concat [ 1 1 1 1], L_0000029deec8cca0, L_0000029deec8cca0, L_0000029deec8cca0, L_0000029deec8cca0;
LS_0000029deec8ce80_0_16 .concat [ 1 1 1 1], L_0000029deec8cca0, L_0000029deec8cca0, L_0000029deec8cca0, L_0000029deec8cca0;
LS_0000029deec8ce80_0_20 .concat [ 1 1 1 1], L_0000029deec8cca0, L_0000029deec8cca0, L_0000029deec8cca0, L_0000029deec8cca0;
LS_0000029deec8ce80_0_24 .concat [ 1 1 1 1], L_0000029deec8cca0, L_0000029deec8cca0, L_0000029deec8cca0, L_0000029deec8cca0;
LS_0000029deec8ce80_0_28 .concat [ 1 1 1 1], L_0000029deec8cca0, L_0000029deec8cca0, L_0000029deec8cca0, L_0000029deec8cca0;
LS_0000029deec8ce80_1_0 .concat [ 4 4 4 4], LS_0000029deec8ce80_0_0, LS_0000029deec8ce80_0_4, LS_0000029deec8ce80_0_8, LS_0000029deec8ce80_0_12;
LS_0000029deec8ce80_1_4 .concat [ 4 4 4 4], LS_0000029deec8ce80_0_16, LS_0000029deec8ce80_0_20, LS_0000029deec8ce80_0_24, LS_0000029deec8ce80_0_28;
L_0000029deec8ce80 .concat [ 16 16 0 0], LS_0000029deec8ce80_1_0, LS_0000029deec8ce80_1_4;
L_0000029deec8cfc0 .concat [ 16 32 0 0], L_0000029deec8d6a0, L_0000029deec8ce80;
L_0000029deec8d880 .arith/sum 48, L_0000029deec8cc00, L_0000029deec8cfc0;
L_0000029deec8c520 .functor MUXZ 48, L_0000029deec8d880, L_0000029deec8ca20, L_0000029deec8e960, C4<>;
L_0000029deec8d2e0 .functor MUXZ 48, L_0000029deec8c520, L_0000029deec8bda0, L_0000029deec8e9d0, C4<>;
L_0000029deec8d380 .part L_0000029deec8d2e0, 0, 32;
L_0000029deec8d420 .cmp/eq 2, v0000029deec857a0_0, L_0000029deeccea40;
L_0000029deed27780 .cmp/eq 2, v0000029deec857a0_0, L_0000029deeccea88;
L_0000029deed26ec0 .cmp/eq 2, v0000029deec857a0_0, L_0000029deeccead0;
L_0000029deed28220 .functor MUXZ 32, L_0000029deecceb60, L_0000029deecceb18, L_0000029deed26ec0, C4<>;
L_0000029deed26880 .functor MUXZ 32, L_0000029deed28220, L_0000029deec8d380, L_0000029deed27780, C4<>;
L_0000029deed278c0 .functor MUXZ 32, L_0000029deed26880, L_0000029deec8c5c0, L_0000029deec8d420, C4<>;
L_0000029deed27960 .functor MUXZ 32, L_0000029deec8e0a0, L_0000029deeccebf0, L_0000029deec8dfc0, C4<>;
L_0000029deed27f00 .cmp/eq 6, L_0000029deec8d560, L_0000029deeccecc8;
L_0000029deed28180 .cmp/eq 6, L_0000029deec8d560, L_0000029deecced10;
L_0000029deed275a0 .cmp/eq 6, L_0000029deec8d560, L_0000029deecced58;
L_0000029deed27a00 .concat [ 16 16 0 0], L_0000029deec8d6a0, L_0000029deecceda0;
L_0000029deed26f60 .part L_0000029deec8d6a0, 15, 1;
LS_0000029deed27d20_0_0 .concat [ 1 1 1 1], L_0000029deed26f60, L_0000029deed26f60, L_0000029deed26f60, L_0000029deed26f60;
LS_0000029deed27d20_0_4 .concat [ 1 1 1 1], L_0000029deed26f60, L_0000029deed26f60, L_0000029deed26f60, L_0000029deed26f60;
LS_0000029deed27d20_0_8 .concat [ 1 1 1 1], L_0000029deed26f60, L_0000029deed26f60, L_0000029deed26f60, L_0000029deed26f60;
LS_0000029deed27d20_0_12 .concat [ 1 1 1 1], L_0000029deed26f60, L_0000029deed26f60, L_0000029deed26f60, L_0000029deed26f60;
L_0000029deed27d20 .concat [ 4 4 4 4], LS_0000029deed27d20_0_0, LS_0000029deed27d20_0_4, LS_0000029deed27d20_0_8, LS_0000029deed27d20_0_12;
L_0000029deed269c0 .concat [ 16 16 0 0], L_0000029deec8d6a0, L_0000029deed27d20;
L_0000029deed27500 .functor MUXZ 32, L_0000029deed269c0, L_0000029deed27a00, L_0000029deec8dc40, C4<>;
L_0000029deed27dc0 .concat [ 6 26 0 0], L_0000029deec8d560, L_0000029deeccede8;
L_0000029deed26b00 .cmp/eq 32, L_0000029deed27dc0, L_0000029deeccee30;
L_0000029deed26ba0 .cmp/eq 6, L_0000029deec8c160, L_0000029deeccee78;
L_0000029deed26c40 .cmp/eq 6, L_0000029deec8c160, L_0000029deecceec0;
L_0000029deed28360 .cmp/eq 6, L_0000029deec8d560, L_0000029deeccef08;
L_0000029deed26740 .functor MUXZ 32, L_0000029deed27500, L_0000029deeccef50, L_0000029deed28360, C4<>;
L_0000029deed26600 .functor MUXZ 32, L_0000029deed26740, L_0000029deec8c7a0, L_0000029deec8e2d0, C4<>;
L_0000029deed27000 .concat [ 6 26 0 0], L_0000029deec8d560, L_0000029deeccef98;
L_0000029deed27aa0 .cmp/eq 32, L_0000029deed27000, L_0000029deeccefe0;
L_0000029deed264c0 .cmp/eq 6, L_0000029deec8c160, L_0000029deeccf028;
L_0000029deed27be0 .cmp/eq 6, L_0000029deec8c160, L_0000029deeccf070;
L_0000029deed27820 .cmp/eq 6, L_0000029deec8d560, L_0000029deeccf0b8;
L_0000029deed282c0 .functor MUXZ 32, L_0000029deec8e180, v0000029deec87850_0, L_0000029deed27820, C4<>;
L_0000029deed27b40 .functor MUXZ 32, L_0000029deed282c0, L_0000029deec8dbd0, L_0000029deec8e3b0, C4<>;
S_0000029deebf2e90 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000029deebf2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000029deec46100 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000029deec8e340 .functor NOT 1, v0000029deec565b0_0, C4<0>, C4<0>, C4<0>;
v0000029deec55d90_0 .net *"_ivl_0", 0 0, L_0000029deec8e340;  1 drivers
v0000029deec54cb0_0 .net "in1", 31 0, L_0000029deec8dbd0;  alias, 1 drivers
v0000029deec54fd0_0 .net "in2", 31 0, L_0000029deed26600;  alias, 1 drivers
v0000029deec54d50_0 .net "out", 31 0, L_0000029deed28040;  alias, 1 drivers
v0000029deec55bb0_0 .net "s", 0 0, v0000029deec565b0_0;  alias, 1 drivers
L_0000029deed28040 .functor MUXZ 32, L_0000029deed26600, L_0000029deec8dbd0, L_0000029deec8e340, C4<>;
S_0000029deeba29c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_0000029deebf2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000029deecc0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000029deecc00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000029deecc0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000029deecc0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000029deecc0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000029deecc01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000029deecc01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000029deecc0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000029deecc0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000029deecc0288 .param/l "j" 0 4 12, C4<000010>;
P_0000029deecc02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000029deecc02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000029deecc0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000029deecc0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000029deecc03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000029deecc03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000029deecc0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000029deecc0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000029deecc0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000029deecc04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000029deecc04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000029deecc0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000029deecc0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000029deecc0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000029deecc05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000029deecc0608 .param/l "xori" 0 4 8, C4<001110>;
v0000029deec54df0_0 .var "ALUOp", 3 0;
v0000029deec565b0_0 .var "ALUSrc", 0 0;
v0000029deec548f0_0 .var "MemReadEn", 0 0;
v0000029deec54990_0 .var "MemWriteEn", 0 0;
v0000029deec55750_0 .var "MemtoReg", 0 0;
v0000029deec56010_0 .var "RegDst", 0 0;
v0000029deec55e30_0 .var "RegWriteEn", 0 0;
v0000029deec55070_0 .net "funct", 5 0, L_0000029deec8c160;  alias, 1 drivers
v0000029deec55a70_0 .var "hlt", 0 0;
v0000029deec54a30_0 .net "opcode", 5 0, L_0000029deec8d560;  alias, 1 drivers
v0000029deec54b70_0 .net "rst", 0 0, v0000029deec8c700_0;  alias, 1 drivers
E_0000029deec45e00 .event anyedge, v0000029deec54b70_0, v0000029deec54a30_0, v0000029deec55070_0;
S_0000029deeba2b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_0000029deebf2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000029deec46540 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000029deec8e0a0 .functor BUFZ 32, L_0000029deed26d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029deec55ed0_0 .net "Data_Out", 31 0, L_0000029deec8e0a0;  alias, 1 drivers
v0000029deec55f70 .array "InstMem", 0 1023, 31 0;
v0000029deec560b0_0 .net *"_ivl_0", 31 0, L_0000029deed26d80;  1 drivers
v0000029deec56290_0 .net *"_ivl_3", 9 0, L_0000029deed273c0;  1 drivers
v0000029deec34e50_0 .net *"_ivl_4", 11 0, L_0000029deed26920;  1 drivers
L_0000029deecceba8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029deec35ad0_0 .net *"_ivl_7", 1 0, L_0000029deecceba8;  1 drivers
v0000029deec84ee0_0 .net "addr", 31 0, v0000029deec87850_0;  alias, 1 drivers
v0000029deec84620_0 .var/i "i", 31 0;
L_0000029deed26d80 .array/port v0000029deec55f70, L_0000029deed26920;
L_0000029deed273c0 .part v0000029deec87850_0, 0, 10;
L_0000029deed26920 .concat [ 10 2 0 0], L_0000029deed273c0, L_0000029deecceba8;
S_0000029deebf13b0 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_0000029deebf2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000029deec8e180 .functor BUFZ 32, L_0000029deed267e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029deec8dbd0 .functor BUFZ 32, L_0000029deed280e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029deec84d00_0 .net *"_ivl_0", 31 0, L_0000029deed267e0;  1 drivers
v0000029deec84da0_0 .net *"_ivl_10", 6 0, L_0000029deed27140;  1 drivers
L_0000029deeccec80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029deec84800_0 .net *"_ivl_13", 1 0, L_0000029deeccec80;  1 drivers
v0000029deec83b80_0 .net *"_ivl_2", 6 0, L_0000029deed26560;  1 drivers
L_0000029deeccec38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029deec83ea0_0 .net *"_ivl_5", 1 0, L_0000029deeccec38;  1 drivers
v0000029deec85840_0 .net *"_ivl_8", 31 0, L_0000029deed280e0;  1 drivers
v0000029deec84300_0 .net "clk", 0 0, L_0000029deec8e110;  alias, 1 drivers
v0000029deec84940_0 .var/i "i", 31 0;
v0000029deec83fe0_0 .net "readData1", 31 0, L_0000029deec8e180;  alias, 1 drivers
v0000029deec85200_0 .net "readData2", 31 0, L_0000029deec8dbd0;  alias, 1 drivers
v0000029deec846c0_0 .net "readRegister1", 4 0, L_0000029deec8be40;  alias, 1 drivers
v0000029deec84f80_0 .net "readRegister2", 4 0, L_0000029deec8c020;  alias, 1 drivers
v0000029deec843a0 .array "registers", 31 0, 31 0;
v0000029deec84440_0 .net "rst", 0 0, v0000029deec8c700_0;  alias, 1 drivers
v0000029deec85660_0 .net "we", 0 0, v0000029deec55e30_0;  alias, 1 drivers
v0000029deec83f40_0 .net "writeData", 31 0, L_0000029deed266a0;  alias, 1 drivers
v0000029deec83d60_0 .net "writeRegister", 4 0, L_0000029deed26a60;  alias, 1 drivers
E_0000029deec45f00/0 .event negedge, v0000029deec54b70_0;
E_0000029deec45f00/1 .event posedge, v0000029deec84300_0;
E_0000029deec45f00 .event/or E_0000029deec45f00/0, E_0000029deec45f00/1;
L_0000029deed267e0 .array/port v0000029deec843a0, L_0000029deed26560;
L_0000029deed26560 .concat [ 5 2 0 0], L_0000029deec8be40, L_0000029deeccec38;
L_0000029deed280e0 .array/port v0000029deec843a0, L_0000029deed27140;
L_0000029deed27140 .concat [ 5 2 0 0], L_0000029deec8c020, L_0000029deeccec80;
S_0000029deebf1540 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000029deebf13b0;
 .timescale 0 0;
v0000029deec84120_0 .var/i "i", 31 0;
S_0000029deebdb160 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_0000029deebf2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000029deec462c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000029deec8dd90 .functor NOT 1, v0000029deec56010_0, C4<0>, C4<0>, C4<0>;
v0000029deec84bc0_0 .net *"_ivl_0", 0 0, L_0000029deec8dd90;  1 drivers
v0000029deec85a20_0 .net "in1", 4 0, L_0000029deec8c020;  alias, 1 drivers
v0000029deec852a0_0 .net "in2", 4 0, L_0000029deec8cac0;  alias, 1 drivers
v0000029deec84580_0 .net "out", 4 0, L_0000029deed26a60;  alias, 1 drivers
v0000029deec848a0_0 .net "s", 0 0, v0000029deec56010_0;  alias, 1 drivers
L_0000029deed26a60 .functor MUXZ 5, L_0000029deec8cac0, L_0000029deec8c020, L_0000029deec8dd90, C4<>;
S_0000029deebdb2f0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_0000029deebf2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000029deec46b00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000029deec8ea40 .functor NOT 1, v0000029deec55750_0, C4<0>, C4<0>, C4<0>;
v0000029deec841c0_0 .net *"_ivl_0", 0 0, L_0000029deec8ea40;  1 drivers
v0000029deec84080_0 .net "in1", 31 0, v0000029deec85480_0;  alias, 1 drivers
v0000029deec85700_0 .net "in2", 31 0, v0000029deec83e00_0;  alias, 1 drivers
v0000029deec84260_0 .net "out", 31 0, L_0000029deed266a0;  alias, 1 drivers
v0000029deec853e0_0 .net "s", 0 0, v0000029deec55750_0;  alias, 1 drivers
L_0000029deed266a0 .functor MUXZ 32, v0000029deec83e00_0, v0000029deec85480_0, L_0000029deec8ea40, C4<>;
S_0000029deec1fa00 .scope module, "alu" "ALU" 3 88, 9 1 0, S_0000029deebf2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000029deec1fb90 .param/l "ADD" 0 9 12, C4<0000>;
P_0000029deec1fbc8 .param/l "AND" 0 9 12, C4<0010>;
P_0000029deec1fc00 .param/l "NOR" 0 9 12, C4<0101>;
P_0000029deec1fc38 .param/l "OR" 0 9 12, C4<0011>;
P_0000029deec1fc70 .param/l "SGT" 0 9 12, C4<0111>;
P_0000029deec1fca8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000029deec1fce0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000029deec1fd18 .param/l "SRL" 0 9 12, C4<1001>;
P_0000029deec1fd50 .param/l "SUB" 0 9 12, C4<0001>;
P_0000029deec1fd88 .param/l "XOR" 0 9 12, C4<0100>;
P_0000029deec1fdc0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000029deec1fdf8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000029deeccf100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029deec844e0_0 .net/2u *"_ivl_0", 31 0, L_0000029deeccf100;  1 drivers
v0000029deec84760_0 .net "opSel", 3 0, v0000029deec54df0_0;  alias, 1 drivers
v0000029deec858e0_0 .net "operand1", 31 0, L_0000029deed27b40;  alias, 1 drivers
v0000029deec855c0_0 .net "operand2", 31 0, L_0000029deed28040;  alias, 1 drivers
v0000029deec85480_0 .var "result", 31 0;
v0000029deec84c60_0 .net "zero", 0 0, L_0000029deed26ce0;  alias, 1 drivers
E_0000029deec460c0 .event anyedge, v0000029deec54df0_0, v0000029deec858e0_0, v0000029deec54d50_0;
L_0000029deed26ce0 .cmp/eq 32, v0000029deec85480_0, L_0000029deeccf100;
S_0000029deec0a810 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_0000029deebf2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000029deecc0650 .param/l "RType" 0 4 2, C4<000000>;
P_0000029deecc0688 .param/l "add" 0 4 5, C4<100000>;
P_0000029deecc06c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000029deecc06f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000029deecc0730 .param/l "and_" 0 4 5, C4<100100>;
P_0000029deecc0768 .param/l "andi" 0 4 8, C4<001100>;
P_0000029deecc07a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000029deecc07d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000029deecc0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000029deecc0848 .param/l "j" 0 4 12, C4<000010>;
P_0000029deecc0880 .param/l "jal" 0 4 12, C4<000011>;
P_0000029deecc08b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000029deecc08f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000029deecc0928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000029deecc0960 .param/l "or_" 0 4 5, C4<100101>;
P_0000029deecc0998 .param/l "ori" 0 4 8, C4<001101>;
P_0000029deecc09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000029deecc0a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000029deecc0a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000029deecc0a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000029deecc0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000029deecc0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000029deecc0b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000029deecc0b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000029deecc0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000029deecc0bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000029deec857a0_0 .var "PCsrc", 1 0;
v0000029deec849e0_0 .net "excep_flag", 0 0, o0000029deec91048;  alias, 0 drivers
v0000029deec84a80_0 .net "funct", 5 0, L_0000029deec8c160;  alias, 1 drivers
v0000029deec85020_0 .net "opcode", 5 0, L_0000029deec8d560;  alias, 1 drivers
v0000029deec84b20_0 .net "operand1", 31 0, L_0000029deec8e180;  alias, 1 drivers
v0000029deec85980_0 .net "operand2", 31 0, L_0000029deed28040;  alias, 1 drivers
v0000029deec850c0_0 .net "rst", 0 0, v0000029deec8c700_0;  alias, 1 drivers
E_0000029deec45c00/0 .event anyedge, v0000029deec54b70_0, v0000029deec849e0_0, v0000029deec54a30_0, v0000029deec83fe0_0;
E_0000029deec45c00/1 .event anyedge, v0000029deec54d50_0, v0000029deec55070_0;
E_0000029deec45c00 .event/or E_0000029deec45c00/0, E_0000029deec45c00/1;
S_0000029deec0a9a0 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_0000029deebf2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000029deec85160 .array "DataMem", 0 1023, 31 0;
v0000029deec85340_0 .net "address", 31 0, v0000029deec85480_0;  alias, 1 drivers
v0000029deec85520_0 .net "clock", 0 0, L_0000029deec8e420;  1 drivers
v0000029deec83c20_0 .net "data", 31 0, L_0000029deec8dbd0;  alias, 1 drivers
v0000029deec83cc0_0 .var/i "i", 31 0;
v0000029deec83e00_0 .var "q", 31 0;
v0000029deec869f0_0 .net "rden", 0 0, v0000029deec548f0_0;  alias, 1 drivers
v0000029deec85f50_0 .net "wren", 0 0, v0000029deec54990_0;  alias, 1 drivers
E_0000029deec45c40 .event posedge, v0000029deec85520_0;
S_0000029deebd6ab0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_0000029deebf2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000029deec45dc0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000029deec866d0_0 .net "PCin", 31 0, L_0000029deed278c0;  alias, 1 drivers
v0000029deec87850_0 .var "PCout", 31 0;
v0000029deec86a90_0 .net "clk", 0 0, L_0000029deec8e110;  alias, 1 drivers
v0000029deec878f0_0 .net "rst", 0 0, v0000029deec8c700_0;  alias, 1 drivers
    .scope S_0000029deec0a810;
T_0 ;
    %wait E_0000029deec45c00;
    %load/vec4 v0000029deec850c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029deec857a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029deec849e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000029deec857a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000029deec85020_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000029deec84b20_0;
    %load/vec4 v0000029deec85980_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000029deec85020_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000029deec84b20_0;
    %load/vec4 v0000029deec85980_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000029deec85020_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000029deec85020_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000029deec85020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000029deec84a80_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000029deec857a0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029deec857a0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000029deebd6ab0;
T_1 ;
    %wait E_0000029deec45f00;
    %load/vec4 v0000029deec878f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029deec87850_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000029deec866d0_0;
    %assign/vec4 v0000029deec87850_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000029deeba2b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029deec84620_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000029deec84620_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029deec84620_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec55f70, 0, 4;
    %load/vec4 v0000029deec84620_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029deec84620_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec55f70, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec55f70, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec55f70, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec55f70, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec55f70, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec55f70, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec55f70, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec55f70, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec55f70, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec55f70, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec55f70, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec55f70, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec55f70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec55f70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec55f70, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec55f70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec55f70, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000029deeba29c0;
T_3 ;
    %wait E_0000029deec45e00;
    %load/vec4 v0000029deec54b70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000029deec55a70_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029deec565b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029deec55e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029deec54990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029deec55750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029deec548f0_0, 0;
    %assign/vec4 v0000029deec56010_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000029deec55a70_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000029deec54df0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000029deec565b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029deec55e30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029deec54990_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029deec55750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029deec548f0_0, 0, 1;
    %store/vec4 v0000029deec56010_0, 0, 1;
    %load/vec4 v0000029deec54a30_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec55a70_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec56010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec55e30_0, 0;
    %load/vec4 v0000029deec55070_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec565b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec565b0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec55e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec56010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec565b0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec55e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029deec56010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec565b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec55e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec565b0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec55e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec565b0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec55e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec565b0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec55e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec565b0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec548f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec55e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec565b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec55750_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec54990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029deec565b0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029deec54df0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000029deebf13b0;
T_4 ;
    %wait E_0000029deec45f00;
    %fork t_1, S_0000029deebf1540;
    %jmp t_0;
    .scope S_0000029deebf1540;
t_1 ;
    %load/vec4 v0000029deec84440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029deec84120_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000029deec84120_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029deec84120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec843a0, 0, 4;
    %load/vec4 v0000029deec84120_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029deec84120_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000029deec85660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000029deec83f40_0;
    %load/vec4 v0000029deec83d60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec843a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec843a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000029deebf13b0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029deebf13b0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029deec84940_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000029deec84940_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000029deec84940_0;
    %ix/getv/s 4, v0000029deec84940_0;
    %load/vec4a v0000029deec843a0, 4;
    %ix/getv/s 4, v0000029deec84940_0;
    %load/vec4a v0000029deec843a0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000029deec84940_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029deec84940_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000029deec1fa00;
T_6 ;
    %wait E_0000029deec460c0;
    %load/vec4 v0000029deec84760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029deec85480_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000029deec858e0_0;
    %load/vec4 v0000029deec855c0_0;
    %add;
    %assign/vec4 v0000029deec85480_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000029deec858e0_0;
    %load/vec4 v0000029deec855c0_0;
    %sub;
    %assign/vec4 v0000029deec85480_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000029deec858e0_0;
    %load/vec4 v0000029deec855c0_0;
    %and;
    %assign/vec4 v0000029deec85480_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000029deec858e0_0;
    %load/vec4 v0000029deec855c0_0;
    %or;
    %assign/vec4 v0000029deec85480_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000029deec858e0_0;
    %load/vec4 v0000029deec855c0_0;
    %xor;
    %assign/vec4 v0000029deec85480_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000029deec858e0_0;
    %load/vec4 v0000029deec855c0_0;
    %or;
    %inv;
    %assign/vec4 v0000029deec85480_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000029deec858e0_0;
    %load/vec4 v0000029deec855c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000029deec85480_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000029deec855c0_0;
    %load/vec4 v0000029deec858e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000029deec85480_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000029deec858e0_0;
    %ix/getv 4, v0000029deec855c0_0;
    %shiftl 4;
    %assign/vec4 v0000029deec85480_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000029deec858e0_0;
    %ix/getv 4, v0000029deec855c0_0;
    %shiftr 4;
    %assign/vec4 v0000029deec85480_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000029deec0a9a0;
T_7 ;
    %wait E_0000029deec45c40;
    %load/vec4 v0000029deec869f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000029deec85340_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000029deec85160, 4;
    %assign/vec4 v0000029deec83e00_0, 0;
T_7.0 ;
    %load/vec4 v0000029deec85f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000029deec83c20_0;
    %ix/getv 3, v0000029deec85340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029deec85160, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000029deec0a9a0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000029deec0a9a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029deec83cc0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000029deec83cc0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000029deec83cc0_0;
    %load/vec4a v0000029deec85160, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000029deec83cc0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000029deec83cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029deec83cc0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000029deebf2d00;
T_10 ;
    %wait E_0000029deec45f00;
    %load/vec4 v0000029deec8d600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029deec8a8d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000029deec8a8d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000029deec8a8d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000029deec4fe00;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029deec8da60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029deec8c700_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000029deec4fe00;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000029deec8da60_0;
    %inv;
    %assign/vec4 v0000029deec8da60_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000029deec4fe00;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029deec8c700_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029deec8c700_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000029deec8c660_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
