## spi.md

Generic Serial Interface

### PLAN

Clock phase/polarity adjustable.
Can invert all outputs
Multiple chip selects
Queue
LSB/MSB
Wishbone support
1-16 bit
Parity bit
Programmable delays:
  Leading
  Falling
  Inter message delay
Master/Slave
Interrupts
Error detection?
Adjustable baud rate
