

================================================================
== Vivado HLS Report for 'Conv_0_conv195'
================================================================
* Date:           Fri Feb  7 09:58:40 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.312 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2319|     2320| 11.595 us | 11.600 us |  2319|  2320|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+---------+---------+-----------+-----------+------+------+----------+
        |                 |       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |     Instance    | Module|   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +-----------------+-------+---------+---------+-----------+-----------+------+------+----------+
        |grp_conv_fu_126  |conv   |     2318|     2319| 11.590 us | 11.595 us |  2311|  2311| dataflow |
        +-----------------+-------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     25|    5197|   5378|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    267|    -|
|Register         |        -|      -|       7|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     25|    5204|   5651|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     11|       4|     10|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+-------+---------+-------+------+------+-----+
    |     Instance    | Module| BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------+-------+---------+-------+------+------+-----+
    |grp_conv_fu_126  |conv   |        0|     25|  5197|  5378|    0|
    +-----------------+-------+---------+-------+------+------+-----+
    |Total            |       |        0|     25|  5197|  5378|    0|
    +-----------------+-------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_conv_fu_126_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_conv_fu_126_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           3|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  15|          3|    1|          3|
    |ap_done           |   9|          2|    1|          2|
    |in_V_V100_read    |   9|          2|    1|          2|
    |in_V_V101_read    |   9|          2|    1|          2|
    |in_V_V102_read    |   9|          2|    1|          2|
    |in_V_V103_read    |   9|          2|    1|          2|
    |in_V_V20104_read  |   9|          2|    1|          2|
    |in_V_V20105_read  |   9|          2|    1|          2|
    |in_V_V20106_read  |   9|          2|    1|          2|
    |in_V_V20107_read  |   9|          2|    1|          2|
    |in_V_V20_read     |   9|          2|    1|          2|
    |in_V_V21108_read  |   9|          2|    1|          2|
    |in_V_V21109_read  |   9|          2|    1|          2|
    |in_V_V21110_read  |   9|          2|    1|          2|
    |in_V_V21111_read  |   9|          2|    1|          2|
    |in_V_V21_read     |   9|          2|    1|          2|
    |in_V_V22112_read  |   9|          2|    1|          2|
    |in_V_V22113_read  |   9|          2|    1|          2|
    |in_V_V22114_read  |   9|          2|    1|          2|
    |in_V_V22115_read  |   9|          2|    1|          2|
    |in_V_V22_read     |   9|          2|    1|          2|
    |in_V_V23116_read  |   9|          2|    1|          2|
    |in_V_V23117_read  |   9|          2|    1|          2|
    |in_V_V23118_read  |   9|          2|    1|          2|
    |in_V_V23119_read  |   9|          2|    1|          2|
    |in_V_V23_read     |   9|          2|    1|          2|
    |in_V_V_read       |   9|          2|    1|          2|
    |out_V_V_write     |   9|          2|    1|          2|
    |real_start        |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 267|         59|   29|         59|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                             |  2|   0|    2|          0|
    |ap_done_reg                           |  1|   0|    1|          0|
    |ap_sync_reg_grp_conv_fu_126_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_conv_fu_126_ap_ready  |  1|   0|    1|          0|
    |grp_conv_fu_126_ap_start_reg          |  1|   0|    1|          0|
    |start_once_reg                        |  1|   0|    1|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 |  7|   0|    7|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Conv_0_conv195 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Conv_0_conv195 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Conv_0_conv195 | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | Conv_0_conv195 | return value |
|ap_done                | out |    1| ap_ctrl_hs | Conv_0_conv195 | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Conv_0_conv195 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Conv_0_conv195 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Conv_0_conv195 | return value |
|start_out              | out |    1| ap_ctrl_hs | Conv_0_conv195 | return value |
|start_write            | out |    1| ap_ctrl_hs | Conv_0_conv195 | return value |
|weights_V_address0     | out |    2|  ap_stable |    weights_V   |     array    |
|weights_V_ce0          | out |    1|  ap_stable |    weights_V   |     array    |
|weights_V_q0           |  in |   16|  ap_stable |    weights_V   |     array    |
|weights_V1_address0    | out |    2|  ap_stable |   weights_V1   |     array    |
|weights_V1_ce0         | out |    1|  ap_stable |   weights_V1   |     array    |
|weights_V1_q0          |  in |   16|  ap_stable |   weights_V1   |     array    |
|weights_V2_address0    | out |    2|  ap_stable |   weights_V2   |     array    |
|weights_V2_ce0         | out |    1|  ap_stable |   weights_V2   |     array    |
|weights_V2_q0          |  in |   16|  ap_stable |   weights_V2   |     array    |
|weights_V3_address0    | out |    2|  ap_stable |   weights_V3   |     array    |
|weights_V3_ce0         | out |    1|  ap_stable |   weights_V3   |     array    |
|weights_V3_q0          |  in |   16|  ap_stable |   weights_V3   |     array    |
|weights_V4_address0    | out |    2|  ap_stable |   weights_V4   |     array    |
|weights_V4_ce0         | out |    1|  ap_stable |   weights_V4   |     array    |
|weights_V4_q0          |  in |   16|  ap_stable |   weights_V4   |     array    |
|weights_V15_address0   | out |    2|  ap_stable |   weights_V15  |     array    |
|weights_V15_ce0        | out |    1|  ap_stable |   weights_V15  |     array    |
|weights_V15_q0         |  in |   16|  ap_stable |   weights_V15  |     array    |
|weights_V16_address0   | out |    2|  ap_stable |   weights_V16  |     array    |
|weights_V16_ce0        | out |    1|  ap_stable |   weights_V16  |     array    |
|weights_V16_q0         |  in |   16|  ap_stable |   weights_V16  |     array    |
|weights_V17_address0   | out |    2|  ap_stable |   weights_V17  |     array    |
|weights_V17_ce0        | out |    1|  ap_stable |   weights_V17  |     array    |
|weights_V17_q0         |  in |   16|  ap_stable |   weights_V17  |     array    |
|weights_V18_address0   | out |    2|  ap_stable |   weights_V18  |     array    |
|weights_V18_ce0        | out |    1|  ap_stable |   weights_V18  |     array    |
|weights_V18_q0         |  in |   16|  ap_stable |   weights_V18  |     array    |
|weights_V19_address0   | out |    2|  ap_stable |   weights_V19  |     array    |
|weights_V19_ce0        | out |    1|  ap_stable |   weights_V19  |     array    |
|weights_V19_q0         |  in |   16|  ap_stable |   weights_V19  |     array    |
|weights_V210_address0  | out |    2|  ap_stable |  weights_V210  |     array    |
|weights_V210_ce0       | out |    1|  ap_stable |  weights_V210  |     array    |
|weights_V210_q0        |  in |   16|  ap_stable |  weights_V210  |     array    |
|weights_V211_address0  | out |    2|  ap_stable |  weights_V211  |     array    |
|weights_V211_ce0       | out |    1|  ap_stable |  weights_V211  |     array    |
|weights_V211_q0        |  in |   16|  ap_stable |  weights_V211  |     array    |
|weights_V212_address0  | out |    2|  ap_stable |  weights_V212  |     array    |
|weights_V212_ce0       | out |    1|  ap_stable |  weights_V212  |     array    |
|weights_V212_q0        |  in |   16|  ap_stable |  weights_V212  |     array    |
|weights_V213_address0  | out |    2|  ap_stable |  weights_V213  |     array    |
|weights_V213_ce0       | out |    1|  ap_stable |  weights_V213  |     array    |
|weights_V213_q0        |  in |   16|  ap_stable |  weights_V213  |     array    |
|weights_V214_address0  | out |    2|  ap_stable |  weights_V214  |     array    |
|weights_V214_ce0       | out |    1|  ap_stable |  weights_V214  |     array    |
|weights_V214_q0        |  in |   16|  ap_stable |  weights_V214  |     array    |
|weights_V315_address0  | out |    2|  ap_stable |  weights_V315  |     array    |
|weights_V315_ce0       | out |    1|  ap_stable |  weights_V315  |     array    |
|weights_V315_q0        |  in |   16|  ap_stable |  weights_V315  |     array    |
|weights_V316_address0  | out |    2|  ap_stable |  weights_V316  |     array    |
|weights_V316_ce0       | out |    1|  ap_stable |  weights_V316  |     array    |
|weights_V316_q0        |  in |   16|  ap_stable |  weights_V316  |     array    |
|weights_V317_address0  | out |    2|  ap_stable |  weights_V317  |     array    |
|weights_V317_ce0       | out |    1|  ap_stable |  weights_V317  |     array    |
|weights_V317_q0        |  in |   16|  ap_stable |  weights_V317  |     array    |
|weights_V318_address0  | out |    2|  ap_stable |  weights_V318  |     array    |
|weights_V318_ce0       | out |    1|  ap_stable |  weights_V318  |     array    |
|weights_V318_q0        |  in |   16|  ap_stable |  weights_V318  |     array    |
|weights_V319_address0  | out |    2|  ap_stable |  weights_V319  |     array    |
|weights_V319_ce0       | out |    1|  ap_stable |  weights_V319  |     array    |
|weights_V319_q0        |  in |   16|  ap_stable |  weights_V319  |     array    |
|weights_V420_address0  | out |    2|  ap_stable |  weights_V420  |     array    |
|weights_V420_ce0       | out |    1|  ap_stable |  weights_V420  |     array    |
|weights_V420_q0        |  in |   16|  ap_stable |  weights_V420  |     array    |
|weights_V421_address0  | out |    2|  ap_stable |  weights_V421  |     array    |
|weights_V421_ce0       | out |    1|  ap_stable |  weights_V421  |     array    |
|weights_V421_q0        |  in |   16|  ap_stable |  weights_V421  |     array    |
|weights_V422_address0  | out |    2|  ap_stable |  weights_V422  |     array    |
|weights_V422_ce0       | out |    1|  ap_stable |  weights_V422  |     array    |
|weights_V422_q0        |  in |   16|  ap_stable |  weights_V422  |     array    |
|weights_V423_address0  | out |    2|  ap_stable |  weights_V423  |     array    |
|weights_V423_ce0       | out |    1|  ap_stable |  weights_V423  |     array    |
|weights_V423_q0        |  in |   16|  ap_stable |  weights_V423  |     array    |
|weights_V424_address0  | out |    2|  ap_stable |  weights_V424  |     array    |
|weights_V424_ce0       | out |    1|  ap_stable |  weights_V424  |     array    |
|weights_V424_q0        |  in |   16|  ap_stable |  weights_V424  |     array    |
|in_V_V_dout            |  in |   16|   ap_fifo  |     in_V_V     |    pointer   |
|in_V_V_empty_n         |  in |    1|   ap_fifo  |     in_V_V     |    pointer   |
|in_V_V_read            | out |    1|   ap_fifo  |     in_V_V     |    pointer   |
|in_V_V100_dout         |  in |   16|   ap_fifo  |    in_V_V100   |    pointer   |
|in_V_V100_empty_n      |  in |    1|   ap_fifo  |    in_V_V100   |    pointer   |
|in_V_V100_read         | out |    1|   ap_fifo  |    in_V_V100   |    pointer   |
|in_V_V101_dout         |  in |   16|   ap_fifo  |    in_V_V101   |    pointer   |
|in_V_V101_empty_n      |  in |    1|   ap_fifo  |    in_V_V101   |    pointer   |
|in_V_V101_read         | out |    1|   ap_fifo  |    in_V_V101   |    pointer   |
|in_V_V102_dout         |  in |   16|   ap_fifo  |    in_V_V102   |    pointer   |
|in_V_V102_empty_n      |  in |    1|   ap_fifo  |    in_V_V102   |    pointer   |
|in_V_V102_read         | out |    1|   ap_fifo  |    in_V_V102   |    pointer   |
|in_V_V103_dout         |  in |   16|   ap_fifo  |    in_V_V103   |    pointer   |
|in_V_V103_empty_n      |  in |    1|   ap_fifo  |    in_V_V103   |    pointer   |
|in_V_V103_read         | out |    1|   ap_fifo  |    in_V_V103   |    pointer   |
|in_V_V20_dout          |  in |   16|   ap_fifo  |    in_V_V20    |    pointer   |
|in_V_V20_empty_n       |  in |    1|   ap_fifo  |    in_V_V20    |    pointer   |
|in_V_V20_read          | out |    1|   ap_fifo  |    in_V_V20    |    pointer   |
|in_V_V20104_dout       |  in |   16|   ap_fifo  |   in_V_V20104  |    pointer   |
|in_V_V20104_empty_n    |  in |    1|   ap_fifo  |   in_V_V20104  |    pointer   |
|in_V_V20104_read       | out |    1|   ap_fifo  |   in_V_V20104  |    pointer   |
|in_V_V20105_dout       |  in |   16|   ap_fifo  |   in_V_V20105  |    pointer   |
|in_V_V20105_empty_n    |  in |    1|   ap_fifo  |   in_V_V20105  |    pointer   |
|in_V_V20105_read       | out |    1|   ap_fifo  |   in_V_V20105  |    pointer   |
|in_V_V20106_dout       |  in |   16|   ap_fifo  |   in_V_V20106  |    pointer   |
|in_V_V20106_empty_n    |  in |    1|   ap_fifo  |   in_V_V20106  |    pointer   |
|in_V_V20106_read       | out |    1|   ap_fifo  |   in_V_V20106  |    pointer   |
|in_V_V20107_dout       |  in |   16|   ap_fifo  |   in_V_V20107  |    pointer   |
|in_V_V20107_empty_n    |  in |    1|   ap_fifo  |   in_V_V20107  |    pointer   |
|in_V_V20107_read       | out |    1|   ap_fifo  |   in_V_V20107  |    pointer   |
|in_V_V21_dout          |  in |   16|   ap_fifo  |    in_V_V21    |    pointer   |
|in_V_V21_empty_n       |  in |    1|   ap_fifo  |    in_V_V21    |    pointer   |
|in_V_V21_read          | out |    1|   ap_fifo  |    in_V_V21    |    pointer   |
|in_V_V21108_dout       |  in |   16|   ap_fifo  |   in_V_V21108  |    pointer   |
|in_V_V21108_empty_n    |  in |    1|   ap_fifo  |   in_V_V21108  |    pointer   |
|in_V_V21108_read       | out |    1|   ap_fifo  |   in_V_V21108  |    pointer   |
|in_V_V21109_dout       |  in |   16|   ap_fifo  |   in_V_V21109  |    pointer   |
|in_V_V21109_empty_n    |  in |    1|   ap_fifo  |   in_V_V21109  |    pointer   |
|in_V_V21109_read       | out |    1|   ap_fifo  |   in_V_V21109  |    pointer   |
|in_V_V21110_dout       |  in |   16|   ap_fifo  |   in_V_V21110  |    pointer   |
|in_V_V21110_empty_n    |  in |    1|   ap_fifo  |   in_V_V21110  |    pointer   |
|in_V_V21110_read       | out |    1|   ap_fifo  |   in_V_V21110  |    pointer   |
|in_V_V21111_dout       |  in |   16|   ap_fifo  |   in_V_V21111  |    pointer   |
|in_V_V21111_empty_n    |  in |    1|   ap_fifo  |   in_V_V21111  |    pointer   |
|in_V_V21111_read       | out |    1|   ap_fifo  |   in_V_V21111  |    pointer   |
|in_V_V22_dout          |  in |   16|   ap_fifo  |    in_V_V22    |    pointer   |
|in_V_V22_empty_n       |  in |    1|   ap_fifo  |    in_V_V22    |    pointer   |
|in_V_V22_read          | out |    1|   ap_fifo  |    in_V_V22    |    pointer   |
|in_V_V22112_dout       |  in |   16|   ap_fifo  |   in_V_V22112  |    pointer   |
|in_V_V22112_empty_n    |  in |    1|   ap_fifo  |   in_V_V22112  |    pointer   |
|in_V_V22112_read       | out |    1|   ap_fifo  |   in_V_V22112  |    pointer   |
|in_V_V22113_dout       |  in |   16|   ap_fifo  |   in_V_V22113  |    pointer   |
|in_V_V22113_empty_n    |  in |    1|   ap_fifo  |   in_V_V22113  |    pointer   |
|in_V_V22113_read       | out |    1|   ap_fifo  |   in_V_V22113  |    pointer   |
|in_V_V22114_dout       |  in |   16|   ap_fifo  |   in_V_V22114  |    pointer   |
|in_V_V22114_empty_n    |  in |    1|   ap_fifo  |   in_V_V22114  |    pointer   |
|in_V_V22114_read       | out |    1|   ap_fifo  |   in_V_V22114  |    pointer   |
|in_V_V22115_dout       |  in |   16|   ap_fifo  |   in_V_V22115  |    pointer   |
|in_V_V22115_empty_n    |  in |    1|   ap_fifo  |   in_V_V22115  |    pointer   |
|in_V_V22115_read       | out |    1|   ap_fifo  |   in_V_V22115  |    pointer   |
|in_V_V23_dout          |  in |   16|   ap_fifo  |    in_V_V23    |    pointer   |
|in_V_V23_empty_n       |  in |    1|   ap_fifo  |    in_V_V23    |    pointer   |
|in_V_V23_read          | out |    1|   ap_fifo  |    in_V_V23    |    pointer   |
|in_V_V23116_dout       |  in |   16|   ap_fifo  |   in_V_V23116  |    pointer   |
|in_V_V23116_empty_n    |  in |    1|   ap_fifo  |   in_V_V23116  |    pointer   |
|in_V_V23116_read       | out |    1|   ap_fifo  |   in_V_V23116  |    pointer   |
|in_V_V23117_dout       |  in |   16|   ap_fifo  |   in_V_V23117  |    pointer   |
|in_V_V23117_empty_n    |  in |    1|   ap_fifo  |   in_V_V23117  |    pointer   |
|in_V_V23117_read       | out |    1|   ap_fifo  |   in_V_V23117  |    pointer   |
|in_V_V23118_dout       |  in |   16|   ap_fifo  |   in_V_V23118  |    pointer   |
|in_V_V23118_empty_n    |  in |    1|   ap_fifo  |   in_V_V23118  |    pointer   |
|in_V_V23118_read       | out |    1|   ap_fifo  |   in_V_V23118  |    pointer   |
|in_V_V23119_dout       |  in |   16|   ap_fifo  |   in_V_V23119  |    pointer   |
|in_V_V23119_empty_n    |  in |    1|   ap_fifo  |   in_V_V23119  |    pointer   |
|in_V_V23119_read       | out |    1|   ap_fifo  |   in_V_V23119  |    pointer   |
|out_V_V_din            | out |   30|   ap_fifo  |     out_V_V    |    pointer   |
|out_V_V_full_n         |  in |    1|   ap_fifo  |     out_V_V    |    pointer   |
|out_V_V_write          | out |    1|   ap_fifo  |     out_V_V    |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call fastcc void @conv(i16* %in_V_V, i16* %in_V_V100, i16* %in_V_V101, i16* %in_V_V102, i16* %in_V_V103, i16* %in_V_V20, i16* %in_V_V20104, i16* %in_V_V20105, i16* %in_V_V20106, i16* %in_V_V20107, i16* %in_V_V21, i16* %in_V_V21108, i16* %in_V_V21109, i16* %in_V_V21110, i16* %in_V_V21111, i16* %in_V_V22, i16* %in_V_V22112, i16* %in_V_V22113, i16* %in_V_V22114, i16* %in_V_V22115, i16* %in_V_V23, i16* %in_V_V23116, i16* %in_V_V23117, i16* %in_V_V23118, i16* %in_V_V23119, [4 x i16]* %weights_V, [4 x i16]* %weights_V1, [4 x i16]* %weights_V2, [4 x i16]* %weights_V3, [4 x i16]* %weights_V4, [4 x i16]* %weights_V15, [4 x i16]* %weights_V16, [4 x i16]* %weights_V17, [4 x i16]* %weights_V18, [4 x i16]* %weights_V19, [4 x i16]* %weights_V210, [4 x i16]* %weights_V211, [4 x i16]* %weights_V212, [4 x i16]* %weights_V213, [4 x i16]* %weights_V214, [4 x i16]* %weights_V315, [4 x i16]* %weights_V316, [4 x i16]* %weights_V317, [4 x i16]* %weights_V318, [4 x i16]* %weights_V319, [4 x i16]* %weights_V420, [4 x i16]* %weights_V421, [4 x i16]* %weights_V422, [4 x i16]* %weights_V423, [4 x i16]* %weights_V424, i30* %out_V_V)" [partition_0/src/Conv_0.cpp:68]   --->   Operation 3 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V)"   --->   Operation 4 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1)"   --->   Operation 5 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V2)"   --->   Operation 6 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V3)"   --->   Operation 7 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V4)"   --->   Operation 8 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V15)"   --->   Operation 9 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V16)"   --->   Operation 10 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V17)"   --->   Operation 11 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V18)"   --->   Operation 12 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V19)"   --->   Operation 13 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V210)"   --->   Operation 14 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V211)"   --->   Operation 15 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V212)"   --->   Operation 16 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V213)"   --->   Operation 17 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V214)"   --->   Operation 18 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V315)"   --->   Operation 19 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V316)"   --->   Operation 20 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V317)"   --->   Operation 21 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V318)"   --->   Operation 22 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V319)"   --->   Operation 23 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V420)"   --->   Operation 24 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V421)"   --->   Operation 25 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V422)"   --->   Operation 26 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V423)"   --->   Operation 27 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V424)"   --->   Operation 28 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V424, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 29 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V423, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 30 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V422, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 31 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V421, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 32 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V420, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 33 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V319, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 34 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V318, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 35 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V317, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 36 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V316, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 37 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V315, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 38 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V214, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 39 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V213, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 40 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V212, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 41 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V211, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 42 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V210, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 43 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 44 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 45 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 46 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 47 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 48 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 49 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 50 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 51 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 52 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 53 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V23119, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V23118, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V23117, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V23116, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V23, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V22115, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V22114, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V22113, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V22112, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V22, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V21111, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V21110, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V21109, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V21108, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V21, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V20107, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V20106, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V20105, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V20104, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V20, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V103, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V102, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V101, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V100, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @conv(i16* %in_V_V, i16* %in_V_V100, i16* %in_V_V101, i16* %in_V_V102, i16* %in_V_V103, i16* %in_V_V20, i16* %in_V_V20104, i16* %in_V_V20105, i16* %in_V_V20106, i16* %in_V_V20107, i16* %in_V_V21, i16* %in_V_V21108, i16* %in_V_V21109, i16* %in_V_V21110, i16* %in_V_V21111, i16* %in_V_V22, i16* %in_V_V22112, i16* %in_V_V22113, i16* %in_V_V22114, i16* %in_V_V22115, i16* %in_V_V23, i16* %in_V_V23116, i16* %in_V_V23117, i16* %in_V_V23118, i16* %in_V_V23119, [4 x i16]* %weights_V, [4 x i16]* %weights_V1, [4 x i16]* %weights_V2, [4 x i16]* %weights_V3, [4 x i16]* %weights_V4, [4 x i16]* %weights_V15, [4 x i16]* %weights_V16, [4 x i16]* %weights_V17, [4 x i16]* %weights_V18, [4 x i16]* %weights_V19, [4 x i16]* %weights_V210, [4 x i16]* %weights_V211, [4 x i16]* %weights_V212, [4 x i16]* %weights_V213, [4 x i16]* %weights_V214, [4 x i16]* %weights_V315, [4 x i16]* %weights_V316, [4 x i16]* %weights_V317, [4 x i16]* %weights_V318, [4 x i16]* %weights_V319, [4 x i16]* %weights_V420, [4 x i16]* %weights_V421, [4 x i16]* %weights_V422, [4 x i16]* %weights_V423, [4 x i16]* %weights_V424, i30* %out_V_V)" [partition_0/src/Conv_0.cpp:68]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "ret void" [partition_0/src/Conv_0.cpp:86]   --->   Operation 81 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V210]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V211]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V212]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V213]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V214]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V315]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V316]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V317]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V318]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V319]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V420]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V421]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V422]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V423]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V424]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V100]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V101]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V102]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V103]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V20104]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V20105]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V20106]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V20107]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V21108]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V21109]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V21110]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V21111]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V22112]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V22113]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V22114]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V22115]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V23116]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V23117]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V23118]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V23119]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
call_ln68             (call             ) [ 000]
ret_ln86              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_V1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_V2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights_V3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_V4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_V15">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights_V16">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_V17">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_V18">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights_V19">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weights_V210">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V210"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights_V211">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V211"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights_V212">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V212"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_V213">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V213"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights_V214">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V214"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weights_V315">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V315"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weights_V316">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V316"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weights_V317">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V317"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weights_V318">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V318"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weights_V319">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V319"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weights_V420">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V420"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weights_V421">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V421"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weights_V422">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V422"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weights_V423">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V423"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weights_V424">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V424"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="in_V_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="in_V_V100">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V100"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="in_V_V101">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V101"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="in_V_V102">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V102"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="in_V_V103">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V103"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="in_V_V20">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V20"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="in_V_V20104">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V20104"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="in_V_V20105">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V20105"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="in_V_V20106">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V20106"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="in_V_V20107">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V20107"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="in_V_V21">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V21"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="in_V_V21108">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V21108"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="in_V_V21109">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V21109"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="in_V_V21110">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V21110"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="in_V_V21111">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V21111"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="in_V_V22">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V22"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="in_V_V22112">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V22112"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="in_V_V22113">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V22113"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="in_V_V22114">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V22114"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="in_V_V22115">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V22115"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="in_V_V23">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V23"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="in_V_V23116">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V23116"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="in_V_V23117">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V23117"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="in_V_V23118">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V23118"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="in_V_V23119">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V23119"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="out_V_V">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="grp_conv_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="0" index="2" bw="16" slack="0"/>
<pin id="130" dir="0" index="3" bw="16" slack="0"/>
<pin id="131" dir="0" index="4" bw="16" slack="0"/>
<pin id="132" dir="0" index="5" bw="16" slack="0"/>
<pin id="133" dir="0" index="6" bw="16" slack="0"/>
<pin id="134" dir="0" index="7" bw="16" slack="0"/>
<pin id="135" dir="0" index="8" bw="16" slack="0"/>
<pin id="136" dir="0" index="9" bw="16" slack="0"/>
<pin id="137" dir="0" index="10" bw="16" slack="0"/>
<pin id="138" dir="0" index="11" bw="16" slack="0"/>
<pin id="139" dir="0" index="12" bw="16" slack="0"/>
<pin id="140" dir="0" index="13" bw="16" slack="0"/>
<pin id="141" dir="0" index="14" bw="16" slack="0"/>
<pin id="142" dir="0" index="15" bw="16" slack="0"/>
<pin id="143" dir="0" index="16" bw="16" slack="0"/>
<pin id="144" dir="0" index="17" bw="16" slack="0"/>
<pin id="145" dir="0" index="18" bw="16" slack="0"/>
<pin id="146" dir="0" index="19" bw="16" slack="0"/>
<pin id="147" dir="0" index="20" bw="16" slack="0"/>
<pin id="148" dir="0" index="21" bw="16" slack="0"/>
<pin id="149" dir="0" index="22" bw="16" slack="0"/>
<pin id="150" dir="0" index="23" bw="16" slack="0"/>
<pin id="151" dir="0" index="24" bw="16" slack="0"/>
<pin id="152" dir="0" index="25" bw="16" slack="0"/>
<pin id="153" dir="0" index="26" bw="16" slack="0"/>
<pin id="154" dir="0" index="27" bw="16" slack="0"/>
<pin id="155" dir="0" index="28" bw="16" slack="0"/>
<pin id="156" dir="0" index="29" bw="16" slack="0"/>
<pin id="157" dir="0" index="30" bw="16" slack="0"/>
<pin id="158" dir="0" index="31" bw="16" slack="0"/>
<pin id="159" dir="0" index="32" bw="16" slack="0"/>
<pin id="160" dir="0" index="33" bw="16" slack="0"/>
<pin id="161" dir="0" index="34" bw="16" slack="0"/>
<pin id="162" dir="0" index="35" bw="16" slack="0"/>
<pin id="163" dir="0" index="36" bw="16" slack="0"/>
<pin id="164" dir="0" index="37" bw="16" slack="0"/>
<pin id="165" dir="0" index="38" bw="16" slack="0"/>
<pin id="166" dir="0" index="39" bw="16" slack="0"/>
<pin id="167" dir="0" index="40" bw="16" slack="0"/>
<pin id="168" dir="0" index="41" bw="16" slack="0"/>
<pin id="169" dir="0" index="42" bw="16" slack="0"/>
<pin id="170" dir="0" index="43" bw="16" slack="0"/>
<pin id="171" dir="0" index="44" bw="16" slack="0"/>
<pin id="172" dir="0" index="45" bw="16" slack="0"/>
<pin id="173" dir="0" index="46" bw="16" slack="0"/>
<pin id="174" dir="0" index="47" bw="16" slack="0"/>
<pin id="175" dir="0" index="48" bw="16" slack="0"/>
<pin id="176" dir="0" index="49" bw="16" slack="0"/>
<pin id="177" dir="0" index="50" bw="16" slack="0"/>
<pin id="178" dir="0" index="51" bw="30" slack="0"/>
<pin id="179" dir="1" index="52" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="180"><net_src comp="102" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="184"><net_src comp="56" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="185"><net_src comp="58" pin="0"/><net_sink comp="126" pin=5"/></net>

<net id="186"><net_src comp="60" pin="0"/><net_sink comp="126" pin=6"/></net>

<net id="187"><net_src comp="62" pin="0"/><net_sink comp="126" pin=7"/></net>

<net id="188"><net_src comp="64" pin="0"/><net_sink comp="126" pin=8"/></net>

<net id="189"><net_src comp="66" pin="0"/><net_sink comp="126" pin=9"/></net>

<net id="190"><net_src comp="68" pin="0"/><net_sink comp="126" pin=10"/></net>

<net id="191"><net_src comp="70" pin="0"/><net_sink comp="126" pin=11"/></net>

<net id="192"><net_src comp="72" pin="0"/><net_sink comp="126" pin=12"/></net>

<net id="193"><net_src comp="74" pin="0"/><net_sink comp="126" pin=13"/></net>

<net id="194"><net_src comp="76" pin="0"/><net_sink comp="126" pin=14"/></net>

<net id="195"><net_src comp="78" pin="0"/><net_sink comp="126" pin=15"/></net>

<net id="196"><net_src comp="80" pin="0"/><net_sink comp="126" pin=16"/></net>

<net id="197"><net_src comp="82" pin="0"/><net_sink comp="126" pin=17"/></net>

<net id="198"><net_src comp="84" pin="0"/><net_sink comp="126" pin=18"/></net>

<net id="199"><net_src comp="86" pin="0"/><net_sink comp="126" pin=19"/></net>

<net id="200"><net_src comp="88" pin="0"/><net_sink comp="126" pin=20"/></net>

<net id="201"><net_src comp="90" pin="0"/><net_sink comp="126" pin=21"/></net>

<net id="202"><net_src comp="92" pin="0"/><net_sink comp="126" pin=22"/></net>

<net id="203"><net_src comp="94" pin="0"/><net_sink comp="126" pin=23"/></net>

<net id="204"><net_src comp="96" pin="0"/><net_sink comp="126" pin=24"/></net>

<net id="205"><net_src comp="98" pin="0"/><net_sink comp="126" pin=25"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="126" pin=26"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="126" pin=27"/></net>

<net id="208"><net_src comp="4" pin="0"/><net_sink comp="126" pin=28"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="126" pin=29"/></net>

<net id="210"><net_src comp="8" pin="0"/><net_sink comp="126" pin=30"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="126" pin=31"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="126" pin=32"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="126" pin=33"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="126" pin=34"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="126" pin=35"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="126" pin=36"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="126" pin=37"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="126" pin=38"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="126" pin=39"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="126" pin=40"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="126" pin=41"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="126" pin=42"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="126" pin=43"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="126" pin=44"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="126" pin=45"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="126" pin=46"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="126" pin=47"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="126" pin=48"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="126" pin=49"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="126" pin=50"/></net>

<net id="231"><net_src comp="100" pin="0"/><net_sink comp="126" pin=51"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights_V | {}
	Port: weights_V1 | {}
	Port: weights_V2 | {}
	Port: weights_V3 | {}
	Port: weights_V4 | {}
	Port: weights_V15 | {}
	Port: weights_V16 | {}
	Port: weights_V17 | {}
	Port: weights_V18 | {}
	Port: weights_V19 | {}
	Port: weights_V210 | {}
	Port: weights_V211 | {}
	Port: weights_V212 | {}
	Port: weights_V213 | {}
	Port: weights_V214 | {}
	Port: weights_V315 | {}
	Port: weights_V316 | {}
	Port: weights_V317 | {}
	Port: weights_V318 | {}
	Port: weights_V319 | {}
	Port: weights_V420 | {}
	Port: weights_V421 | {}
	Port: weights_V422 | {}
	Port: weights_V423 | {}
	Port: weights_V424 | {}
	Port: out_V_V | {1 2 }
 - Input state : 
	Port: Conv_0_conv195 : weights_V | {1 2 }
	Port: Conv_0_conv195 : weights_V1 | {1 2 }
	Port: Conv_0_conv195 : weights_V2 | {1 2 }
	Port: Conv_0_conv195 : weights_V3 | {1 2 }
	Port: Conv_0_conv195 : weights_V4 | {1 2 }
	Port: Conv_0_conv195 : weights_V15 | {1 2 }
	Port: Conv_0_conv195 : weights_V16 | {1 2 }
	Port: Conv_0_conv195 : weights_V17 | {1 2 }
	Port: Conv_0_conv195 : weights_V18 | {1 2 }
	Port: Conv_0_conv195 : weights_V19 | {1 2 }
	Port: Conv_0_conv195 : weights_V210 | {1 2 }
	Port: Conv_0_conv195 : weights_V211 | {1 2 }
	Port: Conv_0_conv195 : weights_V212 | {1 2 }
	Port: Conv_0_conv195 : weights_V213 | {1 2 }
	Port: Conv_0_conv195 : weights_V214 | {1 2 }
	Port: Conv_0_conv195 : weights_V315 | {1 2 }
	Port: Conv_0_conv195 : weights_V316 | {1 2 }
	Port: Conv_0_conv195 : weights_V317 | {1 2 }
	Port: Conv_0_conv195 : weights_V318 | {1 2 }
	Port: Conv_0_conv195 : weights_V319 | {1 2 }
	Port: Conv_0_conv195 : weights_V420 | {1 2 }
	Port: Conv_0_conv195 : weights_V421 | {1 2 }
	Port: Conv_0_conv195 : weights_V422 | {1 2 }
	Port: Conv_0_conv195 : weights_V423 | {1 2 }
	Port: Conv_0_conv195 : weights_V424 | {1 2 }
	Port: Conv_0_conv195 : in_V_V | {1 2 }
	Port: Conv_0_conv195 : in_V_V100 | {1 2 }
	Port: Conv_0_conv195 : in_V_V101 | {1 2 }
	Port: Conv_0_conv195 : in_V_V102 | {1 2 }
	Port: Conv_0_conv195 : in_V_V103 | {1 2 }
	Port: Conv_0_conv195 : in_V_V20 | {1 2 }
	Port: Conv_0_conv195 : in_V_V20104 | {1 2 }
	Port: Conv_0_conv195 : in_V_V20105 | {1 2 }
	Port: Conv_0_conv195 : in_V_V20106 | {1 2 }
	Port: Conv_0_conv195 : in_V_V20107 | {1 2 }
	Port: Conv_0_conv195 : in_V_V21 | {1 2 }
	Port: Conv_0_conv195 : in_V_V21108 | {1 2 }
	Port: Conv_0_conv195 : in_V_V21109 | {1 2 }
	Port: Conv_0_conv195 : in_V_V21110 | {1 2 }
	Port: Conv_0_conv195 : in_V_V21111 | {1 2 }
	Port: Conv_0_conv195 : in_V_V22 | {1 2 }
	Port: Conv_0_conv195 : in_V_V22112 | {1 2 }
	Port: Conv_0_conv195 : in_V_V22113 | {1 2 }
	Port: Conv_0_conv195 : in_V_V22114 | {1 2 }
	Port: Conv_0_conv195 : in_V_V22115 | {1 2 }
	Port: Conv_0_conv195 : in_V_V23 | {1 2 }
	Port: Conv_0_conv195 : in_V_V23116 | {1 2 }
	Port: Conv_0_conv195 : in_V_V23117 | {1 2 }
	Port: Conv_0_conv195 : in_V_V23118 | {1 2 }
	Port: Conv_0_conv195 : in_V_V23119 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|---------|
| Operation| Functional Unit |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|---------|
|   call   | grp_conv_fu_126 |    25   |  160.4  |   7128  |   1427  |
|----------|-----------------|---------|---------|---------|---------|
|   Total  |                 |    25   |  160.4  |   7128  |   1427  |
|----------|-----------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |   160  |  7128  |  1427  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |   160  |  7128  |  1427  |
+-----------+--------+--------+--------+--------+
