#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Jun 10 16:50:57 2025
# Process ID: 29968
# Current directory: C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28400 C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\FINAL\VIVADO\DSP_in_VLSI_FINAL_v5\DSP_in_VLSI_FINAL_v5.xpr
# Log file: C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/vivado.log
# Journal file: C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5\vivado.jou
# Running On        :DESKTOP-T5CR5M4
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-12500
# CPU Frequency     :2995 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16905 MB
# Swap memory       :21955 MB
# Total Virtual     :38860 MB
# Available Virtual :5636 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1539.641 ; gain = 424.992
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Device 21-9227] Part: xc7a200tfbg676-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1994.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1867 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/constraint/DSP_in_VLSI_FINAL.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/constraint/DSP_in_VLSI_FINAL.xdc:2]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'Clk' relative to clock 'clk' defined on the same pin is not supported, ignoring it [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/constraint/DSP_in_VLSI_FINAL.xdc:2]
Finished Parsing XDC File [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/constraint/DSP_in_VLSI_FINAL.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2744.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2771.500 ; gain = 1228.797
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim/testbench_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim/testbench_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2821.871 ; gain = 14.277
INFO: [SIM-utils-36] Netlist generated:C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim/testbench_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim/testbench_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim/testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BACK_SUBSTITUTION
INFO: [VRFC 10-311] analyzing module CORDIC
INFO: [VRFC 10-311] analyzing module CORDIC_0
INFO: [VRFC 10-311] analyzing module CORDIC_1
INFO: [VRFC 10-311] analyzing module CORDIC_2
INFO: [VRFC 10-311] analyzing module CORDIC_3
INFO: [VRFC 10-311] analyzing module CORDIC_4
INFO: [VRFC 10-311] analyzing module CORDIC_ARRAY
INFO: [VRFC 10-311] analyzing module DU_0
INFO: [VRFC 10-311] analyzing module DU_1_2
INFO: [VRFC 10-311] analyzing module DU_1_2_5
INFO: [VRFC 10-311] analyzing module DU_3
INFO: [VRFC 10-311] analyzing module back_sub_main
INFO: [VRFC 10-311] analyzing module fi_mul
INFO: [VRFC 10-311] analyzing module fi_mul_81
INFO: [VRFC 10-311] analyzing module fi_mul_82
INFO: [VRFC 10-311] analyzing module fi_mul_83
INFO: [VRFC 10-311] analyzing module fi_mul_84
INFO: [VRFC 10-311] analyzing module fi_mul_85
INFO: [VRFC 10-311] analyzing module fi_mul_86
INFO: [VRFC 10-311] analyzing module fi_mul_87
INFO: [VRFC 10-311] analyzing module fi_mul_88
INFO: [VRFC 10-311] analyzing module fi_mul_89
INFO: [VRFC 10-311] analyzing module reciprocal
INFO: [VRFC 10-311] analyzing module single_stage
INFO: [VRFC 10-311] analyzing module single_stage_21
INFO: [VRFC 10-311] analyzing module single_stage_36
INFO: [VRFC 10-311] analyzing module single_stage_51
INFO: [VRFC 10-311] analyzing module single_stage_6
INFO: [VRFC 10-311] analyzing module single_stage_66
INFO: [VRFC 10-311] analyzing module single_stage__parameterized0
INFO: [VRFC 10-311] analyzing module single_stage__parameterized0_22
INFO: [VRFC 10-311] analyzing module single_stage__parameterized0_37
INFO: [VRFC 10-311] analyzing module single_stage__parameterized0_52
INFO: [VRFC 10-311] analyzing module single_stage__parameterized0_67
INFO: [VRFC 10-311] analyzing module single_stage__parameterized0_7
INFO: [VRFC 10-311] analyzing module single_stage__parameterized1
INFO: [VRFC 10-311] analyzing module single_stage__parameterized10
INFO: [VRFC 10-311] analyzing module single_stage__parameterized10_24
INFO: [VRFC 10-311] analyzing module single_stage__parameterized10_39
INFO: [VRFC 10-311] analyzing module single_stage__parameterized10_54
INFO: [VRFC 10-311] analyzing module single_stage__parameterized10_69
INFO: [VRFC 10-311] analyzing module single_stage__parameterized10_9
INFO: [VRFC 10-311] analyzing module single_stage__parameterized11
INFO: [VRFC 10-311] analyzing module single_stage__parameterized11_10
INFO: [VRFC 10-311] analyzing module single_stage__parameterized11_25
INFO: [VRFC 10-311] analyzing module single_stage__parameterized11_40
INFO: [VRFC 10-311] analyzing module single_stage__parameterized11_55
INFO: [VRFC 10-311] analyzing module single_stage__parameterized11_70
INFO: [VRFC 10-311] analyzing module single_stage__parameterized12
INFO: [VRFC 10-311] analyzing module single_stage__parameterized12_11
INFO: [VRFC 10-311] analyzing module single_stage__parameterized12_26
INFO: [VRFC 10-311] analyzing module single_stage__parameterized12_41
INFO: [VRFC 10-311] analyzing module single_stage__parameterized12_56
INFO: [VRFC 10-311] analyzing module single_stage__parameterized12_71
INFO: [VRFC 10-311] analyzing module single_stage__parameterized13
INFO: [VRFC 10-311] analyzing module single_stage__parameterized13_12
INFO: [VRFC 10-311] analyzing module single_stage__parameterized13_27
INFO: [VRFC 10-311] analyzing module single_stage__parameterized13_42
INFO: [VRFC 10-311] analyzing module single_stage__parameterized13_57
INFO: [VRFC 10-311] analyzing module single_stage__parameterized13_72
INFO: [VRFC 10-311] analyzing module single_stage__parameterized1_13
INFO: [VRFC 10-311] analyzing module single_stage__parameterized1_28
INFO: [VRFC 10-311] analyzing module single_stage__parameterized1_43
INFO: [VRFC 10-311] analyzing module single_stage__parameterized1_58
INFO: [VRFC 10-311] analyzing module single_stage__parameterized1_73
INFO: [VRFC 10-311] analyzing module single_stage__parameterized2
INFO: [VRFC 10-311] analyzing module single_stage__parameterized2_14
INFO: [VRFC 10-311] analyzing module single_stage__parameterized2_29
INFO: [VRFC 10-311] analyzing module single_stage__parameterized2_44
INFO: [VRFC 10-311] analyzing module single_stage__parameterized2_59
INFO: [VRFC 10-311] analyzing module single_stage__parameterized2_74
INFO: [VRFC 10-311] analyzing module single_stage__parameterized3
INFO: [VRFC 10-311] analyzing module single_stage__parameterized3_15
INFO: [VRFC 10-311] analyzing module single_stage__parameterized3_30
INFO: [VRFC 10-311] analyzing module single_stage__parameterized3_45
INFO: [VRFC 10-311] analyzing module single_stage__parameterized3_60
INFO: [VRFC 10-311] analyzing module single_stage__parameterized3_75
INFO: [VRFC 10-311] analyzing module single_stage__parameterized4
INFO: [VRFC 10-311] analyzing module single_stage__parameterized4_16
INFO: [VRFC 10-311] analyzing module single_stage__parameterized4_31
INFO: [VRFC 10-311] analyzing module single_stage__parameterized4_46
INFO: [VRFC 10-311] analyzing module single_stage__parameterized4_61
INFO: [VRFC 10-311] analyzing module single_stage__parameterized4_76
INFO: [VRFC 10-311] analyzing module single_stage__parameterized5
INFO: [VRFC 10-311] analyzing module single_stage__parameterized5_17
INFO: [VRFC 10-311] analyzing module single_stage__parameterized5_32
INFO: [VRFC 10-311] analyzing module single_stage__parameterized5_47
INFO: [VRFC 10-311] analyzing module single_stage__parameterized5_62
INFO: [VRFC 10-311] analyzing module single_stage__parameterized5_77
INFO: [VRFC 10-311] analyzing module single_stage__parameterized6
INFO: [VRFC 10-311] analyzing module single_stage__parameterized6_18
INFO: [VRFC 10-311] analyzing module single_stage__parameterized6_33
INFO: [VRFC 10-311] analyzing module single_stage__parameterized6_48
INFO: [VRFC 10-311] analyzing module single_stage__parameterized6_63
INFO: [VRFC 10-311] analyzing module single_stage__parameterized6_78
INFO: [VRFC 10-311] analyzing module single_stage__parameterized7
INFO: [VRFC 10-311] analyzing module single_stage__parameterized7_19
INFO: [VRFC 10-311] analyzing module single_stage__parameterized7_34
INFO: [VRFC 10-311] analyzing module single_stage__parameterized7_49
INFO: [VRFC 10-311] analyzing module single_stage__parameterized7_64
INFO: [VRFC 10-311] analyzing module single_stage__parameterized7_79
INFO: [VRFC 10-311] analyzing module single_stage__parameterized8
INFO: [VRFC 10-311] analyzing module single_stage__parameterized8_20
INFO: [VRFC 10-311] analyzing module single_stage__parameterized8_35
INFO: [VRFC 10-311] analyzing module single_stage__parameterized8_50
INFO: [VRFC 10-311] analyzing module single_stage__parameterized8_65
INFO: [VRFC 10-311] analyzing module single_stage__parameterized8_80
INFO: [VRFC 10-311] analyzing module single_stage__parameterized9
INFO: [VRFC 10-311] analyzing module single_stage__parameterized9_23
INFO: [VRFC 10-311] analyzing module single_stage__parameterized9_38
INFO: [VRFC 10-311] analyzing module single_stage__parameterized9_53
INFO: [VRFC 10-311] analyzing module single_stage__parameterized9_68
INFO: [VRFC 10-311] analyzing module single_stage__parameterized9_8
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/TESTBED/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
WARNING: [XSIM 43-3918] Unable to determine HDL language type of design hierarchy in SDF. Returning without back annotation.
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.fi_mul
Compiling module xil_defaultlib.fi_mul_81
Compiling module xil_defaultlib.fi_mul_82
Compiling module xil_defaultlib.fi_mul_83
Compiling module xil_defaultlib.fi_mul_84
Compiling module xil_defaultlib.fi_mul_85
Compiling module xil_defaultlib.fi_mul_86
Compiling module xil_defaultlib.fi_mul_87
Compiling module xil_defaultlib.fi_mul_88
Compiling module xil_defaultlib.fi_mul_89
Compiling module xil_defaultlib.back_sub_main
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.reciprocal
Compiling module xil_defaultlib.BACK_SUBSTITUTION
Compiling module xil_defaultlib.single_stage_66
Compiling module xil_defaultlib.single_stage__parameterized0_67
Compiling module xil_defaultlib.single_stage__parameterized9_68
Compiling module xil_defaultlib.single_stage__parameterized10_69
Compiling module xil_defaultlib.single_stage__parameterized11_70
Compiling module xil_defaultlib.single_stage__parameterized12_71
Compiling module xil_defaultlib.single_stage__parameterized13_72
Compiling module xil_defaultlib.single_stage__parameterized1_73
Compiling module xil_defaultlib.single_stage__parameterized2_74
Compiling module xil_defaultlib.single_stage__parameterized3_75
Compiling module xil_defaultlib.single_stage__parameterized4_76
Compiling module xil_defaultlib.single_stage__parameterized5_77
Compiling module xil_defaultlib.single_stage__parameterized6_78
Compiling module xil_defaultlib.single_stage__parameterized7_79
Compiling module xil_defaultlib.single_stage__parameterized8_80
Compiling module xil_defaultlib.CORDIC
Compiling module xil_defaultlib.single_stage_51
Compiling module xil_defaultlib.single_stage__parameterized0_52
Compiling module xil_defaultlib.single_stage__parameterized9_53
Compiling module xil_defaultlib.single_stage__parameterized10_54
Compiling module xil_defaultlib.single_stage__parameterized11_55
Compiling module xil_defaultlib.single_stage__parameterized12_56
Compiling module xil_defaultlib.single_stage__parameterized13_57
Compiling module xil_defaultlib.single_stage__parameterized1_58
Compiling module xil_defaultlib.single_stage__parameterized2_59
Compiling module xil_defaultlib.single_stage__parameterized3_60
Compiling module xil_defaultlib.single_stage__parameterized4_61
Compiling module xil_defaultlib.single_stage__parameterized5_62
Compiling module xil_defaultlib.single_stage__parameterized6_63
Compiling module xil_defaultlib.single_stage__parameterized7_64
Compiling module xil_defaultlib.single_stage__parameterized8_65
Compiling module xil_defaultlib.CORDIC_0
Compiling module xil_defaultlib.single_stage_36
Compiling module xil_defaultlib.single_stage__parameterized0_37
Compiling module xil_defaultlib.single_stage__parameterized9_38
Compiling module xil_defaultlib.single_stage__parameterized10_39
Compiling module xil_defaultlib.single_stage__parameterized11_40
Compiling module xil_defaultlib.single_stage__parameterized12_41
Compiling module xil_defaultlib.single_stage__parameterized13_42
Compiling module xil_defaultlib.single_stage__parameterized1_43
Compiling module xil_defaultlib.single_stage__parameterized2_44
Compiling module xil_defaultlib.single_stage__parameterized3_45
Compiling module xil_defaultlib.single_stage__parameterized4_46
Compiling module xil_defaultlib.single_stage__parameterized5_47
Compiling module xil_defaultlib.single_stage__parameterized6_48
Compiling module xil_defaultlib.single_stage__parameterized7_49
Compiling module xil_defaultlib.single_stage__parameterized8_50
Compiling module xil_defaultlib.CORDIC_1
Compiling module xil_defaultlib.single_stage_21
Compiling module xil_defaultlib.single_stage__parameterized0_22
Compiling module xil_defaultlib.single_stage__parameterized9_23
Compiling module xil_defaultlib.single_stage__parameterized10_24
Compiling module xil_defaultlib.single_stage__parameterized11_25
Compiling module xil_defaultlib.single_stage__parameterized12_26
Compiling module xil_defaultlib.single_stage__parameterized13_27
Compiling module xil_defaultlib.single_stage__parameterized1_28
Compiling module xil_defaultlib.single_stage__parameterized2_29
Compiling module xil_defaultlib.single_stage__parameterized3_30
Compiling module xil_defaultlib.single_stage__parameterized4_31
Compiling module xil_defaultlib.single_stage__parameterized5_32
Compiling module xil_defaultlib.single_stage__parameterized6_33
Compiling module xil_defaultlib.single_stage__parameterized7_34
Compiling module xil_defaultlib.single_stage__parameterized8_35
Compiling module xil_defaultlib.CORDIC_2
Compiling module xil_defaultlib.single_stage_6
Compiling module xil_defaultlib.single_stage__parameterized0_7
Compiling module xil_defaultlib.single_stage__parameterized9_8
Compiling module xil_defaultlib.single_stage__parameterized10_9
Compiling module xil_defaultlib.single_stage__parameterized11_10
Compiling module xil_defaultlib.single_stage__parameterized12_11
Compiling module xil_defaultlib.single_stage__parameterized13_12
Compiling module xil_defaultlib.single_stage__parameterized1_13
Compiling module xil_defaultlib.single_stage__parameterized2_14
Compiling module xil_defaultlib.single_stage__parameterized3_15
Compiling module xil_defaultlib.single_stage__parameterized4_16
Compiling module xil_defaultlib.single_stage__parameterized5_17
Compiling module xil_defaultlib.single_stage__parameterized6_18
Compiling module xil_defaultlib.single_stage__parameterized7_19
Compiling module xil_defaultlib.single_stage__parameterized8_20
Compiling module xil_defaultlib.CORDIC_3
Compiling module xil_defaultlib.single_stage
Compiling module xil_defaultlib.single_stage__parameterized0
Compiling module xil_defaultlib.single_stage__parameterized9
Compiling module xil_defaultlib.single_stage__parameterized10
Compiling module xil_defaultlib.single_stage__parameterized11
Compiling module xil_defaultlib.single_stage__parameterized12
Compiling module xil_defaultlib.single_stage__parameterized13
Compiling module xil_defaultlib.single_stage__parameterized1
Compiling module xil_defaultlib.single_stage__parameterized2
Compiling module xil_defaultlib.single_stage__parameterized3
Compiling module xil_defaultlib.single_stage__parameterized4
Compiling module xil_defaultlib.single_stage__parameterized5
Compiling module xil_defaultlib.single_stage__parameterized6
Compiling module xil_defaultlib.single_stage__parameterized7
Compiling module xil_defaultlib.single_stage__parameterized8
Compiling module xil_defaultlib.CORDIC_4
Compiling module xil_defaultlib.DU_0
Compiling module xil_defaultlib.DU_1_2
Compiling module xil_defaultlib.DU_1_2_5
Compiling module xil_defaultlib.DU_3
Compiling module xil_defaultlib.CORDIC_ARRAY
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_time_synth
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:28 . Memory (MB): peak = 2821.871 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '87' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_time_synth -key {Post-Synthesis:sim_1:Timing:testbench} -tclbatch {testbench.tcl} -view {C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/waveform/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/waveform/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
---------- SIMULATION START ----------
---------- RESET END ----------
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.719 ; gain = 2.848
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:43 ; elapsed = 00:02:07 . Memory (MB): peak = 2824.719 ; gain = 1282.016
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---------- SIMULATION START ----------
---------- RESET END ----------
---------- SIMULATION END ----------
$finish called at time : 1274 ns : File "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/TESTBED/testbench.v" Line 164
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/BACKSUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BACK_SUBSTITUTION
INFO: [VRFC 10-311] analyzing module reciprocal
INFO: [VRFC 10-311] analyzing module back_sub_main
INFO: [VRFC 10-311] analyzing module fi_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC
INFO: [VRFC 10-311] analyzing module single_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC_ARRAY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_ARRAY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/DU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DU_0
INFO: [VRFC 10-311] analyzing module DU_1_2
INFO: [VRFC 10-311] analyzing module DU_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/TESTBED/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/top.v" Line 2. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC_ARRAY.v" Line 2. Module CORDIC_ARRAY doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/DU.v" Line 3. Module DU_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 3. Module CORDIC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 3. Module CORDIC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 3. Module CORDIC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/DU.v" Line 34. Module DU_1_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 3. Module CORDIC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 3. Module CORDIC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/DU.v" Line 34. Module DU_1_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 3. Module CORDIC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DU_0
Compiling module xil_defaultlib.single_stage(PIPE_FLAG=1)
Compiling module xil_defaultlib.single_stage_default
Compiling module xil_defaultlib.CORDIC
Compiling module xil_defaultlib.DU_1_2
Compiling module xil_defaultlib.DU_3
Compiling module xil_defaultlib.CORDIC_ARRAY
Compiling module xil_defaultlib.reciprocal_default
Compiling module xil_defaultlib.fi_mul_default
Compiling module xil_defaultlib.back_sub_main_default
Compiling module xil_defaultlib.BACK_SUBSTITUTION
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3890.391 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/waveform/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/waveform/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
---------- SIMULATION START ----------
WARNING: File C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/TESTBED/pattern/RANDOM_DATA_I.dat referenced on C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v at line 315 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
---------- RESET END ----------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3890.391 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---------- SIMULATION START ----------
WARNING: File C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/TESTBED/pattern/RANDOM_DATA_I.dat referenced on C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v at line 315 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
---------- RESET END ----------
---------- SIMULATION END ----------
$finish called at time : 7034 ns : File "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/TESTBED/testbench.v" Line 169
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---------- SIMULATION START ----------
WARNING: File C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/TESTBED/pattern/RANDOM_DATA_I.dat referenced on C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/RTL/CORDIC.v at line 315 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
---------- RESET END ----------
---------- SIMULATION END ----------
$finish called at time : 7034 ns : File "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/TESTBED/testbench.v" Line 169
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---------- SIMULATION START ----------
---------- RESET END ----------
---------- SIMULATION END ----------
$finish called at time : 7034 ns : File "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/TESTBED/testbench.v" Line 169
save_wave_config {C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/waveform/testbench_behav.wcfg}
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: {LksA]t@{C: "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim/testbench_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim/testbench_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3933.801 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim/testbench_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim/testbench_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim/testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BACK_SUBSTITUTION
INFO: [VRFC 10-311] analyzing module CORDIC
INFO: [VRFC 10-311] analyzing module CORDIC_0
INFO: [VRFC 10-311] analyzing module CORDIC_1
INFO: [VRFC 10-311] analyzing module CORDIC_2
INFO: [VRFC 10-311] analyzing module CORDIC_3
INFO: [VRFC 10-311] analyzing module CORDIC_4
INFO: [VRFC 10-311] analyzing module CORDIC_ARRAY
INFO: [VRFC 10-311] analyzing module DU_0
INFO: [VRFC 10-311] analyzing module DU_1_2
INFO: [VRFC 10-311] analyzing module DU_1_2_5
INFO: [VRFC 10-311] analyzing module DU_3
INFO: [VRFC 10-311] analyzing module back_sub_main
INFO: [VRFC 10-311] analyzing module fi_mul
INFO: [VRFC 10-311] analyzing module fi_mul_81
INFO: [VRFC 10-311] analyzing module fi_mul_82
INFO: [VRFC 10-311] analyzing module fi_mul_83
INFO: [VRFC 10-311] analyzing module fi_mul_84
INFO: [VRFC 10-311] analyzing module fi_mul_85
INFO: [VRFC 10-311] analyzing module fi_mul_86
INFO: [VRFC 10-311] analyzing module fi_mul_87
INFO: [VRFC 10-311] analyzing module fi_mul_88
INFO: [VRFC 10-311] analyzing module fi_mul_89
INFO: [VRFC 10-311] analyzing module reciprocal
INFO: [VRFC 10-311] analyzing module single_stage
INFO: [VRFC 10-311] analyzing module single_stage_21
INFO: [VRFC 10-311] analyzing module single_stage_36
INFO: [VRFC 10-311] analyzing module single_stage_51
INFO: [VRFC 10-311] analyzing module single_stage_6
INFO: [VRFC 10-311] analyzing module single_stage_66
INFO: [VRFC 10-311] analyzing module single_stage__parameterized0
INFO: [VRFC 10-311] analyzing module single_stage__parameterized0_22
INFO: [VRFC 10-311] analyzing module single_stage__parameterized0_37
INFO: [VRFC 10-311] analyzing module single_stage__parameterized0_52
INFO: [VRFC 10-311] analyzing module single_stage__parameterized0_67
INFO: [VRFC 10-311] analyzing module single_stage__parameterized0_7
INFO: [VRFC 10-311] analyzing module single_stage__parameterized1
INFO: [VRFC 10-311] analyzing module single_stage__parameterized10
INFO: [VRFC 10-311] analyzing module single_stage__parameterized10_24
INFO: [VRFC 10-311] analyzing module single_stage__parameterized10_39
INFO: [VRFC 10-311] analyzing module single_stage__parameterized10_54
INFO: [VRFC 10-311] analyzing module single_stage__parameterized10_69
INFO: [VRFC 10-311] analyzing module single_stage__parameterized10_9
INFO: [VRFC 10-311] analyzing module single_stage__parameterized11
INFO: [VRFC 10-311] analyzing module single_stage__parameterized11_10
INFO: [VRFC 10-311] analyzing module single_stage__parameterized11_25
INFO: [VRFC 10-311] analyzing module single_stage__parameterized11_40
INFO: [VRFC 10-311] analyzing module single_stage__parameterized11_55
INFO: [VRFC 10-311] analyzing module single_stage__parameterized11_70
INFO: [VRFC 10-311] analyzing module single_stage__parameterized12
INFO: [VRFC 10-311] analyzing module single_stage__parameterized12_11
INFO: [VRFC 10-311] analyzing module single_stage__parameterized12_26
INFO: [VRFC 10-311] analyzing module single_stage__parameterized12_41
INFO: [VRFC 10-311] analyzing module single_stage__parameterized12_56
INFO: [VRFC 10-311] analyzing module single_stage__parameterized12_71
INFO: [VRFC 10-311] analyzing module single_stage__parameterized13
INFO: [VRFC 10-311] analyzing module single_stage__parameterized13_12
INFO: [VRFC 10-311] analyzing module single_stage__parameterized13_27
INFO: [VRFC 10-311] analyzing module single_stage__parameterized13_42
INFO: [VRFC 10-311] analyzing module single_stage__parameterized13_57
INFO: [VRFC 10-311] analyzing module single_stage__parameterized13_72
INFO: [VRFC 10-311] analyzing module single_stage__parameterized1_13
INFO: [VRFC 10-311] analyzing module single_stage__parameterized1_28
INFO: [VRFC 10-311] analyzing module single_stage__parameterized1_43
INFO: [VRFC 10-311] analyzing module single_stage__parameterized1_58
INFO: [VRFC 10-311] analyzing module single_stage__parameterized1_73
INFO: [VRFC 10-311] analyzing module single_stage__parameterized2
INFO: [VRFC 10-311] analyzing module single_stage__parameterized2_14
INFO: [VRFC 10-311] analyzing module single_stage__parameterized2_29
INFO: [VRFC 10-311] analyzing module single_stage__parameterized2_44
INFO: [VRFC 10-311] analyzing module single_stage__parameterized2_59
INFO: [VRFC 10-311] analyzing module single_stage__parameterized2_74
INFO: [VRFC 10-311] analyzing module single_stage__parameterized3
INFO: [VRFC 10-311] analyzing module single_stage__parameterized3_15
INFO: [VRFC 10-311] analyzing module single_stage__parameterized3_30
INFO: [VRFC 10-311] analyzing module single_stage__parameterized3_45
INFO: [VRFC 10-311] analyzing module single_stage__parameterized3_60
INFO: [VRFC 10-311] analyzing module single_stage__parameterized3_75
INFO: [VRFC 10-311] analyzing module single_stage__parameterized4
INFO: [VRFC 10-311] analyzing module single_stage__parameterized4_16
INFO: [VRFC 10-311] analyzing module single_stage__parameterized4_31
INFO: [VRFC 10-311] analyzing module single_stage__parameterized4_46
INFO: [VRFC 10-311] analyzing module single_stage__parameterized4_61
INFO: [VRFC 10-311] analyzing module single_stage__parameterized4_76
INFO: [VRFC 10-311] analyzing module single_stage__parameterized5
INFO: [VRFC 10-311] analyzing module single_stage__parameterized5_17
INFO: [VRFC 10-311] analyzing module single_stage__parameterized5_32
INFO: [VRFC 10-311] analyzing module single_stage__parameterized5_47
INFO: [VRFC 10-311] analyzing module single_stage__parameterized5_62
INFO: [VRFC 10-311] analyzing module single_stage__parameterized5_77
INFO: [VRFC 10-311] analyzing module single_stage__parameterized6
INFO: [VRFC 10-311] analyzing module single_stage__parameterized6_18
INFO: [VRFC 10-311] analyzing module single_stage__parameterized6_33
INFO: [VRFC 10-311] analyzing module single_stage__parameterized6_48
INFO: [VRFC 10-311] analyzing module single_stage__parameterized6_63
INFO: [VRFC 10-311] analyzing module single_stage__parameterized6_78
INFO: [VRFC 10-311] analyzing module single_stage__parameterized7
INFO: [VRFC 10-311] analyzing module single_stage__parameterized7_19
INFO: [VRFC 10-311] analyzing module single_stage__parameterized7_34
INFO: [VRFC 10-311] analyzing module single_stage__parameterized7_49
INFO: [VRFC 10-311] analyzing module single_stage__parameterized7_64
INFO: [VRFC 10-311] analyzing module single_stage__parameterized7_79
INFO: [VRFC 10-311] analyzing module single_stage__parameterized8
INFO: [VRFC 10-311] analyzing module single_stage__parameterized8_20
INFO: [VRFC 10-311] analyzing module single_stage__parameterized8_35
INFO: [VRFC 10-311] analyzing module single_stage__parameterized8_50
INFO: [VRFC 10-311] analyzing module single_stage__parameterized8_65
INFO: [VRFC 10-311] analyzing module single_stage__parameterized8_80
INFO: [VRFC 10-311] analyzing module single_stage__parameterized9
INFO: [VRFC 10-311] analyzing module single_stage__parameterized9_23
INFO: [VRFC 10-311] analyzing module single_stage__parameterized9_38
INFO: [VRFC 10-311] analyzing module single_stage__parameterized9_53
INFO: [VRFC 10-311] analyzing module single_stage__parameterized9_68
INFO: [VRFC 10-311] analyzing module single_stage__parameterized9_8
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/TESTBED/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
WARNING: [XSIM 43-3918] Unable to determine HDL language type of design hierarchy in SDF. Returning without back annotation.
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.fi_mul
Compiling module xil_defaultlib.fi_mul_81
Compiling module xil_defaultlib.fi_mul_82
Compiling module xil_defaultlib.fi_mul_83
Compiling module xil_defaultlib.fi_mul_84
Compiling module xil_defaultlib.fi_mul_85
Compiling module xil_defaultlib.fi_mul_86
Compiling module xil_defaultlib.fi_mul_87
Compiling module xil_defaultlib.fi_mul_88
Compiling module xil_defaultlib.fi_mul_89
Compiling module xil_defaultlib.back_sub_main
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.reciprocal
Compiling module xil_defaultlib.BACK_SUBSTITUTION
Compiling module xil_defaultlib.single_stage_66
Compiling module xil_defaultlib.single_stage__parameterized0_67
Compiling module xil_defaultlib.single_stage__parameterized9_68
Compiling module xil_defaultlib.single_stage__parameterized10_69
Compiling module xil_defaultlib.single_stage__parameterized11_70
Compiling module xil_defaultlib.single_stage__parameterized12_71
Compiling module xil_defaultlib.single_stage__parameterized13_72
Compiling module xil_defaultlib.single_stage__parameterized1_73
Compiling module xil_defaultlib.single_stage__parameterized2_74
Compiling module xil_defaultlib.single_stage__parameterized3_75
Compiling module xil_defaultlib.single_stage__parameterized4_76
Compiling module xil_defaultlib.single_stage__parameterized5_77
Compiling module xil_defaultlib.single_stage__parameterized6_78
Compiling module xil_defaultlib.single_stage__parameterized7_79
Compiling module xil_defaultlib.single_stage__parameterized8_80
Compiling module xil_defaultlib.CORDIC
Compiling module xil_defaultlib.single_stage_51
Compiling module xil_defaultlib.single_stage__parameterized0_52
Compiling module xil_defaultlib.single_stage__parameterized9_53
Compiling module xil_defaultlib.single_stage__parameterized10_54
Compiling module xil_defaultlib.single_stage__parameterized11_55
Compiling module xil_defaultlib.single_stage__parameterized12_56
Compiling module xil_defaultlib.single_stage__parameterized13_57
Compiling module xil_defaultlib.single_stage__parameterized1_58
Compiling module xil_defaultlib.single_stage__parameterized2_59
Compiling module xil_defaultlib.single_stage__parameterized3_60
Compiling module xil_defaultlib.single_stage__parameterized4_61
Compiling module xil_defaultlib.single_stage__parameterized5_62
Compiling module xil_defaultlib.single_stage__parameterized6_63
Compiling module xil_defaultlib.single_stage__parameterized7_64
Compiling module xil_defaultlib.single_stage__parameterized8_65
Compiling module xil_defaultlib.CORDIC_0
Compiling module xil_defaultlib.single_stage_36
Compiling module xil_defaultlib.single_stage__parameterized0_37
Compiling module xil_defaultlib.single_stage__parameterized9_38
Compiling module xil_defaultlib.single_stage__parameterized10_39
Compiling module xil_defaultlib.single_stage__parameterized11_40
Compiling module xil_defaultlib.single_stage__parameterized12_41
Compiling module xil_defaultlib.single_stage__parameterized13_42
Compiling module xil_defaultlib.single_stage__parameterized1_43
Compiling module xil_defaultlib.single_stage__parameterized2_44
Compiling module xil_defaultlib.single_stage__parameterized3_45
Compiling module xil_defaultlib.single_stage__parameterized4_46
Compiling module xil_defaultlib.single_stage__parameterized5_47
Compiling module xil_defaultlib.single_stage__parameterized6_48
Compiling module xil_defaultlib.single_stage__parameterized7_49
Compiling module xil_defaultlib.single_stage__parameterized8_50
Compiling module xil_defaultlib.CORDIC_1
Compiling module xil_defaultlib.single_stage_21
Compiling module xil_defaultlib.single_stage__parameterized0_22
Compiling module xil_defaultlib.single_stage__parameterized9_23
Compiling module xil_defaultlib.single_stage__parameterized10_24
Compiling module xil_defaultlib.single_stage__parameterized11_25
Compiling module xil_defaultlib.single_stage__parameterized12_26
Compiling module xil_defaultlib.single_stage__parameterized13_27
Compiling module xil_defaultlib.single_stage__parameterized1_28
Compiling module xil_defaultlib.single_stage__parameterized2_29
Compiling module xil_defaultlib.single_stage__parameterized3_30
Compiling module xil_defaultlib.single_stage__parameterized4_31
Compiling module xil_defaultlib.single_stage__parameterized5_32
Compiling module xil_defaultlib.single_stage__parameterized6_33
Compiling module xil_defaultlib.single_stage__parameterized7_34
Compiling module xil_defaultlib.single_stage__parameterized8_35
Compiling module xil_defaultlib.CORDIC_2
Compiling module xil_defaultlib.single_stage_6
Compiling module xil_defaultlib.single_stage__parameterized0_7
Compiling module xil_defaultlib.single_stage__parameterized9_8
Compiling module xil_defaultlib.single_stage__parameterized10_9
Compiling module xil_defaultlib.single_stage__parameterized11_10
Compiling module xil_defaultlib.single_stage__parameterized12_11
Compiling module xil_defaultlib.single_stage__parameterized13_12
Compiling module xil_defaultlib.single_stage__parameterized1_13
Compiling module xil_defaultlib.single_stage__parameterized2_14
Compiling module xil_defaultlib.single_stage__parameterized3_15
Compiling module xil_defaultlib.single_stage__parameterized4_16
Compiling module xil_defaultlib.single_stage__parameterized5_17
Compiling module xil_defaultlib.single_stage__parameterized6_18
Compiling module xil_defaultlib.single_stage__parameterized7_19
Compiling module xil_defaultlib.single_stage__parameterized8_20
Compiling module xil_defaultlib.CORDIC_3
Compiling module xil_defaultlib.single_stage
Compiling module xil_defaultlib.single_stage__parameterized0
Compiling module xil_defaultlib.single_stage__parameterized9
Compiling module xil_defaultlib.single_stage__parameterized10
Compiling module xil_defaultlib.single_stage__parameterized11
Compiling module xil_defaultlib.single_stage__parameterized12
Compiling module xil_defaultlib.single_stage__parameterized13
Compiling module xil_defaultlib.single_stage__parameterized1
Compiling module xil_defaultlib.single_stage__parameterized2
Compiling module xil_defaultlib.single_stage__parameterized3
Compiling module xil_defaultlib.single_stage__parameterized4
Compiling module xil_defaultlib.single_stage__parameterized5
Compiling module xil_defaultlib.single_stage__parameterized6
Compiling module xil_defaultlib.single_stage__parameterized7
Compiling module xil_defaultlib.single_stage__parameterized8
Compiling module xil_defaultlib.CORDIC_4
Compiling module xil_defaultlib.DU_0
Compiling module xil_defaultlib.DU_1_2
Compiling module xil_defaultlib.DU_1_2_5
Compiling module xil_defaultlib.DU_3
Compiling module xil_defaultlib.CORDIC_ARRAY
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_time_synth
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:46 . Memory (MB): peak = 3933.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '106' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_time_synth -key {Post-Synthesis:sim_1:Timing:testbench} -tclbatch {testbench.tcl} -view {C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/waveform/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/waveform/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
---------- SIMULATION START ----------
---------- RESET END ----------
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3933.801 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:02:12 . Memory (MB): peak = 3933.801 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---------- SIMULATION START ----------
---------- RESET END ----------
---------- SIMULATION END ----------
$finish called at time : 1274 ns : File "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/TESTBED/testbench.v" Line 169
