
---------- Begin Simulation Statistics ----------
final_tick                                15704766000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107818                       # Simulator instruction rate (inst/s)
host_mem_usage                                 909636                       # Number of bytes of host memory used
host_op_rate                                   215194                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    93.61                       # Real time elapsed on the host
host_tick_rate                              167767875                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10092874                       # Number of instructions simulated
sim_ops                                      20144335                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015705                       # Number of seconds simulated
sim_ticks                                 15704766000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3414509                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              54175                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            348534                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4009904                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1321153                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3414509                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2093356                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4009904                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  324256                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       231692                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  12986380                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7859597                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            349019                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2198423                       # Number of branches committed
system.cpu.commit.bw_lim_events               1076339                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1419                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         9598327                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10092874                       # Number of instructions committed
system.cpu.commit.committedOps               20144335                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     13612760                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.479813                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.438462                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8169743     60.02%     60.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1386995     10.19%     70.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       887294      6.52%     76.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1070993      7.87%     84.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       437034      3.21%     87.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       250228      1.84%     89.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       179153      1.32%     90.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       154981      1.14%     92.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1076339      7.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     13612760                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     451852                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               187337                       # Number of function calls committed.
system.cpu.commit.int_insts                  19853467                       # Number of committed integer instructions.
system.cpu.commit.loads                       2257581                       # Number of loads committed
system.cpu.commit.membars                         660                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       117929      0.59%      0.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15932171     79.09%     79.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           61522      0.31%     79.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37312      0.19%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5609      0.03%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            608      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           10746      0.05%     80.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           54727      0.27%     80.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           57656      0.29%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          82896      0.41%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          2066      0.01%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            7      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            1      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           95      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult           44      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2201418     10.93%     92.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1350643      6.70%     98.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        56163      0.28%     99.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       172721      0.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20144335                       # Class of committed instruction
system.cpu.commit.refs                        3780945                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10092874                       # Number of Instructions Simulated
system.cpu.committedOps                      20144335                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.556025                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.556025                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      2530926                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2530926                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 87754.019660                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87754.019660                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 90429.127473                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90429.127473                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2439065                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2439065                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8061172000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8061172000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036295                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036295                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        91861                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         91861                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        48699                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        48699                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3903102000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3903102000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017054                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017054                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        43162                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43162                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1523551                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1523551                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 108956.688050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 108956.688050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 107881.040173                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 107881.040173                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1491158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1491158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3529433996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3529433996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021262                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021262                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        32393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          979                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          979                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3388974996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3388974996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020619                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020619                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        31414                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31414                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.242340                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.285714                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              4667                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       145808                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          233                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      4054477                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4054477                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 93281.552272                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93281.552272                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 97780.478921                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 97780.478921                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      3930223                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3930223                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  11590605996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11590605996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030646                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030646                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       124254                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         124254                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        49678                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        49678                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7292076996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7292076996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018393                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018393                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        74576                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74576                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      4054477                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4054477                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 93281.552272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93281.552272                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 97780.478921                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 97780.478921                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      3930223                       # number of overall hits
system.cpu.dcache.overall_hits::total         3930223                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  11590605996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11590605996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030646                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030646                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       124254                       # number of overall misses
system.cpu.dcache.overall_misses::total        124254                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        49678                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        49678                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7292076996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7292076996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018393                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018393                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74576                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74576                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15704766000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  73545                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          416                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          535                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             53.705950                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          8183523                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.553825                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994681                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994681                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15704766000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             74569                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           8183523                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1018.553825                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4004799                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        44733                       # number of writebacks
system.cpu.dcache.writebacks::total             44733                       # number of writebacks
system.cpu.decode.BlockedCycles               5357596                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               34005890                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4358344                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4515386                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 349943                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                494036                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2932841                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         46353                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15704766000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1855740                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         19635                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15704766000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15704766000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     4009904                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2611509                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       9693636                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                132681                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          229                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       18443424                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  652                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles         1948                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          4622                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  699886                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          6                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.255330                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            5024269                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1645409                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.174384                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           15075305                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.415319                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.400844                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9362750     62.11%     62.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   309922      2.06%     64.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   262485      1.74%     65.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   386272      2.56%     68.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   393249      2.61%     71.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   334554      2.22%     73.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   343922      2.28%     75.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   348546      2.31%     77.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  3333605     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15075305                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    753054                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   286870                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      2611504                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2611504                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 32305.553688                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32305.553688                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31222.664474                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31222.664474                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      2459534                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2459534                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4909474994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4909474994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.058193                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.058193                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       151970                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        151970                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        15307                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        15307                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4266982995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4266982995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.052331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.052331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       136663                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       136663                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs               138                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs         2024                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      2611504                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2611504                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 32305.553688                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32305.553688                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31222.664474                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31222.664474                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      2459534                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2459534                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   4909474994                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4909474994                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.058193                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.058193                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       151970                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         151970                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        15307                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        15307                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4266982995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4266982995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.052331                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.052331                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       136663                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       136663                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      2611504                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2611504                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 32305.553688                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32305.553688                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31222.664474                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31222.664474                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      2459534                       # number of overall hits
system.cpu.icache.overall_hits::total         2459534                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   4909474994                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4909474994                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.058193                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.058193                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       151970                       # number of overall misses
system.cpu.icache.overall_misses::total        151970                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        15307                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        15307                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4266982995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4266982995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.052331                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.052331                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       136663                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       136663                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15704766000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 136399                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             18.997336                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          5359669                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.711559                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998873                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998873                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15704766000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            136661                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           5359669                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.711559                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2596195                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       136399                       # number of writebacks
system.cpu.icache.writebacks::total            136399                       # number of writebacks
system.cpu.idleCycles                          629462                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               448403                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2613374                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.632138                       # Inst execution rate
system.cpu.iew.exec_refs                      4793313                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1854965                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1671045                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3479155                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4540                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             25314                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2235150                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            29733617                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2938348                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            753375                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25632344                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  12981                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                528709                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 349943                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                546141                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          4357                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           343162                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         3751                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1478                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        17510                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1221574                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       711786                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1478                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       330854                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         117549                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  29905766                       # num instructions consuming a value
system.cpu.iew.wb_count                      25297430                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607574                       # average fanout of values written-back
system.cpu.iew.wb_producers                  18169961                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.610812                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25456648                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36757504                       # number of integer regfile reads
system.cpu.int_regfile_writes                20644595                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  15704766000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.642663                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.642663                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            237661      0.90%      0.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20746060     78.63%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                65608      0.25%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39388      0.15%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7869      0.03%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 674      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                12417      0.05%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81836      0.31%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                70687      0.27%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               92223      0.35%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4075      0.02%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              17      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               1      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             115      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             47      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2992778     11.34%     92.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1741200      6.60%     98.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           85693      0.32%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         207369      0.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26385719                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  597757                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1176138                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       544261                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             811036                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      425158                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016113                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  366184     86.13%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     1      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   5839      1.37%     87.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    285      0.07%     87.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    48      0.01%     87.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   94      0.02%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21969      5.17%     92.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12035      2.83%     95.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               906      0.21%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            17791      4.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               25975459                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           67192622                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     24753169                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          38513048                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   29721566                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  26385719                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               12051                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9589281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             96859                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          10632                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     13712293                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15075305                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.750261                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.314104                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8033816     53.29%     53.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1112872      7.38%     60.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1195135      7.93%     68.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1140459      7.57%     76.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1068208      7.09%     83.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              895263      5.94%     89.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              927489      6.15%     95.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              469385      3.11%     98.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              232678      1.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15075305                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.680109                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15704766000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     2612318                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1789                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15704766000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15704766000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            184335                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           157132                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3479155                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2235150                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10287340                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    342                       # number of misc regfile writes
system.cpu.numCycles                         15704767                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     15704766000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 2603751                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              23195926                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               13                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 278812                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4653543                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 133118                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 40288                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              80656413                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               32522213                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            37050946                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4670031                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                2266602                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 349943                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2789529                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 13855020                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            927763                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         48774666                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           8508                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                559                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1684924                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            520                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     42279083                       # The number of ROB reads
system.cpu.rob.rob_writes                    60969691                       # The number of ROB writes
system.cpu.timesIdled                           49478                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          487                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           487                       # number of CleanEvict MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       136439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         136439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 114522.371478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 114522.371478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 94483.228935                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94483.228935                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         126538                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             126538                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1133886000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1133886000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.072567                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.072567                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         9901                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9901                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    935195000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    935195000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.072545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.072545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         9898                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9898                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         31414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107794.824399                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107794.824399                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87794.824399                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87794.824399                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              1118                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1118                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   3265752000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3265752000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.964411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.964411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           30296                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30296                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2659832000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2659832000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.964411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.964411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        30296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30296                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        43155                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         43155                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112158.870736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112158.870736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92158.870736                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92158.870736                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   3507993000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3507993000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.724760                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.724760                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        31277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           31277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2882453000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2882453000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.724760                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.724760                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        31277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        31277                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        31000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        31000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_rate::.cpu.data     0.142857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.142857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        31000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        31000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       133695                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       133695                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       133695                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           133695                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        44733                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        44733                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        44733                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            44733                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           136439                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74569                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               211008                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 114522.371478                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110011.612233                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110636.469206                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 94483.228935                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90011.612233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90630.885254                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               126538                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12996                       # number of demand (read+write) hits
system.l2.demand_hits::total                   139534                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst   1133886000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6773745000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7907631000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.072567                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.825718                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.338726                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               9901                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              61573                       # number of demand (read+write) misses
system.l2.demand_misses::total                  71474                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    935195000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5542285000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6477480000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.072545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.825718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.338712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          9898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         61573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             71471                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          136439                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74569                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              211008                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 114522.371478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110011.612233                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110636.469206                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 94483.228935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90011.612233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90630.885254                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              126538                       # number of overall hits
system.l2.overall_hits::.cpu.data               12996                       # number of overall hits
system.l2.overall_hits::total                  139534                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst   1133886000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6773745000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7907631000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.072567                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.825718                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.338726                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              9901                       # number of overall misses
system.l2.overall_misses::.cpu.data             61573                       # number of overall misses
system.l2.overall_misses::total                 71474                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    935195000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5542285000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6477480000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.072545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.825718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.338712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         9898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        61573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            71471                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  15704766000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          69831                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1001                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2918                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.avg_refs                      5.650263                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  3419527                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     172.490552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       808.960330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3059.324932                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.042112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.197500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.746906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986518                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  15704766000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     73927                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   3419527                       # Number of tag accesses
system.l2.tags.tagsinuse                  4040.775814                       # Cycle average of tags in use
system.l2.tags.total_refs                      417707                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks               38788                       # number of writebacks
system.l2.writebacks::total                     38788                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     142436.10                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                39318.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     38788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      9897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     61489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     20568.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       290.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    291.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       157.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    158.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         3.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     40328140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         40328140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          40328140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         250922045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             291250185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      158068703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         40328140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        250922045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            449318888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      158068703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            158068703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        30357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    232.098824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.409824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.856099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13680     45.06%     45.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7981     26.29%     71.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3129     10.31%     81.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1328      4.37%     86.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          948      3.12%     89.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          579      1.91%     91.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          452      1.49%     92.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          261      0.86%     93.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1999      6.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        30357                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                4568704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 4574080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    5376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2480512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2482432                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       633344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        633344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         633344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3940672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4574016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2482432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2482432                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         9897                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        61573                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     43088.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38659.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       633408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3935296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 40332215.074073694646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 250579728.472235769033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    426448750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2380376750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        38788                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   9548135.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2480512                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 157946447.594316273928                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 370353077250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         2326                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              179762                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              36519                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         2326                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            9896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           61573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               71469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38788                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38788                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    72.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              4201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2462                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.002292774500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15704766000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         2326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.639725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.352480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.635510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2307     99.18%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           10      0.43%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.09%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   54251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     71470                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 71470                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       71470                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 74.71                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    53336                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     84                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  356930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   15704720000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              2806825500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1468338000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         2326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.662941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.632620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.027314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1600     68.79%     68.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      1.68%     70.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              578     24.85%     95.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               91      3.91%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.69%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    38788                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38788                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      38788                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                68.17                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   26440                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1266592440                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                111176940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3562502850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            509.695853                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     52746000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     429260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2815200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2195151500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2399568250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   7812840250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             39733440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 59076765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       842952000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               264708360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1014770640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        739896240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             8004654105                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          12823191750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              102891420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1227734400                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                105650580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3618007170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            509.013149                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     55313750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     431340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2746187000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2224806000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2313163000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   7933956250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             40693440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 56128050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       854298240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               244987680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1019687760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        726757080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             7993932390                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          12904949250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               99425340                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       210274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       210274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 210274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7056448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7056448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7056448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  15704766000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           293957000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          378549750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             71471                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   71471    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               71471                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        67338                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        138805                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              41173                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38788                       # Transaction distribution
system.membus.trans_dist::CleanEvict            28546                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30296                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30296                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41174                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       409499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       222697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                632196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     17461504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7635328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               25096832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  15704766000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          783447999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         410011971                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         223819894                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2496768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           281070                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020532                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.141863                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 275301     97.95%     97.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5767      2.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             281070                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests         2775                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       209947                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2990                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       421183                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2992                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           70055                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            179816                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83521                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       136399                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           59855                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31414                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31414                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        136663                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        43155                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
