<?xml version="1.0"?>
<Compat Version="1" Minor="3">
	<CompatParts>
	</CompatParts>
	<ConfigModes>
	</ConfigModes>
	<PortProps>
		<Port Name="Ram1Data[15]" OffChipTerm="NONE"/>
		<Port Name="Ram1Data[14]" OffChipTerm="NONE"/>
		<Port Name="Ram1Data[13]" OffChipTerm="NONE"/>
		<Port Name="Ram1Data[12]" OffChipTerm="NONE"/>
		<Port Name="Ram1Data[11]" OffChipTerm="NONE"/>
		<Port Name="Ram1Data[10]" OffChipTerm="NONE"/>
		<Port Name="Ram1Data[9]" OffChipTerm="NONE"/>
		<Port Name="Ram1Data[8]" OffChipTerm="NONE"/>
		<Port Name="Ram1Data[7]" OffChipTerm="NONE"/>
		<Port Name="Ram1Data[6]" OffChipTerm="NONE"/>
		<Port Name="Ram1Data[5]" OffChipTerm="NONE"/>
		<Port Name="Ram1Data[4]" OffChipTerm="NONE"/>
		<Port Name="Ram1Data[3]" OffChipTerm="NONE"/>
		<Port Name="Ram1Data[2]" OffChipTerm="NONE"/>
		<Port Name="Ram1Data[1]" OffChipTerm="NONE"/>
		<Port Name="Ram1Data[0]" OffChipTerm="NONE"/>
		<Port Name="Ram2Addr[17]" OffChipTerm="NONE"/>
		<Port Name="Ram2Addr[16]" OffChipTerm="NONE"/>
		<Port Name="Ram2Addr[15]" OffChipTerm="NONE"/>
		<Port Name="Ram2Addr[14]" OffChipTerm="NONE"/>
		<Port Name="Ram2Addr[13]" OffChipTerm="NONE"/>
		<Port Name="Ram2Addr[12]" OffChipTerm="NONE"/>
		<Port Name="Ram2Addr[11]" OffChipTerm="NONE"/>
		<Port Name="Ram2Addr[10]" OffChipTerm="NONE"/>
		<Port Name="Ram2Addr[9]" OffChipTerm="NONE"/>
		<Port Name="Ram2Addr[8]" OffChipTerm="NONE"/>
		<Port Name="Ram2Addr[7]" OffChipTerm="NONE"/>
		<Port Name="Ram2Addr[6]" OffChipTerm="NONE"/>
		<Port Name="Ram2Addr[5]" OffChipTerm="NONE"/>
		<Port Name="Ram2Addr[4]" OffChipTerm="NONE"/>
		<Port Name="Ram2Addr[3]" OffChipTerm="NONE"/>
		<Port Name="Ram2Addr[2]" OffChipTerm="NONE"/>
		<Port Name="Ram2Addr[1]" OffChipTerm="NONE"/>
		<Port Name="Ram2Addr[0]" OffChipTerm="NONE"/>
		<Port Name="L[15]" OffChipTerm="NONE"/>
		<Port Name="L[14]" OffChipTerm="NONE"/>
		<Port Name="L[13]" OffChipTerm="NONE"/>
		<Port Name="L[12]" OffChipTerm="NONE"/>
		<Port Name="L[11]" OffChipTerm="NONE"/>
		<Port Name="L[10]" OffChipTerm="NONE"/>
		<Port Name="L[9]" OffChipTerm="NONE"/>
		<Port Name="L[8]" OffChipTerm="NONE"/>
		<Port Name="L[7]" OffChipTerm="NONE"/>
		<Port Name="L[6]" OffChipTerm="NONE"/>
		<Port Name="L[5]" OffChipTerm="NONE"/>
		<Port Name="L[4]" OffChipTerm="NONE"/>
		<Port Name="L[3]" OffChipTerm="NONE"/>
		<Port Name="L[2]" OffChipTerm="NONE"/>
		<Port Name="L[1]" OffChipTerm="NONE"/>
		<Port Name="L[0]" OffChipTerm="NONE"/>
		<Port Name="Ram1Addr[17]" OffChipTerm="NONE"/>
		<Port Name="Ram1Addr[16]" OffChipTerm="NONE"/>
		<Port Name="Ram1Addr[15]" OffChipTerm="NONE"/>
		<Port Name="Ram1Addr[14]" OffChipTerm="NONE"/>
		<Port Name="Ram1Addr[13]" OffChipTerm="NONE"/>
		<Port Name="Ram1Addr[12]" OffChipTerm="NONE"/>
		<Port Name="Ram1Addr[11]" OffChipTerm="NONE"/>
		<Port Name="Ram1Addr[10]" OffChipTerm="NONE"/>
		<Port Name="Ram1Addr[9]" OffChipTerm="NONE"/>
		<Port Name="Ram1Addr[8]" OffChipTerm="NONE"/>
		<Port Name="Ram1Addr[7]" OffChipTerm="NONE"/>
		<Port Name="Ram1Addr[6]" OffChipTerm="NONE"/>
		<Port Name="Ram1Addr[5]" OffChipTerm="NONE"/>
		<Port Name="Ram1Addr[4]" OffChipTerm="NONE"/>
		<Port Name="Ram1Addr[3]" OffChipTerm="NONE"/>
		<Port Name="Ram1Addr[2]" OffChipTerm="NONE"/>
		<Port Name="Ram1Addr[1]" OffChipTerm="NONE"/>
		<Port Name="Ram1Addr[0]" OffChipTerm="NONE"/>
		<Port Name="DYP0[6]" OffChipTerm="NONE"/>
		<Port Name="DYP0[5]" OffChipTerm="NONE"/>
		<Port Name="DYP0[4]" OffChipTerm="NONE"/>
		<Port Name="DYP0[3]" OffChipTerm="NONE"/>
		<Port Name="DYP0[2]" OffChipTerm="NONE"/>
		<Port Name="DYP0[1]" OffChipTerm="NONE"/>
		<Port Name="DYP0[0]" OffChipTerm="NONE"/>
		<Port Name="DYP1[6]" OffChipTerm="NONE"/>
		<Port Name="DYP1[5]" OffChipTerm="NONE"/>
		<Port Name="DYP1[4]" OffChipTerm="NONE"/>
		<Port Name="DYP1[3]" OffChipTerm="NONE"/>
		<Port Name="DYP1[2]" OffChipTerm="NONE"/>
		<Port Name="DYP1[1]" OffChipTerm="NONE"/>
		<Port Name="DYP1[0]" OffChipTerm="NONE"/>
		<Port Name="Ram2Data[15]" OffChipTerm="NONE"/>
		<Port Name="Ram2Data[14]" OffChipTerm="NONE"/>
		<Port Name="Ram2Data[13]" OffChipTerm="NONE"/>
		<Port Name="Ram2Data[12]" OffChipTerm="NONE"/>
		<Port Name="Ram2Data[11]" OffChipTerm="NONE"/>
		<Port Name="Ram2Data[10]" OffChipTerm="NONE"/>
		<Port Name="Ram2Data[9]" OffChipTerm="NONE"/>
		<Port Name="Ram2Data[8]" OffChipTerm="NONE"/>
		<Port Name="Ram2Data[7]" OffChipTerm="NONE"/>
		<Port Name="Ram2Data[6]" OffChipTerm="NONE"/>
		<Port Name="Ram2Data[5]" OffChipTerm="NONE"/>
		<Port Name="Ram2Data[4]" OffChipTerm="NONE"/>
		<Port Name="Ram2Data[3]" OffChipTerm="NONE"/>
		<Port Name="Ram2Data[2]" OffChipTerm="NONE"/>
		<Port Name="Ram2Data[1]" OffChipTerm="NONE"/>
		<Port Name="Ram2Data[0]" OffChipTerm="NONE"/>
		<Port Name="SW[15]" OffChipTerm="NONE"/>
		<Port Name="SW[14]" OffChipTerm="NONE"/>
		<Port Name="SW[13]" OffChipTerm="NONE"/>
		<Port Name="SW[12]" OffChipTerm="NONE"/>
		<Port Name="SW[11]" OffChipTerm="NONE"/>
		<Port Name="SW[10]" OffChipTerm="NONE"/>
		<Port Name="SW[9]" OffChipTerm="NONE"/>
		<Port Name="SW[8]" OffChipTerm="NONE"/>
		<Port Name="SW[7]" OffChipTerm="NONE"/>
		<Port Name="SW[6]" OffChipTerm="NONE"/>
		<Port Name="SW[5]" OffChipTerm="NONE"/>
		<Port Name="SW[4]" OffChipTerm="NONE"/>
		<Port Name="SW[3]" OffChipTerm="NONE"/>
		<Port Name="SW[2]" OffChipTerm="NONE"/>
		<Port Name="SW[1]" OffChipTerm="NONE"/>
		<Port Name="SW[0]" OffChipTerm="NONE"/>
		<Port Name="clk" OffChipTerm="NONE"/>
		<Port Name="Ram1WE" OffChipTerm="NONE"/>
		<Port Name="Ram2WE" OffChipTerm="NONE"/>
		<Port Name="rst" OffChipTerm="NONE"/>
		<Port Name="data_ready" OffChipTerm="NONE"/>
		<Port Name="tbre" OffChipTerm="NONE"/>
		<Port Name="Ram1EN" OffChipTerm="NONE"/>
		<Port Name="tsre" OffChipTerm="NONE"/>
		<Port Name="Ram2EN" OffChipTerm="NONE"/>
		<Port Name="rdn" OffChipTerm="NONE"/>
		<Port Name="wrn" OffChipTerm="NONE"/>
		<Port Name="Ram1OE" OffChipTerm="NONE"/>
		<Port Name="Ram2OE" OffChipTerm="NONE"/>
	</PortProps>
</Compat>

