[connectivity]
sp=camera_pipeline_2x2_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_pipe0:DDR[0]
sp=camera_pipeline_2x2_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_pipe0:DDR[1]
sp=camera_pipeline_2x2_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_pipe0:DDR[2]
sp=camera_pipeline_2x2_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_read_pipe0:DDR[3]
sp=camera_pipeline_2x2_accel_1.op_hcompute_hw_output_global_wrapper_stencil_10_write_pipe0:DDR[4]
sp=camera_pipeline_2x2_accel_1.op_hcompute_hw_output_global_wrapper_stencil_11_write_pipe0:DDR[5]
sp=camera_pipeline_2x2_accel_1.op_hcompute_hw_output_global_wrapper_stencil_1_write_pipe0:DDR[6]
sp=camera_pipeline_2x2_accel_1.op_hcompute_hw_output_global_wrapper_stencil_2_write_pipe0:DDR[7]
sp=camera_pipeline_2x2_accel_1.op_hcompute_hw_output_global_wrapper_stencil_3_write_pipe0:DDR[8]
sp=camera_pipeline_2x2_accel_1.op_hcompute_hw_output_global_wrapper_stencil_4_write_pipe0:DDR[9]
sp=camera_pipeline_2x2_accel_1.op_hcompute_hw_output_global_wrapper_stencil_5_write_pipe0:DDR[10]
sp=camera_pipeline_2x2_accel_1.op_hcompute_hw_output_global_wrapper_stencil_6_write_pipe0:DDR[11]
sp=camera_pipeline_2x2_accel_1.op_hcompute_hw_output_global_wrapper_stencil_7_write_pipe0:DDR[12]
sp=camera_pipeline_2x2_accel_1.op_hcompute_hw_output_global_wrapper_stencil_8_write_pipe0:DDR[13]
sp=camera_pipeline_2x2_accel_1.op_hcompute_hw_output_global_wrapper_stencil_9_write_pipe0:DDR[14]
sp=camera_pipeline_2x2_accel_1.op_hcompute_hw_output_global_wrapper_stencil_write_pipe0:DDR[15]
