Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Jan  5 14:44:14 2024
| Host              : ubuntu running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -return_string
| Design            : Decoder
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.928        0.000                      0                  137        0.070        0.000                      0                  137        1.154        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 1.429}        2.857           350.017         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.928        0.000                      0                  137        0.070        0.000                      0                  137        1.154        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 decoded_valid_5_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            buffer_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clock rise@2.857ns - clock rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.395ns (20.584%)  route 1.524ns (79.416%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=80, unset)           0.000     0.000    clock
                         FDRE                                         r  decoded_valid_5_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  decoded_valid_5_reg/Q
                         net (fo=78, unplaced)        0.171     0.248    LookUpTable_2/decoded_valid_5
                         LUT4 (Prop_LUT4_I1_O)        0.090     0.338 f  LookUpTable_2/io_out_bits[7]_INST_0_i_1/O
                         net (fo=80, unplaced)        0.265     0.603    LookUpTable_2/decoded_valid_8_reg
                         LUT6 (Prop_LUT6_I0_O)        0.038     0.641 r  LookUpTable_2/code_buffer_ptr[1]_i_2/O
                         net (fo=107, unplaced)       0.272     0.913    LookUpTable_2_n_8
                         LUT6 (Prop_LUT6_I4_O)        0.038     0.951 r  code_buffer_ptr[4]_i_3/O
                         net (fo=6, unplaced)         0.207     1.158    code_buffer_ptr[4]_i_3_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.038     1.196 r  io_in_ready_INST_0_i_5/O
                         net (fo=2, unplaced)         0.185     1.381    io_in_ready_INST_0_i_5_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     1.419 r  io_in_ready_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     1.610    io_in_ready_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.038     1.648 f  buffer_state[0]_i_2/O
                         net (fo=1, unplaced)         0.185     1.833    buffer_state[0]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.871 r  buffer_state[0]_i_1/O
                         net (fo=1, unplaced)         0.048     1.919    buffer_state[0]_i_1_n_0
                         FDRE                                         r  buffer_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      2.857     2.857 r  
                                                      0.000     2.857 r  clock (IN)
                         net (fo=80, unset)           0.000     2.857    clock
                         FDRE                                         r  buffer_state_reg[0]/C
                         clock pessimism              0.000     2.857    
                         clock uncertainty           -0.035     2.822    
                         FDRE (Setup_FDRE_C_D)        0.025     2.847    buffer_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.847    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  0.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 output_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            output_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=80, unset)           0.000     0.000    clock
                         FDRE                                         r  output_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  output_valid_reg/Q
                         net (fo=2, unplaced)         0.048     0.086    output_valid
                         LUT6 (Prop_LUT6_I5_O)        0.014     0.100 r  output_valid_i_1/O
                         net (fo=1, unplaced)         0.016     0.116    output_valid_i_1_n_0
                         FDRE                                         r  output_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=80, unset)           0.000     0.000    clock
                         FDRE                                         r  output_valid_reg/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    output_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            0.550         2.857       2.307                buffer_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.429       1.154                buffer_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.429       1.154                buffer_state_reg[0]/C




