Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Mar  1 03:37:19 2024
| Host         : artti-desktop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : finn_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20983)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (49134)
5. checking no_input_delay (11)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20983)
----------------------------
 There are 20983 register/latch pins with no clock driven by root clock pin: ap_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (49134)
----------------------------------------------------
 There are 49134 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                49151          inf        0.000                      0                49151           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_18/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.817ns  (logic 1.044ns (6.604%)  route 14.772ns (93.396%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.920     0.920 f  ap_rst_n_IBUF_inst/O
                         net (fo=112, routed)        14.320    15.241    finn_design_i/StreamingFIFO_18/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X36Y116        LUT1 (Prop_lut1_I0_O)        0.124    15.365 r  finn_design_i/StreamingFIFO_18/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.452    15.817    finn_design_i/StreamingFIFO_18/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X36Y116        FDRE                                         r  finn_design_i/StreamingFIFO_18/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.413ns  (logic 1.044ns (9.152%)  route 10.368ns (90.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.920     0.920 f  ap_rst_n_IBUF_inst/O
                         net (fo=112, routed)        10.368    11.289    finn_design_i/StreamingFIFO_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X96Y72         LUT1 (Prop_lut1_I0_O)        0.124    11.413 r  finn_design_i/StreamingFIFO_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000    11.413    finn_design_i/StreamingFIFO_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X96Y72         FDRE                                         r  finn_design_i/StreamingFIFO_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.339ns  (logic 1.044ns (10.102%)  route 9.294ns (89.898%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.920     0.920 f  ap_rst_n_IBUF_inst/O
                         net (fo=112, routed)         9.294    10.215    finn_design_i/StreamingFIFO_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X92Y41         LUT1 (Prop_lut1_I0_O)        0.124    10.339 r  finn_design_i/StreamingFIFO_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000    10.339    finn_design_i/StreamingFIFO_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X92Y41         FDRE                                         r  finn_design_i/StreamingFIFO_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.931ns  (logic 1.044ns (11.695%)  route 7.886ns (88.305%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.920     0.920 f  ap_rst_n_IBUF_inst/O
                         net (fo=112, routed)         7.886     8.807    finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X73Y9          LUT1 (Prop_lut1_I0_O)        0.124     8.931 r  finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     8.931    finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X73Y9          FDRE                                         r  finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.304ns  (logic 1.044ns (16.570%)  route 5.259ns (83.430%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.920     0.920 f  ap_rst_n_IBUF_inst/O
                         net (fo=112, routed)         5.259     6.180    finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X50Y10         LUT1 (Prop_lut1_I0_O)        0.124     6.304 r  finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     6.304    finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X50Y10         FDRE                                         r  finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.913ns  (logic 1.044ns (21.259%)  route 3.869ns (78.741%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.920     0.920 f  ap_rst_n_IBUF_inst/O
                         net (fo=112, routed)         3.436     4.356    finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X23Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.480 r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.433     4.913    finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X23Y7          FDRE                                         r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.810ns  (logic 1.044ns (27.415%)  route 2.765ns (72.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.920     0.920 f  ap_rst_n_IBUF_inst/O
                         net (fo=112, routed)         2.272     3.193    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X8Y8           LUT1 (Prop_lut1_I0_O)        0.124     3.317 r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.493     3.810    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X9Y8           FDRE                                         r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.311ns  (logic 0.195ns (14.854%)  route 1.116ns (85.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.150     0.150 f  ap_rst_n_IBUF_inst/O
                         net (fo=112, routed)         0.960     1.110    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X8Y8           LUT1 (Prop_lut1_I0_O)        0.045     1.155 r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.156     1.311    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X9Y8           FDRE                                         r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 0.195ns (10.903%)  route 1.592ns (89.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.150     0.150 f  ap_rst_n_IBUF_inst/O
                         net (fo=112, routed)         1.457     1.606    finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X23Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.651 r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.135     1.786    finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X23Y7          FDRE                                         r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 0.195ns (7.585%)  route 2.373ns (92.415%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.150     0.150 f  ap_rst_n_IBUF_inst/O
                         net (fo=112, routed)         2.373     2.523    finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X50Y10         LUT1 (Prop_lut1_I0_O)        0.045     2.568 r  finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     2.568    finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X50Y10         FDRE                                         r  finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.650ns  (logic 0.195ns (5.336%)  route 3.455ns (94.664%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.150     0.150 f  ap_rst_n_IBUF_inst/O
                         net (fo=112, routed)         3.455     3.605    finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X73Y9          LUT1 (Prop_lut1_I0_O)        0.045     3.650 r  finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     3.650    finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X73Y9          FDRE                                         r  finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.348ns  (logic 0.195ns (4.479%)  route 4.153ns (95.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.150     0.150 f  ap_rst_n_IBUF_inst/O
                         net (fo=112, routed)         4.153     4.303    finn_design_i/StreamingFIFO_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X92Y41         LUT1 (Prop_lut1_I0_O)        0.045     4.348 r  finn_design_i/StreamingFIFO_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     4.348    finn_design_i/StreamingFIFO_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X92Y41         FDRE                                         r  finn_design_i/StreamingFIFO_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.846ns  (logic 0.195ns (4.019%)  route 4.651ns (95.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.150     0.150 f  ap_rst_n_IBUF_inst/O
                         net (fo=112, routed)         4.651     4.801    finn_design_i/StreamingFIFO_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X96Y72         LUT1 (Prop_lut1_I0_O)        0.045     4.846 r  finn_design_i/StreamingFIFO_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     4.846    finn_design_i/StreamingFIFO_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X96Y72         FDRE                                         r  finn_design_i/StreamingFIFO_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_18/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.890ns  (logic 0.195ns (2.827%)  route 6.695ns (97.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.150     0.150 f  ap_rst_n_IBUF_inst/O
                         net (fo=112, routed)         6.555     6.705    finn_design_i/StreamingFIFO_18/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X36Y116        LUT1 (Prop_lut1_I0_O)        0.045     6.750 r  finn_design_i/StreamingFIFO_18/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.140     6.890    finn_design_i/StreamingFIFO_18/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X36Y116        FDRE                                         r  finn_design_i/StreamingFIFO_18/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         49144 Endpoints
Min Delay         49144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_62_reg_14585_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.665ns  (logic 2.714ns (10.178%)  route 23.951ns (89.822%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/Q
                         net (fo=42, routed)          2.101     2.619    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg
    SLICE_X20Y29         LUT3 (Prop_lut3_I0_O)        0.124     2.743 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30/O
                         net (fo=1, routed)           0.000     2.743    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30_n_3
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.256 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.256    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24_n_3
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.373 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.373    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22_n_3
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.688 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_6/O[3]
                         net (fo=510, routed)        20.767    24.456    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/accu_2_fu_5057_p2[19]
    SLICE_X67Y43         LUT2 (Prop_lut2_I1_O)        0.307    24.763 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_62_reg_14585[1]_i_12/O
                         net (fo=1, routed)           0.000    24.763    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_63_U/add_ln218_62_reg_14585_reg[0]_1[1]
    SLICE_X67Y43         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    25.254 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_63_U/add_ln218_62_reg_14585_reg[1]_i_3/CO[1]
                         net (fo=2, routed)           1.082    26.336    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_64_U/CO[0]
    SLICE_X72Y48         LUT2 (Prop_lut2_I1_O)        0.329    26.665 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_64_U/add_ln218_62_reg_14585[1]_i_1/O
                         net (fo=1, routed)           0.000    26.665    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_64_U_n_3
    SLICE_X72Y48         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_62_reg_14585_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_72_reg_14615_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.522ns  (logic 2.714ns (10.233%)  route 23.808ns (89.767%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/Q
                         net (fo=42, routed)          2.101     2.619    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg
    SLICE_X20Y29         LUT3 (Prop_lut3_I0_O)        0.124     2.743 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30/O
                         net (fo=1, routed)           0.000     2.743    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30_n_3
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.256 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.256    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24_n_3
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.373 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.373    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22_n_3
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.688 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_6/O[3]
                         net (fo=510, routed)        20.743    24.432    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/accu_2_fu_5057_p2[19]
    SLICE_X68Y47         LUT2 (Prop_lut2_I1_O)        0.307    24.739 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_72_reg_14615[1]_i_12/O
                         net (fo=1, routed)           0.000    24.739    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_75_U/add_ln218_72_reg_14615_reg[0]_1[1]
    SLICE_X68Y47         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    25.230 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_75_U/add_ln218_72_reg_14615_reg[1]_i_3/CO[1]
                         net (fo=2, routed)           0.963    26.193    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_76_U/CO[0]
    SLICE_X71Y47         LUT2 (Prop_lut2_I1_O)        0.329    26.522 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_76_U/add_ln218_72_reg_14615[1]_i_1/O
                         net (fo=1, routed)           0.000    26.522    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_76_U_n_3
    SLICE_X71Y47         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_72_reg_14615_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_72_reg_14615_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.517ns  (logic 2.714ns (10.235%)  route 23.803ns (89.765%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/Q
                         net (fo=42, routed)          2.101     2.619    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg
    SLICE_X20Y29         LUT3 (Prop_lut3_I0_O)        0.124     2.743 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30/O
                         net (fo=1, routed)           0.000     2.743    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30_n_3
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.256 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.256    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24_n_3
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.373 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.373    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22_n_3
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.688 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_6/O[3]
                         net (fo=510, routed)        20.743    24.432    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/accu_2_fu_5057_p2[19]
    SLICE_X68Y47         LUT2 (Prop_lut2_I1_O)        0.307    24.739 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_72_reg_14615[1]_i_12/O
                         net (fo=1, routed)           0.000    24.739    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_75_U/add_ln218_72_reg_14615_reg[0]_1[1]
    SLICE_X68Y47         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    25.230 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_75_U/add_ln218_72_reg_14615_reg[1]_i_3/CO[1]
                         net (fo=2, routed)           0.958    26.188    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_75_U/CO[0]
    SLICE_X71Y47         LUT2 (Prop_lut2_I0_O)        0.329    26.517 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_75_U/add_ln218_72_reg_14615[0]_i_1/O
                         net (fo=1, routed)           0.000    26.517    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_75_U_n_3
    SLICE_X71Y47         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_72_reg_14615_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_63_reg_14590_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.364ns  (logic 2.714ns (10.294%)  route 23.650ns (89.706%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/Q
                         net (fo=42, routed)          2.101     2.619    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg
    SLICE_X20Y29         LUT3 (Prop_lut3_I0_O)        0.124     2.743 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30/O
                         net (fo=1, routed)           0.000     2.743    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30_n_3
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.256 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.256    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24_n_3
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.373 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.373    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22_n_3
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.688 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_6/O[3]
                         net (fo=510, routed)        20.887    24.575    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/accu_2_fu_5057_p2[19]
    SLICE_X67Y49         LUT2 (Prop_lut2_I1_O)        0.307    24.882 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_63_reg_14590[1]_i_7/O
                         net (fo=1, routed)           0.000    24.882    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_66_U/add_ln218_63_reg_14590_reg[1]_0[1]
    SLICE_X67Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    25.373 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_66_U/add_ln218_63_reg_14590_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           0.661    26.035    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_65_U/add_ln218_63_reg_14590_reg[0][0]
    SLICE_X70Y49         LUT2 (Prop_lut2_I1_O)        0.329    26.364 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_65_U/add_ln218_63_reg_14590[0]_i_1/O
                         net (fo=1, routed)           0.000    26.364    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_65_U_n_3
    SLICE_X70Y49         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_63_reg_14590_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_63_reg_14590_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.357ns  (logic 2.714ns (10.297%)  route 23.643ns (89.703%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/Q
                         net (fo=42, routed)          2.101     2.619    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg
    SLICE_X20Y29         LUT3 (Prop_lut3_I0_O)        0.124     2.743 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30/O
                         net (fo=1, routed)           0.000     2.743    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30_n_3
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.256 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.256    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24_n_3
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.373 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.373    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22_n_3
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.688 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_6/O[3]
                         net (fo=510, routed)        20.887    24.575    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/accu_2_fu_5057_p2[19]
    SLICE_X67Y49         LUT2 (Prop_lut2_I1_O)        0.307    24.882 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_63_reg_14590[1]_i_7/O
                         net (fo=1, routed)           0.000    24.882    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_66_U/add_ln218_63_reg_14590_reg[1]_0[1]
    SLICE_X67Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    25.373 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_66_U/add_ln218_63_reg_14590_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           0.654    26.028    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_66_U/add_ln218_63_reg_14590[1]_i_8[0]
    SLICE_X70Y49         LUT2 (Prop_lut2_I0_O)        0.329    26.357 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_66_U/add_ln218_63_reg_14590[1]_i_1/O
                         net (fo=1, routed)           0.000    26.357    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_66_U_n_3
    SLICE_X70Y49         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_63_reg_14590_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_65_reg_14595_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.232ns  (logic 2.714ns (10.346%)  route 23.518ns (89.654%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/Q
                         net (fo=42, routed)          2.101     2.619    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg
    SLICE_X20Y29         LUT3 (Prop_lut3_I0_O)        0.124     2.743 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30/O
                         net (fo=1, routed)           0.000     2.743    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30_n_3
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.256 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.256    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24_n_3
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.373 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.373    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22_n_3
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.688 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_6/O[3]
                         net (fo=510, routed)        20.245    23.934    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/accu_2_fu_5057_p2[19]
    SLICE_X69Y41         LUT2 (Prop_lut2_I1_O)        0.307    24.241 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_65_reg_14595[1]_i_12/O
                         net (fo=1, routed)           0.000    24.241    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_67_U/add_ln218_65_reg_14595_reg[0]_1[1]
    SLICE_X69Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.732 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_67_U/add_ln218_65_reg_14595_reg[1]_i_3/CO[1]
                         net (fo=2, routed)           1.171    25.903    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_68_U/CO[0]
    SLICE_X71Y47         LUT2 (Prop_lut2_I1_O)        0.329    26.232 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_68_U/add_ln218_65_reg_14595[1]_i_1/O
                         net (fo=1, routed)           0.000    26.232    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_68_U_n_3
    SLICE_X71Y47         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_65_reg_14595_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_65_reg_14595_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.230ns  (logic 2.714ns (10.347%)  route 23.516ns (89.653%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/Q
                         net (fo=42, routed)          2.101     2.619    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg
    SLICE_X20Y29         LUT3 (Prop_lut3_I0_O)        0.124     2.743 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30/O
                         net (fo=1, routed)           0.000     2.743    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30_n_3
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.256 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.256    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24_n_3
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.373 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.373    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22_n_3
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.688 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_6/O[3]
                         net (fo=510, routed)        20.245    23.934    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/accu_2_fu_5057_p2[19]
    SLICE_X69Y41         LUT2 (Prop_lut2_I1_O)        0.307    24.241 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_65_reg_14595[1]_i_12/O
                         net (fo=1, routed)           0.000    24.241    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_67_U/add_ln218_65_reg_14595_reg[0]_1[1]
    SLICE_X69Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.732 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_67_U/add_ln218_65_reg_14595_reg[1]_i_3/CO[1]
                         net (fo=2, routed)           1.169    25.901    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_67_U/CO[0]
    SLICE_X71Y47         LUT2 (Prop_lut2_I0_O)        0.329    26.230 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_67_U/add_ln218_65_reg_14595[0]_i_1/O
                         net (fo=1, routed)           0.000    26.230    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_67_U_n_3
    SLICE_X71Y47         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_65_reg_14595_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_62_reg_14585_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.227ns  (logic 2.714ns (10.348%)  route 23.513ns (89.652%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/Q
                         net (fo=42, routed)          2.101     2.619    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg
    SLICE_X20Y29         LUT3 (Prop_lut3_I0_O)        0.124     2.743 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30/O
                         net (fo=1, routed)           0.000     2.743    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30_n_3
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.256 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.256    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24_n_3
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.373 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.373    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22_n_3
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.688 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_6/O[3]
                         net (fo=510, routed)        20.767    24.456    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/accu_2_fu_5057_p2[19]
    SLICE_X67Y43         LUT2 (Prop_lut2_I1_O)        0.307    24.763 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_62_reg_14585[1]_i_12/O
                         net (fo=1, routed)           0.000    24.763    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_63_U/add_ln218_62_reg_14585_reg[0]_1[1]
    SLICE_X67Y43         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    25.254 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_63_U/add_ln218_62_reg_14585_reg[1]_i_3/CO[1]
                         net (fo=2, routed)           0.644    25.898    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_63_U/CO[0]
    SLICE_X71Y48         LUT2 (Prop_lut2_I0_O)        0.329    26.227 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_63_U/add_ln218_62_reg_14585[0]_i_1/O
                         net (fo=1, routed)           0.000    26.227    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_63_U_n_3
    SLICE_X71Y48         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_62_reg_14585_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_70_reg_14610_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.225ns  (logic 2.714ns (10.349%)  route 23.511ns (89.651%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/Q
                         net (fo=42, routed)          2.101     2.619    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg
    SLICE_X20Y29         LUT3 (Prop_lut3_I0_O)        0.124     2.743 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30/O
                         net (fo=1, routed)           0.000     2.743    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30_n_3
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.256 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.256    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24_n_3
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.373 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.373    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22_n_3
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.688 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_6/O[3]
                         net (fo=510, routed)        20.887    24.575    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/accu_2_fu_5057_p2[19]
    SLICE_X70Y48         LUT2 (Prop_lut2_I1_O)        0.307    24.882 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_70_reg_14610[1]_i_12/O
                         net (fo=1, routed)           0.000    24.882    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_73_U/add_ln218_70_reg_14610_reg[0]_1[1]
    SLICE_X70Y48         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    25.373 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_73_U/add_ln218_70_reg_14610_reg[1]_i_3/CO[1]
                         net (fo=2, routed)           0.523    25.896    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_73_U/CO[0]
    SLICE_X71Y48         LUT2 (Prop_lut2_I0_O)        0.329    26.225 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_73_U/add_ln218_70_reg_14610[0]_i_1/O
                         net (fo=1, routed)           0.000    26.225    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_73_U_n_3
    SLICE_X71Y48         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_70_reg_14610_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_70_reg_14610_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.220ns  (logic 2.714ns (10.351%)  route 23.506ns (89.649%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/C
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg_reg[0]/Q
                         net (fo=42, routed)          2.101     2.619    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln272_reg_13081_pp0_iter1_reg
    SLICE_X20Y29         LUT3 (Prop_lut3_I0_O)        0.124     2.743 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30/O
                         net (fo=1, routed)           0.000     2.743    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455[0]_i_30_n_3
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.256 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.256    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln108_25_reg_14455_reg[0]_i_24_n_3
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.373 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.373    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_22_n_3
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.688 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_239_reg_15040_reg[1]_i_6/O[3]
                         net (fo=510, routed)        20.887    24.575    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/accu_2_fu_5057_p2[19]
    SLICE_X70Y48         LUT2 (Prop_lut2_I1_O)        0.307    24.882 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_70_reg_14610[1]_i_12/O
                         net (fo=1, routed)           0.000    24.882    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_73_U/add_ln218_70_reg_14610_reg[0]_1[1]
    SLICE_X70Y48         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    25.373 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_73_U/add_ln218_70_reg_14610_reg[1]_i_3/CO[1]
                         net (fo=2, routed)           0.518    25.891    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_74_U/CO[0]
    SLICE_X71Y48         LUT2 (Prop_lut2_I1_O)        0.329    26.220 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_74_U/add_ln218_70_reg_14610[1]_i_1/O
                         net (fo=1, routed)           0.000    26.220    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_74_U_n_3
    SLICE_X71Y48         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_70_reg_14610_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE                         0.000     0.000 r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X9Y8           FDRE                                         r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE                         0.000     0.000 r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X23Y7          FDRE                                         r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDRE                         0.000     0.000 r  finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
    SLICE_X73Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X73Y9          FDRE                                         r  finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingFIFO_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDRE                         0.000     0.000 r  finn_design_i/StreamingFIFO_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
    SLICE_X96Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finn_design_i/StreamingFIFO_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    finn_design_i/StreamingFIFO_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X96Y72         FDRE                                         r  finn_design_i/StreamingFIFO_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingFIFO_18/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_18/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE                         0.000     0.000 r  finn_design_i/StreamingFIFO_18/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finn_design_i/StreamingFIFO_18/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    finn_design_i/StreamingFIFO_18/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X36Y116        FDRE                                         r  finn_design_i/StreamingFIFO_18/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE                         0.000     0.000 r  finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X50Y10         FDRE                                         r  finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingFIFO_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y41         FDRE                         0.000     0.000 r  finn_design_i/StreamingFIFO_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
    SLICE_X92Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finn_design_i/StreamingFIFO_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    finn_design_i/StreamingFIFO_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X92Y41         FDRE                                         r  finn_design_i/StreamingFIFO_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/Thresholding_Batch_5/inst/grp_Thresholding_Batch_fu_546/add_ln218_92_reg_14269_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/Thresholding_Batch_5/inst/grp_Thresholding_Batch_fu_546/add_ln218_92_reg_14269_pp0_iter4_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y108        FDRE                         0.000     0.000 r  finn_design_i/Thresholding_Batch_5/inst/grp_Thresholding_Batch_fu_546/add_ln218_92_reg_14269_reg[2]/C
    SLICE_X63Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/Thresholding_Batch_5/inst/grp_Thresholding_Batch_fu_546/add_ln218_92_reg_14269_reg[2]/Q
                         net (fo=1, routed)           0.100     0.241    finn_design_i/Thresholding_Batch_5/inst/grp_Thresholding_Batch_fu_546/add_ln218_92_reg_14269[2]
    SLICE_X61Y108        FDRE                                         r  finn_design_i/Thresholding_Batch_5/inst/grp_Thresholding_Batch_fu_546/add_ln218_92_reg_14269_pp0_iter4_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_546/act_reg_4086_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_546/act_reg_4086_pp0_iter1_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE                         0.000     0.000 r  finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_546/act_reg_4086_reg[7]/C
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_546/act_reg_4086_reg[7]/Q
                         net (fo=1, routed)           0.114     0.242    finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_546/act_reg_4086[7]
    SLICE_X4Y4           FDRE                                         r  finn_design_i/Thresholding_Batch_0/inst/grp_Thresholding_Batch_fu_546/act_reg_4086_pp0_iter1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/Thresholding_Batch_6/inst/grp_Thresholding_Batch_fu_546/icmp_ln295_reg_5996_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/Thresholding_Batch_6/inst/grp_Thresholding_Batch_fu_546/icmp_ln295_reg_5996_pp0_iter2_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDRE                         0.000     0.000 r  finn_design_i/Thresholding_Batch_6/inst/grp_Thresholding_Batch_fu_546/icmp_ln295_reg_5996_pp0_iter1_reg_reg[0]/C
    SLICE_X56Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/Thresholding_Batch_6/inst/grp_Thresholding_Batch_fu_546/icmp_ln295_reg_5996_pp0_iter1_reg_reg[0]/Q
                         net (fo=1, routed)           0.101     0.242    finn_design_i/Thresholding_Batch_6/inst/grp_Thresholding_Batch_fu_546/icmp_ln295_reg_5996_pp0_iter1_reg
    SLICE_X59Y119        FDRE                                         r  finn_design_i/Thresholding_Batch_6/inst/grp_Thresholding_Batch_fu_546/icmp_ln295_reg_5996_pp0_iter2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------





