$date
	Thu May 14 23:43:00 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux2_1_tb $end
$var wire 1 ! output1 $end
$var reg 1 " input1 $end
$var reg 1 # input2 $end
$var reg 1 $ selector $end
$scope module mux $end
$var wire 1 " input1 $end
$var wire 1 # input2 $end
$var wire 1 $ selector $end
$var wire 1 ! output1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
0!
$end
#1
1!
1$
#2
0!
0$
#3
1!
1$
