Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Thu Dec 21 00:21:00 2017
| Host             : zhanghuimeng-ThinkPad-T430 running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file MIPS_CPU_power_routed.rpt -pb MIPS_CPU_power_summary_routed.pb -rpx MIPS_CPU_power_routed.rpx
| Design           : MIPS_CPU
| Device           : xc7a100tfgg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.122 |
| Dynamic (W)              | 0.031 |
| Device Static (W)        | 0.091 |
| Effective TJA (C/W)      | 2.6   |
| Max Ambient (C)          | 99.7  |
| Junction Temperature (C) | 25.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.004 |        3 |       --- |             --- |
| Slice Logic              |     0.007 |     4020 |       --- |             --- |
|   LUT as Logic           |     0.006 |     2262 |     63400 |            3.57 |
|   CARRY4                 |    <0.001 |      145 |     15850 |            0.91 |
|   LUT as Distributed RAM |    <0.001 |       48 |     19000 |            0.25 |
|   Register               |    <0.001 |     1099 |    126800 |            0.87 |
|   BUFG                   |    <0.001 |        7 |        32 |           21.88 |
|   F7/F8 Muxes            |    <0.001 |        8 |     63400 |            0.01 |
|   Others                 |     0.000 |       21 |       --- |             --- |
| Signals                  |     0.010 |     3950 |       --- |             --- |
| DSPs                     |     0.003 |        8 |       240 |            3.33 |
| I/O                      |     0.007 |      169 |       300 |           56.33 |
| Static Power             |     0.091 |          |           |                 |
| Total                    |     0.122 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.039 |       0.024 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.007 |       0.003 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            20.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| MIPS_CPU                        |     0.031 |
|   CP0_REG_0                     |    <0.001 |
|   EX_0                          |     0.006 |
|   EX_to_MEM_0                   |     0.003 |
|   HI_LO_0                       |    <0.001 |
|   ID_0                          |    <0.001 |
|   ID_to_EX_0                    |     0.007 |
|   IF_to_ID_0                    |     0.003 |
|   MEM_to_WB_0                   |     0.002 |
|   PC_0                          |    <0.001 |
|   REGISTERS_0                   |    <0.001 |
|     reg_array_reg_r1_0_31_0_5   |    <0.001 |
|     reg_array_reg_r1_0_31_12_17 |    <0.001 |
|     reg_array_reg_r1_0_31_18_23 |    <0.001 |
|     reg_array_reg_r1_0_31_24_29 |    <0.001 |
|     reg_array_reg_r1_0_31_30_31 |    <0.001 |
|     reg_array_reg_r1_0_31_6_11  |    <0.001 |
|     reg_array_reg_r2_0_31_0_5   |    <0.001 |
|     reg_array_reg_r2_0_31_12_17 |    <0.001 |
|     reg_array_reg_r2_0_31_18_23 |    <0.001 |
|     reg_array_reg_r2_0_31_24_29 |    <0.001 |
|     reg_array_reg_r2_0_31_30_31 |    <0.001 |
|     reg_array_reg_r2_0_31_6_11  |    <0.001 |
+---------------------------------+-----------+


