#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc53d515dc0 .scope module, "alu_add" "alu_add" 2 3;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fc53d5145b0_0 .net "rd", 31 0, L_0x7fc53d529f60;  1 drivers
o0x10cfea038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc53d527e20_0 .net "rs1", 31 0, o0x10cfea038;  0 drivers
o0x10cfea068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc53d527ec0_0 .net "rs2", 31 0, o0x10cfea068;  0 drivers
L_0x7fc53d529f60 .arith/sum 32, o0x10cfea038, o0x10cfea068;
S_0x7fc53d5151e0 .scope module, "alu_and" "alu_and" 2 90;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x10cfea158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x10cfea188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fc53d52a060 .functor AND 32, o0x10cfea158, o0x10cfea188, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x7fc53d527fc0_0 .net "rd", 31 0, L_0x7fc53d52a060;  1 drivers
v0x7fc53d528080_0 .net "rs1", 31 0, o0x10cfea158;  0 drivers
v0x7fc53d528120_0 .net "rs2", 31 0, o0x10cfea188;  0 drivers
S_0x7fc53d5195a0 .scope module, "alu_or" "alu_or" 2 81;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x10cfea278 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x10cfea2a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fc53d52a130 .functor OR 32, o0x10cfea278, o0x10cfea2a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc53d528220_0 .net "rd", 31 0, L_0x7fc53d52a130;  1 drivers
v0x7fc53d5282e0_0 .net "rs1", 31 0, o0x10cfea278;  0 drivers
v0x7fc53d528380_0 .net "rs2", 31 0, o0x10cfea2a8;  0 drivers
S_0x7fc53d5142e0 .scope module, "alu_sll" "alu_sll" 2 21;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fc53d528480_0 .net "amount", 4 0, L_0x7fc53d52a220;  1 drivers
v0x7fc53d528540_0 .net "rd", 31 0, L_0x7fc53d52a300;  1 drivers
o0x10cfea3c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc53d5285e0_0 .net "rs1", 31 0, o0x10cfea3c8;  0 drivers
o0x10cfea3f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc53d528690_0 .net "rs2", 31 0, o0x10cfea3f8;  0 drivers
L_0x7fc53d52a220 .part o0x10cfea3f8, 0, 5;
L_0x7fc53d52a300 .shift/l 32, o0x10cfea3c8, L_0x7fc53d52a220;
S_0x7fc53d505110 .scope module, "alu_slt" "alu_slt" 2 32;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
L_0x10d01b008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc53d528790_0 .net/2u *"_s0", 30 0, L_0x10d01b008;  1 drivers
v0x7fc53d528850_0 .net *"_s2", 0 0, L_0x7fc53d52a420;  1 drivers
v0x7fc53d5288f0_0 .net "rd", 31 0, L_0x7fc53d52a520;  1 drivers
o0x10cfea548 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc53d528990_0 .net "rs1", 31 0, o0x10cfea548;  0 drivers
o0x10cfea578 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc53d528a40_0 .net "rs2", 31 0, o0x10cfea578;  0 drivers
L_0x7fc53d52a420 .cmp/gt.s 32, o0x10cfea578, o0x10cfea548;
L_0x7fc53d52a520 .concat [ 1 31 0 0], L_0x7fc53d52a420, L_0x10d01b008;
S_0x7fc53d500f40 .scope module, "alu_sltu_tb" "alu_sltu_tb" 3 6;
 .timescale -8 -10;
v0x7fc53d5291b0_0 .var "clk", 0 0;
v0x7fc53d529260_0 .net "rd", 31 0, L_0x7fc53d52a7a0;  1 drivers
v0x7fc53d529300_0 .var "rs1", 31 0;
v0x7fc53d5293d0_0 .var "rs2", 31 0;
E_0x7fc53d528b60 .event negedge, v0x7fc53d5291b0_0;
S_0x7fc53d528bb0 .scope module, "specimen" "alu_sltu" 3 11, 2 41 0, S_0x7fc53d500f40;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
L_0x10d01b050 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc53d528dc0_0 .net/2u *"_s0", 30 0, L_0x10d01b050;  1 drivers
v0x7fc53d528e80_0 .net *"_s2", 0 0, L_0x7fc53d52a680;  1 drivers
v0x7fc53d528f20_0 .net "rd", 31 0, L_0x7fc53d52a7a0;  alias, 1 drivers
v0x7fc53d528fe0_0 .net "rs1", 31 0, v0x7fc53d529300_0;  1 drivers
v0x7fc53d529090_0 .net "rs2", 31 0, v0x7fc53d5293d0_0;  1 drivers
L_0x7fc53d52a680 .cmp/gt 32, v0x7fc53d5293d0_0, v0x7fc53d529300_0;
L_0x7fc53d52a7a0 .concat [ 1 31 0 0], L_0x7fc53d52a680, L_0x10d01b050;
S_0x7fc53d505f50 .scope module, "alu_sra" "alu_sra" 2 70;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fc53d529480_0 .net "amount", 4 0, L_0x7fc53d52a900;  1 drivers
v0x7fc53d529520_0 .net "rd", 31 0, L_0x7fc53d52a9a0;  1 drivers
o0x10cfea848 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc53d5295d0_0 .net "rs1", 31 0, o0x10cfea848;  0 drivers
o0x10cfea878 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc53d529690_0 .net "rs2", 31 0, o0x10cfea878;  0 drivers
L_0x7fc53d52a900 .part o0x10cfea878, 0, 5;
L_0x7fc53d52a9a0 .shift/rs 32, o0x10cfea848, L_0x7fc53d52a900;
S_0x7fc53d507230 .scope module, "alu_srl" "alu_srl" 2 59;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fc53d529790_0 .net "amount", 4 0, L_0x7fc53d52aa80;  1 drivers
v0x7fc53d529850_0 .net "rd", 31 0, L_0x7fc53d52ab40;  1 drivers
o0x10cfea998 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc53d5298f0_0 .net "rs1", 31 0, o0x10cfea998;  0 drivers
o0x10cfea9c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc53d5299a0_0 .net "rs2", 31 0, o0x10cfea9c8;  0 drivers
L_0x7fc53d52aa80 .part o0x10cfea9c8, 0, 5;
L_0x7fc53d52ab40 .shift/r 32, o0x10cfea998, L_0x7fc53d52aa80;
S_0x7fc53d50a270 .scope module, "alu_sub" "alu_sub" 2 12;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fc53d529aa0_0 .net "rd", 31 0, L_0x7fc53d52ac60;  1 drivers
o0x10cfeaab8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc53d529b60_0 .net "rs1", 31 0, o0x10cfeaab8;  0 drivers
o0x10cfeaae8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc53d529c00_0 .net "rs2", 31 0, o0x10cfeaae8;  0 drivers
L_0x7fc53d52ac60 .arith/sub 32, o0x10cfeaab8, o0x10cfeaae8;
S_0x7fc53d504180 .scope module, "alu_xor" "alu_xor" 2 50;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x10cfeabd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x10cfeac08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fc53d52ad60 .functor XOR 32, o0x10cfeabd8, o0x10cfeac08, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc53d529d00_0 .net "rd", 31 0, L_0x7fc53d52ad60;  1 drivers
v0x7fc53d529dc0_0 .net "rs1", 31 0, o0x10cfeabd8;  0 drivers
v0x7fc53d529e60_0 .net "rs2", 31 0, o0x10cfeac08;  0 drivers
    .scope S_0x7fc53d500f40;
T_0 ;
    %vpi_call 3 13 "$display", "--- alu_sltu simulation..." {0 0 0};
    %vpi_call 3 14 "$dumpfile", "./testbench/alu_sltu.dump" {0 0 0};
    %vpi_call 3 15 "$dumpvars" {0 0 0};
    %vpi_call 3 16 "$display", "--- clk = %-d", 32'sb00000000000000000000000000010100 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc53d529300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc53d5293d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc53d5291b0_0, 0, 1;
    %delay 100, 0;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7fc53d529300_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fc53d5293d0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fc53d529300_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7fc53d5293d0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fc53d529300_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fc53d5293d0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fc53d529300_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fc53d5293d0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fc53d529300_0, 0;
    %pushi/vec4 4294967294, 0, 32;
    %assign/vec4 v0x7fc53d5293d0_0, 0;
    %delay 2000, 0;
    %vpi_call 3 24 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fc53d500f40;
T_1 ;
    %delay 1000, 0;
    %load/vec4 v0x7fc53d5291b0_0;
    %inv;
    %store/vec4 v0x7fc53d5291b0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc53d500f40;
T_2 ;
    %wait E_0x7fc53d528b60;
    %vpi_call 3 30 "$display", "time= %d: rs1=%d | rs2=%d | rd=%d", $time, v0x7fc53d529300_0, v0x7fc53d5293d0_0, v0x7fc53d529260_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./alu_function.v";
    "./testbench/alu_sltu_tb.v";
