#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002853602ed20 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000285360f89e0_0 .net "PC", 31 0, v000002853606acb0_0;  1 drivers
v00000285360f7680_0 .var "clk", 0 0;
v00000285360f83a0_0 .net "clkout", 0 0, L_00000285360f9b70;  1 drivers
v00000285360f84e0_0 .net "cycles_consumed", 31 0, v00000285360f7220_0;  1 drivers
v00000285360f88a0_0 .var "rst", 0 0;
S_0000028535fd5c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002853602ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000028536045010 .param/l "RType" 0 4 2, C4<000000>;
P_0000028536045048 .param/l "add" 0 4 5, C4<100000>;
P_0000028536045080 .param/l "addi" 0 4 8, C4<001000>;
P_00000285360450b8 .param/l "addu" 0 4 5, C4<100001>;
P_00000285360450f0 .param/l "and_" 0 4 5, C4<100100>;
P_0000028536045128 .param/l "andi" 0 4 8, C4<001100>;
P_0000028536045160 .param/l "beq" 0 4 10, C4<000100>;
P_0000028536045198 .param/l "bne" 0 4 10, C4<000101>;
P_00000285360451d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000028536045208 .param/l "j" 0 4 12, C4<000010>;
P_0000028536045240 .param/l "jal" 0 4 12, C4<000011>;
P_0000028536045278 .param/l "jr" 0 4 6, C4<001000>;
P_00000285360452b0 .param/l "lw" 0 4 8, C4<100011>;
P_00000285360452e8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000028536045320 .param/l "or_" 0 4 5, C4<100101>;
P_0000028536045358 .param/l "ori" 0 4 8, C4<001101>;
P_0000028536045390 .param/l "sgt" 0 4 6, C4<101011>;
P_00000285360453c8 .param/l "sll" 0 4 6, C4<000000>;
P_0000028536045400 .param/l "slt" 0 4 5, C4<101010>;
P_0000028536045438 .param/l "slti" 0 4 8, C4<101010>;
P_0000028536045470 .param/l "srl" 0 4 6, C4<000010>;
P_00000285360454a8 .param/l "sub" 0 4 5, C4<100010>;
P_00000285360454e0 .param/l "subu" 0 4 5, C4<100011>;
P_0000028536045518 .param/l "sw" 0 4 8, C4<101011>;
P_0000028536045550 .param/l "xor_" 0 4 5, C4<100110>;
P_0000028536045588 .param/l "xori" 0 4 8, C4<001110>;
L_00000285360f8d70 .functor NOT 1, v00000285360f88a0_0, C4<0>, C4<0>, C4<0>;
L_00000285360f95c0 .functor NOT 1, v00000285360f88a0_0, C4<0>, C4<0>, C4<0>;
L_00000285360f97f0 .functor NOT 1, v00000285360f88a0_0, C4<0>, C4<0>, C4<0>;
L_00000285360f9860 .functor NOT 1, v00000285360f88a0_0, C4<0>, C4<0>, C4<0>;
L_00000285360f9400 .functor NOT 1, v00000285360f88a0_0, C4<0>, C4<0>, C4<0>;
L_00000285360f8fa0 .functor NOT 1, v00000285360f88a0_0, C4<0>, C4<0>, C4<0>;
L_00000285360f9080 .functor NOT 1, v00000285360f88a0_0, C4<0>, C4<0>, C4<0>;
L_00000285360f98d0 .functor NOT 1, v00000285360f88a0_0, C4<0>, C4<0>, C4<0>;
L_00000285360f9b70 .functor OR 1, v00000285360f7680_0, v0000028536037430_0, C4<0>, C4<0>;
L_00000285360f90f0 .functor OR 1, L_0000028536142b10, L_0000028536142c50, C4<0>, C4<0>;
L_00000285360f8e50 .functor AND 1, L_0000028536142250, L_0000028536142ed0, C4<1>, C4<1>;
L_00000285360f8ec0 .functor NOT 1, v00000285360f88a0_0, C4<0>, C4<0>, C4<0>;
L_00000285360f9470 .functor OR 1, L_0000028536143650, L_0000028536143150, C4<0>, C4<0>;
L_00000285360f9550 .functor OR 1, L_00000285360f9470, L_0000028536141cb0, C4<0>, C4<0>;
L_00000285360f9630 .functor OR 1, L_0000028536142750, L_0000028536154590, C4<0>, C4<0>;
L_00000285360f92b0 .functor AND 1, L_0000028536142610, L_00000285360f9630, C4<1>, C4<1>;
L_00000285360f9780 .functor OR 1, L_0000028536153e10, L_0000028536154b30, C4<0>, C4<0>;
L_00000285360f9390 .functor AND 1, L_00000285361546d0, L_00000285360f9780, C4<1>, C4<1>;
L_00000285360f99b0 .functor NOT 1, L_00000285360f9b70, C4<0>, C4<0>, C4<0>;
v000002853606c010_0 .net "ALUOp", 3 0, v0000028536035e50_0;  1 drivers
v000002853606c0b0_0 .net "ALUResult", 31 0, v000002853606a8f0_0;  1 drivers
v000002853606c150_0 .net "ALUSrc", 0 0, v0000028536036c10_0;  1 drivers
v00000285360f6750_0 .net "ALUin2", 31 0, L_0000028536153cd0;  1 drivers
v00000285360f57b0_0 .net "MemReadEn", 0 0, v00000285360372f0_0;  1 drivers
v00000285360f6890_0 .net "MemWriteEn", 0 0, v00000285360367b0_0;  1 drivers
v00000285360f55d0_0 .net "MemtoReg", 0 0, v0000028536035f90_0;  1 drivers
v00000285360f58f0_0 .net "PC", 31 0, v000002853606acb0_0;  alias, 1 drivers
v00000285360f5530_0 .net "PCPlus1", 31 0, L_0000028536143790;  1 drivers
v00000285360f6930_0 .net "PCsrc", 0 0, v000002853606afd0_0;  1 drivers
v00000285360f5670_0 .net "RegDst", 0 0, v0000028536036210_0;  1 drivers
v00000285360f6b10_0 .net "RegWriteEn", 0 0, v0000028536036850_0;  1 drivers
v00000285360f5850_0 .net "WriteRegister", 4 0, L_0000028536142cf0;  1 drivers
v00000285360f5c10_0 .net *"_ivl_0", 0 0, L_00000285360f8d70;  1 drivers
L_00000285360f9ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000285360f6070_0 .net/2u *"_ivl_10", 4 0, L_00000285360f9ca0;  1 drivers
L_00000285360fa090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000285360f5ad0_0 .net *"_ivl_101", 15 0, L_00000285360fa090;  1 drivers
v00000285360f5170_0 .net *"_ivl_102", 31 0, L_0000028536142bb0;  1 drivers
L_00000285360fa0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000285360f5b70_0 .net *"_ivl_105", 25 0, L_00000285360fa0d8;  1 drivers
L_00000285360fa120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000285360f5710_0 .net/2u *"_ivl_106", 31 0, L_00000285360fa120;  1 drivers
v00000285360f6110_0 .net *"_ivl_108", 0 0, L_0000028536142250;  1 drivers
L_00000285360fa168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000285360f4ef0_0 .net/2u *"_ivl_110", 5 0, L_00000285360fa168;  1 drivers
v00000285360f4db0_0 .net *"_ivl_112", 0 0, L_0000028536142ed0;  1 drivers
v00000285360f6390_0 .net *"_ivl_115", 0 0, L_00000285360f8e50;  1 drivers
v00000285360f4f90_0 .net *"_ivl_116", 47 0, L_00000285361430b0;  1 drivers
L_00000285360fa1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000285360f5f30_0 .net *"_ivl_119", 15 0, L_00000285360fa1b0;  1 drivers
L_00000285360f9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000285360f6610_0 .net/2u *"_ivl_12", 5 0, L_00000285360f9ce8;  1 drivers
v00000285360f5d50_0 .net *"_ivl_120", 47 0, L_0000028536142890;  1 drivers
L_00000285360fa1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000285360f5990_0 .net *"_ivl_123", 15 0, L_00000285360fa1f8;  1 drivers
v00000285360f5a30_0 .net *"_ivl_125", 0 0, L_00000285361435b0;  1 drivers
v00000285360f5490_0 .net *"_ivl_126", 31 0, L_0000028536142e30;  1 drivers
v00000285360f67f0_0 .net *"_ivl_128", 47 0, L_0000028536143a10;  1 drivers
v00000285360f5fd0_0 .net *"_ivl_130", 47 0, L_00000285361427f0;  1 drivers
v00000285360f5350_0 .net *"_ivl_132", 47 0, L_00000285361422f0;  1 drivers
v00000285360f5cb0_0 .net *"_ivl_134", 47 0, L_0000028536141df0;  1 drivers
v00000285360f69d0_0 .net *"_ivl_14", 0 0, L_00000285360f8b20;  1 drivers
v00000285360f52b0_0 .net *"_ivl_140", 0 0, L_00000285360f8ec0;  1 drivers
L_00000285360fa288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000285360f4e50_0 .net/2u *"_ivl_142", 31 0, L_00000285360fa288;  1 drivers
L_00000285360fa360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000285360f4d10_0 .net/2u *"_ivl_146", 5 0, L_00000285360fa360;  1 drivers
v00000285360f5df0_0 .net *"_ivl_148", 0 0, L_0000028536143650;  1 drivers
L_00000285360fa3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000285360f5e90_0 .net/2u *"_ivl_150", 5 0, L_00000285360fa3a8;  1 drivers
v00000285360f5210_0 .net *"_ivl_152", 0 0, L_0000028536143150;  1 drivers
v00000285360f6a70_0 .net *"_ivl_155", 0 0, L_00000285360f9470;  1 drivers
L_00000285360fa3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000285360f5030_0 .net/2u *"_ivl_156", 5 0, L_00000285360fa3f0;  1 drivers
v00000285360f6250_0 .net *"_ivl_158", 0 0, L_0000028536141cb0;  1 drivers
L_00000285360f9d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000285360f53f0_0 .net/2u *"_ivl_16", 4 0, L_00000285360f9d30;  1 drivers
v00000285360f61b0_0 .net *"_ivl_161", 0 0, L_00000285360f9550;  1 drivers
L_00000285360fa438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000285360f62f0_0 .net/2u *"_ivl_162", 15 0, L_00000285360fa438;  1 drivers
v00000285360f6430_0 .net *"_ivl_164", 31 0, L_00000285361436f0;  1 drivers
v00000285360f64d0_0 .net *"_ivl_167", 0 0, L_0000028536141f30;  1 drivers
v00000285360f6570_0 .net *"_ivl_168", 15 0, L_00000285361421b0;  1 drivers
v00000285360f50d0_0 .net *"_ivl_170", 31 0, L_0000028536142390;  1 drivers
v00000285360f66b0_0 .net *"_ivl_174", 31 0, L_0000028536142570;  1 drivers
L_00000285360fa480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000285360f4c70_0 .net *"_ivl_177", 25 0, L_00000285360fa480;  1 drivers
L_00000285360fa4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002853606db20_0 .net/2u *"_ivl_178", 31 0, L_00000285360fa4c8;  1 drivers
v000002853606d300_0 .net *"_ivl_180", 0 0, L_0000028536142610;  1 drivers
L_00000285360fa510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002853606cb80_0 .net/2u *"_ivl_182", 5 0, L_00000285360fa510;  1 drivers
v000002853606cea0_0 .net *"_ivl_184", 0 0, L_0000028536142750;  1 drivers
L_00000285360fa558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002853606c680_0 .net/2u *"_ivl_186", 5 0, L_00000285360fa558;  1 drivers
v000002853606d440_0 .net *"_ivl_188", 0 0, L_0000028536154590;  1 drivers
v000002853606ca40_0 .net *"_ivl_19", 4 0, L_00000285360f7540;  1 drivers
v000002853606cae0_0 .net *"_ivl_191", 0 0, L_00000285360f9630;  1 drivers
v000002853606c720_0 .net *"_ivl_193", 0 0, L_00000285360f92b0;  1 drivers
L_00000285360fa5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002853606dda0_0 .net/2u *"_ivl_194", 5 0, L_00000285360fa5a0;  1 drivers
v000002853606d760_0 .net *"_ivl_196", 0 0, L_0000028536155b70;  1 drivers
L_00000285360fa5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002853606ccc0_0 .net/2u *"_ivl_198", 31 0, L_00000285360fa5e8;  1 drivers
L_00000285360f9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002853606de40_0 .net/2u *"_ivl_2", 5 0, L_00000285360f9c58;  1 drivers
v000002853606e160_0 .net *"_ivl_20", 4 0, L_00000285360f7720;  1 drivers
v000002853606e020_0 .net *"_ivl_200", 31 0, L_0000028536155850;  1 drivers
v000002853606dee0_0 .net *"_ivl_204", 31 0, L_0000028536153d70;  1 drivers
L_00000285360fa630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002853606d6c0_0 .net *"_ivl_207", 25 0, L_00000285360fa630;  1 drivers
L_00000285360fa678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002853606cc20_0 .net/2u *"_ivl_208", 31 0, L_00000285360fa678;  1 drivers
v000002853606c7c0_0 .net *"_ivl_210", 0 0, L_00000285361546d0;  1 drivers
L_00000285360fa6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002853606d4e0_0 .net/2u *"_ivl_212", 5 0, L_00000285360fa6c0;  1 drivers
v000002853606cd60_0 .net *"_ivl_214", 0 0, L_0000028536153e10;  1 drivers
L_00000285360fa708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002853606d080_0 .net/2u *"_ivl_216", 5 0, L_00000285360fa708;  1 drivers
v000002853606c360_0 .net *"_ivl_218", 0 0, L_0000028536154b30;  1 drivers
v000002853606ce00_0 .net *"_ivl_221", 0 0, L_00000285360f9780;  1 drivers
v000002853606dbc0_0 .net *"_ivl_223", 0 0, L_00000285360f9390;  1 drivers
L_00000285360fa750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002853606d120_0 .net/2u *"_ivl_224", 5 0, L_00000285360fa750;  1 drivers
v000002853606d1c0_0 .net *"_ivl_226", 0 0, L_0000028536154db0;  1 drivers
v000002853606d260_0 .net *"_ivl_228", 31 0, L_00000285361548b0;  1 drivers
v000002853606e200_0 .net *"_ivl_24", 0 0, L_00000285360f97f0;  1 drivers
L_00000285360f9d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002853606cf40_0 .net/2u *"_ivl_26", 4 0, L_00000285360f9d78;  1 drivers
v000002853606c540_0 .net *"_ivl_29", 4 0, L_00000285360f6c80;  1 drivers
v000002853606d940_0 .net *"_ivl_32", 0 0, L_00000285360f9860;  1 drivers
L_00000285360f9dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002853606cfe0_0 .net/2u *"_ivl_34", 4 0, L_00000285360f9dc0;  1 drivers
v000002853606df80_0 .net *"_ivl_37", 4 0, L_00000285360f7180;  1 drivers
v000002853606e0c0_0 .net *"_ivl_40", 0 0, L_00000285360f9400;  1 drivers
L_00000285360f9e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002853606d9e0_0 .net/2u *"_ivl_42", 15 0, L_00000285360f9e08;  1 drivers
v000002853606c400_0 .net *"_ivl_45", 15 0, L_0000028536142430;  1 drivers
v000002853606d3a0_0 .net *"_ivl_48", 0 0, L_00000285360f8fa0;  1 drivers
v000002853606d580_0 .net *"_ivl_5", 5 0, L_00000285360f7400;  1 drivers
L_00000285360f9e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002853606dc60_0 .net/2u *"_ivl_50", 36 0, L_00000285360f9e50;  1 drivers
L_00000285360f9e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002853606c4a0_0 .net/2u *"_ivl_52", 31 0, L_00000285360f9e98;  1 drivers
v000002853606c5e0_0 .net *"_ivl_55", 4 0, L_0000028536143830;  1 drivers
v000002853606d800_0 .net *"_ivl_56", 36 0, L_0000028536141fd0;  1 drivers
v000002853606d620_0 .net *"_ivl_58", 36 0, L_0000028536143510;  1 drivers
v000002853606d8a0_0 .net *"_ivl_62", 0 0, L_00000285360f9080;  1 drivers
L_00000285360f9ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002853606dd00_0 .net/2u *"_ivl_64", 5 0, L_00000285360f9ee0;  1 drivers
v000002853606da80_0 .net *"_ivl_67", 5 0, L_0000028536141d50;  1 drivers
v000002853606c860_0 .net *"_ivl_70", 0 0, L_00000285360f98d0;  1 drivers
L_00000285360f9f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002853606c900_0 .net/2u *"_ivl_72", 57 0, L_00000285360f9f28;  1 drivers
L_00000285360f9f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002853606c9a0_0 .net/2u *"_ivl_74", 31 0, L_00000285360f9f70;  1 drivers
v00000285360f77c0_0 .net *"_ivl_77", 25 0, L_00000285361431f0;  1 drivers
v00000285360f8580_0 .net *"_ivl_78", 57 0, L_00000285361433d0;  1 drivers
v00000285360f7ea0_0 .net *"_ivl_8", 0 0, L_00000285360f95c0;  1 drivers
v00000285360f6fa0_0 .net *"_ivl_80", 57 0, L_0000028536143470;  1 drivers
L_00000285360f9fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000285360f7f40_0 .net/2u *"_ivl_84", 31 0, L_00000285360f9fb8;  1 drivers
L_00000285360fa000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000285360f8620_0 .net/2u *"_ivl_88", 5 0, L_00000285360fa000;  1 drivers
v00000285360f7d60_0 .net *"_ivl_90", 0 0, L_0000028536142b10;  1 drivers
L_00000285360fa048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000285360f6d20_0 .net/2u *"_ivl_92", 5 0, L_00000285360fa048;  1 drivers
v00000285360f7c20_0 .net *"_ivl_94", 0 0, L_0000028536142c50;  1 drivers
v00000285360f79a0_0 .net *"_ivl_97", 0 0, L_00000285360f90f0;  1 drivers
v00000285360f74a0_0 .net *"_ivl_98", 47 0, L_0000028536141e90;  1 drivers
v00000285360f8760_0 .net "adderResult", 31 0, L_0000028536142930;  1 drivers
v00000285360f7fe0_0 .net "address", 31 0, L_0000028536143970;  1 drivers
v00000285360f7360_0 .net "clk", 0 0, L_00000285360f9b70;  alias, 1 drivers
v00000285360f7220_0 .var "cycles_consumed", 31 0;
v00000285360f7b80_0 .net "extImm", 31 0, L_00000285361424d0;  1 drivers
v00000285360f72c0_0 .net "funct", 5 0, L_0000028536143330;  1 drivers
v00000285360f6e60_0 .net "hlt", 0 0, v0000028536037430_0;  1 drivers
v00000285360f7860_0 .net "imm", 15 0, L_0000028536142070;  1 drivers
v00000285360f7a40_0 .net "immediate", 31 0, L_0000028536153f50;  1 drivers
v00000285360f7900_0 .net "input_clk", 0 0, v00000285360f7680_0;  1 drivers
v00000285360f7e00_0 .net "instruction", 31 0, L_0000028536143b50;  1 drivers
v00000285360f8800_0 .net "memoryReadData", 31 0, v000002853606bb10_0;  1 drivers
v00000285360f8080_0 .net "nextPC", 31 0, L_0000028536143ab0;  1 drivers
v00000285360f75e0_0 .net "opcode", 5 0, L_00000285360f6f00;  1 drivers
v00000285360f8120_0 .net "rd", 4 0, L_00000285360f7040;  1 drivers
v00000285360f7ae0_0 .net "readData1", 31 0, L_00000285360f96a0;  1 drivers
v00000285360f8300_0 .net "readData1_w", 31 0, L_0000028536154450;  1 drivers
v00000285360f81c0_0 .net "readData2", 31 0, L_00000285360f94e0;  1 drivers
v00000285360f8260_0 .net "rs", 4 0, L_00000285360f70e0;  1 drivers
v00000285360f6dc0_0 .net "rst", 0 0, v00000285360f88a0_0;  1 drivers
v00000285360f86c0_0 .net "rt", 4 0, L_00000285361438d0;  1 drivers
v00000285360f8940_0 .net "shamt", 31 0, L_0000028536142f70;  1 drivers
v00000285360f8a80_0 .net "wire_instruction", 31 0, L_00000285360f9940;  1 drivers
v00000285360f8440_0 .net "writeData", 31 0, L_0000028536153ff0;  1 drivers
v00000285360f7cc0_0 .net "zero", 0 0, L_00000285361555d0;  1 drivers
L_00000285360f7400 .part L_0000028536143b50, 26, 6;
L_00000285360f6f00 .functor MUXZ 6, L_00000285360f7400, L_00000285360f9c58, L_00000285360f8d70, C4<>;
L_00000285360f8b20 .cmp/eq 6, L_00000285360f6f00, L_00000285360f9ce8;
L_00000285360f7540 .part L_0000028536143b50, 11, 5;
L_00000285360f7720 .functor MUXZ 5, L_00000285360f7540, L_00000285360f9d30, L_00000285360f8b20, C4<>;
L_00000285360f7040 .functor MUXZ 5, L_00000285360f7720, L_00000285360f9ca0, L_00000285360f95c0, C4<>;
L_00000285360f6c80 .part L_0000028536143b50, 21, 5;
L_00000285360f70e0 .functor MUXZ 5, L_00000285360f6c80, L_00000285360f9d78, L_00000285360f97f0, C4<>;
L_00000285360f7180 .part L_0000028536143b50, 16, 5;
L_00000285361438d0 .functor MUXZ 5, L_00000285360f7180, L_00000285360f9dc0, L_00000285360f9860, C4<>;
L_0000028536142430 .part L_0000028536143b50, 0, 16;
L_0000028536142070 .functor MUXZ 16, L_0000028536142430, L_00000285360f9e08, L_00000285360f9400, C4<>;
L_0000028536143830 .part L_0000028536143b50, 6, 5;
L_0000028536141fd0 .concat [ 5 32 0 0], L_0000028536143830, L_00000285360f9e98;
L_0000028536143510 .functor MUXZ 37, L_0000028536141fd0, L_00000285360f9e50, L_00000285360f8fa0, C4<>;
L_0000028536142f70 .part L_0000028536143510, 0, 32;
L_0000028536141d50 .part L_0000028536143b50, 0, 6;
L_0000028536143330 .functor MUXZ 6, L_0000028536141d50, L_00000285360f9ee0, L_00000285360f9080, C4<>;
L_00000285361431f0 .part L_0000028536143b50, 0, 26;
L_00000285361433d0 .concat [ 26 32 0 0], L_00000285361431f0, L_00000285360f9f70;
L_0000028536143470 .functor MUXZ 58, L_00000285361433d0, L_00000285360f9f28, L_00000285360f98d0, C4<>;
L_0000028536143970 .part L_0000028536143470, 0, 32;
L_0000028536143790 .arith/sum 32, v000002853606acb0_0, L_00000285360f9fb8;
L_0000028536142b10 .cmp/eq 6, L_00000285360f6f00, L_00000285360fa000;
L_0000028536142c50 .cmp/eq 6, L_00000285360f6f00, L_00000285360fa048;
L_0000028536141e90 .concat [ 32 16 0 0], L_0000028536143970, L_00000285360fa090;
L_0000028536142bb0 .concat [ 6 26 0 0], L_00000285360f6f00, L_00000285360fa0d8;
L_0000028536142250 .cmp/eq 32, L_0000028536142bb0, L_00000285360fa120;
L_0000028536142ed0 .cmp/eq 6, L_0000028536143330, L_00000285360fa168;
L_00000285361430b0 .concat [ 32 16 0 0], L_00000285360f96a0, L_00000285360fa1b0;
L_0000028536142890 .concat [ 32 16 0 0], v000002853606acb0_0, L_00000285360fa1f8;
L_00000285361435b0 .part L_0000028536142070, 15, 1;
LS_0000028536142e30_0_0 .concat [ 1 1 1 1], L_00000285361435b0, L_00000285361435b0, L_00000285361435b0, L_00000285361435b0;
LS_0000028536142e30_0_4 .concat [ 1 1 1 1], L_00000285361435b0, L_00000285361435b0, L_00000285361435b0, L_00000285361435b0;
LS_0000028536142e30_0_8 .concat [ 1 1 1 1], L_00000285361435b0, L_00000285361435b0, L_00000285361435b0, L_00000285361435b0;
LS_0000028536142e30_0_12 .concat [ 1 1 1 1], L_00000285361435b0, L_00000285361435b0, L_00000285361435b0, L_00000285361435b0;
LS_0000028536142e30_0_16 .concat [ 1 1 1 1], L_00000285361435b0, L_00000285361435b0, L_00000285361435b0, L_00000285361435b0;
LS_0000028536142e30_0_20 .concat [ 1 1 1 1], L_00000285361435b0, L_00000285361435b0, L_00000285361435b0, L_00000285361435b0;
LS_0000028536142e30_0_24 .concat [ 1 1 1 1], L_00000285361435b0, L_00000285361435b0, L_00000285361435b0, L_00000285361435b0;
LS_0000028536142e30_0_28 .concat [ 1 1 1 1], L_00000285361435b0, L_00000285361435b0, L_00000285361435b0, L_00000285361435b0;
LS_0000028536142e30_1_0 .concat [ 4 4 4 4], LS_0000028536142e30_0_0, LS_0000028536142e30_0_4, LS_0000028536142e30_0_8, LS_0000028536142e30_0_12;
LS_0000028536142e30_1_4 .concat [ 4 4 4 4], LS_0000028536142e30_0_16, LS_0000028536142e30_0_20, LS_0000028536142e30_0_24, LS_0000028536142e30_0_28;
L_0000028536142e30 .concat [ 16 16 0 0], LS_0000028536142e30_1_0, LS_0000028536142e30_1_4;
L_0000028536143a10 .concat [ 16 32 0 0], L_0000028536142070, L_0000028536142e30;
L_00000285361427f0 .arith/sum 48, L_0000028536142890, L_0000028536143a10;
L_00000285361422f0 .functor MUXZ 48, L_00000285361427f0, L_00000285361430b0, L_00000285360f8e50, C4<>;
L_0000028536141df0 .functor MUXZ 48, L_00000285361422f0, L_0000028536141e90, L_00000285360f90f0, C4<>;
L_0000028536142930 .part L_0000028536141df0, 0, 32;
L_0000028536143ab0 .functor MUXZ 32, L_0000028536143790, L_0000028536142930, v000002853606afd0_0, C4<>;
L_0000028536143b50 .functor MUXZ 32, L_00000285360f9940, L_00000285360fa288, L_00000285360f8ec0, C4<>;
L_0000028536143650 .cmp/eq 6, L_00000285360f6f00, L_00000285360fa360;
L_0000028536143150 .cmp/eq 6, L_00000285360f6f00, L_00000285360fa3a8;
L_0000028536141cb0 .cmp/eq 6, L_00000285360f6f00, L_00000285360fa3f0;
L_00000285361436f0 .concat [ 16 16 0 0], L_0000028536142070, L_00000285360fa438;
L_0000028536141f30 .part L_0000028536142070, 15, 1;
LS_00000285361421b0_0_0 .concat [ 1 1 1 1], L_0000028536141f30, L_0000028536141f30, L_0000028536141f30, L_0000028536141f30;
LS_00000285361421b0_0_4 .concat [ 1 1 1 1], L_0000028536141f30, L_0000028536141f30, L_0000028536141f30, L_0000028536141f30;
LS_00000285361421b0_0_8 .concat [ 1 1 1 1], L_0000028536141f30, L_0000028536141f30, L_0000028536141f30, L_0000028536141f30;
LS_00000285361421b0_0_12 .concat [ 1 1 1 1], L_0000028536141f30, L_0000028536141f30, L_0000028536141f30, L_0000028536141f30;
L_00000285361421b0 .concat [ 4 4 4 4], LS_00000285361421b0_0_0, LS_00000285361421b0_0_4, LS_00000285361421b0_0_8, LS_00000285361421b0_0_12;
L_0000028536142390 .concat [ 16 16 0 0], L_0000028536142070, L_00000285361421b0;
L_00000285361424d0 .functor MUXZ 32, L_0000028536142390, L_00000285361436f0, L_00000285360f9550, C4<>;
L_0000028536142570 .concat [ 6 26 0 0], L_00000285360f6f00, L_00000285360fa480;
L_0000028536142610 .cmp/eq 32, L_0000028536142570, L_00000285360fa4c8;
L_0000028536142750 .cmp/eq 6, L_0000028536143330, L_00000285360fa510;
L_0000028536154590 .cmp/eq 6, L_0000028536143330, L_00000285360fa558;
L_0000028536155b70 .cmp/eq 6, L_00000285360f6f00, L_00000285360fa5a0;
L_0000028536155850 .functor MUXZ 32, L_00000285361424d0, L_00000285360fa5e8, L_0000028536155b70, C4<>;
L_0000028536153f50 .functor MUXZ 32, L_0000028536155850, L_0000028536142f70, L_00000285360f92b0, C4<>;
L_0000028536153d70 .concat [ 6 26 0 0], L_00000285360f6f00, L_00000285360fa630;
L_00000285361546d0 .cmp/eq 32, L_0000028536153d70, L_00000285360fa678;
L_0000028536153e10 .cmp/eq 6, L_0000028536143330, L_00000285360fa6c0;
L_0000028536154b30 .cmp/eq 6, L_0000028536143330, L_00000285360fa708;
L_0000028536154db0 .cmp/eq 6, L_00000285360f6f00, L_00000285360fa750;
L_00000285361548b0 .functor MUXZ 32, L_00000285360f96a0, v000002853606acb0_0, L_0000028536154db0, C4<>;
L_0000028536154450 .functor MUXZ 32, L_00000285361548b0, L_00000285360f94e0, L_00000285360f9390, C4<>;
S_00000285360455d0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000028535fd5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000285360277e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000285360f9710 .functor NOT 1, v0000028536036c10_0, C4<0>, C4<0>, C4<0>;
v0000028536036710_0 .net *"_ivl_0", 0 0, L_00000285360f9710;  1 drivers
v0000028536037930_0 .net "in1", 31 0, L_00000285360f94e0;  alias, 1 drivers
v0000028536037c50_0 .net "in2", 31 0, L_0000028536153f50;  alias, 1 drivers
v0000028536035ef0_0 .net "out", 31 0, L_0000028536153cd0;  alias, 1 drivers
v00000285360371b0_0 .net "s", 0 0, v0000028536036c10_0;  alias, 1 drivers
L_0000028536153cd0 .functor MUXZ 32, L_0000028536153f50, L_00000285360f94e0, L_00000285360f9710, C4<>;
S_0000028535fd5db0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000028535fd5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000285360f0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000285360f00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000285360f0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000285360f0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000285360f0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000285360f01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000285360f01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000285360f0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000285360f0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000285360f0288 .param/l "j" 0 4 12, C4<000010>;
P_00000285360f02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000285360f02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000285360f0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000285360f0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000285360f03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000285360f03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000285360f0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000285360f0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000285360f0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000285360f04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000285360f04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000285360f0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000285360f0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000285360f0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000285360f05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000285360f0608 .param/l "xori" 0 4 8, C4<001110>;
v0000028536035e50_0 .var "ALUOp", 3 0;
v0000028536036c10_0 .var "ALUSrc", 0 0;
v00000285360372f0_0 .var "MemReadEn", 0 0;
v00000285360367b0_0 .var "MemWriteEn", 0 0;
v0000028536035f90_0 .var "MemtoReg", 0 0;
v0000028536036210_0 .var "RegDst", 0 0;
v0000028536036850_0 .var "RegWriteEn", 0 0;
v00000285360379d0_0 .net "funct", 5 0, L_0000028536143330;  alias, 1 drivers
v0000028536037430_0 .var "hlt", 0 0;
v00000285360368f0_0 .net "opcode", 5 0, L_00000285360f6f00;  alias, 1 drivers
v0000028536036170_0 .net "rst", 0 0, v00000285360f88a0_0;  alias, 1 drivers
E_00000285360278a0 .event anyedge, v0000028536036170_0, v00000285360368f0_0, v00000285360379d0_0;
S_00000285360b69c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000028535fd5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000028536027f60 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000285360f9940 .functor BUFZ 32, L_0000028536143290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028536037610_0 .net "Data_Out", 31 0, L_00000285360f9940;  alias, 1 drivers
v0000028536036a30 .array "InstMem", 0 1023, 31 0;
v0000028536036030_0 .net *"_ivl_0", 31 0, L_0000028536143290;  1 drivers
v00000285360363f0_0 .net *"_ivl_3", 9 0, L_0000028536143010;  1 drivers
v0000028536037a70_0 .net *"_ivl_4", 11 0, L_00000285361429d0;  1 drivers
L_00000285360fa240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000285360376b0_0 .net *"_ivl_7", 1 0, L_00000285360fa240;  1 drivers
v0000028536036b70_0 .net "addr", 31 0, v000002853606acb0_0;  alias, 1 drivers
v0000028536036cb0_0 .var/i "i", 31 0;
L_0000028536143290 .array/port v0000028536036a30, L_00000285361429d0;
L_0000028536143010 .part v000002853606acb0_0, 0, 10;
L_00000285361429d0 .concat [ 10 2 0 0], L_0000028536143010, L_00000285360fa240;
S_00000285360b6b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000028535fd5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000285360f96a0 .functor BUFZ 32, L_0000028536142a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000285360f94e0 .functor BUFZ 32, L_0000028536142d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028536037750_0 .net *"_ivl_0", 31 0, L_0000028536142a70;  1 drivers
v00000285360360d0_0 .net *"_ivl_10", 6 0, L_00000285361426b0;  1 drivers
L_00000285360fa318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028536014bd0_0 .net *"_ivl_13", 1 0, L_00000285360fa318;  1 drivers
v0000028536014c70_0 .net *"_ivl_2", 6 0, L_0000028536142110;  1 drivers
L_00000285360fa2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002853606bbb0_0 .net *"_ivl_5", 1 0, L_00000285360fa2d0;  1 drivers
v000002853606bc50_0 .net *"_ivl_8", 31 0, L_0000028536142d90;  1 drivers
v000002853606b390_0 .net "clk", 0 0, L_00000285360f9b70;  alias, 1 drivers
v000002853606ad50_0 .var/i "i", 31 0;
v000002853606bcf0_0 .net "readData1", 31 0, L_00000285360f96a0;  alias, 1 drivers
v000002853606b2f0_0 .net "readData2", 31 0, L_00000285360f94e0;  alias, 1 drivers
v000002853606ba70_0 .net "readRegister1", 4 0, L_00000285360f70e0;  alias, 1 drivers
v000002853606a530_0 .net "readRegister2", 4 0, L_00000285361438d0;  alias, 1 drivers
v000002853606aad0 .array "registers", 31 0, 31 0;
v000002853606adf0_0 .net "rst", 0 0, v00000285360f88a0_0;  alias, 1 drivers
v000002853606a670_0 .net "we", 0 0, v0000028536036850_0;  alias, 1 drivers
v000002853606aa30_0 .net "writeData", 31 0, L_0000028536153ff0;  alias, 1 drivers
v000002853606b430_0 .net "writeRegister", 4 0, L_0000028536142cf0;  alias, 1 drivers
E_0000028536027ce0/0 .event negedge, v0000028536036170_0;
E_0000028536027ce0/1 .event posedge, v000002853606b390_0;
E_0000028536027ce0 .event/or E_0000028536027ce0/0, E_0000028536027ce0/1;
L_0000028536142a70 .array/port v000002853606aad0, L_0000028536142110;
L_0000028536142110 .concat [ 5 2 0 0], L_00000285360f70e0, L_00000285360fa2d0;
L_0000028536142d90 .array/port v000002853606aad0, L_00000285361426b0;
L_00000285361426b0 .concat [ 5 2 0 0], L_00000285361438d0, L_00000285360fa318;
S_0000028535fd52e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000285360b6b50;
 .timescale 0 0;
v0000028536036df0_0 .var/i "i", 31 0;
S_0000028535fd5470 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000028535fd5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000028536027fa0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000285360f9a20 .functor NOT 1, v0000028536036210_0, C4<0>, C4<0>, C4<0>;
v000002853606bf70_0 .net *"_ivl_0", 0 0, L_00000285360f9a20;  1 drivers
v000002853606ab70_0 .net "in1", 4 0, L_00000285361438d0;  alias, 1 drivers
v000002853606b6b0_0 .net "in2", 4 0, L_00000285360f7040;  alias, 1 drivers
v000002853606a710_0 .net "out", 4 0, L_0000028536142cf0;  alias, 1 drivers
v000002853606a850_0 .net "s", 0 0, v0000028536036210_0;  alias, 1 drivers
L_0000028536142cf0 .functor MUXZ 5, L_00000285360f7040, L_00000285361438d0, L_00000285360f9a20, C4<>;
S_0000028535fbd530 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000028535fd5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000028536027fe0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000285360f9a90 .functor NOT 1, v0000028536035f90_0, C4<0>, C4<0>, C4<0>;
v000002853606a350_0 .net *"_ivl_0", 0 0, L_00000285360f9a90;  1 drivers
v000002853606a490_0 .net "in1", 31 0, v000002853606a8f0_0;  alias, 1 drivers
v000002853606b110_0 .net "in2", 31 0, v000002853606bb10_0;  alias, 1 drivers
v000002853606af30_0 .net "out", 31 0, L_0000028536153ff0;  alias, 1 drivers
v000002853606a3f0_0 .net "s", 0 0, v0000028536035f90_0;  alias, 1 drivers
L_0000028536153ff0 .functor MUXZ 32, v000002853606bb10_0, v000002853606a8f0_0, L_00000285360f9a90, C4<>;
S_0000028535fbd6c0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000028535fd5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000028536005120 .param/l "ADD" 0 9 12, C4<0000>;
P_0000028536005158 .param/l "AND" 0 9 12, C4<0010>;
P_0000028536005190 .param/l "NOR" 0 9 12, C4<0101>;
P_00000285360051c8 .param/l "OR" 0 9 12, C4<0011>;
P_0000028536005200 .param/l "SGT" 0 9 12, C4<0111>;
P_0000028536005238 .param/l "SLL" 0 9 12, C4<1000>;
P_0000028536005270 .param/l "SLT" 0 9 12, C4<0110>;
P_00000285360052a8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000285360052e0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000028536005318 .param/l "XOR" 0 9 12, C4<0100>;
P_0000028536005350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000028536005388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000285360fa798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002853606b4d0_0 .net/2u *"_ivl_0", 31 0, L_00000285360fa798;  1 drivers
v000002853606b750_0 .net "opSel", 3 0, v0000028536035e50_0;  alias, 1 drivers
v000002853606b570_0 .net "operand1", 31 0, L_0000028536154450;  alias, 1 drivers
v000002853606ae90_0 .net "operand2", 31 0, L_0000028536153cd0;  alias, 1 drivers
v000002853606a8f0_0 .var "result", 31 0;
v000002853606b7f0_0 .net "zero", 0 0, L_00000285361555d0;  alias, 1 drivers
E_0000028536028020 .event anyedge, v0000028536035e50_0, v000002853606b570_0, v0000028536035ef0_0;
L_00000285361555d0 .cmp/eq 32, v000002853606a8f0_0, L_00000285360fa798;
S_00000285360053d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000028535fd5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000285360f0650 .param/l "RType" 0 4 2, C4<000000>;
P_00000285360f0688 .param/l "add" 0 4 5, C4<100000>;
P_00000285360f06c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000285360f06f8 .param/l "addu" 0 4 5, C4<100001>;
P_00000285360f0730 .param/l "and_" 0 4 5, C4<100100>;
P_00000285360f0768 .param/l "andi" 0 4 8, C4<001100>;
P_00000285360f07a0 .param/l "beq" 0 4 10, C4<000100>;
P_00000285360f07d8 .param/l "bne" 0 4 10, C4<000101>;
P_00000285360f0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000285360f0848 .param/l "j" 0 4 12, C4<000010>;
P_00000285360f0880 .param/l "jal" 0 4 12, C4<000011>;
P_00000285360f08b8 .param/l "jr" 0 4 6, C4<001000>;
P_00000285360f08f0 .param/l "lw" 0 4 8, C4<100011>;
P_00000285360f0928 .param/l "nor_" 0 4 5, C4<100111>;
P_00000285360f0960 .param/l "or_" 0 4 5, C4<100101>;
P_00000285360f0998 .param/l "ori" 0 4 8, C4<001101>;
P_00000285360f09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000285360f0a08 .param/l "sll" 0 4 6, C4<000000>;
P_00000285360f0a40 .param/l "slt" 0 4 5, C4<101010>;
P_00000285360f0a78 .param/l "slti" 0 4 8, C4<101010>;
P_00000285360f0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_00000285360f0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_00000285360f0b20 .param/l "subu" 0 4 5, C4<100011>;
P_00000285360f0b58 .param/l "sw" 0 4 8, C4<101011>;
P_00000285360f0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_00000285360f0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000002853606afd0_0 .var "PCsrc", 0 0;
v000002853606b070_0 .net "funct", 5 0, L_0000028536143330;  alias, 1 drivers
v000002853606a5d0_0 .net "opcode", 5 0, L_00000285360f6f00;  alias, 1 drivers
v000002853606b1b0_0 .net "operand1", 31 0, L_00000285360f96a0;  alias, 1 drivers
v000002853606b250_0 .net "operand2", 31 0, L_0000028536153cd0;  alias, 1 drivers
v000002853606c1f0_0 .net "rst", 0 0, v00000285360f88a0_0;  alias, 1 drivers
E_0000028536028f60/0 .event anyedge, v0000028536036170_0, v00000285360368f0_0, v000002853606bcf0_0, v0000028536035ef0_0;
E_0000028536028f60/1 .event anyedge, v00000285360379d0_0;
E_0000028536028f60 .event/or E_0000028536028f60/0, E_0000028536028f60/1;
S_0000028535fed7b0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000028535fd5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002853606b890 .array "DataMem", 0 1023, 31 0;
v000002853606a7b0_0 .net "address", 31 0, v000002853606a8f0_0;  alias, 1 drivers
v000002853606b610_0 .net "clock", 0 0, L_00000285360f99b0;  1 drivers
v000002853606b930_0 .net "data", 31 0, L_00000285360f94e0;  alias, 1 drivers
v000002853606b9d0_0 .var/i "i", 31 0;
v000002853606bb10_0 .var "q", 31 0;
v000002853606a990_0 .net "rden", 0 0, v00000285360372f0_0;  alias, 1 drivers
v000002853606bd90_0 .net "wren", 0 0, v00000285360367b0_0;  alias, 1 drivers
E_00000285360296e0 .event posedge, v000002853606b610_0;
S_0000028535fed940 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000028535fd5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000285360270e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002853606ac10_0 .net "PCin", 31 0, L_0000028536143ab0;  alias, 1 drivers
v000002853606acb0_0 .var "PCout", 31 0;
v000002853606be30_0 .net "clk", 0 0, L_00000285360f9b70;  alias, 1 drivers
v000002853606bed0_0 .net "rst", 0 0, v00000285360f88a0_0;  alias, 1 drivers
    .scope S_00000285360053d0;
T_0 ;
    %wait E_0000028536028f60;
    %load/vec4 v000002853606c1f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002853606afd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002853606a5d0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002853606b1b0_0;
    %load/vec4 v000002853606b250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002853606a5d0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002853606b1b0_0;
    %load/vec4 v000002853606b250_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002853606a5d0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002853606a5d0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002853606a5d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002853606b070_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002853606afd0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028535fed940;
T_1 ;
    %wait E_0000028536027ce0;
    %load/vec4 v000002853606bed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002853606acb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002853606ac10_0;
    %assign/vec4 v000002853606acb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000285360b69c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028536036cb0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000028536036cb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028536036cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %load/vec4 v0000028536036cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028536036cb0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028536036a30, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000028535fd5db0;
T_3 ;
    %wait E_00000285360278a0;
    %load/vec4 v0000028536036170_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000028536037430_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028536036c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028536036850_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000285360367b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028536035f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000285360372f0_0, 0;
    %assign/vec4 v0000028536036210_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000028536037430_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000028536035e50_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000028536036c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028536036850_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000285360367b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028536035f90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000285360372f0_0, 0, 1;
    %store/vec4 v0000028536036210_0, 0, 1;
    %load/vec4 v00000285360368f0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536037430_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036850_0, 0;
    %load/vec4 v00000285360379d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036c10_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036c10_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036c10_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028536036210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036c10_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036c10_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036c10_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036c10_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036c10_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000285360372f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536035f90_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000285360367b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028536036c10_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028536035e50_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000285360b6b50;
T_4 ;
    %wait E_0000028536027ce0;
    %fork t_1, S_0000028535fd52e0;
    %jmp t_0;
    .scope S_0000028535fd52e0;
t_1 ;
    %load/vec4 v000002853606adf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028536036df0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000028536036df0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028536036df0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002853606aad0, 0, 4;
    %load/vec4 v0000028536036df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028536036df0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002853606a670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002853606aa30_0;
    %load/vec4 v000002853606b430_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002853606aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002853606aad0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000285360b6b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000285360b6b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002853606ad50_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002853606ad50_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002853606ad50_0;
    %ix/getv/s 4, v000002853606ad50_0;
    %load/vec4a v000002853606aad0, 4;
    %ix/getv/s 4, v000002853606ad50_0;
    %load/vec4a v000002853606aad0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002853606ad50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002853606ad50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000028535fbd6c0;
T_6 ;
    %wait E_0000028536028020;
    %load/vec4 v000002853606b750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002853606a8f0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002853606b570_0;
    %load/vec4 v000002853606ae90_0;
    %add;
    %assign/vec4 v000002853606a8f0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002853606b570_0;
    %load/vec4 v000002853606ae90_0;
    %sub;
    %assign/vec4 v000002853606a8f0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002853606b570_0;
    %load/vec4 v000002853606ae90_0;
    %and;
    %assign/vec4 v000002853606a8f0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002853606b570_0;
    %load/vec4 v000002853606ae90_0;
    %or;
    %assign/vec4 v000002853606a8f0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002853606b570_0;
    %load/vec4 v000002853606ae90_0;
    %xor;
    %assign/vec4 v000002853606a8f0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002853606b570_0;
    %load/vec4 v000002853606ae90_0;
    %or;
    %inv;
    %assign/vec4 v000002853606a8f0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002853606b570_0;
    %load/vec4 v000002853606ae90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002853606a8f0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002853606ae90_0;
    %load/vec4 v000002853606b570_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002853606a8f0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002853606b570_0;
    %ix/getv 4, v000002853606ae90_0;
    %shiftl 4;
    %assign/vec4 v000002853606a8f0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002853606b570_0;
    %ix/getv 4, v000002853606ae90_0;
    %shiftr 4;
    %assign/vec4 v000002853606a8f0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000028535fed7b0;
T_7 ;
    %wait E_00000285360296e0;
    %load/vec4 v000002853606a990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002853606a7b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002853606b890, 4;
    %assign/vec4 v000002853606bb10_0, 0;
T_7.0 ;
    %load/vec4 v000002853606bd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002853606b930_0;
    %ix/getv 3, v000002853606a7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002853606b890, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000028535fed7b0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002853606b9d0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002853606b9d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002853606b9d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002853606b890, 0, 4;
    %load/vec4 v000002853606b9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002853606b9d0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002853606b890, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002853606b890, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002853606b890, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002853606b890, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002853606b890, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002853606b890, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002853606b890, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002853606b890, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002853606b890, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002853606b890, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000028535fed7b0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002853606b9d0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002853606b9d0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002853606b9d0_0;
    %load/vec4a v000002853606b890, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002853606b9d0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002853606b9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002853606b9d0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000028535fd5c20;
T_10 ;
    %wait E_0000028536027ce0;
    %load/vec4 v00000285360f6dc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000285360f7220_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000285360f7220_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000285360f7220_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002853602ed20;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000285360f7680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000285360f88a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002853602ed20;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000285360f7680_0;
    %inv;
    %assign/vec4 v00000285360f7680_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002853602ed20;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285360f88a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000285360f88a0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000285360f84e0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
