Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Wed Mar  9 09:29:30 2022
| Host         : EUL10-C37V3J3 running 64-bit major release  (build 9200)
| Command      : report_utilization -file ring_oscillator_utilization_synth.rpt -pb ring_oscillator_utilization_synth.pb
| Design       : ring_oscillator
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*               | 1362 |     0 |          0 |    274080 |  0.50 |
|   LUT as Logic          | 1362 |     0 |          0 |    274080 |  0.50 |
|   LUT as Memory         |    0 |     0 |          0 |    144000 |  0.00 |
| CLB Registers           | 2445 |     0 |          0 |    548160 |  0.45 |
|   Register as Flip Flop | 2445 |     0 |          0 |    548160 |  0.45 |
|   Register as Latch     |    0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                  |   19 |     0 |          0 |     34260 |  0.06 |
| F7 Muxes                |  272 |     0 |          0 |    137040 |  0.20 |
| F8 Muxes                |  136 |     0 |          0 |     68520 |  0.20 |
| F9 Muxes                |    0 |     0 |          0 |     34260 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 2445  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       912 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       912 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      1824 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      2520 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    4 |     0 |          0 |       328 |  1.22 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       404 |  0.74 |
|   BUFGCE             |    3 |     0 |          0 |       116 |  2.59 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+--------+
|  Site Type  | Used | Fixed | Prohibited | Available |  Util% |
+-------------+------+-------+------------+-----------+--------+
| BSCANE2     |    0 |     0 |          0 |         4 |   0.00 |
| DNA_PORTE2  |    1 |     0 |          0 |         1 | 100.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |   0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |   0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |   0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |   0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |   0.00 |
+-------------+------+-------+------------+-----------+--------+


8. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 2445 |            Register |
| LUT6       |  743 |                 CLB |
| LUT1       |  519 |                 CLB |
| MUXF7      |  272 |                 CLB |
| MUXF8      |  136 |                 CLB |
| LUT2       |   54 |                 CLB |
| LUT5       |   25 |                 CLB |
| LUT3       |   24 |                 CLB |
| LUT4       |   23 |                 CLB |
| CARRY8     |   19 |                 CLB |
| OBUF       |    3 |                 I/O |
| BUFGCE     |    3 |               Clock |
| INBUF      |    1 |                 I/O |
| IBUFCTRL   |    1 |              Others |
| DNA_PORTE2 |    1 |       Configuration |
+------------+------+---------------------+


9. Black Boxes
--------------

+----------------------+------+
|       Ref Name       | Used |
+----------------------+------+
| ring_counter_fifo    |    4 |
| ring_vio             |    1 |
| raw_sample_vio       |    1 |
| raw_sample_fifo      |    1 |
| master_ring_pll_220m |    1 |
| jitter_vio           |    1 |
| clk_200_to_100       |    1 |
+----------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


