<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>display-demo: ADC Channel Register Definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>ADC Channel Register Definitions<br/>
<small>
[<a class="el" href="group__regs__group.html">Internal Register Definitions</a>]</small>
</h1>
<p><div class="dynheader">
Collaboration diagram for ADC Channel Register Definitions:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__adcch__regs__group.png" border="0" alt="" usemap="#group____adcch____regs____group_map"/>
<map name="group____adcch____regs____group_map" id="group____adcch____regs____group">
<area shape="rect" href="group__regs__group.html" title="Internal Register Definitions" alt="" coords="5,5,187,35"/></map></td></tr></table></center>
</div>
</p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Channel register group offsets</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpa338bebc9769fc511c5a8290cb32af85"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaf85f91352c5960ce1e5c1ab460be1bb1">ADCCH_CH0</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 0 register group.  <a href="#gaf85f91352c5960ce1e5c1ab460be1bb1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga955835d51d3887cda68daa753463d0d8">ADCCH_CH1</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 1 register group.  <a href="#ga955835d51d3887cda68daa753463d0d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gac750420dba29e3aaf80ece77379d40c3">ADCCH_CH2</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 2 register group.  <a href="#gac750420dba29e3aaf80ece77379d40c3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaa458bff669dd0a9e388ecc8f54b7ee49">ADCCH_CH3</a>&nbsp;&nbsp;&nbsp;0x38</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel 3 register group.  <a href="#gaa458bff669dd0a9e388ecc8f54b7ee49"></a><br/></td></tr>
<tr><td colspan="2"><h2>Channel register offsets</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpd98b21279411d03a525a9b7c474d52a4"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gae3d2fc1a28b1d7643aff23f4c908e1e8">ADCCH_CTRL</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel control.  <a href="#gae3d2fc1a28b1d7643aff23f4c908e1e8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gab43c84800324474dbf5e900b367d7b65">ADCCH_MUXCTRL</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel MUX control.  <a href="#gab43c84800324474dbf5e900b367d7b65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaeb126dcf8f6dbe4fcf7ae51d4caf3978">ADCCH_INTCTRL</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel interrupt control.  <a href="#gaeb126dcf8f6dbe4fcf7ae51d4caf3978"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga5c542bd73b37d3b19b301fc0a0494933">ADCCH_INTFLAG</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel interrupt flag.  <a href="#ga5c542bd73b37d3b19b301fc0a0494933"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gadfe133a8921484b3085f3c1f2ccf3298">ADCCH_RESL</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel result low byte.  <a href="#gadfe133a8921484b3085f3c1f2ccf3298"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gab21bc9835be22b983b8eddd6013db928">ADCCH_RESH</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel result high byte.  <a href="#gab21bc9835be22b983b8eddd6013db928"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in channel CTRL</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpc622b4ed5f8aec1b457978aede7fbd99"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaccc8f2ac9d2f87b9347d9633ad4b082e">ADCCH_INPUTMODE_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel input mode.  <a href="#gaccc8f2ac9d2f87b9347d9633ad4b082e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga8587f13f24569b7d15a71c66e4ceda7f">ADCCH_INPUTMODE_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel input mode.  <a href="#ga8587f13f24569b7d15a71c66e4ceda7f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga591956b5db865462c40e70c61217d277">ADCCH_GAIN_START</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel gain setting.  <a href="#ga591956b5db865462c40e70c61217d277"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga318c6aabab6c36a592dde79775a39bd0">ADCCH_GAIN_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel gain setting.  <a href="#ga318c6aabab6c36a592dde79775a39bd0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga557d87ee0547561dc14e76bee027bccc">ADCCH_START_BIT</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start conversion on channel.  <a href="#ga557d87ee0547561dc14e76bee027bccc"></a><br/></td></tr>
<tr><td colspan="2"><h2>INPUTMODE bitfield values</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp6ba8a33144c514844a8bacf3314c570f"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gac2fdd00ef4b2fb67c5d9562ffca01494">ADCCH_INPUTMODE_INTERNAL</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal input signal.  <a href="#gac2fdd00ef4b2fb67c5d9562ffca01494"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaeb6855b78a0777ebc74527615b16f224">ADCCH_INPUTMODE_SINGLEENDED</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Single-ended input signal.  <a href="#gaeb6855b78a0777ebc74527615b16f224"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gadd618d22bfad86a63b809af9cb9ded69">ADCCH_INPUTMODE_DIFF</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Differential input signal.  <a href="#gadd618d22bfad86a63b809af9cb9ded69"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga91e0449648f997f5dc645916d1747910">ADCCH_INPUTMODE_DIFFWGAIN</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Differential input signal with gain.  <a href="#ga91e0449648f997f5dc645916d1747910"></a><br/></td></tr>
<tr><td colspan="2"><h2>GAIN bitfield values</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp7de15be7e0ab9db70d10d04fbb706033"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga0465afeaee091a27bb1a2b2f1b0eab0e">ADCCH_GAIN_1X</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Unity gain for differential signal.  <a href="#ga0465afeaee091a27bb1a2b2f1b0eab0e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga3056b84fc0d73cdb2e2be1c9566cecab">ADCCH_GAIN_2X</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">2x gain for differential signal  <a href="#ga3056b84fc0d73cdb2e2be1c9566cecab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga7ab76ab2eb2bb126758b4417eba94d42">ADCCH_GAIN_4X</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">4x gain for differential signal  <a href="#ga7ab76ab2eb2bb126758b4417eba94d42"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gad78e6928dc89b0b1de4be0353f6e806d">ADCCH_GAIN_8X</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8x gain for differential signal  <a href="#gad78e6928dc89b0b1de4be0353f6e806d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga3bb0914ec1da02ecd3c7b23953fbdfc6">ADCCH_GAIN_16X</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">16x gain for differential signal  <a href="#ga3bb0914ec1da02ecd3c7b23953fbdfc6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga3fd4ab7d5cd2beaaf5e3075a641e8c9a">ADCCH_GAIN_32X</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32x gain for differential signal  <a href="#ga3fd4ab7d5cd2beaaf5e3075a641e8c9a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaf6cfc04b7e55c845256280d2e70e0645">ADCCH_GAIN_64X</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">64x gain for differential signal  <a href="#gaf6cfc04b7e55c845256280d2e70e0645"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in channel MUXCTRL</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpb67edc48911b1be3903897f96b26b44b"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaacdcbcc66f03ee8999c55d1df36a5ad9">ADCCH_MUXNEG_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Negative input signal MUX selection.  <a href="#gaacdcbcc66f03ee8999c55d1df36a5ad9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gae05b1cb8cd72e4d176dcd05c24fd72ec">ADCCH_MUXNEG_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Negative input signal MUX selection.  <a href="#gae05b1cb8cd72e4d176dcd05c24fd72ec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gac260a13ae1577d05191fbb958cc19f14">ADCCH_MUXPOS_START</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Positive input signal MUX selection.  <a href="#gac260a13ae1577d05191fbb958cc19f14"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga8d678e147772fd6ef7207129d5aa485f">ADCCH_MUXPOS_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Positive input signal MUX selection.  <a href="#ga8d678e147772fd6ef7207129d5aa485f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaaccff441c13bffb2f39344af7b3db33c">ADDCH_MUXPOS3_BIT</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use pin on secondary port.  <a href="#gaaccff441c13bffb2f39344af7b3db33c"></a><br/></td></tr>
<tr><td colspan="2"><h2>MUXNEG bitfield values</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp7e2dcf3ecb3c151febe1d8a2f6cbe52b"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gad996cdaf0acf0f26c239939be309ae17">ADCCH_MUXNEG_PIN0</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC0 pin as negative input.  <a href="#gad996cdaf0acf0f26c239939be309ae17"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga29f695e242c2eaee9b9f51491da238fa">ADCCH_MUXNEG_PIN1</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC1 pin as negative input.  <a href="#ga29f695e242c2eaee9b9f51491da238fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga9389c3775a61501987c1a8ea13bd53ee">ADCCH_MUXNEG_PIN2</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC2 pin as negative input.  <a href="#ga9389c3775a61501987c1a8ea13bd53ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga257deb37a5550769d57fbda33fd9b576">ADCCH_MUXNEG_PIN3</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC3 pin as negative input.  <a href="#ga257deb37a5550769d57fbda33fd9b576"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gac1c3af0ecc4472d5aba1bc373e61baaa">ADCCH_MUXNEG_PIN4</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC4 pin as negative input.  <a href="#gac1c3af0ecc4472d5aba1bc373e61baaa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gac67cb7b60925a58abed9c29b878c2585">ADCCH_MUXNEG_PIN5</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC5 pin as negative input.  <a href="#gac67cb7b60925a58abed9c29b878c2585"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga2a3691f34a4826f6a4e2078c8638ffdd">ADCCH_MUXNEG_PIN6</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC6 pin as negative input.  <a href="#ga2a3691f34a4826f6a4e2078c8638ffdd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga7e2c2416c52034a3bcd0fb66d45f8d36">ADCCH_MUXNEG_PIN7</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC7 pin as negative input.  <a href="#ga7e2c2416c52034a3bcd0fb66d45f8d36"></a><br/></td></tr>
<tr><td colspan="2"><h2>MUXPOS bitfield values</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp465599f6757fb8e45d7cd853ac15d71e"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga434f452c54d34cb984e9a54bcdf6557c">ADCCH_MUXPOS_TEMP</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Temperature reference as positive input.  <a href="#ga434f452c54d34cb984e9a54bcdf6557c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga933508417e6ac586e2359eecc2dd38f4">ADCCH_MUXPOS_BANDGAP</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bandgap reference as positive input.  <a href="#ga933508417e6ac586e2359eecc2dd38f4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaf616c19d9f4d44c6b317f5bcf4a06e42">ADCCH_MUXPOS_SCALEDVCC</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VCC/10 as as positive input.  <a href="#gaf616c19d9f4d44c6b317f5bcf4a06e42"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga7c24729df660cc6d0929f9b8d67a1749">ADCCH_MUXPOS_DAC</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DAC output as positive input.  <a href="#ga7c24729df660cc6d0929f9b8d67a1749"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga45f32cd199a0672cdd8852e20d06bbc8">ADCCH_MUXPOS_PIN0</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC0 pin as positive input.  <a href="#ga45f32cd199a0672cdd8852e20d06bbc8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga1b87d6568e4d2d3ee0783d115cab6529">ADCCH_MUXPOS_PIN1</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC1 pin as positive input.  <a href="#ga1b87d6568e4d2d3ee0783d115cab6529"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga11833672019f583c07e6444114e62f2e">ADCCH_MUXPOS_PIN2</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC2 pin as positive input.  <a href="#ga11833672019f583c07e6444114e62f2e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga99da98a4901bae402df7c42a4be7ec15">ADCCH_MUXPOS_PIN3</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC3 pin as positive input.  <a href="#ga99da98a4901bae402df7c42a4be7ec15"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gac5d30987a2438740da1a91f15cd7631e">ADCCH_MUXPOS_PIN4</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC4 pin as positive input.  <a href="#gac5d30987a2438740da1a91f15cd7631e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga3e97bb6ee6eb415e6cd391883c0ca584">ADCCH_MUXPOS_PIN5</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC5 pin as positive input.  <a href="#ga3e97bb6ee6eb415e6cd391883c0ca584"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gae174ec6d7bc3650d00931512304bd6a5">ADCCH_MUXPOS_PIN6</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC6 pin as positive input.  <a href="#gae174ec6d7bc3650d00931512304bd6a5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga77e9f36a4ead866cb92c9321e00bb63b">ADCCH_MUXPOS_PIN7</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC7 pin as positive input.  <a href="#ga77e9f36a4ead866cb92c9321e00bb63b"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in channel INTCTRL</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpf460fc4b5137127cfadceab5889bfdc0"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaa85eec90dba5d3af6a96f98678d8eebb">ADCCH_INTLVL_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel interrupt level.  <a href="#gaa85eec90dba5d3af6a96f98678d8eebb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga1f3945348ffc79a11c5d65686cb8b496">ADCCH_INTLVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel interrupt level.  <a href="#ga1f3945348ffc79a11c5d65686cb8b496"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga4e6a83b504fc2085014c982730109ae4">ADCCH_INTMODE_START</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel interrupt mode.  <a href="#ga4e6a83b504fc2085014c982730109ae4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga9e6c7672224d88304520c4b0dc2d5e05">ADCCH_INTMODE_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel interrupt mode.  <a href="#ga9e6c7672224d88304520c4b0dc2d5e05"></a><br/></td></tr>
<tr><td colspan="2"><h2>INTLVL bitfield values</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp649b221854a42ebb893b8ed51d5df9d0"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga1ecac1bc4f9c11045fed1c50e1aaa263">ADCCH_INTLVL_OFF</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disabled.  <a href="#ga1ecac1bc4f9c11045fed1c50e1aaa263"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga59837d28056b1bcf5f5e310394d23875">ADCCH_INTLVL_LO</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low level interrupt.  <a href="#ga59837d28056b1bcf5f5e310394d23875"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga71077de1a47d5c4132b8ec06561f99a2">ADCCH_INTLVL_MED</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Medium level interrupt.  <a href="#ga71077de1a47d5c4132b8ec06561f99a2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga3da38d922ca8a9e0f3317b74372ef7b6">ADCCH_INTLVL_HI</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">High level interrupt.  <a href="#ga3da38d922ca8a9e0f3317b74372ef7b6"></a><br/></td></tr>
<tr><td colspan="2"><h2>INTMODE bitfield values</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpb198dbaab3b573be3eca0ac5ea72da0e"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga6a2d347890fee8a04b5daacf84fbe784">ADCCH_INTMODE_COMPLETE</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt on conversion completion.  <a href="#ga6a2d347890fee8a04b5daacf84fbe784"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga24cb818cc844ce7f1b15a0747282fb46">ADCCH_INTMODE_BELOW</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt if conversion result is below comparison value.  <a href="#ga24cb818cc844ce7f1b15a0747282fb46"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga7066410820840f644925b59279fd2cb1">ADCCH_INTMODE_ABOVE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt if conversion result is above comparison value.  <a href="#ga7066410820840f644925b59279fd2cb1"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in channel INTFLAG</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp86d08881a826608b26829cd586398f0b"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga7e6ef266df1b5f790f13d4cd59f49e2b">ADCCH_IF_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC channel interrupt flag.  <a href="#ga7e6ef266df1b5f790f13d4cd59f49e2b"></a><br/></td></tr>
<tr><td colspan="2"><h2>Channel bit manipulation macros</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpd83feca93720db0e378e8f19beb5a38b"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga792ede5751ed55387ad6cd4c8f247db6">ADCCH_BIT</a>(name)&nbsp;&nbsp;&nbsp;(1U &lt;&lt; ADCCH_##name##_BIT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bit <em>name</em> set.  <a href="#ga792ede5751ed55387ad6cd4c8f247db6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaa965738fa95e73f68699ba4ae2a1a84a">ADCCH_BF</a>(name, value)&nbsp;&nbsp;&nbsp;((value) &lt;&lt; ADCCH_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bitfield <em>name</em> set to <em>value</em>.  <a href="#gaa965738fa95e73f68699ba4ae2a1a84a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga455641a0e89f0c78b5469206db810517">ADCCH_BFMASK</a>(name)&nbsp;&nbsp;&nbsp;(((1U &lt;&lt; ADCCH_##name##_SIZE) - 1) &lt;&lt; ADCCH_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask of the bitfield <em>name</em>.  <a href="#ga455641a0e89f0c78b5469206db810517"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga76f31e20106cecf8d97c4a70ff483efb">ADCCH_BFEXT</a>(name, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the value of bitfield <em>name</em> from <em>regval</em>.  <a href="#ga76f31e20106cecf8d97c4a70ff483efb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaa9649eaf59ebe5dfdacc1b3cce08392d">ADCCH_BFINS</a>(name, value, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>.  <a href="#gaa9649eaf59ebe5dfdacc1b3cce08392d"></a><br/></td></tr>
<tr><td colspan="2"><h2>Channel register access macros</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpf0412bb547cba0148ae3b99ad8ef2a48"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#ga00c10bb20df9c96fa8b0a02d3280fa5f">adcch_read_reg</a>(base, ch, reg)&nbsp;&nbsp;&nbsp;mmio_read8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + ADCCH_##ch + ADCCH_##reg))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read value of register <em>reg</em> of channel <em>ch</em> on ADC with base address <em>base</em>.  <a href="#ga00c10bb20df9c96fa8b0a02d3280fa5f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adcch__regs__group.html#gaf4de3483f1b22fd689e91e89ae8e3171">adcch_write_reg</a>(base, ch, reg, value)&nbsp;&nbsp;&nbsp;mmio_write8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + ADCCH_##ch + ADCCH_##reg), (value))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to register <em>reg</em> of channel <em>ch</em> on ADC with base address <em>base</em>.  <a href="#gaf4de3483f1b22fd689e91e89ae8e3171"></a><br/></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gaa965738fa95e73f68699ba4ae2a1a84a"></a><!-- doxytag: member="xmega_adc.h::ADCCH_BF" ref="gaa965738fa95e73f68699ba4ae2a1a84a" args="(name, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_BF</td>
          <td>(</td>
          <td class="paramtype">name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((value) &lt;&lt; ADCCH_##name##_START)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create a mask with bitfield <em>name</em> set to <em>value</em>. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00373">373</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

<p>Referenced by <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00256">touch_priv_adc_disable_int()</a>, <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00244">touch_priv_adc_enable_int()</a>, <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00218">touch_priv_adc_init()</a>, <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00297">touch_priv_adc_set_surface_x()</a>, and <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00282">touch_priv_adc_set_surface_y()</a>.</p>

</div>
</div>
<a class="anchor" id="ga76f31e20106cecf8d97c4a70ff483efb"></a><!-- doxytag: member="xmega_adc.h::ADCCH_BFEXT" ref="ga76f31e20106cecf8d97c4a70ff483efb" args="(name, regval)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_BFEXT</td>
          <td>(</td>
          <td class="paramtype">name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">regval&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((regval) &gt;&gt; ADCCH_##name##_START) \
                &amp; ((1U &lt;&lt; ADCCH_##name##_SIZE) - 1))
</pre></div>
<p>Extract the value of bitfield <em>name</em> from <em>regval</em>. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00379">379</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9649eaf59ebe5dfdacc1b3cce08392d"></a><!-- doxytag: member="xmega_adc.h::ADCCH_BFINS" ref="gaa9649eaf59ebe5dfdacc1b3cce08392d" args="(name, value, regval)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_BFINS</td>
          <td>(</td>
          <td class="paramtype">name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">regval&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((regval) &amp; ~(((1U &lt;&lt; ADCCH_##name##_SIZE) - 1) \
                        &lt;&lt; ADCCH_##name##_START)) \
        | <a class="code" href="group__adcch__regs__group.html#gaa965738fa95e73f68699ba4ae2a1a84a" title="Create a mask with bitfield name set to value.">ADCCH_BF</a>(name, value))
</pre></div>
<p>Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00383">383</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga455641a0e89f0c78b5469206db810517"></a><!-- doxytag: member="xmega_adc.h::ADCCH_BFMASK" ref="ga455641a0e89f0c78b5469206db810517" args="(name)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_BFMASK</td>
          <td>(</td>
          <td class="paramtype">name&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(((1U &lt;&lt; ADCCH_##name##_SIZE) - 1) &lt;&lt; ADCCH_##name##_START)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create a mask of the bitfield <em>name</em>. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00376">376</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga792ede5751ed55387ad6cd4c8f247db6"></a><!-- doxytag: member="xmega_adc.h::ADCCH_BIT" ref="ga792ede5751ed55387ad6cd4c8f247db6" args="(name)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_BIT</td>
          <td>(</td>
          <td class="paramtype">name&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(1U &lt;&lt; ADCCH_##name##_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create a mask with bit <em>name</em> set. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00370">370</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf85f91352c5960ce1e5c1ab460be1bb1"></a><!-- doxytag: member="xmega_adc.h::ADCCH_CH0" ref="gaf85f91352c5960ce1e5c1ab460be1bb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_CH0&nbsp;&nbsp;&nbsp;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel 0 register group. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00253">253</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga955835d51d3887cda68daa753463d0d8"></a><!-- doxytag: member="xmega_adc.h::ADCCH_CH1" ref="ga955835d51d3887cda68daa753463d0d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_CH1&nbsp;&nbsp;&nbsp;0x28</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel 1 register group. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00254">254</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac750420dba29e3aaf80ece77379d40c3"></a><!-- doxytag: member="xmega_adc.h::ADCCH_CH2" ref="gac750420dba29e3aaf80ece77379d40c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_CH2&nbsp;&nbsp;&nbsp;0x30</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel 2 register group. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00255">255</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa458bff669dd0a9e388ecc8f54b7ee49"></a><!-- doxytag: member="xmega_adc.h::ADCCH_CH3" ref="gaa458bff669dd0a9e388ecc8f54b7ee49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_CH3&nbsp;&nbsp;&nbsp;0x38</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel 3 register group. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00256">256</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3d2fc1a28b1d7643aff23f4c908e1e8"></a><!-- doxytag: member="xmega_adc.h::ADCCH_CTRL" ref="gae3d2fc1a28b1d7643aff23f4c908e1e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_CTRL&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel control. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00261">261</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3bb0914ec1da02ecd3c7b23953fbdfc6"></a><!-- doxytag: member="xmega_adc.h::ADCCH_GAIN_16X" ref="ga3bb0914ec1da02ecd3c7b23953fbdfc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_GAIN_16X&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>16x gain for differential signal </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00292">292</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0465afeaee091a27bb1a2b2f1b0eab0e"></a><!-- doxytag: member="xmega_adc.h::ADCCH_GAIN_1X" ref="ga0465afeaee091a27bb1a2b2f1b0eab0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_GAIN_1X&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Unity gain for differential signal. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00288">288</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3056b84fc0d73cdb2e2be1c9566cecab"></a><!-- doxytag: member="xmega_adc.h::ADCCH_GAIN_2X" ref="ga3056b84fc0d73cdb2e2be1c9566cecab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_GAIN_2X&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>2x gain for differential signal </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00289">289</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3fd4ab7d5cd2beaaf5e3075a641e8c9a"></a><!-- doxytag: member="xmega_adc.h::ADCCH_GAIN_32X" ref="ga3fd4ab7d5cd2beaaf5e3075a641e8c9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_GAIN_32X&nbsp;&nbsp;&nbsp;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>32x gain for differential signal </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00293">293</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ab76ab2eb2bb126758b4417eba94d42"></a><!-- doxytag: member="xmega_adc.h::ADCCH_GAIN_4X" ref="ga7ab76ab2eb2bb126758b4417eba94d42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_GAIN_4X&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>4x gain for differential signal </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00290">290</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6cfc04b7e55c845256280d2e70e0645"></a><!-- doxytag: member="xmega_adc.h::ADCCH_GAIN_64X" ref="gaf6cfc04b7e55c845256280d2e70e0645" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_GAIN_64X&nbsp;&nbsp;&nbsp;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>64x gain for differential signal </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00294">294</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad78e6928dc89b0b1de4be0353f6e806d"></a><!-- doxytag: member="xmega_adc.h::ADCCH_GAIN_8X" ref="gad78e6928dc89b0b1de4be0353f6e806d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_GAIN_8X&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>8x gain for differential signal </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00291">291</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga318c6aabab6c36a592dde79775a39bd0"></a><!-- doxytag: member="xmega_adc.h::ADCCH_GAIN_SIZE" ref="ga318c6aabab6c36a592dde79775a39bd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_GAIN_SIZE&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Channel gain setting. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00274">274</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga591956b5db865462c40e70c61217d277"></a><!-- doxytag: member="xmega_adc.h::ADCCH_GAIN_START" ref="ga591956b5db865462c40e70c61217d277" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_GAIN_START&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Channel gain setting. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00273">273</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e6ef266df1b5f790f13d4cd59f49e2b"></a><!-- doxytag: member="xmega_adc.h::ADCCH_IF_BIT" ref="ga7e6ef266df1b5f790f13d4cd59f49e2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_IF_BIT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel interrupt flag. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00364">364</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadd618d22bfad86a63b809af9cb9ded69"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INPUTMODE_DIFF" ref="gadd618d22bfad86a63b809af9cb9ded69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INPUTMODE_DIFF&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Differential input signal. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00282">282</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91e0449648f997f5dc645916d1747910"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INPUTMODE_DIFFWGAIN" ref="ga91e0449648f997f5dc645916d1747910" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INPUTMODE_DIFFWGAIN&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Differential input signal with gain. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00283">283</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac2fdd00ef4b2fb67c5d9562ffca01494"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INPUTMODE_INTERNAL" ref="gac2fdd00ef4b2fb67c5d9562ffca01494" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INPUTMODE_INTERNAL&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Internal input signal. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00280">280</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb6855b78a0777ebc74527615b16f224"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INPUTMODE_SINGLEENDED" ref="gaeb6855b78a0777ebc74527615b16f224" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INPUTMODE_SINGLEENDED&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Single-ended input signal. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00281">281</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

<p>Referenced by <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00218">touch_priv_adc_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8587f13f24569b7d15a71c66e4ceda7f"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INPUTMODE_SIZE" ref="ga8587f13f24569b7d15a71c66e4ceda7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INPUTMODE_SIZE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Channel input mode. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00272">272</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaccc8f2ac9d2f87b9347d9633ad4b082e"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INPUTMODE_START" ref="gaccc8f2ac9d2f87b9347d9633ad4b082e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INPUTMODE_START&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Channel input mode. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00271">271</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb126dcf8f6dbe4fcf7ae51d4caf3978"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INTCTRL" ref="gaeb126dcf8f6dbe4fcf7ae51d4caf3978" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INTCTRL&nbsp;&nbsp;&nbsp;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel interrupt control. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00263">263</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c542bd73b37d3b19b301fc0a0494933"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INTFLAG" ref="ga5c542bd73b37d3b19b301fc0a0494933" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INTFLAG&nbsp;&nbsp;&nbsp;0x03</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel interrupt flag. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00264">264</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3da38d922ca8a9e0f3317b74372ef7b6"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INTLVL_HI" ref="ga3da38d922ca8a9e0f3317b74372ef7b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INTLVL_HI&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>High level interrupt. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00349">349</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59837d28056b1bcf5f5e310394d23875"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INTLVL_LO" ref="ga59837d28056b1bcf5f5e310394d23875" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INTLVL_LO&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Low level interrupt. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00347">347</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71077de1a47d5c4132b8ec06561f99a2"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INTLVL_MED" ref="ga71077de1a47d5c4132b8ec06561f99a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INTLVL_MED&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Medium level interrupt. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00348">348</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ecac1bc4f9c11045fed1c50e1aaa263"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INTLVL_OFF" ref="ga1ecac1bc4f9c11045fed1c50e1aaa263" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INTLVL_OFF&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt disabled. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00346">346</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

<p>Referenced by <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00256">touch_priv_adc_disable_int()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f3945348ffc79a11c5d65686cb8b496"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INTLVL_SIZE" ref="ga1f3945348ffc79a11c5d65686cb8b496" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INTLVL_SIZE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel interrupt level. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00339">339</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa85eec90dba5d3af6a96f98678d8eebb"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INTLVL_START" ref="gaa85eec90dba5d3af6a96f98678d8eebb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INTLVL_START&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel interrupt level. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00338">338</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7066410820840f644925b59279fd2cb1"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INTMODE_ABOVE" ref="ga7066410820840f644925b59279fd2cb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INTMODE_ABOVE&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt if conversion result is above comparison value. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00359">359</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga24cb818cc844ce7f1b15a0747282fb46"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INTMODE_BELOW" ref="ga24cb818cc844ce7f1b15a0747282fb46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INTMODE_BELOW&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt if conversion result is below comparison value. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00357">357</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a2d347890fee8a04b5daacf84fbe784"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INTMODE_COMPLETE" ref="ga6a2d347890fee8a04b5daacf84fbe784" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INTMODE_COMPLETE&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt on conversion completion. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00355">355</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e6c7672224d88304520c4b0dc2d5e05"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INTMODE_SIZE" ref="ga9e6c7672224d88304520c4b0dc2d5e05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INTMODE_SIZE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel interrupt mode. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00341">341</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e6a83b504fc2085014c982730109ae4"></a><!-- doxytag: member="xmega_adc.h::ADCCH_INTMODE_START" ref="ga4e6a83b504fc2085014c982730109ae4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_INTMODE_START&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel interrupt mode. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00340">340</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab43c84800324474dbf5e900b367d7b65"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXCTRL" ref="gab43c84800324474dbf5e900b367d7b65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXCTRL&nbsp;&nbsp;&nbsp;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel MUX control. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00262">262</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad996cdaf0acf0f26c239939be309ae17"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXNEG_PIN0" ref="gad996cdaf0acf0f26c239939be309ae17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXNEG_PIN0&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC0 pin as negative input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00308">308</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29f695e242c2eaee9b9f51491da238fa"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXNEG_PIN1" ref="ga29f695e242c2eaee9b9f51491da238fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXNEG_PIN1&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC1 pin as negative input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00309">309</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9389c3775a61501987c1a8ea13bd53ee"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXNEG_PIN2" ref="ga9389c3775a61501987c1a8ea13bd53ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXNEG_PIN2&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC2 pin as negative input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00310">310</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga257deb37a5550769d57fbda33fd9b576"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXNEG_PIN3" ref="ga257deb37a5550769d57fbda33fd9b576" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXNEG_PIN3&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC3 pin as negative input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00311">311</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac1c3af0ecc4472d5aba1bc373e61baaa"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXNEG_PIN4" ref="gac1c3af0ecc4472d5aba1bc373e61baaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXNEG_PIN4&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC4 pin as negative input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00312">312</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac67cb7b60925a58abed9c29b878c2585"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXNEG_PIN5" ref="gac67cb7b60925a58abed9c29b878c2585" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXNEG_PIN5&nbsp;&nbsp;&nbsp;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC5 pin as negative input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00313">313</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a3691f34a4826f6a4e2078c8638ffdd"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXNEG_PIN6" ref="ga2a3691f34a4826f6a4e2078c8638ffdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXNEG_PIN6&nbsp;&nbsp;&nbsp;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC6 pin as negative input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00314">314</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e2c2416c52034a3bcd0fb66d45f8d36"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXNEG_PIN7" ref="ga7e2c2416c52034a3bcd0fb66d45f8d36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXNEG_PIN7&nbsp;&nbsp;&nbsp;7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC7 pin as negative input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00315">315</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae05b1cb8cd72e4d176dcd05c24fd72ec"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXNEG_SIZE" ref="gae05b1cb8cd72e4d176dcd05c24fd72ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXNEG_SIZE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Negative input signal MUX selection. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00300">300</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaacdcbcc66f03ee8999c55d1df36a5ad9"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXNEG_START" ref="gaacdcbcc66f03ee8999c55d1df36a5ad9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXNEG_START&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Negative input signal MUX selection. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00299">299</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga933508417e6ac586e2359eecc2dd38f4"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXPOS_BANDGAP" ref="ga933508417e6ac586e2359eecc2dd38f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXPOS_BANDGAP&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bandgap reference as positive input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00322">322</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c24729df660cc6d0929f9b8d67a1749"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXPOS_DAC" ref="ga7c24729df660cc6d0929f9b8d67a1749" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXPOS_DAC&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DAC output as positive input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00324">324</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga45f32cd199a0672cdd8852e20d06bbc8"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXPOS_PIN0" ref="ga45f32cd199a0672cdd8852e20d06bbc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXPOS_PIN0&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC0 pin as positive input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00326">326</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b87d6568e4d2d3ee0783d115cab6529"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXPOS_PIN1" ref="ga1b87d6568e4d2d3ee0783d115cab6529" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXPOS_PIN1&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC1 pin as positive input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00327">327</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11833672019f583c07e6444114e62f2e"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXPOS_PIN2" ref="ga11833672019f583c07e6444114e62f2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXPOS_PIN2&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC2 pin as positive input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00328">328</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga99da98a4901bae402df7c42a4be7ec15"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXPOS_PIN3" ref="ga99da98a4901bae402df7c42a4be7ec15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXPOS_PIN3&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC3 pin as positive input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00329">329</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5d30987a2438740da1a91f15cd7631e"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXPOS_PIN4" ref="gac5d30987a2438740da1a91f15cd7631e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXPOS_PIN4&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC4 pin as positive input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00330">330</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e97bb6ee6eb415e6cd391883c0ca584"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXPOS_PIN5" ref="ga3e97bb6ee6eb415e6cd391883c0ca584" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXPOS_PIN5&nbsp;&nbsp;&nbsp;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC5 pin as positive input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00331">331</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae174ec6d7bc3650d00931512304bd6a5"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXPOS_PIN6" ref="gae174ec6d7bc3650d00931512304bd6a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXPOS_PIN6&nbsp;&nbsp;&nbsp;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC6 pin as positive input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00332">332</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77e9f36a4ead866cb92c9321e00bb63b"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXPOS_PIN7" ref="ga77e9f36a4ead866cb92c9321e00bb63b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXPOS_PIN7&nbsp;&nbsp;&nbsp;7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC7 pin as positive input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00333">333</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf616c19d9f4d44c6b317f5bcf4a06e42"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXPOS_SCALEDVCC" ref="gaf616c19d9f4d44c6b317f5bcf4a06e42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXPOS_SCALEDVCC&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>VCC/10 as as positive input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00323">323</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d678e147772fd6ef7207129d5aa485f"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXPOS_SIZE" ref="ga8d678e147772fd6ef7207129d5aa485f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXPOS_SIZE&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Positive input signal MUX selection. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00302">302</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac260a13ae1577d05191fbb958cc19f14"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXPOS_START" ref="gac260a13ae1577d05191fbb958cc19f14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXPOS_START&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Positive input signal MUX selection. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00301">301</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga434f452c54d34cb984e9a54bcdf6557c"></a><!-- doxytag: member="xmega_adc.h::ADCCH_MUXPOS_TEMP" ref="ga434f452c54d34cb984e9a54bcdf6557c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_MUXPOS_TEMP&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Temperature reference as positive input. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00321">321</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00c10bb20df9c96fa8b0a02d3280fa5f"></a><!-- doxytag: member="xmega_adc.h::adcch_read_reg" ref="ga00c10bb20df9c96fa8b0a02d3280fa5f" args="(base, ch, reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define adcch_read_reg</td>
          <td>(</td>
          <td class="paramtype">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ch, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;mmio_read8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + ADCCH_##ch + ADCCH_##reg))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read value of register <em>reg</em> of channel <em>ch</em> on ADC with base address <em>base</em>. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00395">395</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab21bc9835be22b983b8eddd6013db928"></a><!-- doxytag: member="xmega_adc.h::ADCCH_RESH" ref="gab21bc9835be22b983b8eddd6013db928" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_RESH&nbsp;&nbsp;&nbsp;0x05</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel result high byte. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00266">266</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadfe133a8921484b3085f3c1f2ccf3298"></a><!-- doxytag: member="xmega_adc.h::ADCCH_RESL" ref="gadfe133a8921484b3085f3c1f2ccf3298" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_RESL&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel result low byte. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00265">265</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga557d87ee0547561dc14e76bee027bccc"></a><!-- doxytag: member="xmega_adc.h::ADCCH_START_BIT" ref="ga557d87ee0547561dc14e76bee027bccc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADCCH_START_BIT&nbsp;&nbsp;&nbsp;7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Start conversion on channel. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00275">275</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4de3483f1b22fd689e91e89ae8e3171"></a><!-- doxytag: member="xmega_adc.h::adcch_write_reg" ref="gaf4de3483f1b22fd689e91e89ae8e3171" args="(base, ch, reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define adcch_write_reg</td>
          <td>(</td>
          <td class="paramtype">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ch, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;mmio_write8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + ADCCH_##ch + ADCCH_##reg), (value))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write <em>value</em> to register <em>reg</em> of channel <em>ch</em> on ADC with base address <em>base</em>. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00401">401</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

<p>Referenced by <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00256">touch_priv_adc_disable_int()</a>, <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00244">touch_priv_adc_enable_int()</a>, <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00218">touch_priv_adc_init()</a>, <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00297">touch_priv_adc_set_surface_x()</a>, and <a class="el" href="cpu_2xmega_2include_2cpu_2touch_2resistive_2touch_8h_source.html#l00282">touch_priv_adc_set_surface_y()</a>.</p>

</div>
</div>
<a class="anchor" id="gaaccff441c13bffb2f39344af7b3db33c"></a><!-- doxytag: member="xmega_adc.h::ADDCH_MUXPOS3_BIT" ref="gaaccff441c13bffb2f39344af7b3db33c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADDCH_MUXPOS3_BIT&nbsp;&nbsp;&nbsp;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Use pin on secondary port. </p>

<p>Definition at line <a class="el" href="xmega__adc_8h_source.html#l00303">303</a> of file <a class="el" href="xmega__adc_8h_source.html">xmega_adc.h</a>.</p>

</div>
</div>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:10:02 2010 for display-demo by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
