{"vcs1":{"timestamp_begin":1769580904.837683827, "rt":6.10, "ut":5.84, "st":0.18}}
{"vcselab":{"timestamp_begin":1769580910.989020355, "rt":0.32, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769580911.348210644, "rt":0.23, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769580904.579791195}
{"VCS_COMP_START_TIME": 1769580904.579791195}
{"VCS_COMP_END_TIME": 1769580911.671435136}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350156}}
{"vcselab": {"peak_mem": 173712}}
