$date
	Fri Jul 16 17:41:19 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_natalius $end
$var wire 1 ! write_e $end
$var wire 1 " read_e $end
$var wire 8 # port_addr [7:0] $end
$var wire 8 $ data_out [7:0] $end
$var reg 8 % data_in [7:0] $end
$var reg 1 & rst $end
$var reg 1 ' sim_clk $end
$scope module processor $end
$var wire 1 ' clk $end
$var wire 8 ( data_in [7:0] $end
$var wire 1 & rst $end
$var wire 1 ) zero $end
$var wire 1 ! write_e $end
$var wire 1 * wr_en $end
$var wire 1 + we $end
$var wire 3 , wa [2:0] $end
$var wire 11 - stack_addr [10:0] $end
$var wire 3 . sh [2:0] $end
$var wire 1 / selpc $end
$var wire 1 0 selk $end
$var wire 1 1 selimm $end
$var wire 1 " read_e $end
$var wire 1 2 rd_en $end
$var wire 3 3 rab [2:0] $end
$var wire 3 4 raa [2:0] $end
$var wire 8 5 port_addr [7:0] $end
$var wire 3 6 opalu [2:0] $end
$var wire 11 7 ninst_addr [10:0] $end
$var wire 1 8 ldpc $end
$var wire 1 9 ldflag $end
$var wire 16 : instruction [15:0] $end
$var wire 11 ; inst_addr [10:0] $end
$var wire 1 < insel $end
$var wire 8 = imm [7:0] $end
$var wire 8 > data_out [7:0] $end
$var wire 1 ? carry $end
$var wire 8 @ KTE [7:0] $end
$scope module the_ROM $end
$var wire 1 ' clk $end
$var wire 1 A we $end
$var wire 11 B address [10:0] $end
$var reg 16 C instruction [15:0] $end
$upscope $end
$scope module the_control_unit $end
$var wire 1 ' clk $end
$var wire 16 D instruction [15:0] $end
$var wire 1 & rst $end
$var wire 1 ) zero $end
$var wire 11 E stack_addr [10:0] $end
$var wire 5 F opcode [4:0] $end
$var wire 1 ? carry $end
$var reg 8 G KTE [7:0] $end
$var reg 8 H imm [7:0] $end
$var reg 1 < insel $end
$var reg 1 9 ldflag $end
$var reg 1 8 ldpc $end
$var reg 11 I naddress [10:0] $end
$var reg 3 J opalu [2:0] $end
$var reg 8 K port_addr [7:0] $end
$var reg 3 L raa [2:0] $end
$var reg 3 M rab [2:0] $end
$var reg 1 2 rd_en $end
$var reg 1 " read_e $end
$var reg 1 1 selimm $end
$var reg 1 0 selk $end
$var reg 1 / selpc $end
$var reg 3 N sh [2:0] $end
$var reg 5 O state [4:0] $end
$var reg 3 P wa [2:0] $end
$var reg 1 + we $end
$var reg 1 * wr_en $end
$var reg 1 ! write_e $end
$upscope $end
$scope module the_data_path $end
$var wire 1 ' clk $end
$var wire 8 Q data_in [7:0] $end
$var wire 8 R data_out [7:0] $end
$var wire 8 S imm [7:0] $end
$var wire 1 < insel $end
$var wire 11 T inst_addr [10:0] $end
$var wire 8 U kte [7:0] $end
$var wire 1 9 ldflag $end
$var wire 1 8 ldpc $end
$var wire 11 V ninst_addr [10:0] $end
$var wire 3 W opalu [2:0] $end
$var wire 3 X raa [2:0] $end
$var wire 3 Y rab [2:0] $end
$var wire 1 2 rd_en $end
$var wire 1 & rst $end
$var wire 1 1 selimm $end
$var wire 1 0 selk $end
$var wire 1 / selpc $end
$var wire 3 Z sh [2:0] $end
$var wire 3 [ wa [2:0] $end
$var wire 1 + we $end
$var wire 1 * wr_en $end
$var wire 1 \ zero $end
$var wire 11 ] stack_addr [10:0] $end
$var wire 8 ^ shiftout [7:0] $end
$var wire 8 _ regmux [7:0] $end
$var wire 8 ` portB [7:0] $end
$var wire 8 a portA [7:0] $end
$var wire 8 b muxkte [7:0] $end
$var wire 8 c muximm [7:0] $end
$var wire 11 d fifo_out [10:0] $end
$var wire 1 e carry $end
$var wire 8 f aluresu [7:0] $end
$var reg 11 g PC [10:0] $end
$var reg 1 ? carry_o $end
$var reg 1 ) zero_o $end
$scope module the_alu $end
$var wire 8 h b [7:0] $end
$var wire 3 i opalu [2:0] $end
$var wire 8 j result [7:0] $end
$var wire 1 \ zero $end
$var wire 1 e carry $end
$var wire 8 k a [7:0] $end
$var reg 8 l resu [7:0] $end
$upscope $end
$scope module the_registers $end
$var wire 1 ' clk $end
$var wire 8 m datain [7:0] $end
$var wire 8 n porta [7:0] $end
$var wire 8 o portb [7:0] $end
$var wire 3 p raa [2:0] $end
$var wire 3 q rab [2:0] $end
$var wire 3 r wa [2:0] $end
$var wire 1 + we $end
$upscope $end
$scope module the_shifter $end
$var wire 8 s din [7:0] $end
$var wire 3 t sh [2:0] $end
$var reg 8 u dshift [7:0] $end
$upscope $end
$scope module the_stack $end
$var wire 1 ' clk $end
$var wire 11 v din [10:0] $end
$var wire 11 w dout [10:0] $end
$var wire 1 2 rd_en $end
$var wire 1 & rst $end
$var wire 1 * wr_en $end
$var reg 4 x stack_addr [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx x
bx w
b0 v
bx u
b100 t
bx s
b0 r
b0 q
b0 p
bx o
bx n
bx m
bx l
bx k
bx j
b100 i
bx h
b0 g
bx f
xe
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
x\
b0 [
b100 Z
b0 Y
b0 X
b100 W
b0 V
b0 U
b0 T
b0 S
bx R
bx Q
b0 P
b1 O
b100 N
b0 M
b0 L
b0 K
b100 J
b0 I
b0 H
b0 G
bx F
bx E
bx D
bx C
b0 B
0A
b0 @
0?
bx >
b0 =
0<
b0 ;
bx :
09
08
b0 7
b100 6
b0 5
b0 4
b0 3
02
01
00
0/
b100 .
bx -
b0 ,
0+
0*
0)
bx (
0'
1&
bx %
bx $
b0 #
0"
0!
$end
#10000
b0 $
b0 >
b0 R
b0 ^
b0 u
1\
b0 f
b0 j
b0 s
b0 l
08
0e
b0 c
b0 h
b10 F
b0 a
b0 k
b0 n
b0 `
b0 o
b0 x
b1000101111011 :
b1000101111011 C
b1000101111011 D
1'
#20000
0'
#30000
1'
#40000
0'
#50000
1'
#60000
0'
#70000
1'
#80000
0'
#90000
1'
#100000
0'
0&
#110000
b1111011 _
b1111011 m
b1111011 b
b1 ,
b1 P
b1 [
b1 r
1+
b1111011 @
b1111011 G
b1111011 U
10
18
b10 O
1'
#120000
0'
b1111011 %
b1111011 (
b1111011 Q
#130000
08
b0 @
b0 G
b0 U
00
b0 ,
b0 P
b0 [
b0 r
0+
b1 ;
b1 B
b1 T
b1 g
b1 v
b0 O
1'
#140000
0'
#150000
08
b1001000000000 :
b1001000000000 C
b1001000000000 D
b1 O
1'
#160000
0'
#170000
b0 _
b0 m
b0 b
b10 ,
b10 P
b10 [
b10 r
1+
10
18
b10 O
1'
#180000
0'
#190000
b1111011 _
b1111011 m
b1111011 b
08
00
b0 ,
b0 P
b0 [
b0 r
0+
b0 O
b10 ;
b10 B
b10 T
b10 g
b10 v
1'
#200000
0'
#210000
08
b110 F
b11001000100000 :
b11001000100000 C
b11001000100000 D
b1 O
1'
#220000
0'
#230000
b1111011 $
b1111011 >
b1111011 R
b1111011 ^
b1111011 u
0\
b1111011 f
b1111011 j
b1111011 s
b1111011 l
b1111011 _
b1111011 m
1e
b1111011 c
b1111011 h
1+
b101 6
b101 J
b101 W
b101 i
1<
b10 ,
b10 P
b10 [
b10 r
b1111011 `
b1111011 o
b1 3
b1 M
b1 Y
b1 q
b10 4
b10 L
b10 X
b10 p
19
18
b110 O
1'
#240000
0'
#250000
b0 $
b0 >
b0 R
b0 ^
b0 u
1\
b0 c
b0 h
b0 f
b0 j
b0 s
b0 l
08
09
b100 6
b100 J
b100 W
b100 i
b0 ,
b0 P
b0 [
b0 r
b0 `
b0 o
b0 3
b0 M
b0 Y
b0 q
b0 4
b0 L
b0 X
b0 p
0+
0<
0e
b0 a
b0 k
b0 n
b11 ;
b11 B
b11 T
b11 g
b11 v
1?
b0 O
1'
#260000
0'
#270000
b1111011 $
b1111011 >
b1111011 R
b1111011 ^
b1111011 u
0\
b1111011 f
b1111011 j
b1111011 s
b1111011 l
b1010 #
b1010 5
b1010 K
b1111011 a
b1111011 k
b1111011 n
b10 4
b10 L
b10 X
b10 p
08
b100 F
b10001000001010 :
b10001000001010 C
b10001000001010 D
b1 O
1'
#280000
0'
#290000
1!
18
b1111011 a
b1111011 k
b1111011 n
b10 4
b10 L
b10 X
b10 p
b1010 #
b1010 5
b1010 K
b100 O
1'
#300000
0'
#310000
b0 $
b0 >
b0 R
b0 ^
b0 u
1\
b0 f
b0 j
b0 s
b0 l
08
b0 a
b0 k
b0 n
b0 4
b0 L
b0 X
b0 p
0!
b0 #
b0 5
b0 K
b0 O
b100 ;
b100 B
b100 T
b100 g
b100 v
1'
#320000
0'
#330000
08
b11110 F
b1111000000000000 :
b1111000000000000 C
b1111000000000000 D
b1 O
1'
#340000
0'
#350000
18
b11110 O
1'
#360000
0'
#370000
08
b101 ;
b101 B
b101 T
b101 g
b101 v
b0 O
1'
#380000
0'
#390000
08
b1 O
1'
#400000
0'
#410000
18
b11110 O
1'
#420000
0'
#430000
08
b0 O
b110 ;
b110 B
b110 T
b110 g
b110 v
1'
#440000
0'
#450000
08
b1 O
1'
#460000
0'
#470000
18
b11110 O
1'
#480000
0'
#490000
08
b111 ;
b111 B
b111 T
b111 g
b111 v
b0 O
1'
#500000
0'
#510000
b1010 #
b1010 5
b1010 K
b11 ,
b11 P
b11 [
b11 r
08
b11 F
b1101100001010 :
b1101100001010 C
b1101100001010 D
b1 O
1'
#520000
0'
#530000
1"
1+
18
b11 ,
b11 P
b11 [
b11 r
b1010 #
b1010 5
b1010 K
b11 O
1'
#540000
0'
#550000
08
b0 ,
b0 P
b0 [
b0 r
0+
0"
b0 #
b0 5
b0 K
b0 O
b1000 ;
b1000 B
b1000 T
b1000 g
b1000 v
1'
#560000
0'
#570000
b0 #
b0 5
b0 K
b0 ,
b0 P
b0 [
b0 r
08
b101 F
b10101001100000 :
b10101001100000 C
b10101001100000 D
b1 O
1'
#580000
0'
#590000
1\
b0 f
b0 j
b0 s
b0 l
b1111011 c
b1111011 h
b110 6
b110 J
b110 W
b110 i
b1111011 `
b1111011 o
b11 3
b11 M
b11 Y
b11 q
b1111011 a
b1111011 k
b1111011 n
b10 4
b10 L
b10 X
b10 p
19
18
b101 O
1'
#600000
0'
#610000
b0 c
b0 h
08
09
b100 6
b100 J
b100 W
b100 i
b0 `
b0 o
b0 3
b0 M
b0 Y
b0 q
0e
b0 a
b0 k
b0 n
b0 4
b0 L
b0 X
b0 p
b1001 ;
b1001 B
b1001 T
b1001 g
b1001 v
0?
1)
b0 O
1'
#620000
0'
#630000
08
b10011 F
b1001100000001111 :
b1001100000001111 C
b1001100000001111 D
b1 O
1'
#640000
0'
#650000
1*
1/
b1111 7
b1111 I
b1111 V
18
b10011 O
1'
#660000
0'
#670000
08
0*
b0 7
b0 I
b0 V
0/
b1 x
b0 O
b1111 ;
b1111 B
b1111 T
b1111 g
b1111 v
1'
#680000
0'
#690000
08
b10 F
b1010001010101 :
b1010001010101 C
b1010001010101 D
b1 O
1'
#700000
0'
#710000
b1010101 _
b1010101 m
b1010101 b
b100 ,
b100 P
b100 [
b100 r
1+
b1010101 @
b1010101 G
b1010101 U
10
18
b10 O
1'
#720000
0'
#730000
b1111011 _
b1111011 m
b1111011 b
08
b0 @
b0 G
b0 U
00
b0 ,
b0 P
b0 [
b0 r
0+
b10000 ;
b10000 B
b10000 T
b10000 g
b10000 v
b0 O
1'
#740000
0'
#750000
08
b1010110101010 :
b1010110101010 C
b1010110101010 D
b1 O
1'
#760000
0'
#770000
b10101010 _
b10101010 m
b10101010 b
b101 ,
b101 P
b101 [
b101 r
1+
b10101010 @
b10101010 G
b10101010 U
10
18
b10 O
1'
#780000
0'
#790000
b1111011 _
b1111011 m
b1111011 b
08
b0 @
b0 G
b0 U
00
b0 ,
b0 P
b0 [
b0 r
0+
b0 O
b10001 ;
b10001 B
b10001 T
b10001 g
b10001 v
1'
#800000
0'
#810000
08
b1011011111111 :
b1011011111111 C
b1011011111111 D
b1 O
1'
#820000
0'
#830000
b11111111 _
b11111111 m
b11111111 b
b110 ,
b110 P
b110 [
b110 r
1+
b11111111 @
b11111111 G
b11111111 U
10
18
b10 O
1'
#840000
0'
#850000
b1111011 _
b1111011 m
b1111011 b
08
b0 @
b0 G
b0 U
00
b0 ,
b0 P
b0 [
b0 r
0+
b10010 ;
b10010 B
b10010 T
b10010 g
b10010 v
b0 O
1'
#860000
0'
#870000
08
b1011100000001 :
b1011100000001 C
b1011100000001 D
b1 O
1'
#880000
0'
#890000
b1 _
b1 m
b1 b
b111 ,
b111 P
b111 [
b111 r
1+
b1 @
b1 G
b1 U
10
18
b10 O
1'
#900000
0'
#910000
b1111011 _
b1111011 m
b1111011 b
08
b0 @
b0 G
b0 U
00
b0 ,
b0 P
b0 [
b0 r
0+
b0 O
b10011 ;
b10011 B
b10011 T
b10011 g
b10011 v
1'
#920000
0'
#930000
08
b1001 F
b100110010100000 :
b100110010100000 C
b100110010100000 D
b1 O
1'
#940000
0'
#950000
b11111111 $
b11111111 >
b11111111 R
b11111111 ^
b11111111 u
0\
b11111111 f
b11111111 j
b11111111 s
b11111111 l
b11111111 _
b11111111 m
1e
b10101010 c
b10101010 h
1+
b11 6
b11 J
b11 W
b11 i
1<
b100 ,
b100 P
b100 [
b100 r
b10101010 `
b10101010 o
b101 3
b101 M
b101 Y
b101 q
b1010101 a
b1010101 k
b1010101 n
b100 4
b100 L
b100 X
b100 p
19
18
b1001 O
1'
#960000
0'
#970000
b0 $
b0 >
b0 R
b0 ^
b0 u
1\
b0 f
b0 j
b0 s
b0 l
b0 c
b0 h
b1111011 _
b1111011 m
08
09
b100 6
b100 J
b100 W
b100 i
b0 ,
b0 P
b0 [
b0 r
b0 `
b0 o
b0 3
b0 M
b0 Y
b0 q
b0 4
b0 L
b0 X
b0 p
0+
0<
0e
b0 a
b0 k
b0 n
b10100 ;
b10100 B
b10100 T
b10100 g
b10100 v
1?
0)
b0 O
1'
#980000
0'
#990000
08
b1000 F
b100010011100000 :
b100010011100000 C
b100010011100000 D
b1 O
1'
#1000000
0'
#1010000
b1 $
b1 >
b1 R
b1 ^
b1 u
0\
b1 f
b1 j
b1 s
b1 l
b1 _
b1 m
b1 c
b1 h
1+
b1 6
b1 J
b1 W
b1 i
1<
b100 ,
b100 P
b100 [
b100 r
b1 `
b1 o
b111 3
b111 M
b111 Y
b111 q
b11111111 a
b11111111 k
b11111111 n
b100 4
b100 L
b100 X
b100 p
19
18
b1000 O
1'
#1020000
0'
#1030000
b0 $
b0 >
b0 R
b0 ^
b0 u
1\
b0 f
b0 j
b0 s
b0 l
b0 c
b0 h
b1111011 _
b1111011 m
08
09
b100 6
b100 J
b100 W
b100 i
b0 ,
b0 P
b0 [
b0 r
b0 `
b0 o
b0 3
b0 M
b0 Y
b0 q
0e
b0 4
b0 L
b0 X
b0 p
0+
0<
b0 a
b0 k
b0 n
b0 O
0?
b10101 ;
b10101 B
b10101 T
b10101 g
b10101 v
1'
#1040000
0'
#1050000
08
b1010 F
b101010111000000 :
b101010111000000 C
b101010111000000 D
b1 O
1'
#1060000
0'
#1070000
b1010101 $
b1010101 >
b1010101 R
b1010101 ^
b1010101 u
0\
b1010101 f
b1010101 j
b1010101 s
b1010101 l
b1010101 _
b1010101 m
1e
b11111111 c
b11111111 h
1+
b10 6
b10 J
b10 W
b10 i
1<
b101 ,
b101 P
b101 [
b101 r
b11111111 `
b11111111 o
b110 3
b110 M
b110 Y
b110 q
b10101010 a
b10101010 k
b10101010 n
b101 4
b101 L
b101 X
b101 p
19
18
b1010 O
1'
#1080000
0'
#1090000
b0 $
b0 >
b0 R
b0 ^
b0 u
1\
0e
b0 c
b0 h
b1111011 _
b1111011 m
b0 f
b0 j
b0 s
b0 l
08
09
b100 6
b100 J
b100 W
b100 i
b0 ,
b0 P
b0 [
b0 r
b0 `
b0 o
b0 3
b0 M
b0 Y
b0 q
b0 4
b0 L
b0 X
b0 p
0+
0<
b0 a
b0 k
b0 n
b10110 ;
b10110 B
b10110 T
b10110 g
b10110 v
1?
b0 O
1'
#1100000
0'
#1110000
12
08
b10001 F
b1000100000000000 :
b1000100000000000 C
b1000100000000000 D
b1 O
1'
#1120000
0'
#1130000
1/
b1010 7
b1010 I
b1010 V
02
18
b1010 -
b1010 E
b1010 ]
b1001 d
b1001 w
b0 x
b10001 O
1'
#1140000
0'
#1150000
08
b0 7
b0 I
b0 V
0/
b0 O
b1010 ;
b1010 B
b1010 T
b1010 g
b1010 v
1'
#1160000
0'
#1170000
02
08
b10 F
b1001001111010 :
b1001001111010 C
b1001001111010 D
b1 O
1'
#1180000
0'
#1190000
b1111010 _
b1111010 m
b1111010 b
b10 ,
b10 P
b10 [
b10 r
1+
b1111010 @
b1111010 G
b1111010 U
10
18
b10 O
1'
#1200000
0'
#1210000
b1111011 _
b1111011 m
b1111011 b
08
b0 @
b0 G
b0 U
00
b0 ,
b0 P
b0 [
b0 r
0+
b1011 ;
b1011 B
b1011 T
b1011 g
b1011 v
b0 O
1'
#1220000
0'
#1230000
08
b111 F
b11100101000000 :
b11100101000000 C
b11100101000000 D
b1 O
1'
#1240000
0'
#1250000
b1 $
b1 >
b1 R
b1 ^
b1 u
0\
b1 f
b1 j
b1 s
b1 l
b1 _
b1 m
b1111010 c
b1111010 h
1+
b110 6
b110 J
b110 W
b110 i
1<
b1 ,
b1 P
b1 [
b1 r
b1111010 `
b1111010 o
b10 3
b10 M
b10 Y
b10 q
b1111011 a
b1111011 k
b1111011 n
b1 4
b1 L
b1 X
b1 p
19
18
b111 O
1'
#1260000
0'
#1270000
b0 $
b0 >
b0 R
b0 ^
b0 u
1\
b0 c
b0 h
b1111011 _
b1111011 m
b0 f
b0 j
b0 s
b0 l
08
09
b100 6
b100 J
b100 W
b100 i
b0 ,
b0 P
b0 [
b0 r
b0 `
b0 o
b0 3
b0 M
b0 Y
b0 q
b0 4
b0 L
b0 X
b0 p
0+
0<
0e
b0 a
b0 k
b0 n
b0 O
0?
b1100 ;
b1100 B
b1100 T
b1100 g
b1100 v
1'
#1280000
0'
#1290000
08
b11101 F
b1110100100000000 :
b1110100100000000 C
b1110100100000000 D
b1 O
1'
#1300000
0'
#1310000
b11111110 $
b11111110 >
b11111110 R
b11111110 ^
b11111110 u
0\
b11111110 f
b11111110 j
b11111110 s
b11111110 l
b11111110 _
b11111110 m
1+
b0 6
b0 J
b0 W
b0 i
1<
b1 ,
b1 P
b1 [
b1 r
b1 a
b1 k
b1 n
b1 4
b1 L
b1 X
b1 p
18
b11101 O
1'
#1320000
0'
#1330000
b0 $
b0 >
b0 R
b0 ^
b0 u
1\
b1111011 _
b1111011 m
b0 f
b0 j
b0 s
b0 l
08
b100 6
b100 J
b100 W
b100 i
b0 ,
b0 P
b0 [
b0 r
b0 4
b0 L
b0 X
b0 p
0+
0<
b0 a
b0 k
b0 n
b1101 ;
b1101 B
b1101 T
b1101 g
b1101 v
b0 O
1'
#1340000
0'
#1350000
08
b11110 F
b1111000000000000 :
b1111000000000000 C
b1111000000000000 D
b1 O
1'
#1360000
0'
#1370000
18
b11110 O
1'
#1380000
0'
#1390000
08
b0 O
b1110 ;
b1110 B
b1110 T
b1110 g
b1110 v
1'
#1400000
0'
#1410000
08
b1011 F
b101100000001101 :
b101100000001101 C
b101100000001101 D
b1 O
1'
#1420000
0'
#1430000
1/
b1101 7
b1101 I
b1101 V
18
b1011 O
1'
#1440000
0'
#1450000
08
b0 7
b0 I
b0 V
0/
b1101 ;
b1101 B
b1101 T
b1101 g
b1101 v
b0 O
1'
#1460000
0'
#1470000
08
b11110 F
b1111000000000000 :
b1111000000000000 C
b1111000000000000 D
b1 O
1'
#1480000
0'
#1490000
18
b11110 O
1'
#1500000
0'
#1510000
08
b0 O
b1110 ;
b1110 B
b1110 T
b1110 g
b1110 v
1'
#1520000
0'
#1530000
08
b1011 F
b101100000001101 :
b101100000001101 C
b101100000001101 D
b1 O
1'
#1540000
0'
#1550000
1/
b1101 7
b1101 I
b1101 V
18
b1011 O
1'
#1560000
0'
#1570000
08
b0 7
b0 I
b0 V
0/
b1101 ;
b1101 B
b1101 T
b1101 g
b1101 v
b0 O
1'
#1580000
0'
#1590000
08
b11110 F
b1111000000000000 :
b1111000000000000 C
b1111000000000000 D
b1 O
1'
#1600000
0'
#1610000
18
b11110 O
1'
#1620000
0'
#1630000
08
b0 O
b1110 ;
b1110 B
b1110 T
b1110 g
b1110 v
1'
#1640000
0'
#1650000
08
b1011 F
b101100000001101 :
b101100000001101 C
b101100000001101 D
b1 O
1'
#1660000
0'
#1670000
1/
b1101 7
b1101 I
b1101 V
18
b1011 O
1'
#1680000
0'
#1690000
08
b0 7
b0 I
b0 V
0/
b1101 ;
b1101 B
b1101 T
b1101 g
b1101 v
b0 O
1'
#1700000
0'
#1710000
08
b11110 F
b1111000000000000 :
b1111000000000000 C
b1111000000000000 D
b1 O
1'
#1720000
0'
#1730000
18
b11110 O
1'
#1740000
0'
#1750000
08
b0 O
b1110 ;
b1110 B
b1110 T
b1110 g
b1110 v
1'
#1760000
0'
#1770000
08
b1011 F
b101100000001101 :
b101100000001101 C
b101100000001101 D
b1 O
1'
#1780000
0'
#1790000
1/
b1101 7
b1101 I
b1101 V
18
b1011 O
1'
#1800000
0'
#1810000
08
b0 7
b0 I
b0 V
0/
b1101 ;
b1101 B
b1101 T
b1101 g
b1101 v
b0 O
1'
#1820000
0'
#1830000
08
b11110 F
b1111000000000000 :
b1111000000000000 C
b1111000000000000 D
b1 O
1'
#1840000
0'
#1850000
18
b11110 O
1'
#1860000
0'
#1870000
08
b0 O
b1110 ;
b1110 B
b1110 T
b1110 g
b1110 v
1'
#1880000
0'
#1890000
08
b1011 F
b101100000001101 :
b101100000001101 C
b101100000001101 D
b1 O
1'
#1900000
0'
#1910000
1/
b1101 7
b1101 I
b1101 V
18
b1011 O
1'
#1920000
08
b0 7
b0 I
b0 V
0/
b0 ;
b0 B
b0 T
b0 g
b0 v
b1 O
0'
1&
#1930000
08
b10 F
b1000101111011 :
b1000101111011 C
b1000101111011 D
1'
#1940000
0'
#1950000
1'
#1960000
0'
#1970000
1'
#1980000
0'
#1990000
1'
#2000000
0'
