Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 15:09:29 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.990        0.000                      0                 1504        0.073        0.000                      0                 1504       54.305        0.000                       0                   551  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.990        0.000                      0                 1500        0.073        0.000                      0                 1500       54.305        0.000                       0                   551  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.661        0.000                      0                    4        1.215        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.990ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.999ns  (logic 60.239ns (59.059%)  route 41.760ns (40.941%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=26 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.568     5.152    sm/clk
    SLICE_X44Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         2.637     8.245    sm/D_states_q[6]
    SLICE_X57Y1          LUT5 (Prop_lut5_I1_O)        0.152     8.397 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.801     9.198    sm/ram_reg_i_160_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.524 r  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.526    10.050    sm/ram_reg_i_131_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.174 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.535    11.709    L_reg/M_sm_ra1[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.833 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.664    12.497    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.124    12.621 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    13.403    sm/M_alum_a[31]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.527 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.527    alum/S[0]
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.040 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.040    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.157 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.157    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.274 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.274    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.391 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.508    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.625    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.859    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.113 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.811    15.924    alum/temp_out0[31]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.747 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.747    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.861 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.861    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.975 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.975    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.089 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.089    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.203    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.317 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.317    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.431 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.431    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.545 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.545    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.702 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.881    18.584    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.913 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.913    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.463 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.463    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.577 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.577    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.691 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.691    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.805 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.805    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.919 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.919    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.033 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.033    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.147 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.147    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.261 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.261    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.418 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.895    21.313    alum/temp_out0[29]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.642 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.642    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.192 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.192    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.306 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.306    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.420 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.420    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.534 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.534    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.648 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.648    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.762 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.762    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.876 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.876    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.990    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.147 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.919    24.065    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.394 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.394    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.927 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.927    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.044 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.044    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.161 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.161    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.278 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.395 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.395    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.512 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.512    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.629 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.629    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.746 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.746    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.903 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.983    26.886    alum/temp_out0[27]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.674 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.674    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.788 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.788    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.902 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.902    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.016 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.016    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.130 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.130    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.244 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.244    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.358 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.358    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.472 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.472    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.629 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.129    29.759    alum/temp_out0[26]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.088    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.638 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.752 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.752    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.866 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.866    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.980    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.208    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.322    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.436    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.593 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.933    32.526    alum/temp_out0[25]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.855 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    32.855    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.388 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.388    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.505 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.505    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.247 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.025    35.272    alum/temp_out0[24]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    35.604 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.604    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.154 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.154    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.268 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.268    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.382    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.496    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.610    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.724 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.724    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.838 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.838    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.952 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.109 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.903    38.012    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    38.341 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.341    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.891 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.891    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.005 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.005    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.119 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.119    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.233 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.347 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.347    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.461    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.575    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.689 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.846 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.075    40.921    alum/temp_out0[22]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.706 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.162 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.162    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.276 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.276    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.390 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.390    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.504 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.504    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.661 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.806    43.467    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.796 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.796    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.329 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.329    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.446 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.446    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.563 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.563    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.797 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.914 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.914    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.031 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.148 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.305 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.833    46.138    alum/temp_out0[20]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.470 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.470    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.020 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.020    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.134 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.134    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.248 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.248    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.362 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.362    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.476 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.476    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.590 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.590    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.704 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.704    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.818 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.818    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.975 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.046    alum/temp_out0[19]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.831 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.945 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.945    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.059 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.059    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.173 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.173    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.287 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.287    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.401 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.401    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.515 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.515    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.629 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.629    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.786 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.064    51.850    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    52.179 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.179    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.729 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.413 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.527 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.527    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.684 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.071    54.755    alum/temp_out0[17]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    55.084 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.617 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.617    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.734 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.734    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.851 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.851    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.968 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.968    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.085 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.085    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.202 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.202    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.319 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.593 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.043    57.636    alum/temp_out0[16]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.332    57.968 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.968    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.501 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.618 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.618    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.852 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.969 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.086 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.086    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.203 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.203    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.320 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.320    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.477 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.054    60.531    alum/temp_out0[15]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.332    60.863 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.863    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.059    63.427    alum/temp_out0[14]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    63.756 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.756    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.289 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.289    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.406 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.406    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.523 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.640 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.757 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.874 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.874    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.991 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.991    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.108 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.108    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.265 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.091    66.356    alum/temp_out0[13]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.688 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    66.688    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    67.089 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.089    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.203 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.203    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.317 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.317    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.431 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.044 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    69.110    alum/temp_out0[12]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.439 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.439    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.972 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.972    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.089 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.089    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.206 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.206    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.323 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.323    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.557 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.557    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.674 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.674    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.987    alum/temp_out0[11]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.775 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.775    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.889 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.889    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.003 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.003    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.117 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.117    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.231 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.345 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.459 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.459    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.573 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.573    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.730 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.048    74.778    alum/temp_out0[10]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.107 r  alum/D_registers_q[7][9]_i_48/O
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q[7][9]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.657 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.113 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.113    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.227 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.227    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.341 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.341    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.498 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.927    77.425    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.754 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.304 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.304    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.418 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.532 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.532    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.760    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.874    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.988    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.102    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.259 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.056    80.315    alum/temp_out0[8]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.644 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.644    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.194 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.194    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.308 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.308    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.422 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.422    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.536 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.536    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.650 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.650    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.764 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.764    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.878 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.878    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.992 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.149 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.987    83.136    alum/temp_out0[7]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.465 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.465    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.015 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.243 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.357 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.357    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.471 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.471    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.585 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.585    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.699 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.699    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.813 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.970 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.890    alum/temp_out0[6]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.219 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.219    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.752 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.869 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.869    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.986 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.103 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.103    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.220 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.220    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.337 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.337    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.454 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.454    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.571 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.571    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.728 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.010    88.737    alum/temp_out0[5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.069 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.069    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.619 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.619    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.733 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.733    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.847 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.847    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.961 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.961    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.075 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.574 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.099    91.673    alum/temp_out0[4]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.572 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.572    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.686 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.686    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.800 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.800    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.914 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.914    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.028 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.142 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.413 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.931    94.345    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.674 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.674    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.207 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.207    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.324 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.324    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.441 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.558 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.558    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.675 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.675    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.792 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.909 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.909    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.026 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.183 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.282    97.465    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332    97.797 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.797    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.347 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.461 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.461    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.575 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.575    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.689 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.803 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.302 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.906   100.208    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.537 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.537    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.087 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.087    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.201 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.201    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.315 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.315    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.429 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.429    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.543 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.543    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.657 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.657    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.771 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.771    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.885 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.885    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.042 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.592   102.634    sm/temp_out0[0]
    SLICE_X36Y7          LUT5 (Prop_lut5_I4_O)        0.329   102.963 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.963    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   103.175 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.309   103.484    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.299   103.783 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.198   104.982    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124   105.106 r  sm/D_states_q[2]_i_17/O
                         net (fo=1, routed)           0.491   105.597    sm/D_states_q[2]_i_17_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I1_O)        0.124   105.721 r  sm/D_states_q[2]_i_6/O
                         net (fo=2, routed)           0.834   106.555    sm/D_states_q[2]_i_6_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I5_O)        0.124   106.679 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.472   107.151    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X38Y1          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.446   115.962    sm/clk
    SLICE_X38Y1          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X38Y1          FDRE (Setup_fdre_C_D)       -0.045   116.141    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.141    
                         arrival time                        -107.151    
  -------------------------------------------------------------------
                         slack                                  8.990    

Slack (MET) :             9.040ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.890ns  (logic 60.435ns (59.314%)  route 41.455ns (40.686%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=26 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.568     5.152    sm/clk
    SLICE_X44Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         2.637     8.245    sm/D_states_q[6]
    SLICE_X57Y1          LUT5 (Prop_lut5_I1_O)        0.152     8.397 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.801     9.198    sm/ram_reg_i_160_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.524 r  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.526    10.050    sm/ram_reg_i_131_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.174 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.535    11.709    L_reg/M_sm_ra1[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.833 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.664    12.497    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.124    12.621 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    13.403    sm/M_alum_a[31]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.527 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.527    alum/S[0]
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.040 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.040    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.157 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.157    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.274 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.274    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.391 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.508    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.625    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.859    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.113 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.811    15.924    alum/temp_out0[31]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.747 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.747    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.861 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.861    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.975 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.975    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.089 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.089    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.203    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.317 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.317    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.431 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.431    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.545 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.545    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.702 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.881    18.584    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.913 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.913    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.463 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.463    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.577 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.577    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.691 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.691    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.805 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.805    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.919 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.919    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.033 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.033    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.147 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.147    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.261 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.261    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.418 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.895    21.313    alum/temp_out0[29]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.642 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.642    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.192 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.192    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.306 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.306    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.420 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.420    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.534 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.534    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.648 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.648    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.762 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.762    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.876 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.876    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.990    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.147 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.919    24.065    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.394 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.394    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.927 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.927    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.044 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.044    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.161 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.161    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.278 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.395 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.395    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.512 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.512    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.629 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.629    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.746 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.746    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.903 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.983    26.886    alum/temp_out0[27]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.674 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.674    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.788 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.788    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.902 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.902    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.016 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.016    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.130 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.130    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.244 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.244    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.358 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.358    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.472 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.472    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.629 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.129    29.759    alum/temp_out0[26]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.088    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.638 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.752 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.752    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.866 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.866    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.980    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.208    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.322    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.436    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.593 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.933    32.526    alum/temp_out0[25]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.855 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    32.855    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.388 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.388    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.505 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.505    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.247 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.025    35.272    alum/temp_out0[24]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    35.604 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.604    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.154 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.154    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.268 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.268    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.382    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.496    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.610    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.724 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.724    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.838 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.838    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.952 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.109 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.903    38.012    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    38.341 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.341    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.891 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.891    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.005 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.005    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.119 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.119    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.233 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.347 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.347    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.461    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.575    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.689 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.846 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.075    40.921    alum/temp_out0[22]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.706 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.162 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.162    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.276 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.276    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.390 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.390    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.504 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.504    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.661 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.806    43.467    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.796 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.796    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.329 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.329    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.446 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.446    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.563 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.563    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.797 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.914 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.914    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.031 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.148 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.305 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.833    46.138    alum/temp_out0[20]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.470 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.470    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.020 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.020    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.134 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.134    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.248 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.248    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.362 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.362    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.476 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.476    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.590 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.590    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.704 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.704    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.818 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.818    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.975 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.046    alum/temp_out0[19]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.831 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.945 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.945    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.059 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.059    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.173 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.173    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.287 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.287    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.401 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.401    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.515 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.515    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.629 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.629    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.786 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.064    51.850    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    52.179 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.179    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.729 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.413 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.527 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.527    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.684 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.071    54.755    alum/temp_out0[17]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    55.084 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.617 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.617    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.734 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.734    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.851 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.851    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.968 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.968    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.085 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.085    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.202 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.202    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.319 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.593 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.043    57.636    alum/temp_out0[16]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.332    57.968 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.968    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.501 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.618 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.618    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.852 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.969 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.086 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.086    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.203 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.203    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.320 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.320    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.477 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.054    60.531    alum/temp_out0[15]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.332    60.863 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.863    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.059    63.427    alum/temp_out0[14]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    63.756 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.756    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.289 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.289    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.406 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.406    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.523 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.640 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.757 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.874 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.874    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.991 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.991    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.108 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.108    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.265 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.091    66.356    alum/temp_out0[13]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.688 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    66.688    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    67.089 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.089    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.203 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.203    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.317 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.317    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.431 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.044 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    69.110    alum/temp_out0[12]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.439 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.439    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.972 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.972    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.089 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.089    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.206 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.206    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.323 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.323    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.557 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.557    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.674 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.674    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.987    alum/temp_out0[11]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.775 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.775    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.889 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.889    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.003 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.003    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.117 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.117    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.231 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.345 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.459 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.459    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.573 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.573    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.730 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.048    74.778    alum/temp_out0[10]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.107 r  alum/D_registers_q[7][9]_i_48/O
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q[7][9]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.657 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.113 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.113    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.227 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.227    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.341 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.341    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.498 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.927    77.425    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.754 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.304 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.304    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.418 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.532 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.532    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.760    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.874    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.988    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.102    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.259 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.056    80.315    alum/temp_out0[8]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.644 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.644    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.194 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.194    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.308 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.308    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.422 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.422    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.536 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.536    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.650 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.650    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.764 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.764    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.878 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.878    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.992 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.149 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.987    83.136    alum/temp_out0[7]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.465 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.465    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.015 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.243 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.357 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.357    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.471 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.471    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.585 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.585    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.699 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.699    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.813 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.970 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.890    alum/temp_out0[6]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.219 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.219    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.752 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.869 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.869    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.986 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.103 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.103    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.220 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.220    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.337 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.337    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.454 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.454    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.571 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.571    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.728 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.010    88.737    alum/temp_out0[5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.069 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.069    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.619 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.619    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.733 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.733    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.847 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.847    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.961 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.961    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.075 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.574 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.099    91.673    alum/temp_out0[4]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.572 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.572    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.686 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.686    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.800 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.800    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.914 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.914    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.028 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.142 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.413 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.931    94.345    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.674 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.674    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.207 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.207    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.324 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.324    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.441 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.558 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.558    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.675 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.675    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.792 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.909 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.909    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.026 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.183 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.282    97.465    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332    97.797 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.797    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.347 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.461 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.461    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.575 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.575    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.689 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.803 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.302 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.906   100.208    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.537 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.537    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.087 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.087    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.201 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.201    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.315 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.315    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.429 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.429    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.543 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.543    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.657 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.657    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.771 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.771    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.885 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.885    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.042 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.592   102.634    sm/temp_out0[0]
    SLICE_X36Y7          LUT5 (Prop_lut5_I4_O)        0.329   102.963 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.963    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   103.175 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.309   103.484    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.299   103.783 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.049   104.832    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X43Y2          LUT5 (Prop_lut5_I4_O)        0.118   104.950 f  sm/D_states_q[4]_i_15/O
                         net (fo=1, routed)           0.440   105.390    sm/D_states_q[4]_i_15_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.326   105.716 r  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.403   106.119    sm/D_states_q[4]_i_6_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124   106.243 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.799   107.042    sm/D_states_d__0[4]
    SLICE_X41Y3          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.447   115.963    sm/clk
    SLICE_X41Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X41Y3          FDSE (Setup_fdse_C_D)       -0.105   116.082    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.082    
                         arrival time                        -107.042    
  -------------------------------------------------------------------
                         slack                                  9.040    

Slack (MET) :             9.149ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.165ns  (logic 60.111ns (59.419%)  route 41.054ns (40.581%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.568     5.152    sm/clk
    SLICE_X44Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         2.637     8.245    sm/D_states_q[6]
    SLICE_X57Y1          LUT5 (Prop_lut5_I1_O)        0.152     8.397 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.801     9.198    sm/ram_reg_i_160_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.524 r  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.526    10.050    sm/ram_reg_i_131_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.174 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.535    11.709    L_reg/M_sm_ra1[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.833 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.664    12.497    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.124    12.621 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    13.403    sm/M_alum_a[31]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.527 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.527    alum/S[0]
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.040 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.040    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.157 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.157    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.274 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.274    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.391 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.508    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.625    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.859    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.113 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.811    15.924    alum/temp_out0[31]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.747 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.747    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.861 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.861    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.975 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.975    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.089 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.089    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.203    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.317 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.317    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.431 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.431    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.545 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.545    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.702 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.881    18.584    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.913 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.913    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.463 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.463    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.577 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.577    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.691 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.691    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.805 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.805    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.919 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.919    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.033 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.033    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.147 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.147    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.261 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.261    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.418 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.895    21.313    alum/temp_out0[29]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.642 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.642    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.192 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.192    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.306 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.306    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.420 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.420    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.534 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.534    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.648 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.648    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.762 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.762    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.876 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.876    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.990    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.147 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.919    24.065    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.394 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.394    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.927 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.927    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.044 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.044    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.161 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.161    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.278 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.395 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.395    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.512 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.512    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.629 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.629    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.746 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.746    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.903 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.983    26.886    alum/temp_out0[27]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.674 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.674    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.788 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.788    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.902 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.902    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.016 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.016    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.130 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.130    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.244 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.244    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.358 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.358    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.472 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.472    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.629 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.129    29.759    alum/temp_out0[26]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.088    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.638 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.752 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.752    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.866 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.866    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.980    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.208    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.322    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.436    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.593 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.933    32.526    alum/temp_out0[25]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.855 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    32.855    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.388 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.388    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.505 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.505    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.247 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.025    35.272    alum/temp_out0[24]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    35.604 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.604    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.154 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.154    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.268 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.268    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.382    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.496    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.610    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.724 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.724    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.838 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.838    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.952 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.109 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.903    38.012    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    38.341 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.341    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.891 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.891    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.005 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.005    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.119 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.119    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.233 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.347 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.347    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.461    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.575    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.689 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.846 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.075    40.921    alum/temp_out0[22]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.706 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.162 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.162    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.276 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.276    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.390 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.390    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.504 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.504    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.661 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.806    43.467    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.796 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.796    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.329 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.329    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.446 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.446    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.563 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.563    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.797 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.914 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.914    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.031 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.148 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.305 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.833    46.138    alum/temp_out0[20]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.470 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.470    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.020 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.020    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.134 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.134    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.248 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.248    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.362 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.362    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.476 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.476    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.590 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.590    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.704 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.704    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.818 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.818    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.975 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.046    alum/temp_out0[19]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.831 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.945 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.945    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.059 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.059    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.173 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.173    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.287 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.287    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.401 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.401    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.515 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.515    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.629 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.629    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.786 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.064    51.850    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    52.179 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.179    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.729 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.413 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.527 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.527    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.684 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.071    54.755    alum/temp_out0[17]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    55.084 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.617 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.617    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.734 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.734    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.851 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.851    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.968 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.968    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.085 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.085    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.202 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.202    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.319 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.593 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.043    57.636    alum/temp_out0[16]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.332    57.968 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.968    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.501 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.618 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.618    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.852 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.969 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.086 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.086    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.203 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.203    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.320 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.320    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.477 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.054    60.531    alum/temp_out0[15]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.332    60.863 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.863    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.059    63.427    alum/temp_out0[14]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    63.756 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.756    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.289 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.289    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.406 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.406    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.523 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.640 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.757 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.874 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.874    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.991 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.991    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.108 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.108    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.265 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.091    66.356    alum/temp_out0[13]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.688 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    66.688    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    67.089 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.089    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.203 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.203    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.317 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.317    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.431 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.044 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    69.110    alum/temp_out0[12]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.439 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.439    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.972 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.972    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.089 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.089    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.206 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.206    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.323 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.323    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.557 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.557    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.674 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.674    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.987    alum/temp_out0[11]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.775 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.775    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.889 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.889    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.003 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.003    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.117 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.117    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.231 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.345 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.459 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.459    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.573 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.573    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.730 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.048    74.778    alum/temp_out0[10]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.107 r  alum/D_registers_q[7][9]_i_48/O
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q[7][9]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.657 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.113 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.113    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.227 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.227    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.341 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.341    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.498 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.927    77.425    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.754 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.304 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.304    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.418 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.532 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.532    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.760    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.874    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.988    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.102    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.259 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.056    80.315    alum/temp_out0[8]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.644 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.644    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.194 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.194    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.308 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.308    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.422 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.422    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.536 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.536    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.650 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.650    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.764 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.764    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.878 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.878    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.992 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.149 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.987    83.136    alum/temp_out0[7]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.465 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.465    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.015 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.243 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.357 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.357    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.471 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.471    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.585 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.585    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.699 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.699    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.813 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.970 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.890    alum/temp_out0[6]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.219 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.219    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.752 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.869 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.869    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.986 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.103 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.103    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.220 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.220    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.337 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.337    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.454 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.454    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.571 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.571    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.728 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.010    88.737    alum/temp_out0[5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.069 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.069    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.619 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.619    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.733 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.733    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.847 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.847    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.961 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.961    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.075 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.574 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.099    91.673    alum/temp_out0[4]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.572 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.572    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.686 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.686    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.800 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.800    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.914 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.914    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.028 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.142 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.413 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.931    94.345    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.674 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.674    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.207 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.207    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.324 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.324    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.441 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.558 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.558    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.675 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.675    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.792 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.909 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.909    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.026 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.183 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.282    97.465    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332    97.797 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.797    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.347 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.461 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.461    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.575 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.575    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.689 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.803 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.302 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.906   100.208    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.537 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.537    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.087 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.087    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.201 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.201    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.315 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.315    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.429 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.429    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.543 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.543    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.657 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.657    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.771 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.771    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.885 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.885    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.042 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.592   102.634    sm/temp_out0[0]
    SLICE_X36Y7          LUT5 (Prop_lut5_I4_O)        0.329   102.963 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.963    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   103.175 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.309   103.484    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.299   103.783 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.295   105.079    display/M_alum_out[0]
    SLICE_X59Y5          LUT6 (Prop_lut6_I5_O)        0.124   105.203 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           0.263   105.466    sm/override_address
    SLICE_X59Y5          LUT4 (Prop_lut4_I2_O)        0.120   105.586 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.732   106.317    brams/bram2/ram_reg_1[0]
    RAMB18_X2Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.496   116.011    brams/bram2/clk_IBUF_BUFG
    RAMB18_X2Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.271    
                         clock uncertainty           -0.035   116.236    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.467    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.467    
                         arrival time                        -106.318    
  -------------------------------------------------------------------
                         slack                                  9.149    

Slack (MET) :             9.209ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.308ns  (logic 60.115ns (59.339%)  route 41.193ns (40.661%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.568     5.152    sm/clk
    SLICE_X44Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         2.637     8.245    sm/D_states_q[6]
    SLICE_X57Y1          LUT5 (Prop_lut5_I1_O)        0.152     8.397 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.801     9.198    sm/ram_reg_i_160_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.524 r  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.526    10.050    sm/ram_reg_i_131_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.174 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.535    11.709    L_reg/M_sm_ra1[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.833 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.664    12.497    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.124    12.621 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    13.403    sm/M_alum_a[31]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.527 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.527    alum/S[0]
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.040 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.040    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.157 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.157    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.274 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.274    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.391 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.508    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.625    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.859    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.113 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.811    15.924    alum/temp_out0[31]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.747 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.747    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.861 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.861    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.975 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.975    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.089 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.089    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.203    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.317 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.317    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.431 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.431    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.545 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.545    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.702 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.881    18.584    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.913 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.913    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.463 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.463    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.577 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.577    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.691 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.691    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.805 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.805    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.919 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.919    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.033 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.033    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.147 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.147    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.261 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.261    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.418 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.895    21.313    alum/temp_out0[29]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.642 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.642    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.192 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.192    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.306 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.306    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.420 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.420    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.534 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.534    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.648 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.648    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.762 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.762    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.876 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.876    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.990    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.147 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.919    24.065    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.394 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.394    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.927 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.927    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.044 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.044    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.161 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.161    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.278 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.395 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.395    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.512 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.512    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.629 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.629    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.746 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.746    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.903 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.983    26.886    alum/temp_out0[27]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.674 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.674    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.788 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.788    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.902 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.902    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.016 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.016    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.130 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.130    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.244 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.244    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.358 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.358    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.472 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.472    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.629 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.129    29.759    alum/temp_out0[26]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.088    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.638 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.752 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.752    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.866 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.866    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.980    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.208    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.322    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.436    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.593 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.933    32.526    alum/temp_out0[25]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.855 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    32.855    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.388 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.388    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.505 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.505    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.247 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.025    35.272    alum/temp_out0[24]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    35.604 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.604    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.154 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.154    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.268 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.268    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.382    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.496    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.610    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.724 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.724    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.838 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.838    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.952 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.109 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.903    38.012    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    38.341 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.341    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.891 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.891    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.005 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.005    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.119 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.119    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.233 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.347 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.347    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.461    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.575    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.689 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.846 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.075    40.921    alum/temp_out0[22]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.706 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.162 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.162    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.276 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.276    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.390 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.390    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.504 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.504    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.661 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.806    43.467    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.796 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.796    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.329 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.329    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.446 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.446    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.563 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.563    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.797 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.914 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.914    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.031 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.148 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.305 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.833    46.138    alum/temp_out0[20]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.470 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.470    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.020 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.020    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.134 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.134    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.248 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.248    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.362 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.362    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.476 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.476    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.590 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.590    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.704 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.704    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.818 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.818    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.975 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.046    alum/temp_out0[19]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.831 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.945 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.945    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.059 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.059    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.173 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.173    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.287 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.287    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.401 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.401    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.515 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.515    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.629 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.629    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.786 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.064    51.850    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    52.179 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.179    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.729 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.413 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.527 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.527    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.684 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.071    54.755    alum/temp_out0[17]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    55.084 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.617 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.617    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.734 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.734    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.851 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.851    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.968 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.968    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.085 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.085    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.202 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.202    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.319 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.593 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.043    57.636    alum/temp_out0[16]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.332    57.968 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.968    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.501 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.618 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.618    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.852 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.969 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.086 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.086    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.203 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.203    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.320 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.320    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.477 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.054    60.531    alum/temp_out0[15]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.332    60.863 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.863    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.059    63.427    alum/temp_out0[14]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    63.756 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.756    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.289 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.289    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.406 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.406    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.523 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.640 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.757 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.874 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.874    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.991 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.991    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.108 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.108    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.265 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.091    66.356    alum/temp_out0[13]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.688 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    66.688    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    67.089 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.089    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.203 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.203    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.317 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.317    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.431 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.044 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    69.110    alum/temp_out0[12]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.439 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.439    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.972 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.972    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.089 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.089    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.206 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.206    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.323 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.323    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.557 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.557    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.674 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.674    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.987    alum/temp_out0[11]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.775 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.775    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.889 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.889    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.003 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.003    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.117 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.117    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.231 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.345 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.459 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.459    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.573 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.573    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.730 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.048    74.778    alum/temp_out0[10]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.107 r  alum/D_registers_q[7][9]_i_48/O
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q[7][9]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.657 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.113 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.113    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.227 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.227    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.341 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.341    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.498 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.927    77.425    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.754 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.304 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.304    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.418 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.532 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.532    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.760    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.874    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.988    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.102    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.259 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.056    80.315    alum/temp_out0[8]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.644 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.644    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.194 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.194    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.308 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.308    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.422 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.422    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.536 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.536    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.650 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.650    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.764 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.764    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.878 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.878    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.992 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.149 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.987    83.136    alum/temp_out0[7]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.465 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.465    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.015 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.243 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.357 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.357    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.471 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.471    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.585 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.585    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.699 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.699    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.813 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.970 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.890    alum/temp_out0[6]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.219 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.219    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.752 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.869 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.869    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.986 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.103 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.103    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.220 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.220    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.337 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.337    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.454 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.454    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.571 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.571    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.728 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.010    88.737    alum/temp_out0[5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.069 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.069    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.619 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.619    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.733 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.733    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.847 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.847    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.961 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.961    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.075 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.574 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.099    91.673    alum/temp_out0[4]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.572 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.572    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.686 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.686    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.800 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.800    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.914 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.914    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.028 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.142 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.413 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.931    94.345    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.674 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.674    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.207 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.207    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.324 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.324    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.441 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.558 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.558    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.675 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.675    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.792 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.909 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.909    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.026 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.183 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.282    97.465    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332    97.797 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.797    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.347 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.461 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.461    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.575 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.575    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.689 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.803 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.302 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.906   100.208    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.537 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.537    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.087 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.087    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.201 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.201    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.315 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.315    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.429 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.429    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.543 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.543    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.657 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.657    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.771 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.771    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.885 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.885    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.042 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.592   102.634    sm/temp_out0[0]
    SLICE_X36Y7          LUT5 (Prop_lut5_I4_O)        0.329   102.963 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.963    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   103.175 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.309   103.484    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.299   103.783 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.295   105.079    display/M_alum_out[0]
    SLICE_X59Y5          LUT6 (Prop_lut6_I5_O)        0.124   105.203 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           0.263   105.466    sm/override_address
    SLICE_X59Y5          LUT4 (Prop_lut4_I0_O)        0.124   105.590 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.871   106.460    brams/bram1/ADDRARDADDR[0]
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.496   116.011    brams/bram1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.271    
                         clock uncertainty           -0.035   116.236    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.670    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.670    
                         arrival time                        -106.460    
  -------------------------------------------------------------------
                         slack                                  9.209    

Slack (MET) :             9.560ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.408ns  (logic 60.239ns (59.403%)  route 41.169ns (40.597%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.568     5.152    sm/clk
    SLICE_X44Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         2.637     8.245    sm/D_states_q[6]
    SLICE_X57Y1          LUT5 (Prop_lut5_I1_O)        0.152     8.397 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.801     9.198    sm/ram_reg_i_160_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.524 r  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.526    10.050    sm/ram_reg_i_131_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.174 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.535    11.709    L_reg/M_sm_ra1[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.833 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.664    12.497    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.124    12.621 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    13.403    sm/M_alum_a[31]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.527 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.527    alum/S[0]
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.040 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.040    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.157 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.157    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.274 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.274    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.391 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.508    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.625    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.859    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.113 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.811    15.924    alum/temp_out0[31]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.747 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.747    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.861 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.861    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.975 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.975    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.089 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.089    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.203    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.317 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.317    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.431 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.431    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.545 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.545    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.702 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.881    18.584    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.913 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.913    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.463 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.463    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.577 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.577    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.691 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.691    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.805 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.805    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.919 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.919    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.033 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.033    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.147 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.147    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.261 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.261    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.418 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.895    21.313    alum/temp_out0[29]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.642 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.642    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.192 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.192    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.306 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.306    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.420 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.420    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.534 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.534    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.648 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.648    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.762 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.762    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.876 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.876    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.990    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.147 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.919    24.065    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.394 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.394    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.927 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.927    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.044 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.044    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.161 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.161    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.278 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.395 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.395    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.512 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.512    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.629 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.629    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.746 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.746    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.903 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.983    26.886    alum/temp_out0[27]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.674 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.674    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.788 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.788    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.902 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.902    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.016 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.016    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.130 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.130    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.244 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.244    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.358 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.358    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.472 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.472    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.629 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.129    29.759    alum/temp_out0[26]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.088    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.638 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.752 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.752    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.866 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.866    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.980    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.208    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.322    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.436    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.593 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.933    32.526    alum/temp_out0[25]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.855 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    32.855    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.388 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.388    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.505 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.505    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.247 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.025    35.272    alum/temp_out0[24]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    35.604 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.604    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.154 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.154    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.268 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.268    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.382    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.496    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.610    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.724 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.724    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.838 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.838    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.952 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.109 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.903    38.012    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    38.341 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.341    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.891 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.891    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.005 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.005    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.119 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.119    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.233 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.347 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.347    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.461    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.575    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.689 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.846 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.075    40.921    alum/temp_out0[22]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.706 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.162 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.162    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.276 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.276    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.390 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.390    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.504 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.504    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.661 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.806    43.467    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.796 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.796    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.329 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.329    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.446 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.446    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.563 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.563    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.797 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.914 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.914    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.031 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.148 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.305 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.833    46.138    alum/temp_out0[20]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.470 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.470    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.020 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.020    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.134 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.134    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.248 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.248    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.362 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.362    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.476 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.476    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.590 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.590    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.704 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.704    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.818 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.818    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.975 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.046    alum/temp_out0[19]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.831 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.945 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.945    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.059 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.059    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.173 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.173    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.287 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.287    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.401 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.401    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.515 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.515    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.629 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.629    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.786 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.064    51.850    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    52.179 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.179    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.729 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.413 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.527 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.527    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.684 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.071    54.755    alum/temp_out0[17]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    55.084 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.617 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.617    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.734 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.734    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.851 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.851    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.968 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.968    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.085 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.085    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.202 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.202    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.319 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.593 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.043    57.636    alum/temp_out0[16]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.332    57.968 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.968    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.501 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.618 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.618    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.852 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.969 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.086 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.086    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.203 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.203    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.320 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.320    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.477 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.054    60.531    alum/temp_out0[15]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.332    60.863 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.863    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.059    63.427    alum/temp_out0[14]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    63.756 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.756    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.289 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.289    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.406 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.406    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.523 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.640 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.757 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.874 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.874    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.991 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.991    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.108 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.108    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.265 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.091    66.356    alum/temp_out0[13]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.688 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    66.688    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    67.089 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.089    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.203 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.203    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.317 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.317    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.431 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.044 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    69.110    alum/temp_out0[12]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.439 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.439    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.972 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.972    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.089 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.089    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.206 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.206    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.323 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.323    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.557 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.557    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.674 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.674    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.987    alum/temp_out0[11]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.775 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.775    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.889 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.889    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.003 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.003    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.117 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.117    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.231 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.345 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.459 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.459    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.573 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.573    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.730 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.048    74.778    alum/temp_out0[10]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.107 r  alum/D_registers_q[7][9]_i_48/O
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q[7][9]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.657 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.113 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.113    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.227 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.227    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.341 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.341    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.498 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.927    77.425    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.754 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.304 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.304    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.418 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.532 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.532    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.760    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.874    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.988    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.102    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.259 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.056    80.315    alum/temp_out0[8]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.644 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.644    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.194 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.194    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.308 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.308    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.422 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.422    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.536 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.536    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.650 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.650    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.764 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.764    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.878 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.878    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.992 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.149 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.987    83.136    alum/temp_out0[7]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.465 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.465    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.015 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.243 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.357 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.357    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.471 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.471    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.585 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.585    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.699 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.699    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.813 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.970 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.890    alum/temp_out0[6]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.219 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.219    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.752 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.869 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.869    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.986 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.103 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.103    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.220 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.220    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.337 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.337    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.454 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.454    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.571 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.571    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.728 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.010    88.737    alum/temp_out0[5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.069 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.069    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.619 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.619    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.733 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.733    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.847 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.847    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.961 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.961    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.075 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.574 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.099    91.673    alum/temp_out0[4]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.572 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.572    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.686 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.686    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.800 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.800    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.914 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.914    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.028 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.142 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.413 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.931    94.345    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.674 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.674    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.207 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.207    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.324 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.324    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.441 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.558 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.558    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.675 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.675    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.792 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.909 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.909    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.026 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.183 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.282    97.465    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332    97.797 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.797    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.347 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.461 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.461    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.575 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.575    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.689 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.803 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.302 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.906   100.208    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.537 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.537    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.087 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.087    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.201 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.201    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.315 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.315    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.429 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.429    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.543 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.543    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.657 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.657    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.771 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.771    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.885 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.885    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.042 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.592   102.634    sm/temp_out0[0]
    SLICE_X36Y7          LUT5 (Prop_lut5_I4_O)        0.329   102.963 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.963    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   103.175 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.309   103.484    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.299   103.783 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.803   104.586    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X43Y6          LUT4 (Prop_lut4_I0_O)        0.124   104.710 f  sm/D_states_q[1]_i_17/O
                         net (fo=2, routed)           0.415   105.125    sm/D_states_q[1]_i_17_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I2_O)        0.124   105.249 r  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.809   106.057    sm/D_states_q[1]_i_4_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I2_O)        0.124   106.181 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.379   106.560    sm/D_states_d__0[1]
    SLICE_X43Y4          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.447   115.963    sm/clk
    SLICE_X43Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X43Y4          FDRE (Setup_fdre_C_D)       -0.067   116.120    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.120    
                         arrival time                        -106.561    
  -------------------------------------------------------------------
                         slack                                  9.560    

Slack (MET) :             9.576ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.535ns  (logic 60.239ns (59.328%)  route 41.296ns (40.672%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=26 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.568     5.152    sm/clk
    SLICE_X44Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         2.637     8.245    sm/D_states_q[6]
    SLICE_X57Y1          LUT5 (Prop_lut5_I1_O)        0.152     8.397 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.801     9.198    sm/ram_reg_i_160_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.524 r  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.526    10.050    sm/ram_reg_i_131_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.174 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.535    11.709    L_reg/M_sm_ra1[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.833 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.664    12.497    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.124    12.621 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    13.403    sm/M_alum_a[31]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.527 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.527    alum/S[0]
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.040 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.040    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.157 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.157    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.274 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.274    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.391 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.508    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.625    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.859    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.113 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.811    15.924    alum/temp_out0[31]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.747 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.747    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.861 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.861    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.975 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.975    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.089 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.089    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.203    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.317 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.317    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.431 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.431    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.545 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.545    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.702 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.881    18.584    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.913 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.913    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.463 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.463    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.577 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.577    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.691 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.691    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.805 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.805    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.919 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.919    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.033 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.033    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.147 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.147    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.261 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.261    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.418 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.895    21.313    alum/temp_out0[29]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.642 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.642    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.192 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.192    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.306 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.306    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.420 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.420    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.534 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.534    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.648 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.648    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.762 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.762    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.876 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.876    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.990    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.147 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.919    24.065    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.394 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.394    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.927 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.927    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.044 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.044    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.161 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.161    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.278 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.395 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.395    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.512 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.512    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.629 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.629    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.746 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.746    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.903 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.983    26.886    alum/temp_out0[27]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.674 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.674    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.788 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.788    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.902 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.902    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.016 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.016    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.130 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.130    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.244 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.244    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.358 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.358    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.472 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.472    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.629 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.129    29.759    alum/temp_out0[26]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.088    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.638 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.752 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.752    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.866 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.866    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.980    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.208    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.322    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.436    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.593 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.933    32.526    alum/temp_out0[25]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.855 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    32.855    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.388 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.388    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.505 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.505    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.247 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.025    35.272    alum/temp_out0[24]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    35.604 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.604    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.154 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.154    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.268 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.268    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.382    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.496    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.610    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.724 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.724    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.838 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.838    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.952 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.109 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.903    38.012    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    38.341 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.341    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.891 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.891    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.005 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.005    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.119 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.119    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.233 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.347 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.347    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.461    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.575    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.689 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.846 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.075    40.921    alum/temp_out0[22]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.706 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.162 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.162    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.276 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.276    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.390 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.390    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.504 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.504    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.661 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.806    43.467    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.796 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.796    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.329 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.329    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.446 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.446    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.563 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.563    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.797 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.914 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.914    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.031 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.148 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.305 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.833    46.138    alum/temp_out0[20]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.470 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.470    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.020 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.020    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.134 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.134    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.248 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.248    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.362 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.362    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.476 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.476    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.590 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.590    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.704 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.704    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.818 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.818    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.975 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.046    alum/temp_out0[19]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.831 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.945 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.945    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.059 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.059    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.173 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.173    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.287 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.287    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.401 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.401    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.515 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.515    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.629 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.629    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.786 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.064    51.850    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    52.179 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.179    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.729 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.413 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.527 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.527    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.684 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.071    54.755    alum/temp_out0[17]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    55.084 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.617 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.617    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.734 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.734    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.851 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.851    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.968 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.968    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.085 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.085    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.202 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.202    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.319 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.593 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.043    57.636    alum/temp_out0[16]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.332    57.968 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.968    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.501 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.618 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.618    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.852 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.969 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.086 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.086    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.203 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.203    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.320 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.320    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.477 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.054    60.531    alum/temp_out0[15]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.332    60.863 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.863    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.059    63.427    alum/temp_out0[14]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    63.756 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.756    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.289 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.289    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.406 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.406    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.523 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.640 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.757 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.874 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.874    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.991 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.991    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.108 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.108    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.265 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.091    66.356    alum/temp_out0[13]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.688 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    66.688    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    67.089 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.089    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.203 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.203    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.317 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.317    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.431 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.044 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    69.110    alum/temp_out0[12]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.439 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.439    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.972 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.972    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.089 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.089    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.206 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.206    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.323 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.323    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.557 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.557    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.674 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.674    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.987    alum/temp_out0[11]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.775 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.775    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.889 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.889    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.003 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.003    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.117 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.117    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.231 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.345 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.459 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.459    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.573 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.573    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.730 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.048    74.778    alum/temp_out0[10]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.107 r  alum/D_registers_q[7][9]_i_48/O
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q[7][9]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.657 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.113 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.113    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.227 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.227    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.341 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.341    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.498 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.927    77.425    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.754 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.304 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.304    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.418 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.532 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.532    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.760    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.874    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.988    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.102    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.259 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.056    80.315    alum/temp_out0[8]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.644 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.644    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.194 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.194    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.308 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.308    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.422 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.422    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.536 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.536    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.650 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.650    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.764 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.764    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.878 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.878    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.992 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.149 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.987    83.136    alum/temp_out0[7]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.465 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.465    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.015 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.243 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.357 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.357    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.471 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.471    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.585 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.585    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.699 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.699    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.813 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.970 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.890    alum/temp_out0[6]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.219 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.219    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.752 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.869 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.869    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.986 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.103 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.103    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.220 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.220    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.337 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.337    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.454 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.454    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.571 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.571    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.728 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.010    88.737    alum/temp_out0[5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.069 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.069    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.619 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.619    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.733 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.733    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.847 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.847    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.961 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.961    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.075 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.574 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.099    91.673    alum/temp_out0[4]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.572 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.572    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.686 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.686    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.800 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.800    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.914 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.914    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.028 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.142 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.413 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.931    94.345    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.674 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.674    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.207 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.207    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.324 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.324    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.441 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.558 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.558    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.675 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.675    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.792 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.909 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.909    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.026 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.183 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.282    97.465    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332    97.797 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.797    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.347 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.461 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.461    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.575 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.575    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.689 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.803 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.302 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.906   100.208    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.537 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.537    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.087 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.087    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.201 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.201    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.315 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.315    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.429 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.429    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.543 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.543    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.657 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.657    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.771 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.771    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.885 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.885    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.042 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.592   102.634    sm/temp_out0[0]
    SLICE_X36Y7          LUT5 (Prop_lut5_I4_O)        0.329   102.963 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.963    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   103.175 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.309   103.484    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.299   103.783 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.198   104.982    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124   105.106 r  sm/D_states_q[2]_i_17/O
                         net (fo=1, routed)           0.491   105.597    sm/D_states_q[2]_i_17_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I1_O)        0.124   105.721 r  sm/D_states_q[2]_i_6/O
                         net (fo=2, routed)           0.842   106.563    sm/D_states_q[2]_i_6_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I5_O)        0.124   106.687 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   106.687    sm/D_states_d__0[2]
    SLICE_X38Y1          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.446   115.962    sm/clk
    SLICE_X38Y1          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X38Y1          FDRE (Setup_fdre_C_D)        0.077   116.263    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.263    
                         arrival time                        -106.687    
  -------------------------------------------------------------------
                         slack                                  9.576    

Slack (MET) :             9.625ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.343ns  (logic 59.976ns (59.181%)  route 41.367ns (40.819%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.568     5.152    sm/clk
    SLICE_X44Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         2.637     8.245    sm/D_states_q[6]
    SLICE_X57Y1          LUT5 (Prop_lut5_I1_O)        0.152     8.397 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.801     9.198    sm/ram_reg_i_160_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.524 r  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.526    10.050    sm/ram_reg_i_131_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.174 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.535    11.709    L_reg/M_sm_ra1[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.833 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.664    12.497    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.124    12.621 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    13.403    sm/M_alum_a[31]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.527 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.527    alum/S[0]
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.040 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.040    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.157 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.157    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.274 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.274    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.391 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.508    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.625    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.859    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.113 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.811    15.924    alum/temp_out0[31]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.747 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.747    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.861 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.861    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.975 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.975    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.089 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.089    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.203    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.317 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.317    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.431 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.431    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.545 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.545    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.702 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.881    18.584    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.913 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.913    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.463 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.463    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.577 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.577    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.691 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.691    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.805 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.805    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.919 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.919    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.033 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.033    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.147 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.147    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.261 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.261    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.418 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.895    21.313    alum/temp_out0[29]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.642 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.642    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.192 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.192    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.306 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.306    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.420 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.420    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.534 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.534    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.648 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.648    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.762 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.762    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.876 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.876    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.990    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.147 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.919    24.065    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.394 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.394    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.927 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.927    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.044 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.044    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.161 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.161    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.278 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.395 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.395    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.512 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.512    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.629 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.629    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.746 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.746    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.903 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.983    26.886    alum/temp_out0[27]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.674 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.674    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.788 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.788    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.902 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.902    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.016 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.016    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.130 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.130    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.244 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.244    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.358 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.358    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.472 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.472    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.629 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.129    29.759    alum/temp_out0[26]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.088    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.638 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.752 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.752    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.866 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.866    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.980    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.208    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.322    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.436    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.593 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.933    32.526    alum/temp_out0[25]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.855 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    32.855    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.388 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.388    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.505 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.505    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.247 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.025    35.272    alum/temp_out0[24]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    35.604 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.604    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.154 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.154    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.268 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.268    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.382    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.496    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.610    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.724 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.724    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.838 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.838    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.952 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.109 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.903    38.012    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    38.341 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.341    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.891 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.891    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.005 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.005    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.119 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.119    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.233 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.347 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.347    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.461    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.575    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.689 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.846 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.075    40.921    alum/temp_out0[22]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.706 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.162 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.162    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.276 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.276    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.390 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.390    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.504 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.504    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.661 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.806    43.467    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.796 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.796    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.329 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.329    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.446 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.446    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.563 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.563    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.797 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.914 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.914    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.031 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.148 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.305 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.833    46.138    alum/temp_out0[20]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.470 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.470    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.020 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.020    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.134 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.134    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.248 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.248    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.362 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.362    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.476 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.476    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.590 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.590    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.704 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.704    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.818 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.818    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.975 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.046    alum/temp_out0[19]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.831 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.945 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.945    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.059 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.059    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.173 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.173    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.287 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.287    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.401 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.401    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.515 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.515    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.629 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.629    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.786 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.064    51.850    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    52.179 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.179    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.729 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.413 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.527 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.527    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.684 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.071    54.755    alum/temp_out0[17]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    55.084 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.617 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.617    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.734 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.734    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.851 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.851    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.968 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.968    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.085 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.085    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.202 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.202    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.319 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.593 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.043    57.636    alum/temp_out0[16]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.332    57.968 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.968    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.501 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.618 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.618    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.852 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.969 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.086 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.086    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.203 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.203    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.320 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.320    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.477 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.054    60.531    alum/temp_out0[15]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.332    60.863 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.863    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.059    63.427    alum/temp_out0[14]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    63.756 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.756    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.289 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.289    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.406 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.406    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.523 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.640 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.757 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.874 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.874    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.991 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.991    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.108 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.108    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.265 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.091    66.356    alum/temp_out0[13]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.688 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    66.688    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    67.089 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.089    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.203 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.203    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.317 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.317    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.431 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.044 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    69.110    alum/temp_out0[12]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.439 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.439    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.972 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.972    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.089 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.089    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.206 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.206    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.323 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.323    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.557 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.557    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.674 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.674    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.987    alum/temp_out0[11]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.775 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.775    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.889 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.889    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.003 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.003    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.117 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.117    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.231 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.345 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.459 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.459    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.573 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.573    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.730 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.048    74.778    alum/temp_out0[10]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.107 r  alum/D_registers_q[7][9]_i_48/O
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q[7][9]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.657 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.113 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.113    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.227 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.227    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.341 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.341    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.498 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.927    77.425    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.754 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.304 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.304    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.418 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.532 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.532    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.760    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.874    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.988    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.102    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.259 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.056    80.315    alum/temp_out0[8]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.644 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.644    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.194 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.194    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.308 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.308    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.422 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.422    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.536 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.536    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.650 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.650    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.764 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.764    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.878 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.878    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.992 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.149 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.987    83.136    alum/temp_out0[7]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.465 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.465    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.015 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.243 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.357 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.357    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.471 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.471    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.585 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.585    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.699 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.699    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.813 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.970 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.890    alum/temp_out0[6]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.219 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.219    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.752 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.869 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.869    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.986 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.103 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.103    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.220 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.220    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.337 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.337    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.454 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.454    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.571 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.571    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.728 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.010    88.737    alum/temp_out0[5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.069 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.069    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.619 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.619    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.733 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.733    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.847 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.847    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.961 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.961    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.075 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.574 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.099    91.673    alum/temp_out0[4]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.572 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.572    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.686 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.686    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.800 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.800    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.914 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.914    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.028 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.142 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.413 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.931    94.345    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.674 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.674    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.207 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.207    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.324 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.324    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.441 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.558 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.558    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.675 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.675    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.792 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.909 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.909    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.026 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.183 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.282    97.465    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332    97.797 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.797    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.347 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.461 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.461    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.575 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.575    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.689 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.803 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.302 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.906   100.208    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.537 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.537    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.087 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.087    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.201 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.201    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.315 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.315    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.429 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.429    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.543 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.543    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.657 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.657    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.771 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.771    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.885 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.885    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.042 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.592   102.634    sm/temp_out0[0]
    SLICE_X36Y7          LUT5 (Prop_lut5_I4_O)        0.329   102.963 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.536   103.500    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I1_O)        0.124   103.624 r  sm/D_states_q[3]_i_32/O
                         net (fo=2, routed)           0.412   104.036    sm/D_states_q[3]_i_32_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I2_O)        0.124   104.160 f  sm/D_states_q[3]_i_26/O
                         net (fo=1, routed)           0.439   104.599    sm/D_states_q[3]_i_26_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I1_O)        0.124   104.723 f  sm/D_states_q[3]_i_7/O
                         net (fo=1, routed)           0.688   105.411    sm/D_states_q[3]_i_7_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124   105.535 r  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.496   106.031    sm/D_states_q[3]_i_2_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I0_O)        0.124   106.155 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.340   106.495    sm/D_states_d__0[3]
    SLICE_X43Y2          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.448   115.964    sm/clk
    SLICE_X43Y2          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X43Y2          FDSE (Setup_fdse_C_D)       -0.067   116.121    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.121    
                         arrival time                        -106.496    
  -------------------------------------------------------------------
                         slack                                  9.625    

Slack (MET) :             10.017ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        100.950ns  (logic 60.239ns (59.672%)  route 40.711ns (40.328%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=26 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.568     5.152    sm/clk
    SLICE_X44Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         2.637     8.245    sm/D_states_q[6]
    SLICE_X57Y1          LUT5 (Prop_lut5_I1_O)        0.152     8.397 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.801     9.198    sm/ram_reg_i_160_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.524 r  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.526    10.050    sm/ram_reg_i_131_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.174 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.535    11.709    L_reg/M_sm_ra1[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.833 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.664    12.497    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.124    12.621 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    13.403    sm/M_alum_a[31]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.527 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.527    alum/S[0]
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.040 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.040    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.157 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.157    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.274 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.274    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.391 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.508    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.625    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.859    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.113 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.811    15.924    alum/temp_out0[31]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.747 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.747    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.861 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.861    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.975 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.975    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.089 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.089    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.203    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.317 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.317    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.431 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.431    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.545 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.545    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.702 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.881    18.584    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.913 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.913    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.463 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.463    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.577 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.577    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.691 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.691    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.805 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.805    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.919 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.919    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.033 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.033    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.147 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.147    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.261 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.261    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.418 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.895    21.313    alum/temp_out0[29]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.642 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.642    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.192 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.192    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.306 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.306    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.420 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.420    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.534 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.534    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.648 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.648    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.762 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.762    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.876 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.876    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.990    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.147 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.919    24.065    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.394 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.394    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.927 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.927    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.044 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.044    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.161 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.161    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.278 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.395 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.395    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.512 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.512    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.629 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.629    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.746 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.746    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.903 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.983    26.886    alum/temp_out0[27]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.674 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.674    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.788 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.788    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.902 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.902    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.016 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.016    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.130 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.130    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.244 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.244    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.358 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.358    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.472 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.472    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.629 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.129    29.759    alum/temp_out0[26]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.088    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.638 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.752 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.752    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.866 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.866    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.980    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.208    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.322    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.436    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.593 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.933    32.526    alum/temp_out0[25]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.855 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    32.855    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.388 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.388    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.505 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.505    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.247 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.025    35.272    alum/temp_out0[24]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    35.604 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.604    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.154 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.154    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.268 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.268    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.382    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.496    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.610    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.724 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.724    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.838 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.838    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.952 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.109 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.903    38.012    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    38.341 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.341    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.891 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.891    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.005 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.005    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.119 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.119    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.233 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.347 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.347    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.461    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.575    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.689 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.846 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.075    40.921    alum/temp_out0[22]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.706 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.162 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.162    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.276 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.276    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.390 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.390    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.504 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.504    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.661 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.806    43.467    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.796 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.796    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.329 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.329    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.446 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.446    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.563 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.563    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.797 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.914 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.914    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.031 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.148 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.305 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.833    46.138    alum/temp_out0[20]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.470 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.470    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.020 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.020    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.134 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.134    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.248 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.248    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.362 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.362    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.476 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.476    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.590 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.590    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.704 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.704    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.818 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.818    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.975 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.046    alum/temp_out0[19]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.831 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.945 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.945    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.059 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.059    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.173 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.173    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.287 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.287    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.401 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.401    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.515 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.515    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.629 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.629    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.786 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.064    51.850    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    52.179 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.179    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.729 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.413 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.527 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.527    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.684 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.071    54.755    alum/temp_out0[17]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    55.084 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.617 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.617    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.734 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.734    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.851 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.851    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.968 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.968    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.085 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.085    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.202 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.202    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.319 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.593 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.043    57.636    alum/temp_out0[16]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.332    57.968 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.968    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.501 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.618 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.618    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.852 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.969 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.086 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.086    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.203 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.203    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.320 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.320    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.477 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.054    60.531    alum/temp_out0[15]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.332    60.863 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.863    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.059    63.427    alum/temp_out0[14]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    63.756 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.756    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.289 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.289    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.406 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.406    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.523 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.640 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.757 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.874 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.874    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.991 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.991    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.108 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.108    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.265 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.091    66.356    alum/temp_out0[13]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.688 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    66.688    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    67.089 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.089    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.203 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.203    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.317 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.317    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.431 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.044 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    69.110    alum/temp_out0[12]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.439 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.439    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.972 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.972    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.089 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.089    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.206 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.206    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.323 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.323    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.557 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.557    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.674 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.674    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.987    alum/temp_out0[11]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.775 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.775    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.889 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.889    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.003 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.003    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.117 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.117    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.231 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.345 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.459 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.459    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.573 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.573    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.730 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.048    74.778    alum/temp_out0[10]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.107 r  alum/D_registers_q[7][9]_i_48/O
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q[7][9]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.657 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.113 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.113    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.227 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.227    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.341 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.341    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.498 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.927    77.425    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.754 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.304 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.304    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.418 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.532 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.532    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.760    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.874    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.988    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.102    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.259 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.056    80.315    alum/temp_out0[8]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.644 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.644    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.194 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.194    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.308 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.308    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.422 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.422    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.536 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.536    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.650 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.650    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.764 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.764    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.878 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.878    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.992 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.149 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.987    83.136    alum/temp_out0[7]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.465 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.465    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.015 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.243 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.357 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.357    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.471 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.471    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.585 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.585    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.699 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.699    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.813 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.970 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.890    alum/temp_out0[6]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.219 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.219    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.752 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.869 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.869    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.986 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.103 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.103    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.220 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.220    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.337 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.337    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.454 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.454    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.571 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.571    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.728 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.010    88.737    alum/temp_out0[5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.069 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.069    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.619 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.619    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.733 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.733    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.847 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.847    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.961 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.961    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.075 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.574 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.099    91.673    alum/temp_out0[4]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.572 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.572    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.686 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.686    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.800 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.800    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.914 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.914    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.028 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.142 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.413 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.931    94.345    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.674 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.674    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.207 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.207    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.324 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.324    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.441 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.558 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.558    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.675 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.675    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.792 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.909 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.909    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.026 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.183 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.282    97.465    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332    97.797 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.797    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.347 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.461 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.461    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.575 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.575    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.689 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.803 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.302 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.906   100.208    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.537 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.537    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.087 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.087    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.201 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.201    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.315 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.315    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.429 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.429    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.543 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.543    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.657 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.657    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.771 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.771    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.885 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.885    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.042 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.592   102.634    sm/temp_out0[0]
    SLICE_X36Y7          LUT5 (Prop_lut5_I4_O)        0.329   102.963 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.963    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   103.175 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.309   103.484    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.299   103.783 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.762   104.545    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124   104.669 f  sm/D_states_q[0]_i_15/O
                         net (fo=1, routed)           0.466   105.135    sm/D_states_q[0]_i_15_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I3_O)        0.124   105.259 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.340   105.599    sm/D_states_q[0]_i_6_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I4_O)        0.124   105.723 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.379   106.102    sm/D_states_d__0[0]
    SLICE_X43Y3          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.447   115.963    sm/clk
    SLICE_X43Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X43Y3          FDSE (Setup_fdse_C_D)       -0.067   116.120    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.120    
                         arrival time                        -106.103    
  -------------------------------------------------------------------
                         slack                                 10.017    

Slack (MET) :             10.190ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        100.848ns  (logic 59.991ns (59.487%)  route 40.857ns (40.513%))
  Logic Levels:           321  (CARRY4=286 LUT2=1 LUT3=26 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 116.033 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.568     5.152    sm/clk
    SLICE_X44Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         2.637     8.245    sm/D_states_q[6]
    SLICE_X57Y1          LUT5 (Prop_lut5_I1_O)        0.152     8.397 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.801     9.198    sm/ram_reg_i_160_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.524 r  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.526    10.050    sm/ram_reg_i_131_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.174 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.535    11.709    L_reg/M_sm_ra1[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.833 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.664    12.497    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.124    12.621 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    13.403    sm/M_alum_a[31]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.527 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.527    alum/S[0]
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.040 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.040    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.157 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.157    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.274 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.274    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.391 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.508    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.625    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.859    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.113 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.811    15.924    alum/temp_out0[31]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.747 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.747    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.861 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.861    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.975 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.975    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.089 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.089    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.203    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.317 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.317    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.431 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.431    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.545 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.545    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.702 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.881    18.584    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.913 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.913    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.463 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.463    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.577 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.577    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.691 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.691    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.805 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.805    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.919 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.919    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.033 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.033    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.147 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.147    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.261 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.261    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.418 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.895    21.313    alum/temp_out0[29]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.642 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.642    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.192 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.192    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.306 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.306    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.420 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.420    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.534 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.534    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.648 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.648    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.762 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.762    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.876 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.876    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.990    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.147 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.919    24.065    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.394 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.394    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.927 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.927    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.044 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.044    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.161 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.161    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.278 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.395 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.395    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.512 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.512    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.629 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.629    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.746 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.746    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.903 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.983    26.886    alum/temp_out0[27]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.674 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.674    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.788 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.788    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.902 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.902    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.016 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.016    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.130 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.130    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.244 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.244    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.358 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.358    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.472 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.472    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.629 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.129    29.759    alum/temp_out0[26]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.088    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.638 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.752 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.752    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.866 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.866    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.980    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.208    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.322    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.436    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.593 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.933    32.526    alum/temp_out0[25]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.855 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    32.855    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.388 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.388    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.505 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.505    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.247 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.025    35.272    alum/temp_out0[24]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    35.604 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.604    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.154 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.154    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.268 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.268    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.382    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.496    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.610    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.724 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.724    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.838 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.838    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.952 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.109 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.903    38.012    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    38.341 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.341    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.891 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.891    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.005 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.005    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.119 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.119    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.233 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.347 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.347    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.461    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.575    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.689 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.846 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.075    40.921    alum/temp_out0[22]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.706 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.162 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.162    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.276 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.276    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.390 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.390    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.504 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.504    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.661 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.806    43.467    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.796 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.796    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.329 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.329    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.446 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.446    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.563 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.563    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.797 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.914 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.914    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.031 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.148 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.305 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.833    46.138    alum/temp_out0[20]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.470 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.470    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.020 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.020    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.134 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.134    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.248 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.248    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.362 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.362    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.476 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.476    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.590 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.590    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.704 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.704    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.818 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.818    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.975 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.046    alum/temp_out0[19]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.831 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.945 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.945    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.059 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.059    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.173 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.173    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.287 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.287    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.401 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.401    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.515 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.515    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.629 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.629    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.786 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.064    51.850    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    52.179 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.179    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.729 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.413 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.527 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.527    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.684 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.071    54.755    alum/temp_out0[17]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    55.084 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.617 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.617    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.734 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.734    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.851 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.851    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.968 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.968    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.085 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.085    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.202 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.202    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.319 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.593 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.043    57.636    alum/temp_out0[16]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.332    57.968 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.968    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.501 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.618 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.618    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.852 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.969 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.086 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.086    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.203 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.203    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.320 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.320    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.477 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.054    60.531    alum/temp_out0[15]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.332    60.863 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.863    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.059    63.427    alum/temp_out0[14]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    63.756 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.756    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.289 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.289    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.406 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.406    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.523 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.640 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.757 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.874 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.874    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.991 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.991    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.108 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.108    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.265 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.091    66.356    alum/temp_out0[13]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.688 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    66.688    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    67.089 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.089    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.203 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.203    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.317 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.317    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.431 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.044 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    69.110    alum/temp_out0[12]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.439 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.439    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.972 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.972    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.089 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.089    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.206 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.206    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.323 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.323    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.557 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.557    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.674 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.674    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.987    alum/temp_out0[11]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.775 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.775    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.889 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.889    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.003 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.003    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.117 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.117    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.231 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.345 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.459 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.459    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.573 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.573    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.730 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.048    74.778    alum/temp_out0[10]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.107 r  alum/D_registers_q[7][9]_i_48/O
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q[7][9]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.657 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.113 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.113    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.227 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.227    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.341 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.341    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.498 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.927    77.425    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.754 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.304 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.304    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.418 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.532 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.532    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.760    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.874    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.988    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.102    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.259 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.056    80.315    alum/temp_out0[8]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.644 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.644    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.194 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.194    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.308 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.308    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.422 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.422    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.536 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.536    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.650 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.650    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.764 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.764    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.878 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.878    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.992 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.149 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.987    83.136    alum/temp_out0[7]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.465 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.465    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.015 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.243 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.357 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.357    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.471 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.471    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.585 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.585    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.699 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.699    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.813 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.970 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.890    alum/temp_out0[6]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.219 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.219    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.752 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.869 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.869    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.986 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.103 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.103    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.220 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.220    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.337 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.337    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.454 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.454    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.571 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.571    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.728 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.010    88.737    alum/temp_out0[5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.069 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.069    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.619 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.619    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.733 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.733    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.847 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.847    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.961 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.961    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.075 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.574 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.099    91.673    alum/temp_out0[4]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.572 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.572    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.686 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.686    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.800 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.800    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.914 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.914    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.028 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.142 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.413 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.931    94.345    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.674 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.674    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.207 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.207    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.324 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.324    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.441 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.558 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.558    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.675 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.675    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.792 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.909 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.909    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.026 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.183 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.282    97.465    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332    97.797 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.797    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.347 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.461 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.461    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.575 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.575    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.689 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.803 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.302 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.906   100.208    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.537 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.537    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.087 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.087    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.201 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.201    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.315 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.315    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.429 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.429    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.543 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.543    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.657 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.657    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.771 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.771    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.885 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.885    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.042 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.592   102.634    sm/temp_out0[0]
    SLICE_X36Y7          LUT5 (Prop_lut5_I4_O)        0.329   102.963 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.963    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   103.175 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.309   103.484    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.299   103.783 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.180   104.963    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X55Y5          LUT6 (Prop_lut6_I4_O)        0.124   105.087 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.913   106.000    L_reg/D[0]
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.517   116.033    L_reg/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][0]/C
                         clock pessimism              0.259   116.292    
                         clock uncertainty           -0.035   116.257    
    SLICE_X58Y8          FDRE (Setup_fdre_C_D)       -0.067   116.190    L_reg/D_registers_q_reg[6][0]
  -------------------------------------------------------------------
                         required time                        116.190    
                         arrival time                        -106.000    
  -------------------------------------------------------------------
                         slack                                 10.190    

Slack (MET) :             10.331ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        100.707ns  (logic 59.991ns (59.570%)  route 40.716ns (40.430%))
  Logic Levels:           321  (CARRY4=286 LUT2=1 LUT3=26 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 116.033 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.568     5.152    sm/clk
    SLICE_X44Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         2.637     8.245    sm/D_states_q[6]
    SLICE_X57Y1          LUT5 (Prop_lut5_I1_O)        0.152     8.397 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.801     9.198    sm/ram_reg_i_160_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.524 r  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.526    10.050    sm/ram_reg_i_131_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.174 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.535    11.709    L_reg/M_sm_ra1[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.833 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.664    12.497    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.124    12.621 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    13.403    sm/M_alum_a[31]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.527 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.527    alum/S[0]
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.040 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.040    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.157 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.157    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.274 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.274    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.391 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.391    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.508    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.625    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.742    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.859    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.113 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.811    15.924    alum/temp_out0[31]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.747 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.747    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.861 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.861    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.975 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.975    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.089 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.089    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.203    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.317 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.317    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.431 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.431    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.545 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.545    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.702 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.881    18.584    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.913 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.913    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.463 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.463    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.577 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.577    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.691 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.691    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.805 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.805    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.919 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.919    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.033 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.033    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.147 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.147    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.261 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.261    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.418 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.895    21.313    alum/temp_out0[29]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.642 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.642    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.192 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.192    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.306 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.306    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.420 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.420    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.534 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.534    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.648 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.648    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.762 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.762    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.876 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.876    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.990    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.147 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.919    24.065    alum/temp_out0[28]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.394 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.394    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.927 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.927    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.044 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.044    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.161 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.161    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.278 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.395 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.395    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.512 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.512    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.629 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.629    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.746 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.746    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.903 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.983    26.886    alum/temp_out0[27]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.674 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.674    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.788 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.788    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.902 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.902    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.016 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.016    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.130 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.130    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.244 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.244    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.358 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.358    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.472 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.472    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.629 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.129    29.759    alum/temp_out0[26]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.088    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.638 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.752 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.752    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.866 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.866    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.980    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.208    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.322    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.436    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.593 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.933    32.526    alum/temp_out0[25]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.855 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    32.855    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.388 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.388    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.505 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.505    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.247 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.025    35.272    alum/temp_out0[24]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    35.604 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.604    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.154 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.154    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.268 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.268    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.382    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.496    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.610    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.724 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.724    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.838 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.838    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.952 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.952    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.109 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.903    38.012    alum/temp_out0[23]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    38.341 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.341    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.891 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.891    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.005 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.005    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.119 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.119    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.233 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.347 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.347    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.461 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.461    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.575 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.575    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.689 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.689    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.846 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.075    40.921    alum/temp_out0[22]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.706 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.706    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.820    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.934 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.934    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.048 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.162 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.162    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.276 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.276    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.390 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.390    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.504 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.504    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.661 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.806    43.467    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    43.796 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.796    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.329 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.329    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.446 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.446    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.563 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.563    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.797 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.914 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.914    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.031 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.148 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.305 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.833    46.138    alum/temp_out0[20]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    46.470 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.470    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.020 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.020    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.134 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.134    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.248 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.248    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.362 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.362    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.476 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.476    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.590 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.590    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.704 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.704    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.818 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.818    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.975 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.046    alum/temp_out0[19]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.831 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.945 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.945    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.059 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.059    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.173 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.173    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.287 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.287    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.401 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.401    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.515 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.515    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.629 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.629    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.786 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.064    51.850    alum/temp_out0[18]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    52.179 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.179    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.729 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.413 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.527 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.527    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.684 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.071    54.755    alum/temp_out0[17]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    55.084 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.617 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.617    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.734 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.734    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.851 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.851    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.968 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.968    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.085 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.085    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.202 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.202    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.319 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.593 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.043    57.636    alum/temp_out0[16]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.332    57.968 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.968    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.501 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.501    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.618 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.618    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.852 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.852    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.969 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.086 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.086    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.203 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.203    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.320 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.320    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.477 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.054    60.531    alum/temp_out0[15]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.332    60.863 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.863    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.059    63.427    alum/temp_out0[14]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    63.756 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.756    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.289 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.289    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.406 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.406    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.523 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.523    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.640 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.640    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.757 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.874 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.874    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.991 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.991    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.108 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.108    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.265 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.091    66.356    alum/temp_out0[13]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.688 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    66.688    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    67.089 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.089    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.203 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.203    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.317 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.317    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.431 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.044 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    69.110    alum/temp_out0[12]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.439 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.439    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.972 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.972    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.089 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.089    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.206 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.206    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.323 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.323    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.440 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.440    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.557 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.557    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.674 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.674    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.791 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.791    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.948 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.987    alum/temp_out0[11]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.775 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.775    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.889 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.889    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.003 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.003    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.117 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.117    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.231 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.345 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.459 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.459    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.573 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.573    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.730 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.048    74.778    alum/temp_out0[10]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.107 r  alum/D_registers_q[7][9]_i_48/O
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q[7][9]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.657 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.657    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.771 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.771    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.885 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.885    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.999 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.999    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.113 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.113    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.227 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.227    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.341 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.341    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.498 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.927    77.425    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.754 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.304 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.304    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.418 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.418    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.532 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.532    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.646 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.760 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.760    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.874 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.874    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.988 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.988    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.102 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.102    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.259 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.056    80.315    alum/temp_out0[8]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.644 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.644    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.194 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.194    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.308 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.308    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.422 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.422    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.536 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.536    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.650 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.650    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.764 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.764    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.878 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.878    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.992 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.149 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.987    83.136    alum/temp_out0[7]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.465 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.465    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.015 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.243 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.357 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.357    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.471 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.471    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.585 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.585    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.699 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.699    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.813 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.970 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.890    alum/temp_out0[6]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.219 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.219    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.752 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.752    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.869 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.869    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.986 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.103 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.103    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.220 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.220    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.337 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.337    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.454 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.454    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.571 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.571    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.728 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.010    88.737    alum/temp_out0[5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.069 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.069    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.619 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.619    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.733 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.733    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.847 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.847    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.961 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.961    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.075 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.574 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.099    91.673    alum/temp_out0[4]
    SLICE_X43Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.458 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.458    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.572 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.572    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.686 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.686    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.800 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.800    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.914 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.914    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.028 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.142 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.413 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.931    94.345    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.674 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.674    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.207 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.207    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.324 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.324    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.441 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.558 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.558    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.675 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.675    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.792 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.909 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.909    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.026 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.183 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.282    97.465    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332    97.797 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.797    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.347 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.461 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.461    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.575 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.575    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.689 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.689    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.803 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.803    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.917 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.917    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.031 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.031    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.145 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.145    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.302 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.906   100.208    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.537 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.537    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.087 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.087    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.201 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.201    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.315 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.315    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.429 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.429    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.543 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.543    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.657 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.657    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.771 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.771    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.885 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.885    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.042 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.592   102.634    sm/temp_out0[0]
    SLICE_X36Y7          LUT5 (Prop_lut5_I4_O)        0.329   102.963 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.963    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   103.175 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.309   103.484    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.299   103.783 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.180   104.963    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X55Y5          LUT6 (Prop_lut6_I4_O)        0.124   105.087 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.772   105.859    L_reg/D[0]
    SLICE_X58Y7          FDRE                                         r  L_reg/D_registers_q_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.517   116.033    L_reg/clk_IBUF_BUFG
    SLICE_X58Y7          FDRE                                         r  L_reg/D_registers_q_reg[4][0]/C
                         clock pessimism              0.259   116.292    
                         clock uncertainty           -0.035   116.257    
    SLICE_X58Y7          FDRE (Setup_fdre_C_D)       -0.067   116.190    L_reg/D_registers_q_reg[4][0]
  -------------------------------------------------------------------
                         required time                        116.190    
                         arrival time                        -105.860    
  -------------------------------------------------------------------
                         slack                                 10.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.692%)  route 0.254ns (64.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.567     1.511    sr1/clk
    SLICE_X51Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.254     1.906    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X50Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.838     2.028    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X50Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.524    
    SLICE_X50Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.692%)  route 0.254ns (64.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.567     1.511    sr1/clk
    SLICE_X51Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.254     1.906    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X50Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.838     2.028    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X50Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.524    
    SLICE_X50Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.692%)  route 0.254ns (64.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.567     1.511    sr1/clk
    SLICE_X51Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.254     1.906    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X50Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.838     2.028    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X50Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.524    
    SLICE_X50Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.692%)  route 0.254ns (64.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.567     1.511    sr1/clk
    SLICE_X51Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.254     1.906    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X50Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.838     2.028    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X50Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.524    
    SLICE_X50Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.061%)  route 0.285ns (66.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.509    sr3/clk
    SLICE_X47Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.285     1.935    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X46Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.061%)  route 0.285ns (66.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.509    sr3/clk
    SLICE_X47Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.285     1.935    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X46Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.061%)  route 0.285ns (66.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.509    sr3/clk
    SLICE_X47Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.285     1.935    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X46Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.061%)  route 0.285ns (66.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.565     1.509    sr3/clk
    SLICE_X47Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.285     1.935    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X46Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.807%)  route 0.289ns (67.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.567     1.511    sr1/clk
    SLICE_X51Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.940    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X50Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.838     2.028    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X50Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.524    
    SLICE_X50Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.807%)  route 0.289ns (67.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.567     1.511    sr1/clk
    SLICE_X51Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.940    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X50Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.838     2.028    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X50Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.524    
    SLICE_X50Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y44   D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y44   D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y6    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y18   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y18   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y18   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y17   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X50Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X50Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X50Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X50Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X50Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X50Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X50Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X50Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X50Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X50Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X50Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X50Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X50Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X50Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X50Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X50Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.661ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.932ns (18.319%)  route 4.156ns (81.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 116.034 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    sm/clk
    SLICE_X43Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         3.175     8.782    sm/D_states_q[1]
    SLICE_X59Y2          LUT2 (Prop_lut2_I0_O)        0.150     8.932 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.432     9.364    sm/D_stage_q[3]_i_3_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.326     9.690 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.548    10.238    fifo_reset_cond/AS[0]
    SLICE_X58Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.518   116.034    fifo_reset_cond/clk
    SLICE_X58Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.293    
                         clock uncertainty           -0.035   116.258    
    SLICE_X58Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.899    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.899    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                105.661    

Slack (MET) :             105.661ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.932ns (18.319%)  route 4.156ns (81.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 116.034 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    sm/clk
    SLICE_X43Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         3.175     8.782    sm/D_states_q[1]
    SLICE_X59Y2          LUT2 (Prop_lut2_I0_O)        0.150     8.932 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.432     9.364    sm/D_stage_q[3]_i_3_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.326     9.690 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.548    10.238    fifo_reset_cond/AS[0]
    SLICE_X58Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.518   116.034    fifo_reset_cond/clk
    SLICE_X58Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.293    
                         clock uncertainty           -0.035   116.258    
    SLICE_X58Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.899    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.899    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                105.661    

Slack (MET) :             105.661ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.932ns (18.319%)  route 4.156ns (81.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 116.034 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    sm/clk
    SLICE_X43Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         3.175     8.782    sm/D_states_q[1]
    SLICE_X59Y2          LUT2 (Prop_lut2_I0_O)        0.150     8.932 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.432     9.364    sm/D_stage_q[3]_i_3_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.326     9.690 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.548    10.238    fifo_reset_cond/AS[0]
    SLICE_X58Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.518   116.034    fifo_reset_cond/clk
    SLICE_X58Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.293    
                         clock uncertainty           -0.035   116.258    
    SLICE_X58Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.899    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.899    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                105.661    

Slack (MET) :             105.661ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.932ns (18.319%)  route 4.156ns (81.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 116.034 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    sm/clk
    SLICE_X43Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         3.175     8.782    sm/D_states_q[1]
    SLICE_X59Y2          LUT2 (Prop_lut2_I0_O)        0.150     8.932 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.432     9.364    sm/D_stage_q[3]_i_3_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.326     9.690 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.548    10.238    fifo_reset_cond/AS[0]
    SLICE_X58Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.518   116.034    fifo_reset_cond/clk
    SLICE_X58Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.293    
                         clock uncertainty           -0.035   116.258    
    SLICE_X58Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.899    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.899    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                105.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.186ns (15.669%)  route 1.001ns (84.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sm/clk
    SLICE_X43Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         0.796     2.443    sm/D_states_q[0]
    SLICE_X59Y3          LUT6 (Prop_lut6_I3_O)        0.045     2.488 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.205     2.694    fifo_reset_cond/AS[0]
    SLICE_X58Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.864     2.054    fifo_reset_cond/clk
    SLICE_X58Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X58Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.479    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.186ns (15.669%)  route 1.001ns (84.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sm/clk
    SLICE_X43Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         0.796     2.443    sm/D_states_q[0]
    SLICE_X59Y3          LUT6 (Prop_lut6_I3_O)        0.045     2.488 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.205     2.694    fifo_reset_cond/AS[0]
    SLICE_X58Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.864     2.054    fifo_reset_cond/clk
    SLICE_X58Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X58Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.479    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.186ns (15.669%)  route 1.001ns (84.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sm/clk
    SLICE_X43Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         0.796     2.443    sm/D_states_q[0]
    SLICE_X59Y3          LUT6 (Prop_lut6_I3_O)        0.045     2.488 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.205     2.694    fifo_reset_cond/AS[0]
    SLICE_X58Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.864     2.054    fifo_reset_cond/clk
    SLICE_X58Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X58Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.479    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.186ns (15.669%)  route 1.001ns (84.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sm/clk
    SLICE_X43Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         0.796     2.443    sm/D_states_q[0]
    SLICE_X59Y3          LUT6 (Prop_lut6_I3_O)        0.045     2.488 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.205     2.694    fifo_reset_cond/AS[0]
    SLICE_X58Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.864     2.054    fifo_reset_cond/clk
    SLICE_X58Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X58Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.479    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  1.215    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.833ns  (logic 11.074ns (30.065%)  route 25.759ns (69.935%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=4 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.710     7.376    L_reg/M_sm_pac[9]
    SLICE_X62Y16         LUT3 (Prop_lut3_I1_O)        0.124     7.500 r  L_reg/L_35aa7753_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.901     8.401    L_reg/L_35aa7753_remainder0_carry_i_21_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.525 f  L_reg/L_35aa7753_remainder0_carry_i_17/O
                         net (fo=4, routed)           1.308     9.833    L_reg/L_35aa7753_remainder0_carry_i_17_n_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.124     9.957 f  L_reg/L_35aa7753_remainder0_carry_i_19/O
                         net (fo=2, routed)           1.031    10.988    L_reg/L_35aa7753_remainder0_carry_i_19_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.112 r  L_reg/L_35aa7753_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.805    11.917    L_reg/L_35aa7753_remainder0_carry_i_10_n_0
    SLICE_X61Y15         LUT4 (Prop_lut4_I1_O)        0.124    12.041 r  L_reg/L_35aa7753_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.041    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.621 r  aseg_driver/decimal_renderer/L_35aa7753_remainder0_carry/O[2]
                         net (fo=1, routed)           0.943    13.564    L_reg/L_35aa7753_remainder0[2]
    SLICE_X62Y15         LUT4 (Prop_lut4_I1_O)        0.330    13.894 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.209    15.103    L_reg/i__carry_i_13__0_n_0
    SLICE_X64Y13         LUT2 (Prop_lut2_I0_O)        0.326    15.429 f  L_reg/i__carry__1_i_11/O
                         net (fo=3, routed)           0.951    16.380    L_reg/i__carry__1_i_11_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.124    16.504 r  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.816    17.320    L_reg/i__carry__0_i_19_n_0
    SLICE_X61Y13         LUT3 (Prop_lut3_I1_O)        0.152    17.472 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.698    18.169    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y13         LUT4 (Prop_lut4_I3_O)        0.332    18.501 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.807    19.308    L_reg/i__carry__0_i_11_n_0
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.124    19.432 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.950    20.383    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X63Y12         LUT6 (Prop_lut6_I2_O)        0.124    20.507 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.507    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.905 r  aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.905    aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.239 r  aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.819    22.057    L_reg/L_35aa7753_remainder0_inferred__1/i__carry__2[1]
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.303    22.360 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.313    22.674    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y11         LUT5 (Prop_lut5_I0_O)        0.124    22.798 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.362    24.160    aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I0_O)        0.150    24.310 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.875    25.185    L_reg/i__carry_i_13_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I1_O)        0.332    25.517 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.489    26.007    L_reg/i__carry_i_18_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.124    26.131 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.742    26.872    L_reg/i__carry_i_13_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.150    27.022 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.831    27.853    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y9          LUT5 (Prop_lut5_I0_O)        0.326    28.179 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.179    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.729 r  aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.729    aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.843 r  aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.843    aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.177 r  aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.825    30.002    aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X61Y11         LUT6 (Prop_lut6_I3_O)        0.303    30.305 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.580    30.885    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I1_O)        0.124    31.009 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.010    32.019    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124    32.143 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.813    32.956    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I5_O)        0.124    33.080 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.036    34.116    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y10         LUT4 (Prop_lut4_I3_O)        0.152    34.268 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.935    38.203    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.981 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.981    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.620ns  (logic 12.113ns (33.077%)  route 24.507ns (66.923%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.974     7.643    L_reg/M_sm_timer[9]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.152     7.795 r  L_reg/L_35aa7753_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.672     8.467    L_reg/L_35aa7753_remainder0_carry_i_26__1_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.326     8.793 f  L_reg/L_35aa7753_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.600     9.393    L_reg/L_35aa7753_remainder0_carry_i_13__1_n_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.150     9.543 f  L_reg/L_35aa7753_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    10.227    L_reg/L_35aa7753_remainder0_carry_i_19__1_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I3_O)        0.374    10.601 r  L_reg/L_35aa7753_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.752    11.352    L_reg/L_35aa7753_remainder0_carry_i_10__1_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I1_O)        0.328    11.680 r  L_reg/L_35aa7753_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.680    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.213 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.213    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.330 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.330    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.569 f  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.114    13.683    L_reg/L_35aa7753_remainder0_3[10]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.301    13.984 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.832    14.816    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124    14.940 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.682    15.622    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.870    16.616    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.150    16.766 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.835    17.601    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.374    17.975 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.067    19.043    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.328    19.371 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.334    19.705    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.212 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.212    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.326 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.326    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.548 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.149    21.696    L_reg/L_35aa7753_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X50Y32         LUT5 (Prop_lut5_I2_O)        0.299    21.995 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.461    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X50Y32         LUT5 (Prop_lut5_I0_O)        0.124    22.585 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.858    23.443    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_0
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.150    23.593 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.856    24.449    L_reg/i__carry_i_13__3_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I1_O)        0.355    24.804 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.817    25.621    L_reg/i__carry_i_18__3_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.124    25.745 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.947    26.691    L_reg/i__carry_i_13__3_n_0
    SLICE_X52Y30         LUT3 (Prop_lut3_I1_O)        0.153    26.844 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.005    27.850    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.331    28.181 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.181    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.731 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.731    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.845 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.845    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.959 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.959    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.181 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.004    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.299    30.303 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.805    31.108    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.232 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.966    32.199    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.124    32.323 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.820    33.143    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I4_O)        0.124    33.267 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.814    34.081    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X54Y32         LUT4 (Prop_lut4_I1_O)        0.152    34.233 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.765    37.998    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.770 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.770    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.490ns  (logic 12.097ns (33.150%)  route 24.393ns (66.850%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.974     7.643    L_reg/M_sm_timer[9]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.152     7.795 r  L_reg/L_35aa7753_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.672     8.467    L_reg/L_35aa7753_remainder0_carry_i_26__1_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.326     8.793 f  L_reg/L_35aa7753_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.600     9.393    L_reg/L_35aa7753_remainder0_carry_i_13__1_n_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.150     9.543 f  L_reg/L_35aa7753_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    10.227    L_reg/L_35aa7753_remainder0_carry_i_19__1_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I3_O)        0.374    10.601 r  L_reg/L_35aa7753_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.752    11.352    L_reg/L_35aa7753_remainder0_carry_i_10__1_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I1_O)        0.328    11.680 r  L_reg/L_35aa7753_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.680    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.213 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.213    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.330 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.330    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.569 f  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.114    13.683    L_reg/L_35aa7753_remainder0_3[10]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.301    13.984 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.832    14.816    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124    14.940 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.682    15.622    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.870    16.616    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.150    16.766 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.835    17.601    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.374    17.975 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.067    19.043    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.328    19.371 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.334    19.705    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.212 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.212    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.326 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.326    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.548 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.149    21.696    L_reg/L_35aa7753_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X50Y32         LUT5 (Prop_lut5_I2_O)        0.299    21.995 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.461    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X50Y32         LUT5 (Prop_lut5_I0_O)        0.124    22.585 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.858    23.443    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_0
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.150    23.593 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.856    24.449    L_reg/i__carry_i_13__3_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I1_O)        0.355    24.804 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.817    25.621    L_reg/i__carry_i_18__3_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.124    25.745 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.947    26.691    L_reg/i__carry_i_13__3_n_0
    SLICE_X52Y30         LUT3 (Prop_lut3_I1_O)        0.153    26.844 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.005    27.850    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.331    28.181 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.181    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.731 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.731    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.845 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.845    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.959 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.959    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.181 f  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.004    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.299    30.303 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.805    31.108    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.966    32.199    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.124    32.323 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.667    32.990    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124    33.114 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.012    34.126    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X54Y32         LUT4 (Prop_lut4_I2_O)        0.146    34.272 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.606    37.878    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    41.640 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.640    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.314ns  (logic 10.841ns (29.854%)  route 25.473ns (70.146%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=5 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.710     7.376    L_reg/M_sm_pac[9]
    SLICE_X62Y16         LUT3 (Prop_lut3_I1_O)        0.124     7.500 r  L_reg/L_35aa7753_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.901     8.401    L_reg/L_35aa7753_remainder0_carry_i_21_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.525 f  L_reg/L_35aa7753_remainder0_carry_i_17/O
                         net (fo=4, routed)           1.308     9.833    L_reg/L_35aa7753_remainder0_carry_i_17_n_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.124     9.957 f  L_reg/L_35aa7753_remainder0_carry_i_19/O
                         net (fo=2, routed)           1.031    10.988    L_reg/L_35aa7753_remainder0_carry_i_19_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.112 r  L_reg/L_35aa7753_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.805    11.917    L_reg/L_35aa7753_remainder0_carry_i_10_n_0
    SLICE_X61Y15         LUT4 (Prop_lut4_I1_O)        0.124    12.041 r  L_reg/L_35aa7753_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.041    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.621 r  aseg_driver/decimal_renderer/L_35aa7753_remainder0_carry/O[2]
                         net (fo=1, routed)           0.943    13.564    L_reg/L_35aa7753_remainder0[2]
    SLICE_X62Y15         LUT4 (Prop_lut4_I1_O)        0.330    13.894 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.209    15.103    L_reg/i__carry_i_13__0_n_0
    SLICE_X64Y13         LUT2 (Prop_lut2_I0_O)        0.326    15.429 f  L_reg/i__carry__1_i_11/O
                         net (fo=3, routed)           0.951    16.380    L_reg/i__carry__1_i_11_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.124    16.504 r  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.816    17.320    L_reg/i__carry__0_i_19_n_0
    SLICE_X61Y13         LUT3 (Prop_lut3_I1_O)        0.152    17.472 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.698    18.169    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y13         LUT4 (Prop_lut4_I3_O)        0.332    18.501 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.807    19.308    L_reg/i__carry__0_i_11_n_0
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.124    19.432 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.950    20.383    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X63Y12         LUT6 (Prop_lut6_I2_O)        0.124    20.507 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.507    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.905 r  aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.905    aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.239 r  aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.819    22.057    L_reg/L_35aa7753_remainder0_inferred__1/i__carry__2[1]
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.303    22.360 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.313    22.674    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y11         LUT5 (Prop_lut5_I0_O)        0.124    22.798 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.362    24.160    aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I0_O)        0.150    24.310 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.875    25.185    L_reg/i__carry_i_13_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I1_O)        0.332    25.517 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.489    26.007    L_reg/i__carry_i_18_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.124    26.131 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.742    26.872    L_reg/i__carry_i_13_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.150    27.022 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.831    27.853    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y9          LUT5 (Prop_lut5_I0_O)        0.326    28.179 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.179    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.729 r  aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.729    aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.843 r  aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.843    aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.177 f  aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.825    30.002    aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X61Y11         LUT6 (Prop_lut6_I3_O)        0.303    30.305 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.580    30.885    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I1_O)        0.124    31.009 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.010    32.019    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124    32.143 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.813    32.956    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I5_O)        0.124    33.080 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.039    34.119    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.124    34.243 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.647    37.890    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.463 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.463    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.303ns  (logic 11.868ns (32.690%)  route 24.435ns (67.310%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.974     7.643    L_reg/M_sm_timer[9]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.152     7.795 r  L_reg/L_35aa7753_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.672     8.467    L_reg/L_35aa7753_remainder0_carry_i_26__1_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.326     8.793 f  L_reg/L_35aa7753_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.600     9.393    L_reg/L_35aa7753_remainder0_carry_i_13__1_n_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.150     9.543 f  L_reg/L_35aa7753_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    10.227    L_reg/L_35aa7753_remainder0_carry_i_19__1_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I3_O)        0.374    10.601 r  L_reg/L_35aa7753_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.752    11.352    L_reg/L_35aa7753_remainder0_carry_i_10__1_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I1_O)        0.328    11.680 r  L_reg/L_35aa7753_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.680    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.213 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.213    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.330 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.330    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.569 f  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.114    13.683    L_reg/L_35aa7753_remainder0_3[10]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.301    13.984 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.832    14.816    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124    14.940 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.682    15.622    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.870    16.616    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.150    16.766 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.835    17.601    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.374    17.975 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.067    19.043    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.328    19.371 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.334    19.705    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.212 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.212    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.326 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.326    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.548 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.149    21.696    L_reg/L_35aa7753_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X50Y32         LUT5 (Prop_lut5_I2_O)        0.299    21.995 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.461    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X50Y32         LUT5 (Prop_lut5_I0_O)        0.124    22.585 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.858    23.443    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_0
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.150    23.593 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.856    24.449    L_reg/i__carry_i_13__3_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I1_O)        0.355    24.804 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.817    25.621    L_reg/i__carry_i_18__3_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.124    25.745 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.947    26.691    L_reg/i__carry_i_13__3_n_0
    SLICE_X52Y30         LUT3 (Prop_lut3_I1_O)        0.153    26.844 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.005    27.850    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.331    28.181 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.181    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.731 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.731    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.845 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.845    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.959 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.959    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.181 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.004    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.299    30.303 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.805    31.108    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.232 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.966    32.199    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.124    32.323 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.820    33.143    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I4_O)        0.124    33.267 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.878    34.146    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X54Y32         LUT4 (Prop_lut4_I1_O)        0.124    34.270 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.628    37.898    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.453 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.453    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.249ns  (logic 11.865ns (32.733%)  route 24.384ns (67.267%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=6 LUT4=2 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.974     7.643    L_reg/M_sm_timer[9]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.152     7.795 r  L_reg/L_35aa7753_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.672     8.467    L_reg/L_35aa7753_remainder0_carry_i_26__1_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.326     8.793 f  L_reg/L_35aa7753_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.600     9.393    L_reg/L_35aa7753_remainder0_carry_i_13__1_n_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.150     9.543 f  L_reg/L_35aa7753_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    10.227    L_reg/L_35aa7753_remainder0_carry_i_19__1_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I3_O)        0.374    10.601 r  L_reg/L_35aa7753_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.752    11.352    L_reg/L_35aa7753_remainder0_carry_i_10__1_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I1_O)        0.328    11.680 r  L_reg/L_35aa7753_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.680    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.213 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.213    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.330 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.330    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.569 f  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.114    13.683    L_reg/L_35aa7753_remainder0_3[10]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.301    13.984 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.832    14.816    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124    14.940 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.682    15.622    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.870    16.616    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.150    16.766 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.835    17.601    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.374    17.975 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.067    19.043    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.328    19.371 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.334    19.705    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.212 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.212    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.326 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.326    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.548 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.149    21.696    L_reg/L_35aa7753_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X50Y32         LUT5 (Prop_lut5_I2_O)        0.299    21.995 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.461    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X50Y32         LUT5 (Prop_lut5_I0_O)        0.124    22.585 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.858    23.443    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_0
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.150    23.593 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.856    24.449    L_reg/i__carry_i_13__3_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I1_O)        0.355    24.804 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.817    25.621    L_reg/i__carry_i_18__3_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.124    25.745 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.947    26.691    L_reg/i__carry_i_13__3_n_0
    SLICE_X52Y30         LUT3 (Prop_lut3_I1_O)        0.153    26.844 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.005    27.850    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.331    28.181 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.181    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.731 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.731    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.845 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.845    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.959 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.959    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.181 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.004    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.299    30.303 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.805    31.108    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.232 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.966    32.199    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.124    32.323 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.820    33.143    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I4_O)        0.124    33.267 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.887    34.155    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X54Y32         LUT3 (Prop_lut3_I1_O)        0.124    34.279 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.568    37.846    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.400 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.400    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.177ns  (logic 10.836ns (29.953%)  route 25.341ns (70.047%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=4 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.710     7.376    L_reg/M_sm_pac[9]
    SLICE_X62Y16         LUT3 (Prop_lut3_I1_O)        0.124     7.500 r  L_reg/L_35aa7753_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.901     8.401    L_reg/L_35aa7753_remainder0_carry_i_21_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.525 f  L_reg/L_35aa7753_remainder0_carry_i_17/O
                         net (fo=4, routed)           1.308     9.833    L_reg/L_35aa7753_remainder0_carry_i_17_n_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.124     9.957 f  L_reg/L_35aa7753_remainder0_carry_i_19/O
                         net (fo=2, routed)           1.031    10.988    L_reg/L_35aa7753_remainder0_carry_i_19_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.112 r  L_reg/L_35aa7753_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.805    11.917    L_reg/L_35aa7753_remainder0_carry_i_10_n_0
    SLICE_X61Y15         LUT4 (Prop_lut4_I1_O)        0.124    12.041 r  L_reg/L_35aa7753_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.041    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.621 r  aseg_driver/decimal_renderer/L_35aa7753_remainder0_carry/O[2]
                         net (fo=1, routed)           0.943    13.564    L_reg/L_35aa7753_remainder0[2]
    SLICE_X62Y15         LUT4 (Prop_lut4_I1_O)        0.330    13.894 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.209    15.103    L_reg/i__carry_i_13__0_n_0
    SLICE_X64Y13         LUT2 (Prop_lut2_I0_O)        0.326    15.429 f  L_reg/i__carry__1_i_11/O
                         net (fo=3, routed)           0.951    16.380    L_reg/i__carry__1_i_11_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.124    16.504 r  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.816    17.320    L_reg/i__carry__0_i_19_n_0
    SLICE_X61Y13         LUT3 (Prop_lut3_I1_O)        0.152    17.472 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.698    18.169    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y13         LUT4 (Prop_lut4_I3_O)        0.332    18.501 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.807    19.308    L_reg/i__carry__0_i_11_n_0
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.124    19.432 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.950    20.383    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X63Y12         LUT6 (Prop_lut6_I2_O)        0.124    20.507 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.507    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.905 r  aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.905    aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.239 r  aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.819    22.057    L_reg/L_35aa7753_remainder0_inferred__1/i__carry__2[1]
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.303    22.360 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.313    22.674    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y11         LUT5 (Prop_lut5_I0_O)        0.124    22.798 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.362    24.160    aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I0_O)        0.150    24.310 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.875    25.185    L_reg/i__carry_i_13_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I1_O)        0.332    25.517 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.489    26.007    L_reg/i__carry_i_18_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.124    26.131 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.742    26.872    L_reg/i__carry_i_13_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.150    27.022 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.831    27.853    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y9          LUT5 (Prop_lut5_I0_O)        0.326    28.179 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.179    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.729 r  aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.729    aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.843 r  aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.843    aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.177 r  aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.825    30.002    aseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X61Y11         LUT6 (Prop_lut6_I3_O)        0.303    30.305 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.580    30.885    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I1_O)        0.124    31.009 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.010    32.019    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124    32.143 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.813    32.956    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I5_O)        0.124    33.080 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.036    34.116    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y10         LUT4 (Prop_lut4_I3_O)        0.124    34.240 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.518    37.758    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.326 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.326    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.999ns  (logic 11.856ns (32.935%)  route 24.142ns (67.065%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.974     7.643    L_reg/M_sm_timer[9]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.152     7.795 r  L_reg/L_35aa7753_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.672     8.467    L_reg/L_35aa7753_remainder0_carry_i_26__1_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.326     8.793 f  L_reg/L_35aa7753_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.600     9.393    L_reg/L_35aa7753_remainder0_carry_i_13__1_n_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.150     9.543 f  L_reg/L_35aa7753_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    10.227    L_reg/L_35aa7753_remainder0_carry_i_19__1_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I3_O)        0.374    10.601 r  L_reg/L_35aa7753_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.752    11.352    L_reg/L_35aa7753_remainder0_carry_i_10__1_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I1_O)        0.328    11.680 r  L_reg/L_35aa7753_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.680    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.213 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.213    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.330 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.330    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.569 f  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.114    13.683    L_reg/L_35aa7753_remainder0_3[10]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.301    13.984 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.832    14.816    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124    14.940 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.682    15.622    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.870    16.616    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.150    16.766 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.835    17.601    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.374    17.975 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.067    19.043    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.328    19.371 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.334    19.705    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.212 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.212    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.326 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.326    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.548 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.149    21.696    L_reg/L_35aa7753_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X50Y32         LUT5 (Prop_lut5_I2_O)        0.299    21.995 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.461    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X50Y32         LUT5 (Prop_lut5_I0_O)        0.124    22.585 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.858    23.443    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_0
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.150    23.593 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.856    24.449    L_reg/i__carry_i_13__3_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I1_O)        0.355    24.804 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.817    25.621    L_reg/i__carry_i_18__3_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.124    25.745 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.947    26.691    L_reg/i__carry_i_13__3_n_0
    SLICE_X52Y30         LUT3 (Prop_lut3_I1_O)        0.153    26.844 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.005    27.850    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.331    28.181 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.181    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.731 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.731    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.845 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.845    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.959 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.959    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.181 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.004    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.299    30.303 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.805    31.108    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.232 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.966    32.199    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.124    32.323 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.820    33.143    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I4_O)        0.124    33.267 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.814    34.081    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X54Y32         LUT4 (Prop_lut4_I2_O)        0.124    34.205 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.400    37.605    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.149 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.149    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.967ns  (logic 12.095ns (33.629%)  route 23.872ns (66.371%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.974     7.643    L_reg/M_sm_timer[9]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.152     7.795 r  L_reg/L_35aa7753_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.672     8.467    L_reg/L_35aa7753_remainder0_carry_i_26__1_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.326     8.793 f  L_reg/L_35aa7753_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.600     9.393    L_reg/L_35aa7753_remainder0_carry_i_13__1_n_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.150     9.543 f  L_reg/L_35aa7753_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    10.227    L_reg/L_35aa7753_remainder0_carry_i_19__1_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I3_O)        0.374    10.601 r  L_reg/L_35aa7753_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.752    11.352    L_reg/L_35aa7753_remainder0_carry_i_10__1_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I1_O)        0.328    11.680 r  L_reg/L_35aa7753_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.680    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.213 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.213    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.330 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.330    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.569 f  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.114    13.683    L_reg/L_35aa7753_remainder0_3[10]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.301    13.984 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.832    14.816    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124    14.940 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.682    15.622    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.870    16.616    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.150    16.766 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.835    17.601    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.374    17.975 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.067    19.043    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.328    19.371 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.334    19.705    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.212 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.212    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.326 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.326    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.548 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.149    21.696    L_reg/L_35aa7753_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X50Y32         LUT5 (Prop_lut5_I2_O)        0.299    21.995 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.461    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X50Y32         LUT5 (Prop_lut5_I0_O)        0.124    22.585 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.858    23.443    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_0
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.150    23.593 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.856    24.449    L_reg/i__carry_i_13__3_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I1_O)        0.355    24.804 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.817    25.621    L_reg/i__carry_i_18__3_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.124    25.745 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.947    26.691    L_reg/i__carry_i_13__3_n_0
    SLICE_X52Y30         LUT3 (Prop_lut3_I1_O)        0.153    26.844 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.005    27.850    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.331    28.181 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.181    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.731 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.731    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.845 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.845    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.959 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.959    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.181 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.004    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.299    30.303 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.805    31.108    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.232 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.966    32.199    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.124    32.323 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.820    33.143    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I4_O)        0.124    33.267 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.878    34.146    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X54Y32         LUT4 (Prop_lut4_I1_O)        0.153    34.299 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.065    37.363    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    41.118 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.118    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.951ns  (logic 11.863ns (32.997%)  route 24.088ns (67.003%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.974     7.643    L_reg/M_sm_timer[9]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.152     7.795 r  L_reg/L_35aa7753_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.672     8.467    L_reg/L_35aa7753_remainder0_carry_i_26__1_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.326     8.793 f  L_reg/L_35aa7753_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.600     9.393    L_reg/L_35aa7753_remainder0_carry_i_13__1_n_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.150     9.543 f  L_reg/L_35aa7753_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    10.227    L_reg/L_35aa7753_remainder0_carry_i_19__1_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I3_O)        0.374    10.601 r  L_reg/L_35aa7753_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.752    11.352    L_reg/L_35aa7753_remainder0_carry_i_10__1_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I1_O)        0.328    11.680 r  L_reg/L_35aa7753_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.680    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.213 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.213    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.330 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.330    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__0_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.569 f  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.114    13.683    L_reg/L_35aa7753_remainder0_3[10]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.301    13.984 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.832    14.816    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124    14.940 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.682    15.622    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.870    16.616    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.150    16.766 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.835    17.601    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.374    17.975 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.067    19.043    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.328    19.371 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.334    19.705    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.212 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.212    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.326 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.326    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.548 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.149    21.696    L_reg/L_35aa7753_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X50Y32         LUT5 (Prop_lut5_I2_O)        0.299    21.995 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.461    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X50Y32         LUT5 (Prop_lut5_I0_O)        0.124    22.585 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.858    23.443    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__0/i__carry__0_0
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.150    23.593 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.856    24.449    L_reg/i__carry_i_13__3_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I1_O)        0.355    24.804 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.817    25.621    L_reg/i__carry_i_18__3_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.124    25.745 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.947    26.691    L_reg/i__carry_i_13__3_n_0
    SLICE_X52Y30         LUT3 (Prop_lut3_I1_O)        0.153    26.844 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.005    27.850    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.331    28.181 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.181    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.731 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.731    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.845 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.845    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.959 r  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.959    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.181 f  timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.004    timerseg_driver/decimal_renderer/L_35aa7753_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.299    30.303 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.805    31.108    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.966    32.199    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.124    32.323 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.667    32.990    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124    33.114 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.012    34.126    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X54Y32         LUT4 (Prop_lut4_I3_O)        0.124    34.250 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.301    37.551    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.101 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.101    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.360ns (75.226%)  route 0.448ns (24.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.539    display/clk
    SLICE_X63Y46         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=5, routed)           0.448     2.128    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.347 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.347    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.350ns (73.719%)  route 0.481ns (26.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.539    display/clk
    SLICE_X63Y43         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.481     2.161    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.369 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.369    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.386ns (74.858%)  route 0.465ns (25.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.539    display/clk
    SLICE_X65Y46         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=4, routed)           0.465     2.145    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.390 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.390    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.369ns (71.767%)  route 0.538ns (28.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.539    display/clk
    SLICE_X65Y46         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=6, routed)           0.538     2.218    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.446 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.446    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.373ns (70.085%)  route 0.586ns (29.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.596     1.540    display/clk
    SLICE_X62Y47         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=12, routed)          0.586     2.267    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.499 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.499    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.413ns (71.787%)  route 0.555ns (28.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.539    display/clk
    SLICE_X63Y46         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.128     1.667 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=7, routed)           0.555     2.222    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.285     3.507 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.507    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 1.424ns (71.972%)  route 0.555ns (28.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.539    display/clk
    SLICE_X65Y46         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.128     1.667 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=5, routed)           0.555     2.221    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.296     3.517 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.517    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.406ns (70.535%)  route 0.587ns (29.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.539    display/clk
    SLICE_X64Y45         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.587     2.290    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.532 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.532    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.433ns (58.859%)  route 1.002ns (41.141%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.586     1.530    bseg_driver/ctr/clk
    SLICE_X63Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.657     2.328    bseg_driver/ctr/S[0]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.045     2.373 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.345     2.717    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.965 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.965    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.477ns (60.209%)  route 0.976ns (39.791%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.586     1.530    bseg_driver/ctr/clk
    SLICE_X63Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.671 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.327     1.997    L_reg/M_ctr_value_0[1]
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.045     2.042 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.115     2.157    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.045     2.202 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.535     2.737    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         1.246     3.982 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.982    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.334ns  (logic 1.643ns (30.798%)  route 3.691ns (69.202%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.599     4.118    reset_cond/butt_reset_IBUF
    SLICE_X53Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.242 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.092     5.334    reset_cond/M_reset_cond_in
    SLICE_X56Y29         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.442     4.847    reset_cond/clk
    SLICE_X56Y29         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.334ns  (logic 1.643ns (30.798%)  route 3.691ns (69.202%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.599     4.118    reset_cond/butt_reset_IBUF
    SLICE_X53Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.242 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.092     5.334    reset_cond/M_reset_cond_in
    SLICE_X56Y29         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.442     4.847    reset_cond/clk
    SLICE_X56Y29         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.032ns  (logic 1.643ns (32.651%)  route 3.389ns (67.349%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.599     4.118    reset_cond/butt_reset_IBUF
    SLICE_X53Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.242 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.789     5.032    reset_cond/M_reset_cond_in
    SLICE_X54Y27         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.438     4.843    reset_cond/clk
    SLICE_X54Y27         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.773ns  (logic 1.643ns (34.422%)  route 3.130ns (65.578%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.599     4.118    reset_cond/butt_reset_IBUF
    SLICE_X53Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.242 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.530     4.773    reset_cond/M_reset_cond_in
    SLICE_X51Y25         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.435     4.840    reset_cond/clk
    SLICE_X51Y25         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_689524553[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.224ns  (logic 1.630ns (38.600%)  route 2.593ns (61.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.593     4.100    forLoop_idx_0_689524553[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.224 r  forLoop_idx_0_689524553[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.224    forLoop_idx_0_689524553[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X30Y5          FDRE                                         r  forLoop_idx_0_689524553[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445     4.850    forLoop_idx_0_689524553[0].cond_butt_dirs/sync/clk
    SLICE_X30Y5          FDRE                                         r  forLoop_idx_0_689524553[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2053853904[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.210ns  (logic 1.640ns (38.960%)  route 2.570ns (61.040%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.570     4.086    forLoop_idx_0_2053853904[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.210 r  forLoop_idx_0_2053853904[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.210    forLoop_idx_0_2053853904[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X34Y2          FDRE                                         r  forLoop_idx_0_2053853904[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445     4.850    forLoop_idx_0_2053853904[0].cond_butt_sel_desel/sync/clk
    SLICE_X34Y2          FDRE                                         r  forLoop_idx_0_2053853904[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.203ns  (logic 1.641ns (39.050%)  route 2.562ns (60.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.562     4.079    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.203 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.203    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445     4.850    cond_butt_next_play/sync/clk
    SLICE_X30Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_689524553[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.658ns (40.494%)  route 2.437ns (59.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.437     3.971    forLoop_idx_0_689524553[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.095 r  forLoop_idx_0_689524553[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.095    forLoop_idx_0_689524553[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X30Y5          FDRE                                         r  forLoop_idx_0_689524553[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445     4.850    forLoop_idx_0_689524553[2].cond_butt_dirs/sync/clk
    SLICE_X30Y5          FDRE                                         r  forLoop_idx_0_689524553[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_689524553[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.735ns  (logic 1.653ns (44.255%)  route 2.082ns (55.745%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.082     3.611    forLoop_idx_0_689524553[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.735 r  forLoop_idx_0_689524553[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.735    forLoop_idx_0_689524553[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y15         FDRE                                         r  forLoop_idx_0_689524553[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.441     4.846    forLoop_idx_0_689524553[3].cond_butt_dirs/sync/clk
    SLICE_X28Y15         FDRE                                         r  forLoop_idx_0_689524553[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.675ns  (logic 1.474ns (40.105%)  route 2.201ns (59.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.201     3.675    butt_cond/sync/D[0]
    SLICE_X65Y49         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.520     4.925    butt_cond/sync/clk
    SLICE_X65Y49         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2053853904[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.327ns (28.677%)  route 0.813ns (71.323%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.813     1.095    forLoop_idx_0_2053853904[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.140 r  forLoop_idx_0_2053853904[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.140    forLoop_idx_0_2053853904[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y15         FDRE                                         r  forLoop_idx_0_2053853904[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.827     2.017    forLoop_idx_0_2053853904[1].cond_butt_sel_desel/sync/clk
    SLICE_X28Y15         FDRE                                         r  forLoop_idx_0_2053853904[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.242ns (20.857%)  route 0.917ns (79.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           0.917     1.159    butt_cond/sync/D[0]
    SLICE_X65Y49         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.867     2.057    butt_cond/sync/clk
    SLICE_X65Y49         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_689524553[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.313ns (25.935%)  route 0.893ns (74.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.893     1.161    forLoop_idx_0_689524553[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.206 r  forLoop_idx_0_689524553[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.206    forLoop_idx_0_689524553[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_689524553[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    forLoop_idx_0_689524553[1].cond_butt_dirs/sync/clk
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_689524553[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_689524553[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.341ns (26.618%)  route 0.941ns (73.382%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.941     1.238    forLoop_idx_0_689524553[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.283 r  forLoop_idx_0_689524553[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.283    forLoop_idx_0_689524553[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y15         FDRE                                         r  forLoop_idx_0_689524553[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.827     2.017    forLoop_idx_0_689524553[3].cond_butt_dirs/sync/clk
    SLICE_X28Y15         FDRE                                         r  forLoop_idx_0_689524553[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_689524553[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.428ns  (logic 0.347ns (24.283%)  route 1.081ns (75.717%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.081     1.383    forLoop_idx_0_689524553[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.428 r  forLoop_idx_0_689524553[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.428    forLoop_idx_0_689524553[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X30Y5          FDRE                                         r  forLoop_idx_0_689524553[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    forLoop_idx_0_689524553[2].cond_butt_dirs/sync/clk
    SLICE_X30Y5          FDRE                                         r  forLoop_idx_0_689524553[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_689524553[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.446ns  (logic 0.319ns (22.050%)  route 1.127ns (77.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.127     1.401    forLoop_idx_0_689524553[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.446 r  forLoop_idx_0_689524553[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.446    forLoop_idx_0_689524553[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X30Y5          FDRE                                         r  forLoop_idx_0_689524553[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    forLoop_idx_0_689524553[0].cond_butt_dirs/sync/clk
    SLICE_X30Y5          FDRE                                         r  forLoop_idx_0_689524553[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.463ns  (logic 0.330ns (22.552%)  route 1.133ns (77.448%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.133     1.418    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.463 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.463    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    cond_butt_next_play/sync/clk
    SLICE_X30Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2053853904[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.329ns (22.395%)  route 1.139ns (77.605%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.139     1.422    forLoop_idx_0_2053853904[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.467 r  forLoop_idx_0_2053853904[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.467    forLoop_idx_0_2053853904[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X34Y2          FDRE                                         r  forLoop_idx_0_2053853904[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    forLoop_idx_0_2053853904[0].cond_butt_sel_desel/sync/clk
    SLICE_X34Y2          FDRE                                         r  forLoop_idx_0_2053853904[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.331ns (19.579%)  route 1.361ns (80.421%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.187     1.474    reset_cond/butt_reset_IBUF
    SLICE_X53Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.519 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.173     1.692    reset_cond/M_reset_cond_in
    SLICE_X51Y25         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.821     2.011    reset_cond/clk
    SLICE_X51Y25         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.331ns (18.174%)  route 1.492ns (81.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.187     1.474    reset_cond/butt_reset_IBUF
    SLICE_X53Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.519 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.304     1.823    reset_cond/M_reset_cond_in
    SLICE_X54Y27         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.824     2.014    reset_cond/clk
    SLICE_X54Y27         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





