#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 25 16:04:18 2020
# Process ID: 1544
# Current directory: C:/Users/Admin/Desktop/HWproject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17020 C:\Users\Admin\Desktop\HWproject\Lab6.xpr
# Log file: C:/Users/Admin/Desktop/HWproject/vivado.log
# Journal file: C:/Users/Admin/Desktop/HWproject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Admin/Desktop/HWproject/Lab6.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/narin/Documents/Project/Nigga-undertale' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Admin/Desktop/HWproject/Lab6.ip_user_files', nor could it be found using path 'C:/Users/narin/Documents/Project/Nigga-undertale/Lab6.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v w ]
add_files C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v
update_compile_order -fileset sources_1
file mkdir C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v w ]
add_files -fileset sim_1 C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v
update_compile_order -fileset sim_1
set_property top testPlayer [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testPlayer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testPlayer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Player
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testPlayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testPlayer_behav xil_defaultlib.testPlayer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Player
Compiling module xil_defaultlib.testPlayer
Compiling module xil_defaultlib.glbl
Built simulation snapshot testPlayer_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim/xsim.dir/testPlayer_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 25 16:06:22 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testPlayer_behav -key {Behavioral:sim_1:Functional:testPlayer} -tclbatch {testPlayer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testPlayer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testPlayer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 954.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testPlayer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testPlayer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Player
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'HP' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ATK' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testPlayer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testPlayer_behav xil_defaultlib.testPlayer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Player
Compiling module xil_defaultlib.testPlayer
Compiling module xil_defaultlib.glbl
Built simulation snapshot testPlayer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testPlayer_behav -key {Behavioral:sim_1:Functional:testPlayer} -tclbatch {testPlayer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testPlayer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testPlayer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testPlayer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testPlayer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Player
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'HP' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ATK' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testPlayer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testPlayer_behav xil_defaultlib.testPlayer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Player
Compiling module xil_defaultlib.testPlayer
Compiling module xil_defaultlib.glbl
Built simulation snapshot testPlayer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testPlayer_behav -key {Behavioral:sim_1:Functional:testPlayer} -tclbatch {testPlayer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testPlayer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testPlayer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testPlayer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testPlayer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Player
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'HP' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ATK' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testPlayer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testPlayer_behav xil_defaultlib.testPlayer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Player
Compiling module xil_defaultlib.testPlayer
Compiling module xil_defaultlib.glbl
Built simulation snapshot testPlayer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testPlayer_behav -key {Behavioral:sim_1:Functional:testPlayer} -tclbatch {testPlayer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testPlayer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testPlayer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testPlayer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testPlayer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Player
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'HP' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ATK' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testPlayer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testPlayer_behav xil_defaultlib.testPlayer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Player
Compiling module xil_defaultlib.testPlayer
Compiling module xil_defaultlib.glbl
Built simulation snapshot testPlayer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testPlayer_behav -key {Behavioral:sim_1:Functional:testPlayer} -tclbatch {testPlayer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testPlayer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testPlayer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testPlayer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testPlayer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Player
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'HP' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ATK' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testPlayer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testPlayer_behav xil_defaultlib.testPlayer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Player
Compiling module xil_defaultlib.testPlayer
Compiling module xil_defaultlib.glbl
Built simulation snapshot testPlayer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testPlayer_behav -key {Behavioral:sim_1:Functional:testPlayer} -tclbatch {testPlayer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testPlayer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testPlayer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testPlayer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testPlayer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Player
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isDeath' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'HP' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ATK' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testPlayer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testPlayer_behav xil_defaultlib.testPlayer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Player
Compiling module xil_defaultlib.testPlayer
Compiling module xil_defaultlib.glbl
Built simulation snapshot testPlayer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testPlayer_behav -key {Behavioral:sim_1:Functional:testPlayer} -tclbatch {testPlayer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testPlayer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testPlayer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1291.625 ; gain = 0.000
add_bp {C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v} 46
add_bp {C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v} 45
remove_bps -file {C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v} -line 46
remove_bps -file {C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v} -line 45
add_bp {C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v} 45
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testPlayer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testPlayer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Player
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isDeath' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'HP' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ATK' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testPlayer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testPlayer_behav xil_defaultlib.testPlayer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Player
Compiling module xil_defaultlib.testPlayer
Compiling module xil_defaultlib.glbl
Built simulation snapshot testPlayer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testPlayer_behav -key {Behavioral:sim_1:Functional:testPlayer} -tclbatch {testPlayer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testPlayer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 20 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testPlayer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
remove_bps -file {C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v} -line 45
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testPlayer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testPlayer_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testPlayer_behav xil_defaultlib.testPlayer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testPlayer_behav -key {Behavioral:sim_1:Functional:testPlayer} -tclbatch {testPlayer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testPlayer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testPlayer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testPlayer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testPlayer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Player
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isDeath' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'HP' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ATK' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testPlayer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testPlayer_behav xil_defaultlib.testPlayer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Player
Compiling module xil_defaultlib.testPlayer
Compiling module xil_defaultlib.glbl
Built simulation snapshot testPlayer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testPlayer_behav -key {Behavioral:sim_1:Functional:testPlayer} -tclbatch {testPlayer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testPlayer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 320 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testPlayer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testPlayer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testPlayer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Player
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isDeath' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'HP' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ATK' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testPlayer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testPlayer_behav xil_defaultlib.testPlayer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Player
Compiling module xil_defaultlib.testPlayer
Compiling module xil_defaultlib.glbl
Built simulation snapshot testPlayer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testPlayer_behav -key {Behavioral:sim_1:Functional:testPlayer} -tclbatch {testPlayer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testPlayer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 320 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testPlayer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testPlayer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testPlayer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Player
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isDeath' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'HP' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ATK' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testPlayer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testPlayer_behav xil_defaultlib.testPlayer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Player
Compiling module xil_defaultlib.testPlayer
Compiling module xil_defaultlib.glbl
Built simulation snapshot testPlayer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testPlayer_behav -key {Behavioral:sim_1:Functional:testPlayer} -tclbatch {testPlayer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testPlayer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testPlayer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testPlayer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testPlayer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Player
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isDeath' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'HP' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ATK' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testPlayer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testPlayer_behav xil_defaultlib.testPlayer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Player
Compiling module xil_defaultlib.testPlayer
Compiling module xil_defaultlib.glbl
Built simulation snapshot testPlayer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testPlayer_behav -key {Behavioral:sim_1:Functional:testPlayer} -tclbatch {testPlayer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testPlayer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testPlayer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testPlayer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testPlayer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Player
WARNING: [VRFC 10-3676] redeclaration of ansi port 'position' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'isDeath' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'HP' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ATK' is not allowed [C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sources_1/new/Player.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testPlayer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9900bfed6f4d56848f6f27e092299b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testPlayer_behav xil_defaultlib.testPlayer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Player
Compiling module xil_defaultlib.testPlayer
Compiling module xil_defaultlib.glbl
Built simulation snapshot testPlayer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/HWproject/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testPlayer_behav -key {Behavioral:sim_1:Functional:testPlayer} -tclbatch {testPlayer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testPlayer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "C:/Users/Admin/Desktop/HWproject/Lab6.srcs/sim_1/new/testPlayer.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testPlayer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 26 11:24:56 2020...
