<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DBGBVR&lt;n&gt;_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">DBGBVR&lt;n&gt;_EL1, Debug Breakpoint Value Registers, n =
      0 - 15</h1><p>The DBGBVR&lt;n&gt;_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Holds a virtual address, or a VMID and/or a context ID, for use in breakpoint matching. Forms breakpoint n together with control register <a href="ext-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>.</p>
      <h2>Configuration</h2><p>External register DBGBVR&lt;n&gt;_EL1 bits [63:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1[63:0]
            </a>.
          </p><p>External register DBGBVR&lt;n&gt;_EL1 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;[31:0]
            </a>.
          </p><p>External register DBGBVR&lt;n&gt;_EL1 bits [63:32]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-dbgbxvrn.html">DBGBXVR&lt;n&gt;[31:0]
            </a>.
          </p><p>DBGBVR&lt;n&gt;_EL1 is in the Core power domain.
      RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values. These apply only on a Cold reset. The register is not affected by a Warm reset and is not affected by an External debug reset.</p>
        <p>If breakpoint n is not implemented then accesses to this register are:</p>

      
        <ul>
<li><span class="arm-defined-word">RES0</span> when IsCorePowered() &amp;&amp; !DoubleLockStatus() &amp;&amp; !OSLockStatus() &amp;&amp; AllowExternalDebugAccess().
</li><li>A <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> choice of <span class="arm-defined-word">RES0</span> or ERROR otherwise.
</li></ul>
      <h2>Attributes</h2>
        <p>How this register is interpreted depends on the value of <a href="ext-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>.BT.</p>

      
        <ul>
<li>When <a href="ext-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>.BT is <span class="binarynumber">0b0x0x</span>, this register holds a virtual address.
</li><li>When <a href="ext-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>.BT is <span class="binarynumber">0b001x</span>, <span class="binarynumber">0b011x</span>, or <span class="binarynumber">0b110x</span>, this register holds a Context ID.
</li><li>When <a href="ext-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>.BT is <span class="binarynumber">0b100x</span>, this register holds a VMID.
</li><li>When <a href="ext-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>.BT is <span class="binarynumber">0b101x</span>, this register holds a VMID and a Context ID.
</li><li>When <a href="ext-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>.BT is <span class="binarynumber">0b111x</span>, this register holds two Context ID values.
</li></ul>

      
        <p>For other values of <a href="ext-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>.BT, this register is <span class="arm-defined-word">RES0</span>.</p>
      <h2>Field descriptions</h2><p>The DBGBVR&lt;n&gt;_EL1 bit assignments are:</p><h3>When DBGBCR&lt;n&gt;_EL1.BT == 0b0x0x:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="11"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b0x0x_RESS14:4_63">RESS[14:4]</a></td><td class="lr" colspan="4"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b0x0x_VA52:49_52">VA[52:49]</a></td><td class="lr" colspan="17"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b0x0x_VA48:2_48">VA[48:2]</a></td></tr><tr class="firstrow"><td class="lr" colspan="30"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b0x0x_VA48:2_48">VA[48:2]</a></td><td class="lr" colspan="2"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b0x0x_0_1">RES0</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b0x0x_RESS14:4_63">RESS[14:4], bits [63:53]
                  </h4>
          
  <p>Reserved, Sign extended. Software must treat this field as <span class="arm-defined-word">RES0</span> if the most significant bit of VA is 0 or <span class="arm-defined-word">RES0</span>, and as <span class="arm-defined-word">RES1</span> if the most significant bit of VA is 1.</p>
<p>Hardware always ignores the value of these bits and it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether:</p>
<ul>
<li>The bits are hardwired to a copy of the most significant bit of VA, meaning writes to these bits are ignored, and reads to the bits always return the hardwired value.
</li><li>The value in those bits can be written, and reads will return the last value written. The value held in those bits is ignored by hardware.
</li></ul>

        <h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b0x0x_VA52:49_52">VA[52:49], bits [52:49]
                  <div style="font-size:smaller;"><br />When ARMv8.2-LVA is implemented:
                </div></h4>
          
  <p>Extension to VA[48:2]. See VA[48:2] for more details.</p>

        <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b0x0x_RESS3:0_52"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
          
  <p>Extension to RESS[14:4]. See RESS[14:4] for more details.</p>

        <h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b0x0x_VA48:2_48">VA[48:2], bits [48:2]
                  </h4>
          
  <p>If the address is being matched in an AArch64 stage 1 translation regime:</p>
<ul>
<li>This field contains bits[48:2] of the address for comparison.
</li><li>When <span class="xref">ARMv8.2-LVA</span> is implemented, VA[52:49] forms the upper part of the address value. Otherwise, VA[52:49] are RESS.
</li></ul>
<p>If the address is being matched in an AArch32 stage 1 translation regime, the first 20 bits of this field are <span class="arm-defined-word">RES0</span>, and the rest of the field contains bits[31:2] of the address for comparison.</p>

        <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b0x0x_0_1">
                Bits [1:0]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <div class="text_after_fields">
    
  

    </div><h3>When DBGBCR&lt;n&gt;_EL1.BT == 0b001x:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b001x_0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b001x_ContextID_31">ContextID</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b001x_0_63">
                Bits [63:32]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b001x_ContextID_31">ContextID, bits [31:0]
                  </h4>
          
  <p>Context ID value for comparison.</p>
<p>The value is compared against <a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL2</a> when <span class="xref">ARMv8.1-VHE</span> is implemented, EL2 is using AArch64, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 1, and either:</p>
<ul>
<li>The PE is executing at EL2.
</li><li><a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, the PE is executing at EL0, and EL2 is enabled in the current Security state.
</li></ul>
<p>Otherwise, the value is compared against <a href="AArch32-contextidr.html">CONTEXTIDR</a> when the PE is executing at AArch32, or <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a> when the PE is executing at AArch64.</p>

        <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><h3>When DBGBCR&lt;n&gt;_EL1.BT == 0b011x:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b011x_0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b011x_ContextID_31">ContextID</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b011x_0_63">
                Bits [63:32]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b011x_ContextID_31">ContextID, bits [31:0]
                  <div style="font-size:smaller;"><br />When ARMv8.1-VHE is implemented:
                </div></h4>
          
  <p>Context ID value for comparison against <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a>.</p>

        <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b011x_0_31"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <div class="text_after_fields">
    
  

    </div><h3>When DBGBCR&lt;n&gt;_EL1.BT == 0b100x and HaveEL(EL2):</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b100xandHaveEL(EL2)_0_63">RES0</a></td><td class="lr" colspan="8"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b100xandHaveEL(EL2)_VMID15:8_47">VMID[15:8]</a></td><td class="lr" colspan="8"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b100xandHaveEL(EL2)_VMID7:0_39">VMID[7:0]</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b100xandHaveEL(EL2)_0_31">RES0</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b100xandHaveEL(EL2)_0_63">
                Bits [63:48]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b100xandHaveEL(EL2)_VMID15:8_47">VMID[15:8], bits [47:40]
                  <div style="font-size:smaller;"><br />When ARMv8.1-VHE is implemented:
                </div></h4>
          
  <p>Extension to VMID[7:0]. See VMID[7:0] for more details.</p>

        <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b100xandHaveEL(EL2)_0_47"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b100xandHaveEL(EL2)_VMID7:0_39">VMID[7:0], bits [39:32]
                  </h4>
          
  <p>VMID value for comparison.</p>
<p>The VMID is 8 bits in the following cases.</p>
<ul>
<li>EL2 is using AArch32.
</li><li><span class="xref">ARMv8.1-VMID16</span> is not implemented.
</li></ul>
<p>When <span class="xref">ARMv8.1-VMID16</span> is implemented and EL2 is using AArch64, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the VMID is 8 bits or 16 bits.</p>
<p>VMID[15:8] is <span class="arm-defined-word">RES0</span> if any of the following applies:</p>
<ul>
<li>The implementation has an 8-bit VMID.
</li><li><a href="AArch64-vtcr_el2.html">VTCR_EL2</a>.VS has a value of 0.
</li><li>EL2 is using AArch32.
</li></ul>

        <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b100xandHaveEL(EL2)_0_31">
                Bits [31:0]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <div class="text_after_fields">
    
  

    </div><h3>When DBGBCR&lt;n&gt;_EL1.BT == 0b101x and HaveEL(EL2):</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b101xandHaveEL(EL2)_0_63">RES0</a></td><td class="lr" colspan="8"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b101xandHaveEL(EL2)_VMID15:8_47">VMID[15:8]</a></td><td class="lr" colspan="8"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b101xandHaveEL(EL2)_VMID7:0_39">VMID[7:0]</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b101xandHaveEL(EL2)_ContextID_31">ContextID</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b101xandHaveEL(EL2)_0_63">
                Bits [63:48]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b101xandHaveEL(EL2)_VMID15:8_47">VMID[15:8], bits [47:40]
                  <div style="font-size:smaller;"><br />When ARMv8.1-VMID16 is implemented:
                </div></h4>
          
  <p>Extension to VMID[7:0]. See VMID[7:0] for more details.</p>

        <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b101xandHaveEL(EL2)_0_47"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b101xandHaveEL(EL2)_VMID7:0_39">VMID[7:0], bits [39:32]
                  </h4>
          
  <p>VMID value for comparison.</p>
<p>The VMID is 8 bits in the following cases.</p>
<ul>
<li>EL2 is using AArch32.
</li><li><span class="xref">ARMv8.1-VMID16</span> is not implemented.
</li></ul>
<p>When <span class="xref">ARMv8.1-VMID16</span> is implemented and EL2 is using AArch64, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the VMID is 8 bits or 16 bits.</p>
<p>VMID[15:8] is <span class="arm-defined-word">RES0</span> if any of the following applies:</p>
<ul>
<li>The implementation has an 8-bit VMID.
</li><li><a href="AArch64-vtcr_el2.html">VTCR_EL2</a>.VS has a value of 0.
</li><li>EL2 is using AArch32.
</li></ul>

        <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b101xandHaveEL(EL2)_ContextID_31">ContextID, bits [31:0]
                  </h4>
          
  <p>Context ID value for comparison against <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a>.</p>

        <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><h3>When DBGBCR&lt;n&gt;_EL1.BT == 0b110x and HaveEL(EL2):</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b110xandHaveEL(EL2)_ContextID2_63">ContextID2</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b110xandHaveEL(EL2)_0_31">RES0</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b110xandHaveEL(EL2)_ContextID2_63">ContextID2, bits [63:32]
                  <div style="font-size:smaller;"><br />When ARMv8.1-VHE is implemented:
                </div></h4>
          
  <p>Context ID value for comparison against <a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL2</a>.</p>

        <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b110xandHaveEL(EL2)_0_63"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b110xandHaveEL(EL2)_0_31">
                Bits [31:0]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <div class="text_after_fields">
    
  

    </div><h3>When DBGBCR&lt;n&gt;_EL1.BT == 0b111x and HaveEL(EL2):</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b111xandHaveEL(EL2)_ContextID2_63">ContextID2</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenDBGBCR&lt;n&gt;_EL1.BT0b111xandHaveEL(EL2)_ContextID_31">ContextID</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b111xandHaveEL(EL2)_ContextID2_63">ContextID2, bits [63:32]
                  <div style="font-size:smaller;"><br />When ARMv8.1-VHE is implemented:
                </div></h4>
          
  <p>Context ID value for comparison against <a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL2</a>.</p>

        <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b111xandHaveEL(EL2)_0_63"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b111xandHaveEL(EL2)_ContextID_31">ContextID, bits [31:0]
                  <div style="font-size:smaller;"><br />When ARMv8.1-VHE is implemented:
                </div></h4>
          
  <p>Context ID value for comparison against <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a>.</p>

        <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenDBGBCR&lt;n&gt;_EL1.BT0b111xandHaveEL(EL2)_0_31"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <div class="text_after_fields">
    
  

    </div><h2>Accessing the DBGBVR&lt;n&gt;_EL1</h2>
        <div class="note"><span class="note-header">Note</span><p>SoftwareLockStatus() depends on the type of access attempted and AllowExternalDebugAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.</p></div>
      <h4>DBGBVR&lt;n&gt;_EL1 can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th><th>Range</th></tr><tr><td>Debug</td><td><span class="hexnumber">0x400</span> + 16n</td><td>DBGBVR&lt;n&gt;_EL1</td><td>63:0</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalDebugAccess() and SoftwareLockStatus()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalDebugAccess() and !SoftwareLockStatus()
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>Otherwise 
            accesses to this register generate an error response.
          </li></ul><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
