<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog>
        <logs message="@E [HLS-70] Synthesizability check failed." projectName="matrixmul_prj" solutionName="solution6" date="2015-09-28T06:22:59.269-0700"/>
        <logs message="@E [SYNCHK-91] Port 'res' (matrixmul.cpp:48) of function 'matrixmul' cannot be set to a FIFO &#xA;               as it has both write (matrixmul.cpp:60:13) and read (matrixmul.cpp:60:13) operations." projectName="matrixmul_prj" solutionName="solution6" date="2015-09-28T06:22:59.254-0700"/>
        <logs message="@E [HLS-70] Synthesizability check failed." projectName="matrixmul_prj" solutionName="solution5" date="2015-09-28T06:11:27.694-0700"/>
        <logs message="@E [SYNCHK-91] Port 'res' (matrixmul.cpp:48) of function 'matrixmul' cannot be set to a FIFO &#xA;               as it has both write (matrixmul.cpp:60:13) and read (matrixmul.cpp:60:13) operations." projectName="matrixmul_prj" solutionName="solution5" date="2015-09-28T06:11:27.670-0700"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="@W [XFORM-505] Ignored pipeline directive for loop 'Product' (matrixmul.cpp:59) because its parent loop or function is pipelined." projectName="matrixmul_prj" solutionName="solution4" date="2015-09-28T06:05:23.814-0700" type="Warning"/>
        <logs message="@W [SCHED-69] Unable to schedule 'load' operation ('a_load_1', matrixmul.cpp:60) on array 'a' due to limited memory ports." projectName="matrixmul_prj" solutionName="solution3" date="2015-09-28T05:51:34.947-0700" type="Warning"/>
        <logs message="@W [XFORM-505] Ignored pipeline directive for loop 'Product' (matrixmul.cpp:59) because its parent loop or function is pipelined." projectName="matrixmul_prj" solutionName="solution3" date="2015-09-28T05:51:34.553-0700" type="Warning"/>
        <logs message="@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)&#xA;   between 'store' operation (matrixmul.cpp:60) of variable 'tmp_8' on array 'res' and 'load' operation ('res_load', matrixmul.cpp:60) on array 'res'." projectName="matrixmul_prj" solutionName="solution2" date="2015-09-28T05:34:59.930-0700" type="Warning"/>
        <logs message="@W [XFORM-542] Cannot flatten a loop nest 'Col' (matrixmul.cpp:56:40) in function 'matrixmul' : &#xA;               the outer loop is not a perfect loop." projectName="matrixmul_prj" solutionName="solution2" date="2015-09-28T05:34:59.775-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
