module top_module (
	input in,
	input [3:0] state,
	output reg [3:0] next_state,
	output out
);

always @(*) begin
    // State A: next_state[0]
    // State B: next_state[1]
    // State C: next_state[2]
    // State D: next_state[3]
    
    next_state[0] = (state[0] & ~in) | (state[2] & ~in);
    next_state[1] = (state[0] & in) | (state[1] & in) | (state[3] & in);
    next_state[2] = (state[1] & ~in) | (state[3] & ~in);
    next_state[3] = (state[2] & in);
end

assign out = state[3];

endmodule
