

================================================================
== Vitis HLS Report for 'AXI_zeros'
================================================================
* Date:           Mon Jun 10 18:42:53 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        AXI_zeros
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.552 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.590 us|  2.590 us|  260|  260|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_stream  |      257|      257|         3|          1|          1|   256|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     87|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     56|    -|
|Register         |        -|    -|      50|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      50|    143|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln9_fu_117_p2          |         +|   0|  0|  39|          32|           9|
    |j_1_fu_99_p2               |         +|   0|  0|  14|           9|           1|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln9_fu_105_p2         |      icmp|   0|  0|  11|           9|          10|
    |tmp_last_V_fu_111_p2       |      icmp|   0|  0|  11|           9|           8|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  87|          66|          35|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |j_reg_84                 |   9|          2|    9|         18|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  56|         12|   13|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |counter                         |  32|   0|   32|          0|
    |icmp_ln9_reg_141                |   1|   0|    1|          0|
    |icmp_ln9_reg_141_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_reg_84                        |   9|   0|    9|          0|
    |tmp_last_V_reg_145              |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  50|   0|   50|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|            AXI_zeros|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|            AXI_zeros|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|            AXI_zeros|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|            AXI_zeros|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|            AXI_zeros|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|            AXI_zeros|  return value|
|in_zeros           |   in|   64|     ap_none|             in_zeros|        scalar|
|out_stream_TDATA   |  out|   64|        axis|  out_stream_V_data_V|       pointer|
|out_stream_TVALID  |  out|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TREADY  |   in|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TLAST   |  out|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TKEEP   |  out|    8|        axis|  out_stream_V_keep_V|       pointer|
|out_stream_TSTRB   |  out|    8|        axis|  out_stream_V_strb_V|       pointer|
+-------------------+-----+-----+------------+---------------------+--------------+

