// Seed: 1509996573
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  always id_5 = 1;
  wor id_6 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output wor id_2,
    input tri0 id_3,
    input uwire id_4,
    input wor id_5,
    output supply1 id_6,
    input wand id_7,
    input wand id_8,
    input supply0 id_9,
    input tri1 id_10,
    output wor id_11,
    input supply0 id_12,
    input supply1 id_13
    , id_18,
    output wire id_14,
    input supply1 id_15,
    input supply0 id_16
);
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
  wire id_19, id_20, id_21, id_22;
  assign id_6 = 1;
  wor id_23 = 1;
endmodule
