<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREJTAGDEBUG</name><vendor>Actel</vendor><library>DirectCore</library><version>3.0.4</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.v</name><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="1"><name>rtl\vlog\test\corejtagdebug_host_emulator.v</name><logicalName>COREJTAGDEBUG_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="2"><name>rtl\vlog\test\corejtagdebug_jtag_tap.v</name><logicalName>COREJTAGDEBUG_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="3"><name>rtl\vlog\test\corejtagdebug_testbench.v</name><logicalName>COREJTAGDEBUG_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><ModuleUnderTest>COREJTAGDEBUG_TESTBENCH</ModuleUnderTest><SimulationTime>-all</SimulationTime></vendorExtensions></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="4"><name>mti\corejtagdebug_wave.do</name><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="5"><name>rtl\vlog\core\corejtagdebug.v</name><logicalName>COREJTAGDEBUG_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="6"><name>rtl\vlog\core\corejtagdebug_uj_jtag.v</name><logicalName>COREJTAGDEBUG_LIB</logicalName><userFileType>Verilog</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>