/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE3_MME_QM_ARC_DUP_ENG_REGS_H_
#define ASIC_REG_DCORE3_MME_QM_ARC_DUP_ENG_REGS_H_

/*
 *****************************************
 *   DCORE3_MME_QM_ARC_DUP_ENG
 *   (Prototype: ARC_DUP_ENG)
 *****************************************
 */

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_0 0x46C9000

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_1 0x46C9004

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_2 0x46C9008

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_3 0x46C900C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_4 0x46C9010

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_5 0x46C9014

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_6 0x46C9018

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_7 0x46C901C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_8 0x46C9020

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_9 0x46C9024

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_10 0x46C9028

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_11 0x46C902C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_12 0x46C9030

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_13 0x46C9034

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_14 0x46C9038

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_15 0x46C903C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_16 0x46C9040

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_17 0x46C9044

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_18 0x46C9048

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_19 0x46C904C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_20 0x46C9050

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_21 0x46C9054

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_22 0x46C9058

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_23 0x46C905C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_24 0x46C9060

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_MME_ENG_ADDR_0 0x46C9064

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_MME_ENG_ADDR_1 0x46C9068

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_MME_ENG_ADDR_2 0x46C906C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_MME_ENG_ADDR_3 0x46C9070

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_0 0x46C9074

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_1 0x46C9078

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_2 0x46C907C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_3 0x46C9080

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_4 0x46C9084

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_5 0x46C9088

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_6 0x46C908C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_7 0x46C9090

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_8 0x46C9094

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_9 0x46C9098

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_10 0x46C909C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_11 0x46C90A0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_12 0x46C90A4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_13 0x46C90A8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_14 0x46C90AC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_15 0x46C90B0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_16 0x46C90B4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_17 0x46C90B8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_18 0x46C90BC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_19 0x46C90C0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_20 0x46C90C4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_21 0x46C90C8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_22 0x46C90CC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_ADDR_23 0x46C90D0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_EDMA_ENG_ADDR_0 0x46C90D4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_EDMA_ENG_ADDR_1 0x46C90D8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_EDMA_ENG_ADDR_2 0x46C90DC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_EDMA_ENG_ADDR_3 0x46C90E0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_EDMA_ENG_ADDR_4 0x46C90E4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_EDMA_ENG_ADDR_5 0x46C90E8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_EDMA_ENG_ADDR_6 0x46C90EC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_EDMA_ENG_ADDR_7 0x46C90F0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_PDMA_ENG_ADDR_0 0x46C90F4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_PDMA_ENG_ADDR_1 0x46C90F8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_ROT_ENG_ADDR_0 0x46C90FC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_ROT_ENG_ADDR_1 0x46C9100

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_0 0x46C9104

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_1 0x46C9108

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_2 0x46C910C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_3 0x46C9110

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_4 0x46C9114

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_5 0x46C9118

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_6 0x46C911C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_7 0x46C9120

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_8 0x46C9124

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_9 0x46C9128

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_10 0x46C912C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_11 0x46C9130

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_12 0x46C9134

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_13 0x46C9138

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_14 0x46C913C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_ADDR_15 0x46C9140

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_MASK 0x46C9200

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_MME_ENG_MASK 0x46C9204

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_EDMA_ENG_MASK 0x46C9208

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_PDMA_ENG_MASK 0x46C920C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_ROT_ENG_MASK 0x46C9210

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_RSVD_ENG_MASK 0x46C9214

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_MASK_0 0x46C9218

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_MASK_1 0x46C921C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_MASK_2 0x46C9220

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_MASK_3 0x46C9224

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_MASK_4 0x46C9228

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_MASK_5 0x46C922C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_MASK_6 0x46C9230

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_NIC_ENG_MASK_7 0x46C9234

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_0 0x46C9238

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_1 0x46C923C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_2 0x46C9240

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_3 0x46C9244

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_4 0x46C9248

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_5 0x46C924C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_6 0x46C9250

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_7 0x46C9254

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_8 0x46C9258

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_9 0x46C925C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_10 0x46C9260

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_11 0x46C9264

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_12 0x46C9268

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_0_13 0x46C926C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_1_0 0x46C9288

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_1_1 0x46C928C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_1_2 0x46C9290

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_1_3 0x46C9294

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_1_4 0x46C9298

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_1_5 0x46C929C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_2_0 0x46C92A0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_2_1 0x46C92A4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_2_2 0x46C92A8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_2_3 0x46C92AC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_2_4 0x46C92B0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_2_5 0x46C92B4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_3_0 0x46C92B8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_3_1 0x46C92BC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_3_2 0x46C92C0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_3_3 0x46C92C4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_3_4 0x46C92C8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_TRANS_DATA_Q_3_5 0x46C92CC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_GENERAL_CFG 0x46C92D0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_BP_CFG 0x46C92D4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_0 0x46C92D8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_1 0x46C92DC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_2 0x46C92E0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_3 0x46C92E4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_4 0x46C92E8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_5 0x46C92EC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_6 0x46C92F0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_7 0x46C92F4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_8 0x46C92F8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_9 0x46C92FC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_10 0x46C9300

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_11 0x46C9304

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_12 0x46C9308

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_GRP_ENG_ADDR_OFFSET_13 0x46C930C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_DBG_IN_GRP_TRANS_0 0x46C94A0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_DBG_IN_GRP_TRANS_1 0x46C94A4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_DBG_IN_GRP_TRANS_2 0x46C94A8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_DBG_STS 0x46C94AC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_DUP_DBG_OUT_RQ_CNT 0x46C94B0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_0 0x46C94B4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_1 0x46C94B8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_2 0x46C94BC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_3 0x46C94C0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_4 0x46C94C4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_5 0x46C94C8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_6 0x46C94CC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_7 0x46C94D0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_8 0x46C94D4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_9 0x46C94D8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_10 0x46C94DC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_11 0x46C94E0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_12 0x46C94E4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_13 0x46C94E8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_14 0x46C94EC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_15 0x46C94F0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_16 0x46C94F4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_17 0x46C94F8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_18 0x46C94FC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_19 0x46C9500

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_20 0x46C9504

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_21 0x46C9508

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_22 0x46C950C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_23 0x46C9510

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_24 0x46C9514

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_25 0x46C9518

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_26 0x46C951C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_27 0x46C9520

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_28 0x46C9524

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_29 0x46C9528

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_30 0x46C952C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_31 0x46C9530

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_32 0x46C9534

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_33 0x46C9538

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_34 0x46C953C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_35 0x46C9540

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_36 0x46C9544

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_37 0x46C9548

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_38 0x46C954C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_39 0x46C9550

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_40 0x46C9554

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_41 0x46C9558

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_42 0x46C955C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_43 0x46C9560

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_44 0x46C9564

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_45 0x46C9568

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_46 0x46C956C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_47 0x46C9570

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_48 0x46C9574

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_49 0x46C9578

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_50 0x46C957C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_51 0x46C9580

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_52 0x46C9584

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_53 0x46C9588

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_54 0x46C958C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_55 0x46C9590

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_56 0x46C9594

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_57 0x46C9598

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_58 0x46C959C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_59 0x46C95A0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_60 0x46C95A4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_61 0x46C95A8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_62 0x46C95AC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CONTEXT_ID_63 0x46C95B0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_0 0x46C95B4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_1 0x46C95B8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_2 0x46C95BC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_3 0x46C95C0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_4 0x46C95C4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_5 0x46C95C8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_6 0x46C95CC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_7 0x46C95D0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_8 0x46C95D4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_9 0x46C95D8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_10 0x46C95DC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_11 0x46C95E0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_12 0x46C95E4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_13 0x46C95E8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_14 0x46C95EC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_15 0x46C95F0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_16 0x46C95F4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_17 0x46C95F8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_18 0x46C95FC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_19 0x46C9600

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_20 0x46C9604

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_21 0x46C9608

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_22 0x46C960C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_23 0x46C9610

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_24 0x46C9614

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_25 0x46C9618

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_26 0x46C961C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_27 0x46C9620

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_28 0x46C9624

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_29 0x46C9628

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_30 0x46C962C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_31 0x46C9630

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_32 0x46C9634

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_33 0x46C9638

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_34 0x46C963C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_35 0x46C9640

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_36 0x46C9644

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_37 0x46C9648

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_38 0x46C964C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_39 0x46C9650

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_40 0x46C9654

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_41 0x46C9658

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_42 0x46C965C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_43 0x46C9660

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_44 0x46C9664

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_45 0x46C9668

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_46 0x46C966C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_47 0x46C9670

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_48 0x46C9674

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_49 0x46C9678

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_50 0x46C967C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_51 0x46C9680

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_52 0x46C9684

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_53 0x46C9688

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_54 0x46C968C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_55 0x46C9690

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_56 0x46C9694

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_57 0x46C9698

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_58 0x46C969C

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_59 0x46C96A0

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_60 0x46C96A4

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_61 0x46C96A8

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_62 0x46C96AC

#define mmDCORE3_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_63 0x46C96B0

#endif /* ASIC_REG_DCORE3_MME_QM_ARC_DUP_ENG_REGS_H_ */
