{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674123766225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674123766225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 19 04:22:46 2023 " "Processing started: Thu Jan 19 04:22:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674123766225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123766225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123766225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674123766440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorsito.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorsito.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisorsito-Behavioral " "Found design unit 1: Divisorsito-Behavioral" {  } { { "Divisorsito.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/Divisorsito.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771096 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisorsito " "Found entity 1: Divisorsito" {  } { { "Divisorsito.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/Divisorsito.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uapro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uapro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uapro-Beahvioral " "Found design unit 1: uapro-Beahvioral" {  } { { "uapro.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/uapro.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771097 ""} { "Info" "ISGN_ENTITY_NAME" "1 uapro " "Found entity 1: uapro" {  } { { "uapro.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/uapro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tablero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tablero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tablero-bhr " "Found design unit 1: tablero-bhr" {  } { { "tablero.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/tablero.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771098 ""} { "Info" "ISGN_ENTITY_NAME" "1 tablero " "Found entity 1: tablero" {  } { { "tablero.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/tablero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negativop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file negativop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negativoP-Behavioral " "Found design unit 1: negativoP-Behavioral" {  } { { "negativoP.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/negativoP.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771100 ""} { "Info" "ISGN_ENTITY_NAME" "1 negativoP " "Found entity 1: negativoP" {  } { { "negativoP.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/negativoP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multP-Behavioral " "Found design unit 1: multP-Behavioral" {  } { { "multP.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/multP.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771101 ""} { "Info" "ISGN_ENTITY_NAME" "1 multP " "Found entity 1: multP" {  } { { "multP.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/multP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move.vhd 2 1 " "Found 2 design units, including 1 entities, in source file move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOVE-bhr " "Found design unit 1: MOVE-bhr" {  } { { "MOVE.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/MOVE.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771102 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOVE " "Found entity 1: MOVE" {  } { { "MOVE.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/MOVE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrizrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrizrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrizRGB-bhr " "Found design unit 1: matrizRGB-bhr" {  } { { "matrizRGB.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/matrizRGB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771104 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrizRGB " "Found entity 1: matrizRGB" {  } { { "matrizRGB.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/matrizRGB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logicas-ArqLogicas " "Found design unit 1: Logicas-ArqLogicas" {  } { { "Logicas.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/Logicas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771105 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logicas " "Found entity 1: Logicas" {  } { { "Logicas.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/Logicas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-fAdd " "Found design unit 1: fullAdder-fAdd" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/fullAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771106 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulla10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulla10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullA10b-fa10b " "Found design unit 1: fullA10b-fa10b" {  } { { "fullA10b.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/fullA10b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771107 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullA10b " "Found entity 1: fullA10b" {  } { { "fullA10b.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/fullA10b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frecuencia_5Hz-Contador " "Found design unit 1: frecuencia_5Hz-Contador" {  } { { "divisor.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/divisor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771108 ""} { "Info" "ISGN_ENTITY_NAME" "1 frecuencia_5Hz " "Found entity 1: frecuencia_5Hz" {  } { { "divisor.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_dir-bhr " "Found design unit 1: debounce_dir-bhr" {  } { { "debounce_dir.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/debounce_dir.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771109 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_dir " "Found entity 1: debounce_dir" {  } { { "debounce_dir.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/debounce_dir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-bhr " "Found design unit 1: datapath-bhr" {  } { { "datapath.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771111 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-bhr " "Found design unit 1: controlador-bhr" {  } { { "controlador.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/controlador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771112 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/controlador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador16-Behavioral " "Found design unit 1: comparador16-Behavioral" {  } { { "comparador16.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/comparador16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771113 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador16 " "Found entity 1: comparador16" {  } { { "comparador16.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/comparador16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compara1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compara1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compara1-Behavioral " "Found design unit 1: compara1-Behavioral" {  } { { "compara1.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/compara1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771114 ""} { "Info" "ISGN_ENTITY_NAME" "1 compara1 " "Found entity 1: compara1" {  } { { "compara1.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/compara1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrelshifters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelShifters-shifters " "Found design unit 1: barrelShifters-shifters" {  } { { "barrelShifters.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/barrelShifters.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771115 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelShifters " "Found entity 1: barrelShifters" {  } { { "barrelShifters.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/barrelShifters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-bhr " "Found design unit 1: ALU-bhr" {  } { { "ALU.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771116 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.bdf" "" { Schematic "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674123771154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrizRGB matrizRGB:inst2 " "Elaborating entity \"matrizRGB\" for hierarchy \"matrizRGB:inst2\"" {  } { { "final.bdf" "inst2" { Schematic "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 120 744 952 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123771155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOVE matrizRGB:inst2\|MOVE:sal " "Elaborating entity \"MOVE\" for hierarchy \"matrizRGB:inst2\|MOVE:sal\"" {  } { { "matrizRGB.vhd" "sal" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/matrizRGB.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123771157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tablero matrizRGB:inst2\|tablero:tablero1 " "Elaborating entity \"tablero\" for hierarchy \"matrizRGB:inst2\|tablero:tablero1\"" {  } { { "matrizRGB.vhd" "tablero1" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/matrizRGB.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123771162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:inst " "Elaborating entity \"datapath\" for hierarchy \"datapath:inst\"" {  } { { "final.bdf" "inst" { Schematic "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 152 400 576 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123771163 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zflag datapath.vhd(34) " "Verilog HDL or VHDL warning at datapath.vhd(34): object \"zflag\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674123771165 "|final|datapath:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ovflag datapath.vhd(34) " "Verilog HDL or VHDL warning at datapath.vhd(34): object \"ovflag\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674123771165 "|final|datapath:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cflag datapath.vhd(34) " "Verilog HDL or VHDL warning at datapath.vhd(34): object \"cflag\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674123771165 "|final|datapath:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "posPlayer1 datapath.vhd(41) " "VHDL Signal Declaration warning at datapath.vhd(41): used explicit default value for signal \"posPlayer1\" because signal was never assigned a value" {  } { { "datapath.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1674123771165 "|final|datapath:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "posPlayer2 datapath.vhd(42) " "VHDL Signal Declaration warning at datapath.vhd(42): used explicit default value for signal \"posPlayer2\" because signal was never assigned a value" {  } { { "datapath.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1674123771165 "|final|datapath:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pushed datapath.vhd(44) " "VHDL Signal Declaration warning at datapath.vhd(44): used explicit default value for signal \"pushed\" because signal was never assigned a value" {  } { { "datapath.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1674123771165 "|final|datapath:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:inst\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"datapath:inst\|ALU:alu1\"" {  } { { "datapath.vhd" "alu1" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123771194 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sel_aux_2 ALU.vhd(18) " "VHDL Signal Declaration warning at ALU.vhd(18): used explicit default value for signal \"sel_aux_2\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1674123771194 "|final|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gtt_aux ALU.vhd(104) " "VHDL Process Statement warning at ALU.vhd(104): signal \"gtt_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674123771194 "|final|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "eqq_aux ALU.vhd(104) " "VHDL Process Statement warning at ALU.vhd(104): signal \"eqq_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674123771194 "|final|datapath:inst|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ltt_aux ALU.vhd(104) " "VHDL Process Statement warning at ALU.vhd(104): signal \"ltt_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674123771194 "|final|datapath:inst|ALU:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uapro datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica " "Elaborating entity \"uapro\" for hierarchy \"datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\"" {  } { { "ALU.vhd" "unidad_aritmetica" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123771195 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "auxC4 uapro.vhd(31) " "VHDL Signal Declaration warning at uapro.vhd(31): used explicit default value for signal \"auxC4\" because signal was never assigned a value" {  } { { "uapro.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/uapro.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1674123771195 "|final|datapath:inst|ALU:alu1|uapro:unidad_aritmetica"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxx uapro.vhd(35) " "Verilog HDL or VHDL warning at uapro.vhd(35): object \"auxx\" assigned a value but never read" {  } { { "uapro.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/uapro.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674123771195 "|final|datapath:inst|ALU:alu1|uapro:unidad_aritmetica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullA10b datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|fullA10b:suma " "Elaborating entity \"fullA10b\" for hierarchy \"datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|fullA10b:suma\"" {  } { { "uapro.vhd" "suma" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/uapro.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123771196 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Si\[15\] fullA10b.vhd(9) " "Using initial value X (don't care) for net \"Si\[15\]\" at fullA10b.vhd(9)" {  } { { "fullA10b.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/fullA10b.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771196 "|final|datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|fullA10b:suma\|fullAdder:s0 " "Elaborating entity \"fullAdder\" for hierarchy \"datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|fullA10b:suma\|fullAdder:s0\"" {  } { { "fullA10b.vhd" "s0" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/fullA10b.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123771197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negativoP datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|fullA10b:suma\|negativoP:negativo " "Elaborating entity \"negativoP\" for hierarchy \"datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|fullA10b:suma\|negativoP:negativo\"" {  } { { "fullA10b.vhd" "negativo" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/fullA10b.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123771200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multP datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|multP:mult " "Elaborating entity \"multP\" for hierarchy \"datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|multP:mult\"" {  } { { "uapro.vhd" "mult" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/uapro.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123771205 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sfmm multP.vhd(19) " "Verilog HDL or VHDL warning at multP.vhd(19): object \"Sfmm\" assigned a value but never read" {  } { { "multP.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/multP.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674123771205 "|final|datapath:inst|ALU:alu1|uapro:unidad_aritmetica|multP:mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisorsito datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|Divisorsito:divi " "Elaborating entity \"Divisorsito\" for hierarchy \"datapath:inst\|ALU:alu1\|uapro:unidad_aritmetica\|Divisorsito:divi\"" {  } { { "uapro.vhd" "divi" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/uapro.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123771236 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Divisorsito.vhd(40) " "VHDL warning at Divisorsito.vhd(40): comparison between unequal length operands always returns FALSE" {  } { { "Divisorsito.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/Divisorsito.vhd" 40 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771236 "|final|datapath:inst|ALU:alu1|uapro:unidad_aritmetica|Divisorsito:divi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aS Divisorsito.vhd(57) " "VHDL Process Statement warning at Divisorsito.vhd(57): signal \"aS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divisorsito.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/Divisorsito.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674123771236 "|final|datapath:inst|ALU:alu1|uapro:unidad_aritmetica|Divisorsito:divi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bS Divisorsito.vhd(57) " "VHDL Process Statement warning at Divisorsito.vhd(57): signal \"bS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divisorsito.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/Divisorsito.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674123771236 "|final|datapath:inst|ALU:alu1|uapro:unidad_aritmetica|Divisorsito:divi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logicas datapath:inst\|ALU:alu1\|Logicas:unidad_logica " "Elaborating entity \"Logicas\" for hierarchy \"datapath:inst\|ALU:alu1\|Logicas:unidad_logica\"" {  } { { "ALU.vhd" "unidad_logica" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123771237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifters datapath:inst\|ALU:alu1\|barrelShifters:barrel_shifters " "Elaborating entity \"barrelShifters\" for hierarchy \"datapath:inst\|ALU:alu1\|barrelShifters:barrel_shifters\"" {  } { { "ALU.vhd" "barrel_shifters" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123771237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador16 datapath:inst\|ALU:alu1\|comparador16:comparador " "Elaborating entity \"comparador16\" for hierarchy \"datapath:inst\|ALU:alu1\|comparador16:comparador\"" {  } { { "ALU.vhd" "comparador" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/ALU.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123771238 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eqs comparador16.vhd(12) " "Verilog HDL or VHDL warning at comparador16.vhd(12): object \"eqs\" assigned a value but never read" {  } { { "comparador16.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/comparador16.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674123771239 "|final|datapath:inst|ALU:alu1|comparador16:comparador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compara1 datapath:inst\|ALU:alu1\|comparador16:comparador\|compara1:comp0 " "Elaborating entity \"compara1\" for hierarchy \"datapath:inst\|ALU:alu1\|comparador16:comparador\|compara1:comp0\"" {  } { { "comparador16.vhd" "comp0" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/comparador16.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123771239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_dir datapath:inst\|debounce_dir:debouncer1 " "Elaborating entity \"debounce_dir\" for hierarchy \"datapath:inst\|debounce_dir:debouncer1\"" {  } { { "datapath.vhd" "debouncer1" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123771243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frecuencia_5Hz frecuencia_5Hz:inst3 " "Elaborating entity \"frecuencia_5Hz\" for hierarchy \"frecuencia_5Hz:inst3\"" {  } { { "final.bdf" "inst3" { Schematic "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 328 232 368 408 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123771243 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datapath:inst\|reggy " "RAM logic \"datapath:inst\|reggy\" is uninferred due to inappropriate RAM size" {  } { { "datapath.vhd" "reggy" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 33 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1674123771556 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datapath:inst\|values " "RAM logic \"datapath:inst\|values\" is uninferred due to inappropriate RAM size" {  } { { "datapath.vhd" "values" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/datapath.vhd" 48 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1674123771556 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1674123771556 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "6 16 0 1 1 " "6 out of 16 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "10 15 " "Addresses ranging from 10 to 15 are not initialized" {  } { { "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/db/final.ram0_datapath_73c4f797.hdl.mif" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/db/final.ram0_datapath_73c4f797.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1674123771556 ""}  } { { "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/db/final.ram0_datapath_73c4f797.hdl.mif" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/db/final.ram0_datapath_73c4f797.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1674123771556 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "matrizRGB:inst2\|MOVE:sal\|Mux4_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"matrizRGB:inst2\|MOVE:sal\|Mux4_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674123771920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674123771920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674123771920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674123771920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674123771920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674123771920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE final.final0.rtl.mif " "Parameter INIT_FILE set to final.final0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674123771920 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674123771920 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1674123771920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrizRGB:inst2\|MOVE:sal\|altsyncram:Mux4_rtl_0 " "Elaborated megafunction instantiation \"matrizRGB:inst2\|MOVE:sal\|altsyncram:Mux4_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123771956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrizRGB:inst2\|MOVE:sal\|altsyncram:Mux4_rtl_0 " "Instantiated megafunction \"matrizRGB:inst2\|MOVE:sal\|altsyncram:Mux4_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674123771956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674123771956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674123771956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674123771956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674123771956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674123771956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE final.final0.rtl.mif " "Parameter \"INIT_FILE\" = \"final.final0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674123771956 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674123771956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_25v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_25v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_25v " "Found entity 1: altsyncram_25v" {  } { { "db/altsyncram_25v.tdf" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/db/altsyncram_25v.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674123771988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123771988 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B\[5\] VCC " "Pin \"B\[5\]\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 192 1008 1184 208 "B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674123772606 "|final|B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] VCC " "Pin \"B\[2\]\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 192 1008 1184 208 "B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674123772606 "|final|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[5\] VCC " "Pin \"G\[5\]\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 176 1008 1184 192 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674123772606 "|final|G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[2\] VCC " "Pin \"G\[2\]\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras/Proyecto_Final/final.bdf" { { 176 1008 1184 192 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674123772606 "|final|G[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1674123772606 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674123772657 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "83 " "83 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674123773530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674123773679 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674123773679 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1293 " "Implemented 1293 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674123773739 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674123773739 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1251 " "Implemented 1251 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674123773739 ""} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1674123773739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674123773739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674123773752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 19 04:22:53 2023 " "Processing ended: Thu Jan 19 04:22:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674123773752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674123773752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674123773752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674123773752 ""}
