###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       134487   # Number of WRITE/WRITEP commands
num_reads_done                 =       484364   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       371239   # Number of read row buffer hits
num_read_cmds                  =       484370   # Number of READ/READP commands
num_writes_done                =       134515   # Number of read requests issued
num_write_row_hits             =       107767   # Number of write row buffer hits
num_act_cmds                   =       140349   # Number of ACT commands
num_pre_cmds                   =       140323   # Number of PRE commands
num_ondemand_pres              =       118832   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9377955   # Cyles of rank active rank.0
rank_active_cycles.1           =      9067080   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       622045   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       932920   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       572936   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6595   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2870   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3372   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          953   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          550   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          814   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1306   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1608   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1821   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        26079   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          310   # Write cmd latency (cycles)
write_latency[40-59]           =          613   # Write cmd latency (cycles)
write_latency[60-79]           =         1129   # Write cmd latency (cycles)
write_latency[80-99]           =         2234   # Write cmd latency (cycles)
write_latency[100-119]         =         3360   # Write cmd latency (cycles)
write_latency[120-139]         =         5138   # Write cmd latency (cycles)
write_latency[140-159]         =         6621   # Write cmd latency (cycles)
write_latency[160-179]         =         6949   # Write cmd latency (cycles)
write_latency[180-199]         =         7060   # Write cmd latency (cycles)
write_latency[200-]            =       101064   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       218767   # Read request latency (cycles)
read_latency[40-59]            =        61427   # Read request latency (cycles)
read_latency[60-79]            =        71539   # Read request latency (cycles)
read_latency[80-99]            =        23426   # Read request latency (cycles)
read_latency[100-119]          =        18194   # Read request latency (cycles)
read_latency[120-139]          =        15336   # Read request latency (cycles)
read_latency[140-159]          =         8352   # Read request latency (cycles)
read_latency[160-179]          =         6549   # Read request latency (cycles)
read_latency[180-199]          =         5171   # Read request latency (cycles)
read_latency[200-]             =        55603   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.71359e+08   # Write energy
read_energy                    =  1.95298e+09   # Read energy
act_energy                     =  3.83995e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.98582e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.47802e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85184e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65786e+09   # Active standby energy rank.1
average_read_latency           =      103.702   # Average read request latency (cycles)
average_interarrival           =      16.1576   # Average request interarrival latency (cycles)
total_energy                   =  1.59691e+10   # Total energy (pJ)
average_power                  =      1596.91   # Average power (mW)
average_bandwidth              =       5.2811   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       163849   # Number of WRITE/WRITEP commands
num_reads_done                 =       524759   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       404459   # Number of read row buffer hits
num_read_cmds                  =       524764   # Number of READ/READP commands
num_writes_done                =       163873   # Number of read requests issued
num_write_row_hits             =       127095   # Number of write row buffer hits
num_act_cmds                   =       157642   # Number of ACT commands
num_pre_cmds                   =       157612   # Number of PRE commands
num_ondemand_pres              =       134142   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9199124   # Cyles of rank active rank.0
rank_active_cycles.1           =      9182315   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       800876   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       817685   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       643965   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5409   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2868   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3357   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          897   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          559   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          792   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1342   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1561   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1885   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        26015   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           14   # Write cmd latency (cycles)
write_latency[20-39]           =          402   # Write cmd latency (cycles)
write_latency[40-59]           =          798   # Write cmd latency (cycles)
write_latency[60-79]           =         1572   # Write cmd latency (cycles)
write_latency[80-99]           =         3200   # Write cmd latency (cycles)
write_latency[100-119]         =         4768   # Write cmd latency (cycles)
write_latency[120-139]         =         7397   # Write cmd latency (cycles)
write_latency[140-159]         =         9073   # Write cmd latency (cycles)
write_latency[160-179]         =         9632   # Write cmd latency (cycles)
write_latency[180-199]         =         9792   # Write cmd latency (cycles)
write_latency[200-]            =       117201   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       216912   # Read request latency (cycles)
read_latency[40-59]            =        70707   # Read request latency (cycles)
read_latency[60-79]            =        80310   # Read request latency (cycles)
read_latency[80-99]            =        28426   # Read request latency (cycles)
read_latency[100-119]          =        21356   # Read request latency (cycles)
read_latency[120-139]          =        17430   # Read request latency (cycles)
read_latency[140-159]          =         9500   # Read request latency (cycles)
read_latency[160-179]          =         7336   # Read request latency (cycles)
read_latency[180-199]          =         6109   # Read request latency (cycles)
read_latency[200-]             =        66672   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.17934e+08   # Write energy
read_energy                    =  2.11585e+09   # Read energy
act_energy                     =  4.31309e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.8442e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.92489e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.74025e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72976e+09   # Active standby energy rank.1
average_read_latency           =      114.263   # Average read request latency (cycles)
average_interarrival           =      14.5212   # Average request interarrival latency (cycles)
total_energy                   =  1.63167e+10   # Total energy (pJ)
average_power                  =      1631.67   # Average power (mW)
average_bandwidth              =      5.87633   # Average bandwidth
