---
content_type: resource
description: Supporting file for a lab assignment on RISC processor design. Test vectors
  for debugging Beta register file circuitry.
file: /courses/6-004-computation-structures-spring-2009/958a9912b7ee0ad0cabd6c44ef70fb17_lab6regfile.jsim
file_type: text/plain
learning_resource_types:
- Tools
license: https://creativecommons.org/licenses/by-nc-sa/4.0/
ocw_type: OCWFile
parent_title: Tools
parent_type: CourseSection
parent_uid: 4a943900-de94-8e8c-5c50-0874d4a8bdcf
resourcetype: Other
title: 'Lab #6: Reg File'
uid: 958a9912-b7ee-0ad0-cabd-6c44ef70fb17
---
Supporting file for a lab assignment on RISC processor design. Test vectors for debugging Beta register file circuitry.