

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Thu Sep 21 12:39:06 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.954|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2727037|  3895165|  2727037|  3895165|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |                     |      Latency      |    Iteration    |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |- Row_Loop           |  2727036|  3895164| 104886 ~ 149814 |          -|          -|    26|    no    |
        | + Col_Loop          |   104884|   149812|   4034 ~ 5762   |          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     4032|     5760|    126 ~ 180    |          -|          -|    32|    no    |
        |   +++ W_Row_Loop    |      123|      177|     41 ~ 59     |          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |       39|       57|     13 ~ 19     |          -|          -|     3|    no    |
        +---------------------+---------+---------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    392|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     414|    950|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    218|    -|
|Register         |        -|      -|     358|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      5|     772|   1560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U1  |cnn_fadd_32ns_32ncud  |        0|      2|  205|  390|    0|
    |cnn_fcmp_32ns_32neOg_U3  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U2  |cnn_fmul_32ns_32ndEe  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  414|  950|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U       |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|   288|   32|     1|         9216|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        2|  0|   0|    0|   320|   64|     2|        10240|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln31_2_fu_441_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln31_7_fu_418_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln31_8_fu_431_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln31_9_fu_451_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln31_fu_356_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln39_6_fu_308_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln39_fu_269_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln9_fu_235_p2      |     +    |      0|  0|  14|          10|           5|
    |c_fu_259_p2            |     +    |      0|  0|  15|           5|           1|
    |f_fu_293_p2            |     +    |      0|  0|  15|           6|           1|
    |r_fu_247_p2            |     +    |      0|  0|  15|           5|           1|
    |wc_fu_408_p2           |     +    |      0|  0|  10|           2|           1|
    |wr_fu_332_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln31_1_fu_386_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln31_fu_350_p2     |     -    |      0|  0|  15|           5|           5|
    |and_ln33_fu_479_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln38_fu_531_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_253_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln15_fu_287_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln19_fu_326_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln22_fu_402_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln27_fu_473_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln33_3_fu_461_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_fu_392_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln38_2_fu_519_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln38_fu_513_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_241_p2     |   icmp   |      0|  0|  11|           5|           4|
    |or_ln27_fu_467_p2      |    or    |      0|  0|   2|           2|           2|
    |or_ln38_fu_525_p2      |    or    |      0|  0|   2|           1|           1|
    |select_ln27_fu_487_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln38_fu_537_p3  |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 392|         172|         155|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  125|         27|    1|         27|
    |c_0_reg_159      |    9|          2|    5|         10|
    |f_0_reg_171      |    9|          2|    6|         12|
    |grp_fu_206_p0    |   15|          3|   32|         96|
    |grp_fu_206_p1    |   15|          3|   32|         96|
    |phi_mul_reg_147  |    9|          2|   10|         20|
    |r_0_reg_135      |    9|          2|    5|         10|
    |w_sum_0_fu_80    |    9|          2|   32|         64|
    |wc_0_reg_195     |    9|          2|    2|          4|
    |wr_0_reg_183     |    9|          2|    2|          4|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  218|         47|  127|        343|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln9_reg_552               |  10|   0|   10|          0|
    |and_ln33_reg_652              |   1|   0|    1|          0|
    |ap_CS_fsm                     |  26|   0|   26|          0|
    |c_0_reg_159                   |   5|   0|    5|          0|
    |c_reg_568                     |   5|   0|    5|          0|
    |conv_1_bias_load_reg_601      |  32|   0|   32|          0|
    |conv_1_weights_0_loa_reg_656  |  32|   0|   32|          0|
    |conv_out_addr_reg_586         |  15|   0|   15|          0|
    |f_0_reg_171                   |   6|   0|    6|          0|
    |f_reg_581                     |   6|   0|    6|          0|
    |icmp_ln27_reg_647             |   1|   0|    1|          0|
    |icmp_ln33_reg_624             |   1|   0|    1|          0|
    |input_0_load_reg_661          |  32|   0|   32|          0|
    |phi_mul_reg_147               |  10|   0|   10|          0|
    |r_0_reg_135                   |   5|   0|    5|          0|
    |r_reg_560                     |   5|   0|    5|          0|
    |reg_219                       |  32|   0|   32|          0|
    |select_ln38_reg_676           |  32|   0|   32|          0|
    |sub_ln31_1_reg_619            |   9|   0|   11|          2|
    |sub_ln31_reg_614              |   5|   0|    5|          0|
    |tmp1_reg_666                  |  32|   0|   32|          0|
    |w_sum_0_fu_80                 |  32|   0|   32|          0|
    |wc_0_reg_195                  |   2|   0|    2|          0|
    |wc_reg_632                    |   2|   0|    2|          0|
    |wr_0_reg_183                  |   2|   0|    2|          0|
    |wr_reg_609                    |   2|   0|    2|          0|
    |zext_ln15_reg_573             |  10|   0|   16|          6|
    |zext_ln39_12_reg_596          |   6|   0|   10|          4|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 358|   0|  370|         12|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_address0   | out |   10|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |   32|  ap_memory |    input_0   |     array    |
|conv_out_address0  | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

