5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd generate8.3.vcd -o generate8.3.cdd -v generate8.3.v
3 0 $root $root NA 0 0
3 0 main main generate8.3.v 1 40
2 1 14 100010 0 1 400 0 0 a
2 2 14 140017 1 0 20004 0 0 1 4 100
2 3 14 100017 1 37 1006 2 1
2 4 15 110012 1 0 20008 0 0 32 64 f055 f055 f055 f055 f055 f055 f055 f055
2 5 15 110012 1 0 20008 0 0 32 64 a544 f00 f00 f00 f00 f00 f00 f00
2 6 15 100012 2 2c 2000a 5 4 32 2 aa aa aa aa aa aa aa aa
2 7 16 100010 0 1 400 0 0 a
2 8 16 140017 1 0 20008 0 0 1 4 1001
2 9 16 100017 1 37 a 8 7
2 10 25 e000e 0 1 400 0 0 c
2 11 25 120015 1 0 20004 0 0 1 4 100
2 12 25 e0015 1 37 1006 11 10
2 13 26 f0010 1 0 20008 0 0 32 64 f055 f055 f055 f055 f055 f055 f055 f055
2 14 26 f0010 1 0 20008 0 0 32 64 a544 f00 f00 f00 f00 f00 f00 f00
2 15 26 e0010 2 2c 2000a 14 13 32 2 aa aa aa aa aa aa aa aa
2 16 27 e000e 0 1 400 0 0 c
2 17 27 120015 1 0 20008 0 0 1 4 1001
2 18 27 e0015 1 37 a 17 16
1 A 0 0 80000 32 1 0 0 0 0 0 0 0 0
1 B 0 0 80000 32 1 0 0 0 0 0 0 0 0
1 C 0 0 80000 32 1 0 0 0 0 0 0 0 0
1 a 0 12 83000c 1 1 102
1 c 0 23 83000a 1 1 102
4 9 0 0
4 6 9 0
4 3 6 6
4 18 0 0
4 15 18 0
4 12 15 15
