Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5d941dd7b3b34ee997ac99594c1eb4fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PwmModule_behav xil_defaultlib.PwmModule -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.pwmmodule
Built simulation snapshot PwmModule_behav
