m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/simulation/modelsim
vadder_32
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1704118451
!i10b 1
!s100 LGEX=5:h6=O>a8TDbBb]H0
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I@`Y6XYbgoQ8RLDNfFgZ[n0
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1696758274
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/adder_32.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/adder_32.sv
!i122 10
L0 1 9
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1704118451.000000
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/adder_32.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/adder_32.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work {+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline}
Z9 tCvgOpt 0
vALUnitHW
R1
Z10 !s110 1704118450
!i10b 1
!s100 iDNFV]_=HnP5eN`j6Jd083
R3
IS`5CTRnKjnekGzfDUKXe=2
R4
S1
R0
w1697340774
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/ALUnitHW.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/ALUnitHW.sv
!i122 1
L0 1 44
R5
r1
!s85 0
31
Z11 !s108 1704118450.000000
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/ALUnitHW.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/ALUnitHW.sv|
!i113 1
R7
R8
R9
n@a@l@unit@h@w
vBranchSel
R1
R2
!i10b 1
!s100 S012K0ED8]?O^li<HOj8Z2
R3
ICb25XcCa94MC4JNA0J`Uf2
R4
S1
R0
w1696872308
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/BranchSel.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/BranchSel.sv
!i122 11
L0 1 19
R5
r1
!s85 0
31
R6
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/BranchSel.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/BranchSel.sv|
!i113 1
R7
R8
R9
n@branch@sel
vDatamemory
R1
R10
!i10b 1
!s100 5IfU509QAYUOQL6oU<5BV1
R3
I9^D6<OfN^lQ`;Pz5Xo8^82
R4
S1
R0
w1704081353
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Datamemory.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Datamemory.sv
!i122 0
Z12 L0 1 38
R5
r1
!s85 0
31
R11
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Datamemory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Datamemory.sv|
!i113 1
R7
R8
R9
n@datamemory
vDatapath
R1
R2
!i10b 1
!s100 QTkZ0M;K_EdS_bMgm<`?k2
R3
I_>biMzhL>Zl7hKW1V;PW=2
R4
S1
R0
w1704113476
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Datapath.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Datapath.sv
!i122 6
L0 1 430
R5
r1
!s85 0
31
R6
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Datapath.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Datapath.sv|
!i113 1
R7
R8
R9
n@datapath
vDatapath_tb
R1
R2
!i10b 1
!s100 kNGSk3Lz9D8TBcm;=ib@03
R3
IAI=So>`67?T7Iind;823I1
R4
S1
R0
w1704113869
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Datapath_tb.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Datapath_tb.sv
!i122 7
Z13 L0 1 59
R5
r1
!s85 0
31
R6
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Datapath_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Datapath_tb.sv|
!i113 1
R7
R8
R9
n@datapath_tb
vDecoder3by3
R1
R2
!i10b 1
!s100 KeLZTzl8O[^SiXWUl:iTW0
R3
I;lCIjnelPGOA?4gnGi`iW3
R4
S1
R0
w1699957237
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Decoder3by3.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Decoder3by3.sv
!i122 9
L0 1 25
R5
r1
!s85 0
31
R6
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Decoder3by3.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Decoder3by3.sv|
!i113 1
R7
R8
R9
n@decoder3by3
vDeMux
R1
R2
!i10b 1
!s100 V>ha0?Y63FBk1T8Z4W0kn0
R3
IoaU=[IMcaDjg[R1mIPKYl2
R4
S1
R0
w1699957232
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/DeMux.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/DeMux.sv
!i122 13
L0 1 11
R5
r1
!s85 0
31
R6
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/DeMux.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/DeMux.sv|
!i113 1
R7
R8
R9
n@de@mux
vEX_MEM
R1
Z14 !s110 1704118452
!i10b 1
!s100 >5hz?VNF^I;H2b2CQn=Xm1
R3
IK[Ad<H9K:4EjQZGZL5aCO3
R4
S1
R0
w1703943832
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/EX_MEM.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/EX_MEM.sv
!i122 16
L0 1 82
R5
r1
!s85 0
31
Z15 !s108 1704118452.000000
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/EX_MEM.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/EX_MEM.sv|
!i113 1
R7
R8
R9
n@e@x_@m@e@m
vforwarding_unit
R1
R14
!i10b 1
!s100 187m=fWT2ZCnek:hdh1jk2
R3
IzI^WVMFl54^PBOf:[k1@32
R4
S1
R0
w1704036014
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/forwarding_unit.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/forwarding_unit.sv
!i122 18
L0 1 30
R5
r1
!s85 0
31
R15
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/forwarding_unit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/forwarding_unit.sv|
!i113 1
R7
R8
R9
vHazardDetectUnit
R1
R14
!i10b 1
!s100 O04T2z8iMfg1=kfk<OWZH2
R3
Idi3l9BVaH^O7R]eFm9ODn1
R4
S1
R0
w1704105629
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/HazardDetectUnit.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/HazardDetectUnit.sv
!i122 20
L0 1 12
R5
r1
!s85 0
31
R15
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/HazardDetectUnit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/HazardDetectUnit.sv|
!i113 1
R7
R8
R9
n@hazard@detect@unit
vID_EX
R1
R14
!i10b 1
!s100 <d7PbUc^GFhTz8YE6TGkC2
R3
IG?gH>Qg1P4BeK^bKZS4VM0
R4
S1
R0
w1703940774
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/ID_EX.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/ID_EX.sv
!i122 15
L0 1 95
R5
r1
!s85 0
31
R15
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/ID_EX.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/ID_EX.sv|
!i113 1
R7
R8
R9
n@i@d_@e@x
vIF_ID
R1
R2
!i10b 1
!s100 d2GjRFR@kAZW_SIhRHOzo0
R3
IKBPCC9<LiI^MW[Y:TOJAQ3
R4
S1
R0
w1704113019
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/IF_ID.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/IF_ID.sv
!i122 14
L0 1 60
R5
r1
!s85 0
31
R6
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/IF_ID.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/IF_ID.sv|
!i113 1
R7
R8
R9
n@i@f_@i@d
vimm_Gen
R1
R2
!i10b 1
!s100 MLF0@KGP:n5XB76NaLBA=1
R3
Im8c0dOPYkT5Ek=Ukz6aQK0
R4
S1
R0
w1696999838
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/imm_Gen.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/imm_Gen.sv
!i122 8
R12
R5
r1
!s85 0
31
R6
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/imm_Gen.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/imm_Gen.sv|
!i113 1
R7
R8
R9
nimm_@gen
vInstructionMemory
R1
R2
!i10b 1
!s100 ^_<>IzhAFTkW7DAU[>zL]3
R3
I_^0NEBSm48dkWJF_Y[OLF2
R4
S1
R0
w1704118257
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/InstructionMemory.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/InstructionMemory.sv
!i122 4
R13
R5
r1
!s85 0
31
R11
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/InstructionMemory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/InstructionMemory.sv|
!i113 1
R7
R8
R9
n@instruction@memory
vMEM_WB
R1
R14
!i10b 1
!s100 hig2VKcIEKWYk=i[5C_4D0
R3
IT?F<CMNN<8eBRfFlFF2b?2
R4
S1
R0
w1703940775
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/MEM_WB.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/MEM_WB.sv
!i122 17
L0 1 65
R5
r1
!s85 0
31
R15
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/MEM_WB.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/MEM_WB.sv|
!i113 1
R7
R8
R9
n@m@e@m_@w@b
vMicroprogramming
R1
R2
!i10b 1
!s100 lIYG9`b2:;hZJ:D7[>dm@2
R3
IcjJjTQ[RC7hdibMJd[IOC3
R4
S1
R0
w1701279310
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Microprogramming.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Microprogramming.sv
!i122 12
L0 1 217
R5
r1
!s85 0
31
R6
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Microprogramming.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Microprogramming.sv|
!i113 1
R7
R8
R9
n@microprogramming
vMux2input
R1
R10
!i10b 1
!s100 ;l>FZDgNCQiUNe1n<haMb1
R3
I?XKo=FXU?`fl:B1h>QCIj2
R4
S1
R0
w1696623970
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Mux2input.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Mux2input.sv
!i122 2
L0 1 10
R5
r1
!s85 0
31
R11
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Mux2input.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Mux2input.sv|
!i113 1
R7
R8
R9
n@mux2input
vMux3input
R1
R14
!i10b 1
!s100 9@T:U7b1chi7@D4O4Iz@J1
R3
ISG`9URC<?2@i@aNZEoZZ71
R4
S1
R0
w1704023249
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Mux3input.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Mux3input.sv
!i122 19
L0 1 26
R5
r1
!s85 0
31
R15
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Mux3input.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Mux3input.sv|
!i113 1
R7
R8
R9
n@mux3input
vMUX_Control
R1
R14
!i10b 1
!s100 8?4?k6DEA69>a98C9QEa]0
R3
I<7F[5gkS<XA0CKPReX@?J1
R4
S1
R0
w1704106380
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/MUX_Control.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/MUX_Control.sv
!i122 21
L0 1 78
R5
r1
!s85 0
31
R15
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/MUX_Control.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/MUX_Control.sv|
!i113 1
R7
R8
R9
n@m@u@x_@control
vpc
R1
R2
!i10b 1
!s100 XkDLL^o7NLZ?28eG[[FRG1
R3
ISOzTGGK]9B:]2HZWY5JLm0
R4
S1
R0
w1704111484
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/pc.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/pc.sv
!i122 5
L0 1 16
R5
r1
!s85 0
31
R6
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/pc.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/pc.sv|
!i113 1
R7
R8
R9
vpipeline_flush
R1
R14
!i10b 1
!s100 =S_n<CMNkJhY9ZncEUH=:1
R3
IEmIg23if9ef>YoYLa4i2m2
R4
S1
R0
w1704112611
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/pipeline_flush.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/pipeline_flush.sv
!i122 22
L0 1 17
R5
r1
!s85 0
31
R15
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/pipeline_flush.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/pipeline_flush.sv|
!i113 1
R7
R8
R9
vRegFiles
R1
R10
!i10b 1
!s100 iiboG=V_O`E:cmW1472=Q3
R3
IJ_^k4^OaX[=hLSCc>FDU`3
R4
S1
R0
w1704081255
8C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/RegFiles.sv
FC:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/RegFiles.sv
!i122 3
L0 1 46
R5
r1
!s85 0
31
R11
!s107 C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/RegFiles.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline|C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/RegFiles.sv|
!i113 1
R7
R8
R9
n@reg@files
