{"vcs1":{"timestamp_begin":1737356973.430285116, "rt":0.24, "ut":0.09, "st":0.11}}
{"vcselab":{"timestamp_begin":1737356973.751279276, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1737356974.062282334, "rt":0.14, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737356973.178914305}
{"VCS_COMP_START_TIME": 1737356973.178914305}
{"VCS_COMP_END_TIME": 1737356974.273967466}
{"VCS_USER_OPTIONS": "-sverilog memory.sv mem_test.sv top.sv -o sim_mem"}
{"vcs1": {"peak_mem": 263608}}
{"vcselab": {"peak_mem": 150300}}
