//Verilog Model of an N-bit register with active-low asynchronous clear 
module PIPOreg  #(parameter N = 4)( 
     input [N-1:0] D,     //declare N-bit data input 
     input Load, Clear,     //declare clock and clear inputs 
     output reg [N-1:0] Q);     //declare N-bit data output      
          always @ (negedge Load, negedge Clear)  //detect change of clock or clear 
               begin  
                    if (Clear==1'b0) Q = 0;   //register loaded with all 0â€™s 
                         else if (Load==1'b0) Q = D;  //data input values loaded in register 
               end 
endmodule