// Seed: 96878502
module module_0 ();
  assign id_0 = id_0;
  assign id_0 = 1;
  type_7(
      id_1, {id_1, id_1}
  );
  assign id_1 = 1;
  reg id_2;
  reg id_3, id_4;
  logic id_5;
  logic id_6;
  always @(1'b0) id_3 <= id_1;
  type_12(
      1, id_1, 1'h0
  );
  always @(posedge 1) begin
    id_2 <= 1;
  end
endmodule
