{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.482099",
   "Default View_TopLeft":"-307,2",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port adc0_clk -pg 1 -lvl 0 -x -40 -y 230 -defaultsOSRD
preplace port adc2_clk -pg 1 -lvl 0 -x -40 -y 260 -defaultsOSRD
preplace port dac0_clk -pg 1 -lvl 0 -x -40 -y 290 -defaultsOSRD
preplace port dac1_clk -pg 1 -lvl 0 -x -40 -y 500 -defaultsOSRD
preplace port ddr4_pl -pg 1 -lvl 8 -x 3210 -y 1160 -defaultsOSRD
preplace port lmk_clk1 -pg 1 -lvl 0 -x -40 -y 1370 -defaultsOSRD
preplace port lmk_clk2 -pg 1 -lvl 0 -x -40 -y 1340 -defaultsOSRD
preplace port sys_clk_ddr4 -pg 1 -lvl 0 -x -40 -y 1570 -defaultsOSRD
preplace port sysref_in -pg 1 -lvl 0 -x -40 -y 850 -defaultsOSRD
preplace port vin0_01 -pg 1 -lvl 0 -x -40 -y 590 -defaultsOSRD
preplace port vin0_23 -pg 1 -lvl 0 -x -40 -y 530 -defaultsOSRD
preplace port vin2_01 -pg 1 -lvl 0 -x -40 -y 560 -defaultsOSRD
preplace port vin2_23 -pg 1 -lvl 0 -x -40 -y 880 -defaultsOSRD
preplace port vout00 -pg 1 -lvl 8 -x 3210 -y 480 -defaultsOSRD
preplace port vout01 -pg 1 -lvl 8 -x 3210 -y 510 -defaultsOSRD
preplace port vout02 -pg 1 -lvl 8 -x 3210 -y 540 -defaultsOSRD
preplace port vout03 -pg 1 -lvl 8 -x 3210 -y 570 -defaultsOSRD
preplace port vout10 -pg 1 -lvl 8 -x 3210 -y 600 -defaultsOSRD
preplace port vout11 -pg 1 -lvl 8 -x 3210 -y 630 -defaultsOSRD
preplace port vout12 -pg 1 -lvl 8 -x 3210 -y 660 -defaultsOSRD
preplace port vout13 -pg 1 -lvl 8 -x 3210 -y 690 -defaultsOSRD
preplace port port-id_ddr4_led -pg 1 -lvl 8 -x 3210 -y 1190 -defaultsOSRD
preplace portBus gpio_test -pg 1 -lvl 8 -x 3210 -y 1360 -defaultsOSRD
preplace portBus lmk_rst -pg 1 -lvl 8 -x 3210 -y 1460 -defaultsOSRD
preplace inst adc_path -pg 1 -lvl 2 -x 620 -y 1120 -defaultsOSRD
preplace inst clocktreeMTS -pg 1 -lvl 5 -x 2260 -y 1150 -defaultsOSRD
preplace inst dac_path -pg 1 -lvl 2 -x 620 -y 720 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 7 -x 2970 -y 1210 -defaultsOSRD
preplace inst irq_concat -pg 1 -lvl 2 -x 620 -y 1480 -defaultsOSRD
preplace inst ps8_axi_periph -pg 1 -lvl 4 -x 1860 -y 470 -defaultsOSRD
preplace inst reset_block -pg 1 -lvl 1 -x 190 -y 1250 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 6 -x 2610 -y 1300 -defaultsOSRD
preplace inst usp_rf_data_converter_0 -pg 1 -lvl 7 -x 2970 -y 570 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 7 -x 2970 -y 60 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 6 -x 2610 -y 330 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 6 -x 2610 -y 230 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 7 -x 2970 -y 1460 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 7 -x 2970 -y 1360 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 3 -x 1240 -y 920 -defaultsOSRD
preplace netloc adc_control_1 1 1 5 450 930 790J 1110 1640J 950 2000J 940 2400
preplace netloc adc_path_s2mm_introut 1 1 2 470 1300 760
preplace netloc clk_block_BUFG_O 1 0 7 10 860 NJ 860 770J 1060 1600J 960 2010J 950 2460 1200 N
preplace netloc clk_block_clk_out2 1 0 7 30 1110 360 870 860J 1090 1660J 980 2040J 970 2420 980 2790
preplace netloc clocktreeMTS_dest_out 1 5 2 2450 970 2750
preplace netloc clocktreeMTS_interrupt 1 1 5 420 920 760J 1080 1620J 970 2020J 960 2410
preplace netloc clocktreeMTS_locked 1 0 6 -10 1380 NJ 1380 NJ 1380 NJ 1380 NJ 1380 2390
preplace netloc dac_control_1 1 1 5 470 850 890J 1070 1650J 990 2060J 980 2390
preplace netloc dac_path_mm2s_introut 1 1 2 400 500 860
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 0 8 40 1370 370 1280 870 1280 NJ 1280 NJ 1280 2410 1520 NJ 1520 3140
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 0 8 10 1590 NJ 1590 NJ 1590 NJ 1590 NJ 1590 NJ 1590 NJ 1590 3150
preplace netloc ddr4_0_c0_init_calib_complete 1 7 1 3180J 1180n
preplace netloc reset_block_Res 1 1 6 340J 1290 NJ 1290 NJ 1290 NJ 1290 2400J 1410 2790
preplace netloc reset_block_peripheral_aresetn1 1 1 6 330 880 840J 1120 1690J 1000 2080J 990 NJ 990 2770
preplace netloc rst_ddr4_200M_peripheral_aresetn 1 1 6 380 1340 NJ 1340 NJ 1340 NJ 1340 2450 1400 2780
preplace netloc rst_ps8_100M_interconnect_aresetn 1 1 3 320J 470 NJ 470 1600
preplace netloc rst_ps8_100M_peripheral_aresetn 1 1 6 350 490 NJ 490 1690 780 2030 780 NJ 780 NJ
preplace netloc usp_rf_data_converter_0_irq 1 1 7 460 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 3160
preplace netloc xlconcat_0_dout 1 2 1 880 980n
preplace netloc xlconstant_0_dout 1 7 1 3160 60n
preplace netloc xlconstant_1_dout 1 6 1 2790 240n
preplace netloc xlconstant_2_dout 1 6 1 2780 220n
preplace netloc xlslice_0_Dout 1 7 1 NJ 1460
preplace netloc xlslice_1_Dout 1 7 1 NJ 1360
preplace netloc zynq_ultra_ps_e_0_emio_gpio_o 1 1 6 430 890 810J 1130 1580 1010 2090 1000 NJ 1000 2760
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 7 50 1400 390 900 800 1140 1630 800 2070 790 NJ 790 2790J
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 4 20 910 NJ 910 780J 1150 1570
preplace netloc S00_AXI_1 1 3 1 1570 330n
preplace netloc adc0_clk_0_1 1 0 7 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 2470J 390 2750J
preplace netloc adc2_clk_0_1 1 0 7 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 2400J 400 2740J
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 900 740n
preplace netloc axi_interconnect_0_M01_AXI 1 2 4 NJ 720 1580J 730 NJ 730 2440
preplace netloc axi_interconnect_1_M00_AXI 1 2 1 830 860n
preplace netloc axi_interconnect_1_M01_AXI 1 2 4 N 1100 1680J 1020 2100J 1010 2430J
preplace netloc dac0_clk_0_1 1 0 7 -20J 150 NJ 150 NJ 150 NJ 150 NJ 150 NJ 150 2760J
preplace netloc dac1_clk_0_1 1 0 7 -20J 480 NJ 480 NJ 480 1710J 670 2040J 640 NJ 640 NJ
preplace netloc dac_path_DAC1_AXIS 1 2 5 890 140 NJ 140 NJ 140 NJ 140 2770J
preplace netloc dac_path_M01_AXIS 1 2 5 900 160 NJ 160 NJ 160 NJ 160 2740J
preplace netloc ddr4_0_C0_DDR4 1 7 1 NJ 1160
preplace netloc lmk_clk1_1 1 0 5 -20J 1390 NJ 1390 890J 1160 1700J 1090 NJ
preplace netloc lmk_clk2_1 1 0 5 -20J 1360 NJ 1360 900J 1170 1710J 1110 NJ
preplace netloc ps8_axi_periph_M00_AXI 1 1 4 470 560 NJ 560 1640J 710 2030
preplace netloc ps8_axi_periph_M01_AXI 1 1 4 440 580 NJ 580 1670J 680 2010
preplace netloc ps8_axi_periph_M02_AXI 1 4 3 2050 170 NJ 170 2750J
preplace netloc ps8_axi_periph_M03_AXI 1 1 4 410 520 NJ 520 1700J 690 2000
preplace netloc ps8_axi_periph_M04_AXI 1 4 1 2050 510n
preplace netloc smartconnect_0_M00_AXI 1 6 1 2770 1180n
preplace netloc sys_clk_ddr4_1 1 0 5 NJ 1570 NJ 1570 NJ 1570 NJ 1570 2120J
preplace netloc sysref_in_0_1 1 0 7 -20J 510 NJ 510 NJ 510 1620J 740 NJ 740 NJ 740 NJ
preplace netloc usp_rf_data_converter_0_m00_axis 1 1 7 460 940 850J 1040 NJ 1040 2120J 1030 NJ 1030 2740J 1040 3150
preplace netloc usp_rf_data_converter_0_m20_axis 1 1 7 470 950 820J 1050 1670J 1030 2110J 1020 NJ 1020 2750J 1050 3140
preplace netloc usp_rf_data_converter_0_vout00 1 7 1 3170J 480n
preplace netloc usp_rf_data_converter_0_vout01 1 7 1 3180J 510n
preplace netloc usp_rf_data_converter_0_vout02 1 7 1 3170J 540n
preplace netloc usp_rf_data_converter_0_vout03 1 7 1 NJ 570
preplace netloc usp_rf_data_converter_0_vout10 1 7 1 3170J 590n
preplace netloc usp_rf_data_converter_0_vout11 1 7 1 3180J 610n
preplace netloc usp_rf_data_converter_0_vout12 1 7 1 3170J 630n
preplace netloc usp_rf_data_converter_0_vout13 1 7 1 3160J 650n
preplace netloc vin0_01_0_1 1 0 7 NJ 590 330J 570 NJ 570 1590J 750 NJ 750 NJ 750 2750J
preplace netloc vin0_23_0_1 1 0 7 NJ 530 NJ 530 NJ 530 1610J 760 NJ 760 NJ 760 2770J
preplace netloc vin2_01_0_1 1 0 7 -10J 540 NJ 540 NJ 540 1680J 700 NJ 700 NJ 700 NJ
preplace netloc vin2_23_0_1 1 0 7 0J 550 NJ 550 NJ 550 1600J 720 NJ 720 NJ 720 NJ
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 3 3 1600 930 NJ 930 2470J
levelinfo -pg 1 -40 190 620 1240 1860 2260 2610 2970 3210
pagesize -pg 1 -db -bbox -sgen -170 0 3350 1620
"
}
0
