;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* CS */
CS__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
CS__0__MASK EQU 0x20
CS__0__PC EQU CYREG_PRT0_PC5
CS__0__PORT EQU 0
CS__0__SHIFT EQU 5
CS__AG EQU CYREG_PRT0_AG
CS__AMUX EQU CYREG_PRT0_AMUX
CS__BIE EQU CYREG_PRT0_BIE
CS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CS__BYP EQU CYREG_PRT0_BYP
CS__CTL EQU CYREG_PRT0_CTL
CS__DM0 EQU CYREG_PRT0_DM0
CS__DM1 EQU CYREG_PRT0_DM1
CS__DM2 EQU CYREG_PRT0_DM2
CS__DR EQU CYREG_PRT0_DR
CS__INP_DIS EQU CYREG_PRT0_INP_DIS
CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CS__LCD_EN EQU CYREG_PRT0_LCD_EN
CS__MASK EQU 0x20
CS__PORT EQU 0
CS__PRT EQU CYREG_PRT0_PRT
CS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CS__PS EQU CYREG_PRT0_PS
CS__SHIFT EQU 5
CS__SLW EQU CYREG_PRT0_SLW

/* SS */
SS__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
SS__0__MASK EQU 0x02
SS__0__PC EQU CYREG_PRT4_PC1
SS__0__PORT EQU 4
SS__0__SHIFT EQU 1
SS__AG EQU CYREG_PRT4_AG
SS__AMUX EQU CYREG_PRT4_AMUX
SS__BIE EQU CYREG_PRT4_BIE
SS__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SS__BYP EQU CYREG_PRT4_BYP
SS__CTL EQU CYREG_PRT4_CTL
SS__DM0 EQU CYREG_PRT4_DM0
SS__DM1 EQU CYREG_PRT4_DM1
SS__DM2 EQU CYREG_PRT4_DM2
SS__DR EQU CYREG_PRT4_DR
SS__INP_DIS EQU CYREG_PRT4_INP_DIS
SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SS__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT4_LCD_EN
SS__MASK EQU 0x02
SS__PORT EQU 4
SS__PRT EQU CYREG_PRT4_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SS__PS EQU CYREG_PRT4_PS
SS__SHIFT EQU 1
SS__SLW EQU CYREG_PRT4_SLW
SS_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
SS_1__0__MASK EQU 0x01
SS_1__0__PC EQU CYREG_PRT4_PC0
SS_1__0__PORT EQU 4
SS_1__0__SHIFT EQU 0
SS_1__AG EQU CYREG_PRT4_AG
SS_1__AMUX EQU CYREG_PRT4_AMUX
SS_1__BIE EQU CYREG_PRT4_BIE
SS_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SS_1__BYP EQU CYREG_PRT4_BYP
SS_1__CTL EQU CYREG_PRT4_CTL
SS_1__DM0 EQU CYREG_PRT4_DM0
SS_1__DM1 EQU CYREG_PRT4_DM1
SS_1__DM2 EQU CYREG_PRT4_DM2
SS_1__DR EQU CYREG_PRT4_DR
SS_1__INP_DIS EQU CYREG_PRT4_INP_DIS
SS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SS_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SS_1__LCD_EN EQU CYREG_PRT4_LCD_EN
SS_1__MASK EQU 0x01
SS_1__PORT EQU 4
SS_1__PRT EQU CYREG_PRT4_PRT
SS_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SS_1__PS EQU CYREG_PRT4_PS
SS_1__SHIFT EQU 0
SS_1__SLW EQU CYREG_PRT4_SLW

/* MISO */
MISO__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
MISO__0__MASK EQU 0x02
MISO__0__PC EQU CYREG_PRT0_PC1
MISO__0__PORT EQU 0
MISO__0__SHIFT EQU 1
MISO__AG EQU CYREG_PRT0_AG
MISO__AMUX EQU CYREG_PRT0_AMUX
MISO__BIE EQU CYREG_PRT0_BIE
MISO__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MISO__BYP EQU CYREG_PRT0_BYP
MISO__CTL EQU CYREG_PRT0_CTL
MISO__DM0 EQU CYREG_PRT0_DM0
MISO__DM1 EQU CYREG_PRT0_DM1
MISO__DM2 EQU CYREG_PRT0_DM2
MISO__DR EQU CYREG_PRT0_DR
MISO__INP_DIS EQU CYREG_PRT0_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT0_LCD_EN
MISO__MASK EQU 0x02
MISO__PORT EQU 0
MISO__PRT EQU CYREG_PRT0_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MISO__PS EQU CYREG_PRT0_PS
MISO__SHIFT EQU 1
MISO__SLW EQU CYREG_PRT0_SLW

/* MOSI */
MOSI__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
MOSI__0__MASK EQU 0x04
MOSI__0__PC EQU CYREG_PRT0_PC2
MOSI__0__PORT EQU 0
MOSI__0__SHIFT EQU 2
MOSI__AG EQU CYREG_PRT0_AG
MOSI__AMUX EQU CYREG_PRT0_AMUX
MOSI__BIE EQU CYREG_PRT0_BIE
MOSI__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MOSI__BYP EQU CYREG_PRT0_BYP
MOSI__CTL EQU CYREG_PRT0_CTL
MOSI__DM0 EQU CYREG_PRT0_DM0
MOSI__DM1 EQU CYREG_PRT0_DM1
MOSI__DM2 EQU CYREG_PRT0_DM2
MOSI__DR EQU CYREG_PRT0_DR
MOSI__INP_DIS EQU CYREG_PRT0_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MOSI__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT0_LCD_EN
MOSI__MASK EQU 0x04
MOSI__PORT EQU 0
MOSI__PRT EQU CYREG_PRT0_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MOSI__PS EQU CYREG_PRT0_PS
MOSI__SHIFT EQU 2
MOSI__SLW EQU CYREG_PRT0_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Rx_1__0__MASK EQU 0x04
Rx_1__0__PC EQU CYREG_PRT12_PC2
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 2
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x04
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 2
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Rx_2 */
Rx_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Rx_2__0__MASK EQU 0x08
Rx_2__0__PC EQU CYREG_PRT0_PC3
Rx_2__0__PORT EQU 0
Rx_2__0__SHIFT EQU 3
Rx_2__AG EQU CYREG_PRT0_AG
Rx_2__AMUX EQU CYREG_PRT0_AMUX
Rx_2__BIE EQU CYREG_PRT0_BIE
Rx_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_2__BYP EQU CYREG_PRT0_BYP
Rx_2__CTL EQU CYREG_PRT0_CTL
Rx_2__DM0 EQU CYREG_PRT0_DM0
Rx_2__DM1 EQU CYREG_PRT0_DM1
Rx_2__DM2 EQU CYREG_PRT0_DM2
Rx_2__DR EQU CYREG_PRT0_DR
Rx_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rx_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_2__MASK EQU 0x08
Rx_2__PORT EQU 0
Rx_2__PRT EQU CYREG_PRT0_PRT
Rx_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_2__PS EQU CYREG_PRT0_PS
Rx_2__SHIFT EQU 3
Rx_2__SLW EQU CYREG_PRT0_SLW

/* SCLK */
SCLK__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
SCLK__0__MASK EQU 0x01
SCLK__0__PC EQU CYREG_PRT0_PC0
SCLK__0__PORT EQU 0
SCLK__0__SHIFT EQU 0
SCLK__AG EQU CYREG_PRT0_AG
SCLK__AMUX EQU CYREG_PRT0_AMUX
SCLK__BIE EQU CYREG_PRT0_BIE
SCLK__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCLK__BYP EQU CYREG_PRT0_BYP
SCLK__CTL EQU CYREG_PRT0_CTL
SCLK__DM0 EQU CYREG_PRT0_DM0
SCLK__DM1 EQU CYREG_PRT0_DM1
SCLK__DM2 EQU CYREG_PRT0_DM2
SCLK__DR EQU CYREG_PRT0_DR
SCLK__INP_DIS EQU CYREG_PRT0_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT0_LCD_EN
SCLK__MASK EQU 0x01
SCLK__PORT EQU 0
SCLK__PRT EQU CYREG_PRT0_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCLK__PS EQU CYREG_PRT0_PS
SCLK__SHIFT EQU 0
SCLK__SLW EQU CYREG_PRT0_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Tx_1__0__MASK EQU 0x08
Tx_1__0__PC EQU CYREG_PRT12_PC3
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 3
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x08
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 3
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_2 */
Tx_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
Tx_2__0__MASK EQU 0x40
Tx_2__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
Tx_2__0__PORT EQU 15
Tx_2__0__SHIFT EQU 6
Tx_2__AG EQU CYREG_PRT15_AG
Tx_2__AMUX EQU CYREG_PRT15_AMUX
Tx_2__BIE EQU CYREG_PRT15_BIE
Tx_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Tx_2__BYP EQU CYREG_PRT15_BYP
Tx_2__CTL EQU CYREG_PRT15_CTL
Tx_2__DM0 EQU CYREG_PRT15_DM0
Tx_2__DM1 EQU CYREG_PRT15_DM1
Tx_2__DM2 EQU CYREG_PRT15_DM2
Tx_2__DR EQU CYREG_PRT15_DR
Tx_2__INP_DIS EQU CYREG_PRT15_INP_DIS
Tx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Tx_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Tx_2__LCD_EN EQU CYREG_PRT15_LCD_EN
Tx_2__MASK EQU 0x40
Tx_2__PORT EQU 15
Tx_2__PRT EQU CYREG_PRT15_PRT
Tx_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Tx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Tx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Tx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Tx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Tx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Tx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Tx_2__PS EQU CYREG_PRT15_PS
Tx_2__SHIFT EQU 6
Tx_2__SLW EQU CYREG_PRT15_SLW

/* CAN_1 */
CAN_1_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_1_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_1_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_1_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_1_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_1_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_1_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_1_CanIP__PM_ACT_MSK EQU 0x01
CAN_1_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_1_CanIP__PM_STBY_MSK EQU 0x01
CAN_1_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_1_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_1_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_1_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_1_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_1_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_1_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_1_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_1_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_1_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_1_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_1_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_1_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_1_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_1_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_1_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_1_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_1_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_1_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_1_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_1_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_1_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_1_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_1_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_1_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_1_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_1_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_1_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_1_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_1_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_1_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_1_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_1_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_1_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_1_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_1_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_1_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_1_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_1_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_1_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_1_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_1_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_1_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_1_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_1_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_1_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_1_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_1_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_1_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_1_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_1_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_1_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_1_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_1_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_1_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_1_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_1_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_1_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_1_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_1_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_1_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_1_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_1_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_1_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_1_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_1_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_1_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_1_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_1_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_1_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_1_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_1_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_1_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_1_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_1_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_1_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_1_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_1_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_1_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_1_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_1_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_1_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_1_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_1_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_1_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_1_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_1_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_1_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_1_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_1_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_1_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_1_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_1_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_1_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_1_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_1_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_1_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_1_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_1_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_1_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_1_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_1_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_1_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_1_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_1_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_1_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_1_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_1_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_1_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_1_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_1_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_1_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_1_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_1_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_1_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_1_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_1_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_1_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_1_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_1_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_1_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_1_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_1_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_1_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_1_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_1_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_1_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_1_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_1_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_1_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_1_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_1_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_1_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_1_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_1_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_1_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_1_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_1_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_1_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_1_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_1_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_1_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_1_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_1_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_1_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_1_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_1_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_1_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_1_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_1_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_1_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_1_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_1_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_1_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_1_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_1_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_1_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_1_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_1_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_1_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID
CAN_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_1_isr__INTC_MASK EQU 0x10000
CAN_1_isr__INTC_NUMBER EQU 16
CAN_1_isr__INTC_PRIOR_NUM EQU 7
CAN_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LTC68 */
LTC68_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LTC68_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
LTC68_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
LTC68_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
LTC68_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
LTC68_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
LTC68_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
LTC68_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
LTC68_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
LTC68_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LTC68_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
LTC68_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
LTC68_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
LTC68_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
LTC68_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LTC68_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LTC68_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
LTC68_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LTC68_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
LTC68_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
LTC68_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LTC68_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LTC68_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LTC68_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
LTC68_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
LTC68_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
LTC68_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
LTC68_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
LTC68_BSPIM_RxStsReg__4__MASK EQU 0x10
LTC68_BSPIM_RxStsReg__4__POS EQU 4
LTC68_BSPIM_RxStsReg__5__MASK EQU 0x20
LTC68_BSPIM_RxStsReg__5__POS EQU 5
LTC68_BSPIM_RxStsReg__6__MASK EQU 0x40
LTC68_BSPIM_RxStsReg__6__POS EQU 6
LTC68_BSPIM_RxStsReg__MASK EQU 0x70
LTC68_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB12_MSK
LTC68_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
LTC68_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
LTC68_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
LTC68_BSPIM_RxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
LTC68_BSPIM_RxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
LTC68_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB12_ST
LTC68_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
LTC68_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
LTC68_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
LTC68_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
LTC68_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
LTC68_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
LTC68_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
LTC68_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
LTC68_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB02_A0
LTC68_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB02_A1
LTC68_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
LTC68_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB02_D0
LTC68_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB02_D1
LTC68_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
LTC68_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
LTC68_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB02_F0
LTC68_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB02_F1
LTC68_BSPIM_TxStsReg__0__MASK EQU 0x01
LTC68_BSPIM_TxStsReg__0__POS EQU 0
LTC68_BSPIM_TxStsReg__1__MASK EQU 0x02
LTC68_BSPIM_TxStsReg__1__POS EQU 1
LTC68_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
LTC68_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
LTC68_BSPIM_TxStsReg__2__MASK EQU 0x04
LTC68_BSPIM_TxStsReg__2__POS EQU 2
LTC68_BSPIM_TxStsReg__3__MASK EQU 0x08
LTC68_BSPIM_TxStsReg__3__POS EQU 3
LTC68_BSPIM_TxStsReg__4__MASK EQU 0x10
LTC68_BSPIM_TxStsReg__4__POS EQU 4
LTC68_BSPIM_TxStsReg__MASK EQU 0x1F
LTC68_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB01_MSK
LTC68_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
LTC68_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB01_ST
LTC68_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
LTC68_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
LTC68_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
LTC68_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
LTC68_IntClock__INDEX EQU 0x02
LTC68_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LTC68_IntClock__PM_ACT_MSK EQU 0x04
LTC68_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LTC68_IntClock__PM_STBY_MSK EQU 0x04
LTC68_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LTC68_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LTC68_RxInternalInterrupt__INTC_MASK EQU 0x04
LTC68_RxInternalInterrupt__INTC_NUMBER EQU 2
LTC68_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
LTC68_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
LTC68_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LTC68_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
LTC68_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LTC68_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LTC68_TxInternalInterrupt__INTC_MASK EQU 0x08
LTC68_TxInternalInterrupt__INTC_NUMBER EQU 3
LTC68_TxInternalInterrupt__INTC_PRIOR_NUM EQU 7
LTC68_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
LTC68_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LTC68_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* OK_SIG */
OK_SIG__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
OK_SIG__0__MASK EQU 0x01
OK_SIG__0__PC EQU CYREG_PRT12_PC0
OK_SIG__0__PORT EQU 12
OK_SIG__0__SHIFT EQU 0
OK_SIG__AG EQU CYREG_PRT12_AG
OK_SIG__BIE EQU CYREG_PRT12_BIE
OK_SIG__BIT_MASK EQU CYREG_PRT12_BIT_MASK
OK_SIG__BYP EQU CYREG_PRT12_BYP
OK_SIG__DM0 EQU CYREG_PRT12_DM0
OK_SIG__DM1 EQU CYREG_PRT12_DM1
OK_SIG__DM2 EQU CYREG_PRT12_DM2
OK_SIG__DR EQU CYREG_PRT12_DR
OK_SIG__INP_DIS EQU CYREG_PRT12_INP_DIS
OK_SIG__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
OK_SIG__MASK EQU 0x01
OK_SIG__PORT EQU 12
OK_SIG__PRT EQU CYREG_PRT12_PRT
OK_SIG__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
OK_SIG__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
OK_SIG__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
OK_SIG__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
OK_SIG__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
OK_SIG__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
OK_SIG__PS EQU CYREG_PRT12_PS
OK_SIG__SHIFT EQU 0
OK_SIG__SIO_CFG EQU CYREG_PRT12_SIO_CFG
OK_SIG__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
OK_SIG__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
OK_SIG__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
OK_SIG__SLW EQU CYREG_PRT12_SLW

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x04
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x10
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x10

/* WDT_ISR */
WDT_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
WDT_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
WDT_ISR__INTC_MASK EQU 0x01
WDT_ISR__INTC_NUMBER EQU 0
WDT_ISR__INTC_PRIOR_NUM EQU 7
WDT_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
WDT_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
WDT_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* current */
current__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
current__0__MASK EQU 0x10
current__0__PC EQU CYREG_PRT0_PC4
current__0__PORT EQU 0
current__0__SHIFT EQU 4
current__AG EQU CYREG_PRT0_AG
current__AMUX EQU CYREG_PRT0_AMUX
current__BIE EQU CYREG_PRT0_BIE
current__BIT_MASK EQU CYREG_PRT0_BIT_MASK
current__BYP EQU CYREG_PRT0_BYP
current__CTL EQU CYREG_PRT0_CTL
current__DM0 EQU CYREG_PRT0_DM0
current__DM1 EQU CYREG_PRT0_DM1
current__DM2 EQU CYREG_PRT0_DM2
current__DR EQU CYREG_PRT0_DR
current__INP_DIS EQU CYREG_PRT0_INP_DIS
current__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
current__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
current__LCD_EN EQU CYREG_PRT0_LCD_EN
current__MASK EQU 0x10
current__PORT EQU 0
current__PRT EQU CYREG_PRT0_PRT
current__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
current__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
current__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
current__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
current__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
current__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
current__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
current__PS EQU CYREG_PRT0_PS
current__SHIFT EQU 4
current__SLW EQU CYREG_PRT0_SLW
current_supply__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
current_supply__0__MASK EQU 0x10
current_supply__0__PC EQU CYREG_PRT4_PC4
current_supply__0__PORT EQU 4
current_supply__0__SHIFT EQU 4
current_supply__AG EQU CYREG_PRT4_AG
current_supply__AMUX EQU CYREG_PRT4_AMUX
current_supply__BIE EQU CYREG_PRT4_BIE
current_supply__BIT_MASK EQU CYREG_PRT4_BIT_MASK
current_supply__BYP EQU CYREG_PRT4_BYP
current_supply__CTL EQU CYREG_PRT4_CTL
current_supply__DM0 EQU CYREG_PRT4_DM0
current_supply__DM1 EQU CYREG_PRT4_DM1
current_supply__DM2 EQU CYREG_PRT4_DM2
current_supply__DR EQU CYREG_PRT4_DR
current_supply__INP_DIS EQU CYREG_PRT4_INP_DIS
current_supply__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
current_supply__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
current_supply__LCD_EN EQU CYREG_PRT4_LCD_EN
current_supply__MASK EQU 0x10
current_supply__PORT EQU 4
current_supply__PRT EQU CYREG_PRT4_PRT
current_supply__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
current_supply__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
current_supply__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
current_supply__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
current_supply__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
current_supply__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
current_supply__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
current_supply__PS EQU CYREG_PRT4_PS
current_supply__SHIFT EQU 4
current_supply__SLW EQU CYREG_PRT4_SLW
current_timer_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
current_timer_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
current_timer_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
current_timer_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
current_timer_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
current_timer_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
current_timer_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
current_timer_TimerHW__PER0 EQU CYREG_TMR2_PER0
current_timer_TimerHW__PER1 EQU CYREG_TMR2_PER1
current_timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
current_timer_TimerHW__PM_ACT_MSK EQU 0x04
current_timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
current_timer_TimerHW__PM_STBY_MSK EQU 0x04
current_timer_TimerHW__RT0 EQU CYREG_TMR2_RT0
current_timer_TimerHW__RT1 EQU CYREG_TMR2_RT1
current_timer_TimerHW__SR0 EQU CYREG_TMR2_SR0
current_update_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
current_update_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
current_update_ISR__INTC_MASK EQU 0x10
current_update_ISR__INTC_NUMBER EQU 4
current_update_ISR__INTC_PRIOR_NUM EQU 7
current_update_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
current_update_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
current_update_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* fan1_pwm */
fan1_pwm__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
fan1_pwm__0__MASK EQU 0x20
fan1_pwm__0__PC EQU CYREG_PRT2_PC5
fan1_pwm__0__PORT EQU 2
fan1_pwm__0__SHIFT EQU 5
fan1_pwm__AG EQU CYREG_PRT2_AG
fan1_pwm__AMUX EQU CYREG_PRT2_AMUX
fan1_pwm__BIE EQU CYREG_PRT2_BIE
fan1_pwm__BIT_MASK EQU CYREG_PRT2_BIT_MASK
fan1_pwm__BYP EQU CYREG_PRT2_BYP
fan1_pwm__CTL EQU CYREG_PRT2_CTL
fan1_pwm__DM0 EQU CYREG_PRT2_DM0
fan1_pwm__DM1 EQU CYREG_PRT2_DM1
fan1_pwm__DM2 EQU CYREG_PRT2_DM2
fan1_pwm__DR EQU CYREG_PRT2_DR
fan1_pwm__INP_DIS EQU CYREG_PRT2_INP_DIS
fan1_pwm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
fan1_pwm__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
fan1_pwm__LCD_EN EQU CYREG_PRT2_LCD_EN
fan1_pwm__MASK EQU 0x20
fan1_pwm__PORT EQU 2
fan1_pwm__PRT EQU CYREG_PRT2_PRT
fan1_pwm__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
fan1_pwm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
fan1_pwm__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
fan1_pwm__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
fan1_pwm__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
fan1_pwm__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
fan1_pwm__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
fan1_pwm__PS EQU CYREG_PRT2_PS
fan1_pwm__SHIFT EQU 5
fan1_pwm__SLW EQU CYREG_PRT2_SLW

/* fan2_pwm */
fan2_pwm__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
fan2_pwm__0__MASK EQU 0x40
fan2_pwm__0__PC EQU CYREG_PRT2_PC6
fan2_pwm__0__PORT EQU 2
fan2_pwm__0__SHIFT EQU 6
fan2_pwm__AG EQU CYREG_PRT2_AG
fan2_pwm__AMUX EQU CYREG_PRT2_AMUX
fan2_pwm__BIE EQU CYREG_PRT2_BIE
fan2_pwm__BIT_MASK EQU CYREG_PRT2_BIT_MASK
fan2_pwm__BYP EQU CYREG_PRT2_BYP
fan2_pwm__CTL EQU CYREG_PRT2_CTL
fan2_pwm__DM0 EQU CYREG_PRT2_DM0
fan2_pwm__DM1 EQU CYREG_PRT2_DM1
fan2_pwm__DM2 EQU CYREG_PRT2_DM2
fan2_pwm__DR EQU CYREG_PRT2_DR
fan2_pwm__INP_DIS EQU CYREG_PRT2_INP_DIS
fan2_pwm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
fan2_pwm__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
fan2_pwm__LCD_EN EQU CYREG_PRT2_LCD_EN
fan2_pwm__MASK EQU 0x40
fan2_pwm__PORT EQU 2
fan2_pwm__PRT EQU CYREG_PRT2_PRT
fan2_pwm__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
fan2_pwm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
fan2_pwm__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
fan2_pwm__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
fan2_pwm__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
fan2_pwm__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
fan2_pwm__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
fan2_pwm__PS EQU CYREG_PRT2_PS
fan2_pwm__SHIFT EQU 6
fan2_pwm__SLW EQU CYREG_PRT2_SLW

/* fan3_pwm */
fan3_pwm__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
fan3_pwm__0__MASK EQU 0x80
fan3_pwm__0__PC EQU CYREG_PRT2_PC7
fan3_pwm__0__PORT EQU 2
fan3_pwm__0__SHIFT EQU 7
fan3_pwm__AG EQU CYREG_PRT2_AG
fan3_pwm__AMUX EQU CYREG_PRT2_AMUX
fan3_pwm__BIE EQU CYREG_PRT2_BIE
fan3_pwm__BIT_MASK EQU CYREG_PRT2_BIT_MASK
fan3_pwm__BYP EQU CYREG_PRT2_BYP
fan3_pwm__CTL EQU CYREG_PRT2_CTL
fan3_pwm__DM0 EQU CYREG_PRT2_DM0
fan3_pwm__DM1 EQU CYREG_PRT2_DM1
fan3_pwm__DM2 EQU CYREG_PRT2_DM2
fan3_pwm__DR EQU CYREG_PRT2_DR
fan3_pwm__INP_DIS EQU CYREG_PRT2_INP_DIS
fan3_pwm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
fan3_pwm__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
fan3_pwm__LCD_EN EQU CYREG_PRT2_LCD_EN
fan3_pwm__MASK EQU 0x80
fan3_pwm__PORT EQU 2
fan3_pwm__PRT EQU CYREG_PRT2_PRT
fan3_pwm__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
fan3_pwm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
fan3_pwm__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
fan3_pwm__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
fan3_pwm__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
fan3_pwm__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
fan3_pwm__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
fan3_pwm__PS EQU CYREG_PRT2_PS
fan3_pwm__SHIFT EQU 7
fan3_pwm__SLW EQU CYREG_PRT2_SLW

/* fan4_pwm */
fan4_pwm__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
fan4_pwm__0__MASK EQU 0x10
fan4_pwm__0__PC EQU CYREG_PRT12_PC4
fan4_pwm__0__PORT EQU 12
fan4_pwm__0__SHIFT EQU 4
fan4_pwm__AG EQU CYREG_PRT12_AG
fan4_pwm__BIE EQU CYREG_PRT12_BIE
fan4_pwm__BIT_MASK EQU CYREG_PRT12_BIT_MASK
fan4_pwm__BYP EQU CYREG_PRT12_BYP
fan4_pwm__DM0 EQU CYREG_PRT12_DM0
fan4_pwm__DM1 EQU CYREG_PRT12_DM1
fan4_pwm__DM2 EQU CYREG_PRT12_DM2
fan4_pwm__DR EQU CYREG_PRT12_DR
fan4_pwm__INP_DIS EQU CYREG_PRT12_INP_DIS
fan4_pwm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
fan4_pwm__MASK EQU 0x10
fan4_pwm__PORT EQU 12
fan4_pwm__PRT EQU CYREG_PRT12_PRT
fan4_pwm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
fan4_pwm__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
fan4_pwm__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
fan4_pwm__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
fan4_pwm__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
fan4_pwm__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
fan4_pwm__PS EQU CYREG_PRT12_PS
fan4_pwm__SHIFT EQU 4
fan4_pwm__SIO_CFG EQU CYREG_PRT12_SIO_CFG
fan4_pwm__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
fan4_pwm__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
fan4_pwm__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
fan4_pwm__SLW EQU CYREG_PRT12_SLW

/* SOC_Timer */
SOC_Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
SOC_Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
SOC_Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
SOC_Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
SOC_Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
SOC_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
SOC_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
SOC_Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
SOC_Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
SOC_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
SOC_Timer_TimerHW__PM_ACT_MSK EQU 0x01
SOC_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
SOC_Timer_TimerHW__PM_STBY_MSK EQU 0x01
SOC_Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
SOC_Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
SOC_Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* WDT_timer */
WDT_timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
WDT_timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
WDT_timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
WDT_timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
WDT_timer_clock__INDEX EQU 0x06
WDT_timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WDT_timer_clock__PM_ACT_MSK EQU 0x40
WDT_timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WDT_timer_clock__PM_STBY_MSK EQU 0x40
WDT_timer_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
WDT_timer_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
WDT_timer_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
WDT_timer_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
WDT_timer_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
WDT_timer_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
WDT_timer_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
WDT_timer_TimerHW__PER0 EQU CYREG_TMR1_PER0
WDT_timer_TimerHW__PER1 EQU CYREG_TMR1_PER1
WDT_timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
WDT_timer_TimerHW__PM_ACT_MSK EQU 0x02
WDT_timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
WDT_timer_TimerHW__PM_STBY_MSK EQU 0x02
WDT_timer_TimerHW__RT0 EQU CYREG_TMR1_RT0
WDT_timer_TimerHW__RT1 EQU CYREG_TMR1_RT1
WDT_timer_TimerHW__SR0 EQU CYREG_TMR1_SR0

/* fan1_tach */
fan1_tach__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
fan1_tach__0__MASK EQU 0x20
fan1_tach__0__PC EQU CYREG_PRT12_PC5
fan1_tach__0__PORT EQU 12
fan1_tach__0__SHIFT EQU 5
fan1_tach__AG EQU CYREG_PRT12_AG
fan1_tach__BIE EQU CYREG_PRT12_BIE
fan1_tach__BIT_MASK EQU CYREG_PRT12_BIT_MASK
fan1_tach__BYP EQU CYREG_PRT12_BYP
fan1_tach__DM0 EQU CYREG_PRT12_DM0
fan1_tach__DM1 EQU CYREG_PRT12_DM1
fan1_tach__DM2 EQU CYREG_PRT12_DM2
fan1_tach__DR EQU CYREG_PRT12_DR
fan1_tach__INP_DIS EQU CYREG_PRT12_INP_DIS
fan1_tach__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
fan1_tach__MASK EQU 0x20
fan1_tach__PORT EQU 12
fan1_tach__PRT EQU CYREG_PRT12_PRT
fan1_tach__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
fan1_tach__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
fan1_tach__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
fan1_tach__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
fan1_tach__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
fan1_tach__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
fan1_tach__PS EQU CYREG_PRT12_PS
fan1_tach__SHIFT EQU 5
fan1_tach__SIO_CFG EQU CYREG_PRT12_SIO_CFG
fan1_tach__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
fan1_tach__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
fan1_tach__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
fan1_tach__SLW EQU CYREG_PRT12_SLW

/* fan2_tach */
fan2_tach__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
fan2_tach__0__MASK EQU 0x10
fan2_tach__0__PC EQU CYREG_PRT6_PC4
fan2_tach__0__PORT EQU 6
fan2_tach__0__SHIFT EQU 4
fan2_tach__AG EQU CYREG_PRT6_AG
fan2_tach__AMUX EQU CYREG_PRT6_AMUX
fan2_tach__BIE EQU CYREG_PRT6_BIE
fan2_tach__BIT_MASK EQU CYREG_PRT6_BIT_MASK
fan2_tach__BYP EQU CYREG_PRT6_BYP
fan2_tach__CTL EQU CYREG_PRT6_CTL
fan2_tach__DM0 EQU CYREG_PRT6_DM0
fan2_tach__DM1 EQU CYREG_PRT6_DM1
fan2_tach__DM2 EQU CYREG_PRT6_DM2
fan2_tach__DR EQU CYREG_PRT6_DR
fan2_tach__INP_DIS EQU CYREG_PRT6_INP_DIS
fan2_tach__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
fan2_tach__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
fan2_tach__LCD_EN EQU CYREG_PRT6_LCD_EN
fan2_tach__MASK EQU 0x10
fan2_tach__PORT EQU 6
fan2_tach__PRT EQU CYREG_PRT6_PRT
fan2_tach__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
fan2_tach__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
fan2_tach__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
fan2_tach__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
fan2_tach__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
fan2_tach__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
fan2_tach__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
fan2_tach__PS EQU CYREG_PRT6_PS
fan2_tach__SHIFT EQU 4
fan2_tach__SLW EQU CYREG_PRT6_SLW

/* fan3_tach */
fan3_tach__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
fan3_tach__0__MASK EQU 0x20
fan3_tach__0__PC EQU CYREG_PRT6_PC5
fan3_tach__0__PORT EQU 6
fan3_tach__0__SHIFT EQU 5
fan3_tach__AG EQU CYREG_PRT6_AG
fan3_tach__AMUX EQU CYREG_PRT6_AMUX
fan3_tach__BIE EQU CYREG_PRT6_BIE
fan3_tach__BIT_MASK EQU CYREG_PRT6_BIT_MASK
fan3_tach__BYP EQU CYREG_PRT6_BYP
fan3_tach__CTL EQU CYREG_PRT6_CTL
fan3_tach__DM0 EQU CYREG_PRT6_DM0
fan3_tach__DM1 EQU CYREG_PRT6_DM1
fan3_tach__DM2 EQU CYREG_PRT6_DM2
fan3_tach__DR EQU CYREG_PRT6_DR
fan3_tach__INP_DIS EQU CYREG_PRT6_INP_DIS
fan3_tach__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
fan3_tach__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
fan3_tach__LCD_EN EQU CYREG_PRT6_LCD_EN
fan3_tach__MASK EQU 0x20
fan3_tach__PORT EQU 6
fan3_tach__PRT EQU CYREG_PRT6_PRT
fan3_tach__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
fan3_tach__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
fan3_tach__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
fan3_tach__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
fan3_tach__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
fan3_tach__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
fan3_tach__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
fan3_tach__PS EQU CYREG_PRT6_PS
fan3_tach__SHIFT EQU 5
fan3_tach__SLW EQU CYREG_PRT6_SLW

/* fan4_tach */
fan4_tach__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
fan4_tach__0__MASK EQU 0x40
fan4_tach__0__PC EQU CYREG_PRT6_PC6
fan4_tach__0__PORT EQU 6
fan4_tach__0__SHIFT EQU 6
fan4_tach__AG EQU CYREG_PRT6_AG
fan4_tach__AMUX EQU CYREG_PRT6_AMUX
fan4_tach__BIE EQU CYREG_PRT6_BIE
fan4_tach__BIT_MASK EQU CYREG_PRT6_BIT_MASK
fan4_tach__BYP EQU CYREG_PRT6_BYP
fan4_tach__CTL EQU CYREG_PRT6_CTL
fan4_tach__DM0 EQU CYREG_PRT6_DM0
fan4_tach__DM1 EQU CYREG_PRT6_DM1
fan4_tach__DM2 EQU CYREG_PRT6_DM2
fan4_tach__DR EQU CYREG_PRT6_DR
fan4_tach__INP_DIS EQU CYREG_PRT6_INP_DIS
fan4_tach__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
fan4_tach__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
fan4_tach__LCD_EN EQU CYREG_PRT6_LCD_EN
fan4_tach__MASK EQU 0x40
fan4_tach__PORT EQU 6
fan4_tach__PRT EQU CYREG_PRT6_PRT
fan4_tach__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
fan4_tach__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
fan4_tach__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
fan4_tach__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
fan4_tach__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
fan4_tach__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
fan4_tach__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
fan4_tach__PS EQU CYREG_PRT6_PS
fan4_tach__SHIFT EQU 6
fan4_tach__SLW EQU CYREG_PRT6_SLW

/* Select6820 */
Select6820_Sync_ctrl_reg__0__MASK EQU 0x01
Select6820_Sync_ctrl_reg__0__POS EQU 0
Select6820_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Select6820_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Select6820_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Select6820_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Select6820_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Select6820_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Select6820_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Select6820_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Select6820_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Select6820_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Select6820_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Select6820_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Select6820_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Select6820_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Select6820_Sync_ctrl_reg__MASK EQU 0x01
Select6820_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Select6820_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Select6820_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

/* ADC_current */
ADC_current_DEC__COHER EQU CYREG_DEC_COHER
ADC_current_DEC__CR EQU CYREG_DEC_CR
ADC_current_DEC__DR1 EQU CYREG_DEC_DR1
ADC_current_DEC__DR2 EQU CYREG_DEC_DR2
ADC_current_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_current_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_current_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_current_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_current_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_current_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_current_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_current_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_current_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_current_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_current_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_current_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_current_DEC__PM_ACT_MSK EQU 0x01
ADC_current_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_current_DEC__PM_STBY_MSK EQU 0x01
ADC_current_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_current_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_current_DEC__SR EQU CYREG_DEC_SR
ADC_current_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_current_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_current_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_current_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_current_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_current_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_current_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_current_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_current_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_current_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_current_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_current_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_current_DSM__CLK EQU CYREG_DSM0_CLK
ADC_current_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_current_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_current_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_current_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_current_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_current_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_current_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_current_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_current_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_current_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_current_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_current_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_current_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_current_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_current_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_current_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_current_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_current_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_current_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_current_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_current_DSM__MISC EQU CYREG_DSM0_MISC
ADC_current_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_current_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_current_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_current_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_current_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_current_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_current_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_current_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_current_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_current_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_current_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_current_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_current_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_current_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_current_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_current_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_current_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_current_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_current_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_current_Ext_CP_Clk__INDEX EQU 0x00
ADC_current_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_current_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_current_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_current_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_current_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_current_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_current_IRQ__INTC_MASK EQU 0x20000000
ADC_current_IRQ__INTC_NUMBER EQU 29
ADC_current_IRQ__INTC_PRIOR_NUM EQU 7
ADC_current_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_current_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_current_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_current_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_current_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_current_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_current_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_current_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_current_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_current_theACLK__INDEX EQU 0x00
ADC_current_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_current_theACLK__PM_ACT_MSK EQU 0x01
ADC_current_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_current_theACLK__PM_STBY_MSK EQU 0x01

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x05
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x20
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x20
timer_clock_1__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
timer_clock_1__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
timer_clock_1__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
timer_clock_1__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_1__INDEX EQU 0x07
timer_clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_1__PM_ACT_MSK EQU 0x80
timer_clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_1__PM_STBY_MSK EQU 0x80

/* FanController */
FanController_B_FanCtrl_AlertStatusReg__0__MASK EQU 0x01
FanController_B_FanCtrl_AlertStatusReg__0__POS EQU 0
FanController_B_FanCtrl_AlertStatusReg__1__MASK EQU 0x02
FanController_B_FanCtrl_AlertStatusReg__1__POS EQU 1
FanController_B_FanCtrl_AlertStatusReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
FanController_B_FanCtrl_AlertStatusReg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
FanController_B_FanCtrl_AlertStatusReg__MASK EQU 0x03
FanController_B_FanCtrl_AlertStatusReg__MASK_REG EQU CYREG_B1_UDB05_MSK
FanController_B_FanCtrl_AlertStatusReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
FanController_B_FanCtrl_AlertStatusReg__STATUS_REG EQU CYREG_B1_UDB05_ST
FanController_B_FanCtrl_GlobalControlReg__0__MASK EQU 0x01
FanController_B_FanCtrl_GlobalControlReg__0__POS EQU 0
FanController_B_FanCtrl_GlobalControlReg__1__MASK EQU 0x02
FanController_B_FanCtrl_GlobalControlReg__1__POS EQU 1
FanController_B_FanCtrl_GlobalControlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
FanController_B_FanCtrl_GlobalControlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
FanController_B_FanCtrl_GlobalControlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
FanController_B_FanCtrl_GlobalControlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
FanController_B_FanCtrl_GlobalControlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
FanController_B_FanCtrl_GlobalControlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
FanController_B_FanCtrl_GlobalControlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
FanController_B_FanCtrl_GlobalControlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
FanController_B_FanCtrl_GlobalControlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
FanController_B_FanCtrl_GlobalControlReg__2__MASK EQU 0x04
FanController_B_FanCtrl_GlobalControlReg__2__POS EQU 2
FanController_B_FanCtrl_GlobalControlReg__4__MASK EQU 0x10
FanController_B_FanCtrl_GlobalControlReg__4__POS EQU 4
FanController_B_FanCtrl_GlobalControlReg__5__MASK EQU 0x20
FanController_B_FanCtrl_GlobalControlReg__5__POS EQU 5
FanController_B_FanCtrl_GlobalControlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
FanController_B_FanCtrl_GlobalControlReg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
FanController_B_FanCtrl_GlobalControlReg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
FanController_B_FanCtrl_GlobalControlReg__COUNT_REG EQU CYREG_B1_UDB06_CTL
FanController_B_FanCtrl_GlobalControlReg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
FanController_B_FanCtrl_GlobalControlReg__MASK EQU 0x37
FanController_B_FanCtrl_GlobalControlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
FanController_B_FanCtrl_GlobalControlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
FanController_B_FanCtrl_GlobalControlReg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__0__MASK EQU 0x01
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__0__POS EQU 0
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__1__MASK EQU 0x02
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__1__POS EQU 1
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__2__MASK EQU 0x04
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__2__POS EQU 2
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__3__MASK EQU 0x08
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__3__POS EQU 3
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__CONTROL_REG EQU CYREG_B0_UDB13_CTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__COUNT_REG EQU CYREG_B0_UDB13_CTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__MASK EQU 0x0F
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__PERIOD_REG EQU CYREG_B0_UDB13_MSK
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__A0_REG EQU CYREG_B1_UDB06_A0
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__A1_REG EQU CYREG_B1_UDB06_A1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__D0_REG EQU CYREG_B1_UDB06_D0
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__D1_REG EQU CYREG_B1_UDB06_D1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__F0_REG EQU CYREG_B1_UDB06_F0
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__F1_REG EQU CYREG_B1_UDB06_F1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM8_OpenLoopFan8_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM8_OpenLoopFan8_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM8_OpenLoopFan8_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM8_OpenLoopFan8_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM8_OpenLoopFan8_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM8_OpenLoopFan8_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM8_OpenLoopFan8_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM8_OpenLoopFan8_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM8_OpenLoopFan8_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM8_OpenLoopFan8_u0__A0_REG EQU CYREG_B1_UDB05_A0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM8_OpenLoopFan8_u0__A1_REG EQU CYREG_B1_UDB05_A1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM8_OpenLoopFan8_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM8_OpenLoopFan8_u0__D0_REG EQU CYREG_B1_UDB05_D0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM8_OpenLoopFan8_u0__D1_REG EQU CYREG_B1_UDB05_D1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM8_OpenLoopFan8_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM8_OpenLoopFan8_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM8_OpenLoopFan8_u0__F0_REG EQU CYREG_B1_UDB05_F0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM8_OpenLoopFan8_u0__F1_REG EQU CYREG_B1_UDB05_F1
FanController_B_FanCtrl_StallStatus_StallError_LSB__0__MASK EQU 0x01
FanController_B_FanCtrl_StallStatus_StallError_LSB__0__POS EQU 0
FanController_B_FanCtrl_StallStatus_StallError_LSB__1__MASK EQU 0x02
FanController_B_FanCtrl_StallStatus_StallError_LSB__1__POS EQU 1
FanController_B_FanCtrl_StallStatus_StallError_LSB__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
FanController_B_FanCtrl_StallStatus_StallError_LSB__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
FanController_B_FanCtrl_StallStatus_StallError_LSB__2__MASK EQU 0x04
FanController_B_FanCtrl_StallStatus_StallError_LSB__2__POS EQU 2
FanController_B_FanCtrl_StallStatus_StallError_LSB__3__MASK EQU 0x08
FanController_B_FanCtrl_StallStatus_StallError_LSB__3__POS EQU 3
FanController_B_FanCtrl_StallStatus_StallError_LSB__MASK EQU 0x0F
FanController_B_FanCtrl_StallStatus_StallError_LSB__MASK_REG EQU CYREG_B0_UDB06_MSK
FanController_B_FanCtrl_StallStatus_StallError_LSB__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
FanController_B_FanCtrl_StallStatus_StallError_LSB__STATUS_REG EQU CYREG_B0_UDB06_ST
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__A0_REG EQU CYREG_B0_UDB15_A0
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__A1_REG EQU CYREG_B0_UDB15_A1
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__D0_REG EQU CYREG_B0_UDB15_D0
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__D1_REG EQU CYREG_B0_UDB15_D1
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__F0_REG EQU CYREG_B0_UDB15_F0
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__F1_REG EQU CYREG_B0_UDB15_F1
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
FanController_FanTach_FanTachCounter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
FanController_FanTach_FanTachCounter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
FanController_FanTach_FanTachCounter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
FanController_FanTach_FanTachCounter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
FanController_FanTach_FanTachCounter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
FanController_FanTach_FanTachCounter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
FanController_FanTach_FanTachCounter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
FanController_FanTach_FanTachCounter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
FanController_FanTach_FanTachCounter_u0__A0_REG EQU CYREG_B0_UDB06_A0
FanController_FanTach_FanTachCounter_u0__A1_REG EQU CYREG_B0_UDB06_A1
FanController_FanTach_FanTachCounter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
FanController_FanTach_FanTachCounter_u0__D0_REG EQU CYREG_B0_UDB06_D0
FanController_FanTach_FanTachCounter_u0__D1_REG EQU CYREG_B0_UDB06_D1
FanController_FanTach_FanTachCounter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
FanController_FanTach_FanTachCounter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
FanController_FanTach_FanTachCounter_u0__F0_REG EQU CYREG_B0_UDB06_F0
FanController_FanTach_FanTachCounter_u0__F1_REG EQU CYREG_B0_UDB06_F1
FanController_FanTach_FanTachCounter_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
FanController_FanTach_FanTachCounter_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
FanController_FanTach_FanTachCounter_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
FanController_FanTach_FanTachCounter_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
FanController_FanTach_FanTachCounter_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
FanController_FanTach_FanTachCounter_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
FanController_FanTach_FanTachCounter_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
FanController_FanTach_FanTachCounter_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
FanController_FanTach_FanTachCounter_u1__A0_REG EQU CYREG_B0_UDB07_A0
FanController_FanTach_FanTachCounter_u1__A1_REG EQU CYREG_B0_UDB07_A1
FanController_FanTach_FanTachCounter_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
FanController_FanTach_FanTachCounter_u1__D0_REG EQU CYREG_B0_UDB07_D0
FanController_FanTach_FanTachCounter_u1__D1_REG EQU CYREG_B0_UDB07_D1
FanController_FanTach_FanTachCounter_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
FanController_FanTach_FanTachCounter_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
FanController_FanTach_FanTachCounter_u1__F0_REG EQU CYREG_B0_UDB07_F0
FanController_FanTach_FanTachCounter_u1__F1_REG EQU CYREG_B0_UDB07_F1
FanController_FanTach_GlitchFilterTimer_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
FanController_FanTach_GlitchFilterTimer_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
FanController_FanTach_GlitchFilterTimer_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
FanController_FanTach_GlitchFilterTimer_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
FanController_FanTach_GlitchFilterTimer_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
FanController_FanTach_GlitchFilterTimer_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
FanController_FanTach_GlitchFilterTimer_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
FanController_FanTach_GlitchFilterTimer_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
FanController_FanTach_GlitchFilterTimer_u0__A0_REG EQU CYREG_B0_UDB12_A0
FanController_FanTach_GlitchFilterTimer_u0__A1_REG EQU CYREG_B0_UDB12_A1
FanController_FanTach_GlitchFilterTimer_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
FanController_FanTach_GlitchFilterTimer_u0__D0_REG EQU CYREG_B0_UDB12_D0
FanController_FanTach_GlitchFilterTimer_u0__D1_REG EQU CYREG_B0_UDB12_D1
FanController_FanTach_GlitchFilterTimer_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
FanController_FanTach_GlitchFilterTimer_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
FanController_FanTach_GlitchFilterTimer_u0__F0_REG EQU CYREG_B0_UDB12_F0
FanController_FanTach_GlitchFilterTimer_u0__F1_REG EQU CYREG_B0_UDB12_F1
FanController_FanTach_GlitchFilterTimer_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
FanController_FanTach_GlitchFilterTimer_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
FanController_FanTach_P3_P5_FanCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
FanController_FanTach_P3_P5_FanCounter__CONTROL_REG EQU CYREG_B0_UDB15_CTL
FanController_FanTach_P3_P5_FanCounter__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
FanController_FanTach_P3_P5_FanCounter__COUNT_REG EQU CYREG_B0_UDB15_CTL
FanController_FanTach_P3_P5_FanCounter__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
FanController_FanTach_P3_P5_FanCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
FanController_FanTach_P3_P5_FanCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
FanController_FanTach_P3_P5_FanCounter__PERIOD_REG EQU CYREG_B0_UDB15_MSK
FanController_FanTach_P3_P5_FanCounter_ST__MASK_REG EQU CYREG_B0_UDB15_MSK
FanController_FanTach_P3_P5_FanCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
FanController_FanTach_P3_P5_FanCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
FanController_FanTach_P3_P5_FanCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
FanController_FanTach_P3_P5_FanCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
FanController_FanTach_P3_P5_FanCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
FanController_FanTach_P3_P5_FanCounter_ST__STATUS_REG EQU CYREG_B0_UDB15_ST
FanController_PID_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
FanController_PID_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
FanController_PID_ISR__INTC_MASK EQU 0x02
FanController_PID_ISR__INTC_NUMBER EQU 1
FanController_PID_ISR__INTC_PRIOR_NUM EQU 7
FanController_PID_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
FanController_PID_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
FanController_PID_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
FanController_PWM_CLOCK_25k_8b__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
FanController_PWM_CLOCK_25k_8b__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
FanController_PWM_CLOCK_25k_8b__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
FanController_PWM_CLOCK_25k_8b__CFG2_SRC_SEL_MASK EQU 0x07
FanController_PWM_CLOCK_25k_8b__INDEX EQU 0x01
FanController_PWM_CLOCK_25k_8b__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
FanController_PWM_CLOCK_25k_8b__PM_ACT_MSK EQU 0x02
FanController_PWM_CLOCK_25k_8b__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
FanController_PWM_CLOCK_25k_8b__PM_STBY_MSK EQU 0x02
FanController_TACH_CLK_500K__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
FanController_TACH_CLK_500K__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
FanController_TACH_CLK_500K__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
FanController_TACH_CLK_500K__CFG2_SRC_SEL_MASK EQU 0x07
FanController_TACH_CLK_500K__INDEX EQU 0x03
FanController_TACH_CLK_500K__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
FanController_TACH_CLK_500K__PM_ACT_MSK EQU 0x08
FanController_TACH_CLK_500K__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
FanController_TACH_CLK_500K__PM_STBY_MSK EQU 0x08
FanController_TachOutDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
FanController_TachOutDMA__DRQ_NUMBER EQU 0
FanController_TachOutDMA__NUMBEROF_TDS EQU 0
FanController_TachOutDMA__PRIORITY EQU 2
FanController_TachOutDMA__TERMIN_EN EQU 0
FanController_TachOutDMA__TERMIN_SEL EQU 0
FanController_TachOutDMA__TERMOUT0_EN EQU 1
FanController_TachOutDMA__TERMOUT0_SEL EQU 0
FanController_TachOutDMA__TERMOUT1_EN EQU 0
FanController_TachOutDMA__TERMOUT1_SEL EQU 0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000E
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
