{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528151197472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528151197476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 01:26:37 2018 " "Processing started: Tue Jun 05 01:26:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528151197476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151197476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_to_vga -c adc_to_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc_to_vga -c adc_to_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151197477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528151198088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528151198088 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ADC.v(82) " "Verilog HDL information at ADC.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "ADC.v" "" { Text "D:/Proje/adc_to_vga/ADC.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1528151207940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "ADC.v" "" { Text "D:/Proje/adc_to_vga/ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151207942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151207942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file magnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 magnitude " "Found entity 1: magnitude" {  } { { "magnitude.v" "" { Text "D:/Proje/adc_to_vga/magnitude.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151207944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151207944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_to_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_to_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_to_vga " "Found entity 1: adc_to_vga" {  } { { "adc_to_vga.v" "" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151207946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151207946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency " "Found entity 1: frequency" {  } { { "frequency.v" "" { Text "D:/Proje/adc_to_vga/frequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151207948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151207948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hvsync_generator.v" "" { Text "D:/Proje/adc_to_vga/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151207951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151207951 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga.v(113) " "Verilog HDL information at vga.v(113): always construct contains both blocking and non-blocking assignments" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1528151207957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151207958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151207958 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ADC ADC.v(24) " "Verilog HDL Parameter Declaration warning at ADC.v(24): Parameter Declaration in module \"ADC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ADC.v" "" { Text "D:/Proje/adc_to_vga/ADC.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1528151207958 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ADC ADC.v(25) " "Verilog HDL Parameter Declaration warning at ADC.v(25): Parameter Declaration in module \"ADC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ADC.v" "" { Text "D:/Proje/adc_to_vga/ADC.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1528151207958 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.v(87) " "Verilog HDL Instantiation warning at vga.v(87): instance has no name" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1528151207966 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adc_to_vga.v(25) " "Verilog HDL Instantiation warning at adc_to_vga.v(25): instance has no name" {  } { { "adc_to_vga.v" "" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1528151208161 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc_to_vga " "Elaborating entity \"adc_to_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528151208483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:system_1 " "Elaborating entity \"ADC\" for hierarchy \"ADC:system_1\"" {  } { { "adc_to_vga.v" "system_1" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528151208545 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp ADC.v(19) " "Verilog HDL or VHDL warning at ADC.v(19): object \"temp\" assigned a value but never read" {  } { { "ADC.v" "" { Text "D:/Proje/adc_to_vga/ADC.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528151208592 "|adc_to_vga|ADC:system_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magnitude magnitude:system_2 " "Elaborating entity \"magnitude\" for hierarchy \"magnitude:system_2\"" {  } { { "adc_to_vga.v" "system_2" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528151208593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 magnitude.v(28) " "Verilog HDL assignment warning at magnitude.v(28): truncated value with size 32 to match size of target (14)" {  } { { "magnitude.v" "" { Text "D:/Proje/adc_to_vga/magnitude.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528151208593 "|adc_to_vga|magnitude:system_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency frequency:system_3 " "Elaborating entity \"frequency\" for hierarchy \"frequency:system_3\"" {  } { { "adc_to_vga.v" "system_3" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528151208641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_clk frequency.v(14) " "Verilog HDL or VHDL warning at frequency.v(14): object \"counter_clk\" assigned a value but never read" {  } { { "frequency.v" "" { Text "D:/Proje/adc_to_vga/frequency.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528151208641 "|adc_to_vga|frequency:system_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 frequency.v(43) " "Verilog HDL assignment warning at frequency.v(43): truncated value with size 32 to match size of target (10)" {  } { { "frequency.v" "" { Text "D:/Proje/adc_to_vga/frequency.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528151208642 "|adc_to_vga|frequency:system_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:comb_3 " "Elaborating entity \"vga\" for hierarchy \"vga:comb_3\"" {  } { { "adc_to_vga.v" "comb_3" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528151208684 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vrms_sayi1 vga.v(18) " "Verilog HDL warning at vga.v(18): object vrms_sayi1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 18 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528151208725 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vrms_sayi2 vga.v(19) " "Verilog HDL warning at vga.v(19): object vrms_sayi2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528151208725 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "voltdiv1 vga.v(27) " "Verilog HDL warning at vga.v(27): object voltdiv1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528151208725 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "voltdiv2 vga.v(28) " "Verilog HDL warning at vga.v(28): object voltdiv2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528151208725 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timediv1 vga.v(29) " "Verilog HDL warning at vga.v(29): object timediv1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528151208725 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timediv2 vga.v(30) " "Verilog HDL warning at vga.v(30): object timediv2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528151208725 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timediv3 vga.v(31) " "Verilog HDL warning at vga.v(31): object timediv3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528151208725 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timediv4 vga.v(32) " "Verilog HDL warning at vga.v(32): object timediv4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528151208725 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timediv5 vga.v(33) " "Verilog HDL warning at vga.v(33): object timediv5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528151208725 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timediv6 vga.v(34) " "Verilog HDL warning at vga.v(34): object timediv6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528151208725 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dalgalar vga.v(59) " "Verilog HDL warning at vga.v(59): object dalgalar used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 59 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528151208725 "|vga"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "clk_2 vga.v(63) " "Verilog HDL warning at vga.v(63): initial value for variable clk_2 should be constant" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 63 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1528151208725 "|vga"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clk_2 vga.v(75) " "Verilog HDL Event Control warning at vga.v(75): posedge or negedge of vector \"clk_2\" depends solely on its least-significant bit" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 75 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1528151208725 "|vga"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clk_25 vga.v(113) " "Verilog HDL Event Control warning at vga.v(113): posedge or negedge of vector \"clk_25\" depends solely on its least-significant bit" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 113 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1528151208725 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(196) " "Verilog HDL Case Statement warning at vga.v(196): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 196 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208725 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(312) " "Verilog HDL Case Statement warning at vga.v(312): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 312 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(418) " "Verilog HDL Case Statement warning at vga.v(418): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 418 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(532) " "Verilog HDL Case Statement warning at vga.v(532): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 532 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(637) " "Verilog HDL Case Statement warning at vga.v(637): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 637 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(752) " "Verilog HDL Case Statement warning at vga.v(752): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 752 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(855) " "Verilog HDL Case Statement warning at vga.v(855): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 855 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(909) " "Verilog HDL Case Statement warning at vga.v(909): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 909 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1022) " "Verilog HDL Case Statement warning at vga.v(1022): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 1022 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1140) " "Verilog HDL Case Statement warning at vga.v(1140): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 1140 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1243) " "Verilog HDL Case Statement warning at vga.v(1243): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 1243 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1348) " "Verilog HDL Case Statement warning at vga.v(1348): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 1348 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1467) " "Verilog HDL Case Statement warning at vga.v(1467): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 1467 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1574) " "Verilog HDL Case Statement warning at vga.v(1574): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 1574 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1629) " "Verilog HDL Case Statement warning at vga.v(1629): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 1629 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1738) " "Verilog HDL Case Statement warning at vga.v(1738): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 1738 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1854) " "Verilog HDL Case Statement warning at vga.v(1854): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 1854 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1958) " "Verilog HDL Case Statement warning at vga.v(1958): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 1958 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(2064) " "Verilog HDL Case Statement warning at vga.v(2064): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 2064 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(2173) " "Verilog HDL Case Statement warning at vga.v(2173): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 2173 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(2272) " "Verilog HDL assignment warning at vga.v(2272): truncated value with size 32 to match size of target (8)" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 2272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(2275) " "Verilog HDL assignment warning at vga.v(2275): truncated value with size 32 to match size of target (8)" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 2275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(2282) " "Verilog HDL assignment warning at vga.v(2282): truncated value with size 32 to match size of target (8)" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 2282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(2299) " "Verilog HDL assignment warning at vga.v(2299): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 2299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vrms_sayi1 0 vga.v(18) " "Net \"vrms_sayi1\" at vga.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vrms_sayi2 0 vga.v(19) " "Net \"vrms_sayi2\" at vga.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "voltdiv1 0 vga.v(27) " "Net \"voltdiv1\" at vga.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "voltdiv2 0 vga.v(28) " "Net \"voltdiv2\" at vga.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "timediv1 0 vga.v(29) " "Net \"timediv1\" at vga.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "timediv2 0 vga.v(30) " "Net \"timediv2\" at vga.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "timediv3 0 vga.v(31) " "Net \"timediv3\" at vga.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "timediv4 0 vga.v(32) " "Net \"timediv4\" at vga.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528151208726 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "timediv5 0 vga.v(33) " "Net \"timediv5\" at vga.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528151208727 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "timediv6 0 vga.v(34) " "Net \"timediv6\" at vga.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528151208727 "|vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dalgalar 0 vga.v(59) " "Net \"dalgalar\" at vga.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528151208727 "|vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator vga:comb_3\|hvsync_generator:comb_331 " "Elaborating entity \"hvsync_generator\" for hierarchy \"vga:comb_3\|hvsync_generator:comb_331\"" {  } { { "vga.v" "comb_331" { Text "D:/Proje/adc_to_vga/vga.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528151208727 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(18) " "Verilog HDL assignment warning at hvsync_generator.v(18): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "D:/Proje/adc_to_vga/hvsync_generator.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528151208754 "|adc_to_vga|vga:comb_3|hvsync_generator:comb_100"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hvsync_generator.v(27) " "Verilog HDL assignment warning at hvsync_generator.v(27): truncated value with size 32 to match size of target (9)" {  } { { "hvsync_generator.v" "" { Text "D:/Proje/adc_to_vga/hvsync_generator.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528151208754 "|adc_to_vga|vga:comb_3|hvsync_generator:comb_100"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "signal_frequency\[11\] " "Net \"signal_frequency\[11\]\" is missing source, defaulting to GND" {  } { { "adc_to_vga.v" "signal_frequency\[11\]" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1528151208838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "signal_frequency\[10\] " "Net \"signal_frequency\[10\]\" is missing source, defaulting to GND" {  } { { "adc_to_vga.v" "signal_frequency\[10\]" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1528151208838 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1528151208838 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "signal_frequency\[11\] " "Net \"signal_frequency\[11\]\" is missing source, defaulting to GND" {  } { { "adc_to_vga.v" "signal_frequency\[11\]" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1528151208838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "signal_frequency\[10\] " "Net \"signal_frequency\[10\]\" is missing source, defaulting to GND" {  } { { "adc_to_vga.v" "signal_frequency\[10\]" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1528151208838 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1528151208838 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "signal_frequency\[11\] " "Net \"signal_frequency\[11\]\" is missing source, defaulting to GND" {  } { { "adc_to_vga.v" "signal_frequency\[11\]" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1528151208839 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "signal_frequency\[10\] " "Net \"signal_frequency\[10\]\" is missing source, defaulting to GND" {  } { { "adc_to_vga.v" "signal_frequency\[10\]" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1528151208839 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1528151208839 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Div0\"" {  } { { "vga.v" "Div0" { Text "D:/Proje/adc_to_vga/vga.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528151209713 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Mod0\"" {  } { { "vga.v" "Mod0" { Text "D:/Proje/adc_to_vga/vga.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528151209713 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Div1\"" {  } { { "vga.v" "Div1" { Text "D:/Proje/adc_to_vga/vga.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528151209713 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Mod1\"" {  } { { "vga.v" "Mod1" { Text "D:/Proje/adc_to_vga/vga.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528151209713 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Div4\"" {  } { { "vga.v" "Div4" { Text "D:/Proje/adc_to_vga/vga.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528151209713 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Mod5\"" {  } { { "vga.v" "Mod5" { Text "D:/Proje/adc_to_vga/vga.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528151209713 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Div3\"" {  } { { "vga.v" "Div3" { Text "D:/Proje/adc_to_vga/vga.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528151209713 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Mod4\"" {  } { { "vga.v" "Mod4" { Text "D:/Proje/adc_to_vga/vga.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528151209713 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Div2\"" {  } { { "vga.v" "Div2" { Text "D:/Proje/adc_to_vga/vga.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528151209713 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Mod3\"" {  } { { "vga.v" "Mod3" { Text "D:/Proje/adc_to_vga/vga.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528151209713 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Mod2\"" {  } { { "vga.v" "Mod2" { Text "D:/Proje/adc_to_vga/vga.v" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528151209713 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "frequency:system_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"frequency:system_3\|Div0\"" {  } { { "frequency.v" "Div0" { Text "D:/Proje/adc_to_vga/frequency.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528151209713 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528151209713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Div0\"" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528151209804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Div0 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151209804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151209804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151209804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151209804 ""}  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528151209804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "D:/Proje/adc_to_vga/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151209850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151209850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/Proje/adc_to_vga/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151209873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151209873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "D:/Proje/adc_to_vga/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151209910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151209910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Mod0\"" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528151209952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Mod0 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151209952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151209952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151209952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151209952 ""}  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528151209952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "D:/Proje/adc_to_vga/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151209999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151209999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Div4\"" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528151210057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Div4 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210057 ""}  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528151210057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tcm " "Found entity 1: lpm_divide_tcm" {  } { { "db/lpm_divide_tcm.tdf" "" { Text "D:/Proje/adc_to_vga/db/lpm_divide_tcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151210104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151210104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "D:/Proje/adc_to_vga/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151210134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151210134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "D:/Proje/adc_to_vga/db/alt_u_div_c2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151210164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151210164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Mod5\"" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528151210218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Mod5 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210218 ""}  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528151210218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "D:/Proje/adc_to_vga/db/lpm_divide_j3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151210264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151210264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/Proje/adc_to_vga/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151210284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151210284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "D:/Proje/adc_to_vga/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151210310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151210310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Div3\"" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528151210374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Div3 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210374 ""}  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528151210374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "D:/Proje/adc_to_vga/db/lpm_divide_jbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151210421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151210421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/Proje/adc_to_vga/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151210442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151210442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/Proje/adc_to_vga/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151210470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151210470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Div2\"" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528151210504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Div2 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210504 ""}  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528151210504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "D:/Proje/adc_to_vga/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151210552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151210552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Mod2\"" {  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528151210582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Mod2 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210582 ""}  } { { "vga.v" "" { Text "D:/Proje/adc_to_vga/vga.v" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528151210582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frequency:system_3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"frequency:system_3\|lpm_divide:Div0\"" {  } { { "frequency.v" "" { Text "D:/Proje/adc_to_vga/frequency.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528151210626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frequency:system_3\|lpm_divide:Div0 " "Instantiated megafunction \"frequency:system_3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528151210626 ""}  } { { "frequency.v" "" { Text "D:/Proje/adc_to_vga/frequency.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528151210626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "D:/Proje/adc_to_vga/db/lpm_divide_rqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151210676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151210676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/Proje/adc_to_vga/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151210745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151210745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Proje/adc_to_vga/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151210847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151210847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/Proje/adc_to_vga/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528151210910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151210910 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1528151211364 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_B\[0\] GND " "Pin \"vga_B\[0\]\" is stuck at GND" {  } { { "adc_to_vga.v" "" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528151213945 "|adc_to_vga|vga_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_B\[1\] GND " "Pin \"vga_B\[1\]\" is stuck at GND" {  } { { "adc_to_vga.v" "" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528151213945 "|adc_to_vga|vga_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_B\[2\] GND " "Pin \"vga_B\[2\]\" is stuck at GND" {  } { { "adc_to_vga.v" "" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528151213945 "|adc_to_vga|vga_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_B\[3\] GND " "Pin \"vga_B\[3\]\" is stuck at GND" {  } { { "adc_to_vga.v" "" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528151213945 "|adc_to_vga|vga_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_B\[4\] GND " "Pin \"vga_B\[4\]\" is stuck at GND" {  } { { "adc_to_vga.v" "" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528151213945 "|adc_to_vga|vga_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_B\[5\] GND " "Pin \"vga_B\[5\]\" is stuck at GND" {  } { { "adc_to_vga.v" "" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528151213945 "|adc_to_vga|vga_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_B\[6\] GND " "Pin \"vga_B\[6\]\" is stuck at GND" {  } { { "adc_to_vga.v" "" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528151213945 "|adc_to_vga|vga_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_B\[7\] GND " "Pin \"vga_B\[7\]\" is stuck at GND" {  } { { "adc_to_vga.v" "" { Text "D:/Proje/adc_to_vga/adc_to_vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528151213945 "|adc_to_vga|vga_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1528151213945 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528151214089 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528151215824 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proje/adc_to_vga/output_files/adc_to_vga.map.smsg " "Generated suppressed messages file D:/Proje/adc_to_vga/output_files/adc_to_vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151215910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528151216342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528151216342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2275 " "Implemented 2275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528151216638 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528151216638 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2238 " "Implemented 2238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528151216638 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1528151216638 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528151216638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528151216711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 01:26:56 2018 " "Processing ended: Tue Jun 05 01:26:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528151216711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528151216711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528151216711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528151216711 ""}
