;: already installed, replacing
stashing as ;:0
*: already installed, replacing
stashing as *:0
': already installed, replacing
stashing as ':0
": already installed, replacing
stashing as ":0
dev_comment: already installed, replacing
stashing as dev_comment:0
R: already installed, replacing
stashing as R:0
verilog: already installed, replacing
stashing as verilog:0
paramset: already installed, replacing
stashing as paramset:0
module: already installed, replacing
stashing as module:0
macromodule: already installed, replacing
stashing as macromodule:0
verilog: already installed, replacing
stashing as verilog:0
# Eqn:Eqn1 reflect="dB(S[1,1])" isolated="dB(S[3,1])" through="dB(S[2,
^ ? # Eqn: no match
// This File is part of gnucap-qucs 
// (C) 2018 Felix Salfelder 
// GPLv3+ 
// mapping qucsator names to actual devices 
// "sources" section 
* Vexp:V1 _net4 _net5 U1="0 V" U2="1 V" T1="0" T2="1 ms" Tr="1  ms" Tf="1 ms" 
* Ipulse:I2 _net2 _net3 I1="0" I2="1 A" T1="0" T2="1 ms" Tr="1 ms" Tf="2 ms" 
* Irect:I1 _net0 _net1 I="1" TH="1 ms" TL="1 ms" Tr=".5m" Tf=".5m" Td=".5m" 
* Vac:V1 Gate gnd U="5 V" f="10 MHz" Phase="0" Theta="0" 
* don't need spice for this 
* .subckt CCVS(1 2 3 4); 
* .parameter G=1 
* .R:0 R1 1 4 1n 
* H1 2 3 R1 {G} 
* .ends 
* .subckt CCCS(1 2 3 4); 
* .parameter G=1 
* .R:0 R1 1 4 1n 
* F1 2 3 R1 {G} 
* .ends 
* 
* only admit in dc and tr 
  Pac:P1 _net13 gnd   Num=1 P=0  Temp=26.85 Z=50 f=1G
  Pac:P2 _net6 gnd   Num=2 P=0  Temp=26.85 Z=50 f=1G
  Pac:P3 _net2 gnd   Num=3 P=0  Temp=26.85 Z=50 f=1G
  Pac:P4 _net8 gnd   Num=4 P=0  Temp=26.85 Z=50 f=1G
  MCOUPLED:MSTC1 _net13 _net6 _net2 _net8   W=0.518m L=14.94m S=0.185m Subst=SubstTC1 Model=Kirschning DispModel=Kirschning Temp=26.85
SUBST:SubstTC1  er="9.8" h="0.635 mm" t="17.5 um" tand="0.0001" rho="2.43902e-08" D="1.5e-07" tnom="tnom"
// This File is part of gnucap-qucs 
// (C) 2018 Felix Salfelder 
// GPLv3+ 
// mapping qucsator names to actual devices 
// "sources" section 
//* Vexp:V1 _net4 _net5 U1="0 V" U2="1 V" T1="0" T2="1 ms" Tr="1  ms" Tf="1 ms" 
//* Ipulse:I2 _net2 _net3 I1="0" I2="1 A" T1="0" T2="1 ms" Tr="1 ms" Tf="2 ms" 
//* Irect:I1 _net0 _net1 I="1" TH="1 ms" TL="1 ms" Tr=".5m" Tf=".5m" Td=".5m" 
//* Vac:V1 Gate gnd U="5 V" f="10 MHz" Phase="0" Theta="0" 
//* don't need spice for this 
//* .subckt CCVS(1 2 3 4); 
//* .parameter G=1 
//* .R:0 R1 1 4 1n 
//* H1 2 3 R1 {G} 
//* .ends 
//* .subckt CCCS(1 2 3 4); 
//* .parameter G=1 
//* .R:0 R1 1 4 1n 
//* F1 2 3 R1 {G} 
//* .ends 
//* 
//* only admit in dc and tr 
Pac #(.Num(1),.P(0 ),.Temp(26.85),.Z(50),.f(1G)) P1 (.1(_net13),.2(0));
Pac #(.Num(2),.P(0 ),.Temp(26.85),.Z(50),.f(1G)) P2 (.1(_net6),.2(0));
Pac #(.Num(3),.P(0 ),.Temp(26.85),.Z(50),.f(1G)) P3 (.1(_net2),.2(0));
Pac #(.Num(4),.P(0 ),.Temp(26.85),.Z(50),.f(1G)) P4 (.1(_net8),.2(0));
MCOUPLED #(.W(0.518m),.L(14.94m),.S(0.185m),.Subst(SubstTC1),.Model(Kirschning),.DispModel(Kirschning),.Temp(26.85)) MSTC1 (.p0(_net13),.p1(_net6),.p2(_net2),.p3(_net8));
paramset SubstTC1 SUBST;\
 .er=9.8; .h=0.635 mm; .t=17.5 um; .tand=0.0001; .rho=2.43902e-08; .D=1.5e-07; .tnom=tnom;\
endparmset

#           v(_net13)  v(_net2)   v(_net6)   v(_net8)  
 0.         0.         0.         0.         0.        
<indep frequency 6>
 1.K
 4.K
 16.K
 64.K
 256.K
 1.024Meg
</indep>
<indep S[1,1] 6>
-222.7384n- 30.51651n* i
-445.1157n- 122.0297n* i
-890.315n- 488.129n* i
-1.77989u- 1.952369u* i
-3.562191u- 7.808565u* i
-7.152279u- 31.22693u* i
</indep>
<indep S[1,2] 6>
 0.9999955- 990.1483n* i
 0.9999911- 3.960551u* i
 0.9999821- 15.84201u* i
 0.9999643- 63.36684u* i
 0.9999285- 253.4581u* i
 0.9998565- 0.001013758* i
</indep>
<indep S[1,3] 6>
 634.7541n+ 4.209182n* i
 1.269477u+ 16.82416n* i
 2.538927u+ 67.27293n* i
 5.077793u+ 268.8977n* i
 10.15571u+ 1.074165u* i
 20.31769u+ 4.285234u* i
</indep>
<indep S[1,4] 6>
 634.7583n+ 136.5389n* i
 1.269504u+ 546.1374n* i
 2.539065u+ 2.184511u* i
 5.078736u+ 8.737697u* i
 10.16573u+ 34.94821u* i
 20.45759u+ 139.7721u* i
</indep>
<indep S[2,1] 6>
 0.9999955- 990.15n* i
 0.9999911- 3.960543u* i
 0.9999821- 15.84201u* i
 0.9999643- 63.36684u* i
 0.9999285- 253.4581u* i
 0.9998565- 0.001013758* i
</indep>
<indep S[2,2] 6>
-222.7112n- 30.51476n* i
-445.0992n- 122.0382n* i
-890.3129n- 488.1316n* i
-1.779891u- 1.952368u* i
-3.562191u- 7.808565u* i
-7.152279u- 31.22693u* i
</indep>
<indep S[2,3] 6>
 634.7577n+ 136.5389n* i
 1.269504u+ 546.1385n* i
 2.539065u+ 2.18451u* i
 5.078736u+ 8.737697u* i
 10.16573u+ 34.94821u* i
 20.45759u+ 139.7721u* i
</indep>
<indep S[2,4] 6>
 634.7547n+ 4.209162n* i
 1.269477u+ 16.82309n* i
 2.538927u+ 67.27344n* i
 5.077793u+ 268.8977n* i
 10.15571u+ 1.074166u* i
 20.31769u+ 4.285234u* i
</indep>
<indep S[3,1] 6>
 634.7489n+ 4.214582n* i
 1.26947u+ 16.82529n* i
 2.538927u+ 67.27446n* i
 5.077792u+ 268.8982n* i
 10.15571u+ 1.074166u* i
 20.31769u+ 4.285234u* i
</indep>
<indep S[3,2] 6>
 634.7635n+ 136.5349n* i
 1.26951u+ 546.1363n* i
 2.539064u+ 2.184509u* i
 5.078736u+ 8.737696u* i
 10.16573u+ 34.94821u* i
 20.45759u+ 139.7721u* i
</indep>
<indep S[3,3] 6>
-222.6666n- 30.52437n* i
-445.1186n- 122.0293n* i
-890.3163n- 488.1298n* i
-1.779892u- 1.952365u* i
-3.562191u- 7.808565u* i
-7.152279u- 31.22693u* i
</indep>
<indep S[3,4] 6>
 0.9999955- 990.1454n* i
 0.9999911- 3.96055u* i
 0.9999821- 15.84201u* i
 0.9999643- 63.36684u* i
 0.9999285- 253.4581u* i
 0.9998565- 0.001013758* i
</indep>
<indep S[4,1] 6>
 634.7635n+ 136.5349n* i
 1.26951u+ 546.1363n* i
 2.539064u+ 2.184509u* i
 5.078736u+ 8.737696u* i
 10.16573u+ 34.94821u* i
 20.45759u+ 139.7721u* i
</indep>
<indep S[4,2] 6>
 634.7489n+ 4.214582n* i
 1.26947u+ 16.82529n* i
 2.538927u+ 67.27446n* i
 5.077792u+ 268.8982n* i
 10.15571u+ 1.074166u* i
 20.31769u+ 4.285234u* i
</indep>
<indep S[4,3] 6>
 0.9999955- 990.1544n* i
 0.9999911- 3.960558u* i
 0.9999821- 15.84201u* i
 0.9999643- 63.36684u* i
 0.9999285- 253.4581u* i
 0.9998565- 0.001013758* i
</indep>
<indep S[4,4] 6>
-222.6735n- 30.51538n* i
-445.1214n- 122.0216n* i
-890.3195n- 488.1267n* i
-1.779892u- 1.952366u* i
-3.562191u- 7.808565u* i
-7.152279u- 31.22693u* i
</indep>
