<stg><name>cnn_2d_conv_d8x8_k5x5</name>


<trans_list>

<trans id="565" from="1" to="2">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="2" to="4">
<condition id="292">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="2" to="3">
<condition id="294">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="3" to="2">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="4" to="5">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="5" to="7">
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="5" to="6">
<condition id="297">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="6" to="5">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="7" to="8">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="8" to="11">
<condition id="298">
<or_exp><and_exp><literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="8" to="9">
<condition id="301">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="9" to="10">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="10" to="8">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="11" to="12">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="12" to="13">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="13" to="22">
<condition id="303">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="13" to="14">
<condition id="312">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="14" to="15">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="15" to="16">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="16" to="17">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="17" to="18">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="18" to="19">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="19" to="20">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="20" to="21">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="21" to="12">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_24), !map !62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_23), !map !68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_22), !map !74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_21), !map !80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_20), !map !86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_19), !map !92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_18), !map !98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_17), !map !104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_16), !map !110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_15), !map !116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_14), !map !122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_13), !map !128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_12), !map !134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_11), !map !140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_10), !map !146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_9), !map !152

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_8), !map !158

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_7), !map !164

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_6), !map !170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_5), !map !176

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_4), !map !182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_3), !map !188

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_2), !map !194

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_1), !map !200

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_0), !map !206

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !212

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !216

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !220

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !224

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !228

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !232

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !236

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !240

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !244

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !248

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !252

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !256

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !260

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !264

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ctrl), !map !268

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @cnn_2d_conv_d8x8_k5x) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
:41  %lineBuffer_0 = alloca [8 x i32], align 4

]]></Node>
<StgValue><ssdm name="lineBuffer_0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
:42  %lineBuffer_1 = alloca [8 x i32], align 4

]]></Node>
<StgValue><ssdm name="lineBuffer_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
:43  %lineBuffer_2 = alloca [8 x i32], align 4

]]></Node>
<StgValue><ssdm name="lineBuffer_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
:44  %lineBuffer_3 = alloca [8 x i32], align 4

]]></Node>
<StgValue><ssdm name="lineBuffer_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecInterface(i32 %ctrl, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="0" op_27_bw="32" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="32" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="0" op_40_bw="0">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecInterface(i32* %kernelData_0, i32* %kernelData_1, i32* %kernelData_2, i32* %kernelData_3, i32* %kernelData_4, i32* %kernelData_5, i32* %kernelData_6, i32* %kernelData_7, i32* %kernelData_8, i32* %kernelData_9, i32* %kernelData_10, i32* %kernelData_11, i32* %kernelData_12, i32* %kernelData_13, i32* %kernelData_14, i32* %kernelData_15, i32* %kernelData_16, i32* %kernelData_17, i32* %kernelData_18, i32* %kernelData_19, i32* %kernelData_20, i32* %kernelData_21, i32* %kernelData_22, i32* %kernelData_23, i32* %kernelData_24, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:50  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %x = phi i4 [ 5, %0 ], [ %x_1, %2 ]

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1 = icmp eq i4 %x, -8

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1, label %.preheader86.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
:4  %empty_7 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  %x_1 = add i4 %x, 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="4">
<![CDATA[
:0  %x_cast = zext i4 %x to i32

]]></Node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
:4  %empty_7 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="54">
<![CDATA[
:5  %tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_7, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %lineBuffer_1_addr = getelementptr [8 x i32]* %lineBuffer_1, i32 0, i32 %x_cast

]]></Node>
<StgValue><ssdm name="lineBuffer_1_addr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:7  store i32 %tmp_data_V, i32* %lineBuffer_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:8  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
.preheader86.preheader:0  br label %.preheader86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader86:0  %indvar_flatten = phi i5 [ %indvar_flatten_next, %3 ], [ 0, %.preheader86.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader86:1  %y = phi i3 [ %y_mid2, %3 ], [ 2, %.preheader86.preheader ]

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader86:2  %x1 = phi i4 [ %x_2, %3 ], [ 0, %.preheader86.preheader ]

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader86:3  %exitcond_flatten = icmp eq i5 %indvar_flatten, -16

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader86:4  %indvar_flatten_next = add i5 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader86:5  br i1 %exitcond_flatten, label %.preheader84.preheader, label %.preheader87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader87:1  %exitcond = icmp eq i4 %x1, -8

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader87:2  %x1_mid2 = select i1 %exitcond, i4 0, i4 %x1

]]></Node>
<StgValue><ssdm name="x1_mid2"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader87:3  %y_s = add i3 %y, 1

]]></Node>
<StgValue><ssdm name="y_s"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader87:4  %cond_mid1 = icmp eq i3 %y_s, 2

]]></Node>
<StgValue><ssdm name="cond_mid1"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader87:5  %cond = icmp eq i3 %y, 2

]]></Node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader87:6  %cond_mid2 = select i1 %exitcond, i1 %cond_mid1, i1 %cond

]]></Node>
<StgValue><ssdm name="cond_mid2"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader87:7  %y_mid2 = select i1 %exitcond, i3 %y_s, i3 %y

]]></Node>
<StgValue><ssdm name="y_mid2"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader87:9  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
.preheader87:11  %empty_11 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader87:15  br i1 %cond_mid2, label %branch26, label %branch27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %x_2 = add i4 %x1_mid2, 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader87:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="4">
<![CDATA[
.preheader87:8  %x1_cast = zext i4 %x1_mid2 to i32

]]></Node>
<StgValue><ssdm name="x1_cast"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader87:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
.preheader87:11  %empty_11 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="54">
<![CDATA[
.preheader87:12  %tmp_data_V_1 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_11, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:13  %lineBuffer_2_addr = getelementptr [8 x i32]* %lineBuffer_2, i32 0, i32 %x1_cast

]]></Node>
<StgValue><ssdm name="lineBuffer_2_addr"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:14  %lineBuffer_3_addr = getelementptr [8 x i32]* %lineBuffer_3, i32 0, i32 %x1_cast

]]></Node>
<StgValue><ssdm name="lineBuffer_3_addr"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch27:0  store i32 %tmp_data_V_1, i32* %lineBuffer_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch26:0  store i32 %tmp_data_V_1, i32* %lineBuffer_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
.preheader84.preheader:0  %window_4_4 = alloca i32

]]></Node>
<StgValue><ssdm name="window_4_4"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.preheader84.preheader:1  br label %.preheader84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader84:0  %indvar_flatten6 = phi i4 [ %indvar_flatten_next7, %.preheader85 ], [ 0, %.preheader84.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader84:1  %y3 = phi i3 [ %y3_mid2, %.preheader85 ], [ 2, %.preheader84.preheader ]

]]></Node>
<StgValue><ssdm name="y3"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader84:2  %window_4_4_32 = phi i32 [ %window_4_4_14, %.preheader85 ], [ undef, %.preheader84.preheader ]

]]></Node>
<StgValue><ssdm name="window_4_4_32"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader84:3  %window_4_4_1 = phi i32 [ %window_4_4_16, %.preheader85 ], [ undef, %.preheader84.preheader ]

]]></Node>
<StgValue><ssdm name="window_4_4_1"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader84:4  %window_4_4_10 = phi i32 [ %window_4_4_23, %.preheader85 ], [ undef, %.preheader84.preheader ]

]]></Node>
<StgValue><ssdm name="window_4_4_10"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader84:5  %window_4_4_15 = phi i32 [ %window_4_4_29, %.preheader85 ], [ undef, %.preheader84.preheader ]

]]></Node>
<StgValue><ssdm name="window_4_4_15"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader84:6  %window_4_4_17 = phi i32 [ %window_4_4_34, %.preheader85 ], [ undef, %.preheader84.preheader ]

]]></Node>
<StgValue><ssdm name="window_4_4_17"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader84:7  %window_2_4_1 = phi i32 [ %window_4_4_42, %.preheader85 ], [ undef, %.preheader84.preheader ]

]]></Node>
<StgValue><ssdm name="window_2_4_1"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader84:8  %window_4_4_24 = phi i32 [ %window_4_4_49, %.preheader85 ], [ undef, %.preheader84.preheader ]

]]></Node>
<StgValue><ssdm name="window_4_4_24"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader84:9  %window_4_4_30 = phi i32 [ %window_4_4_52, %.preheader85 ], [ undef, %.preheader84.preheader ]

]]></Node>
<StgValue><ssdm name="window_4_4_30"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader84:10  %x4 = phi i3 [ %x_3, %.preheader85 ], [ 2, %.preheader84.preheader ]

]]></Node>
<StgValue><ssdm name="x4"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader84:11  %sel_tmp = icmp eq i3 %y3, 2

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader84:12  %sel_tmp2 = icmp eq i3 %y3, 3

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader84:13  %sel_tmp4 = icmp ne i3 %y3, 2

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader84:14  %sel_tmp5 = icmp ne i3 %y3, 3

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader84:15  %sel_tmp10 = and i1 %sel_tmp4, %sel_tmp5

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader84:16  %exitcond_flatten8 = icmp eq i4 %indvar_flatten6, -7

]]></Node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader84:17  %indvar_flatten_next7 = add i4 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader84:18  br i1 %exitcond_flatten8, label %.preheader82.preheader, label %.preheader85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader85:2  %exitcond2 = icmp eq i3 %x4, -3

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader85:3  %x4_mid2 = select i1 %exitcond2, i3 2, i3 %x4

]]></Node>
<StgValue><ssdm name="x4_mid2"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader85:4  %y_1 = add i3 %y3, 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader85:5  %sel_tmp_mid1 = icmp eq i3 %y_1, 2

]]></Node>
<StgValue><ssdm name="sel_tmp_mid1"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader85:6  %sel_tmp_mid2 = select i1 %exitcond2, i1 %sel_tmp_mid1, i1 %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp_mid2"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader85:7  %sel_tmp2_mid1 = icmp eq i3 %y_1, 3

]]></Node>
<StgValue><ssdm name="sel_tmp2_mid1"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader85:8  %sel_tmp2_mid2 = select i1 %exitcond2, i1 %sel_tmp2_mid1, i1 %sel_tmp2

]]></Node>
<StgValue><ssdm name="sel_tmp2_mid2"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader85:9  %sel_tmp16_mid1 = icmp ne i3 %y_1, 2

]]></Node>
<StgValue><ssdm name="sel_tmp16_mid1"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader85:10  %sel_tmp17_mid1 = icmp ne i3 %y_1, 3

]]></Node>
<StgValue><ssdm name="sel_tmp17_mid1"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader85:11  %sel_tmp18_mid1 = and i1 %sel_tmp16_mid1, %sel_tmp17_mid1

]]></Node>
<StgValue><ssdm name="sel_tmp18_mid1"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader85:12  %sel_tmp18_mid2 = select i1 %exitcond2, i1 %sel_tmp18_mid1, i1 %sel_tmp10

]]></Node>
<StgValue><ssdm name="sel_tmp18_mid2"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader85:13  %y3_mid2 = select i1 %exitcond2, i3 %y_1, i3 %y3

]]></Node>
<StgValue><ssdm name="y3_mid2"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader85:16  %tmp_s = add i3 %x4_mid2, 3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="3">
<![CDATA[
.preheader85:17  %tmp_cast = zext i3 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:18  %lineBuffer_1_addr_1 = getelementptr [8 x i32]* %lineBuffer_1, i32 0, i32 %tmp_cast

]]></Node>
<StgValue><ssdm name="lineBuffer_1_addr_1"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:19  %lineBuffer_2_addr_1 = getelementptr [8 x i32]* %lineBuffer_2, i32 0, i32 %tmp_cast

]]></Node>
<StgValue><ssdm name="lineBuffer_2_addr_1"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:20  %lineBuffer_3_addr_1 = getelementptr [8 x i32]* %lineBuffer_3, i32 0, i32 %tmp_cast

]]></Node>
<StgValue><ssdm name="lineBuffer_3_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="3">
<![CDATA[
.preheader85:21  %lineBuffer_3_load = load i32* %lineBuffer_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="lineBuffer_3_load"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="3">
<![CDATA[
.preheader85:22  %lineBuffer_1_load = load i32* %lineBuffer_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="lineBuffer_1_load"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="3">
<![CDATA[
.preheader85:23  %lineBuffer_2_load = load i32* %lineBuffer_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="lineBuffer_2_load"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader85:84  %x_3 = add i3 %x4_mid2, 1

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="162" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="3">
<![CDATA[
.preheader85:21  %lineBuffer_3_load = load i32* %lineBuffer_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="lineBuffer_3_load"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="3">
<![CDATA[
.preheader85:22  %lineBuffer_1_load = load i32* %lineBuffer_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="lineBuffer_1_load"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="3">
<![CDATA[
.preheader85:23  %lineBuffer_2_load = load i32* %lineBuffer_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="lineBuffer_2_load"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="sel_tmp2_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:24  %sel_tmp1 = select i1 %sel_tmp_mid2, i32 %lineBuffer_1_load, i32 %lineBuffer_3_load

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:25  %window_4_2_2 = select i1 %sel_tmp2_mid2, i32 %lineBuffer_2_load, i32 %sel_tmp1

]]></Node>
<StgValue><ssdm name="window_4_2_2"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader85:26  %sel_tmp7 = icmp ne i3 %x4_mid2, 2

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader85:27  %sel_tmp9 = icmp ne i3 %x4_mid2, 3

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader85:28  %tmp1 = and i1 %sel_tmp7, %sel_tmp9

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader85:31  %sel_tmp6 = icmp eq i3 %x4_mid2, 3

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader85:40  %sel_tmp14 = icmp eq i3 %x4_mid2, 2

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
.preheader85:0  %window_4_4_load_1 = load i32* %window_4_4

]]></Node>
<StgValue><ssdm name="window_4_4_load_1"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader85:1  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader85:14  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader85:15  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader85:29  %sel_tmp3 = and i1 %tmp1, %sel_tmp_mid2

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:30  %window_4_4_2 = select i1 %sel_tmp3, i32 %window_4_4_load_1, i32 %window_4_2_2

]]></Node>
<StgValue><ssdm name="window_4_4_2"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader85:32  %sel_tmp8 = and i1 %sel_tmp_mid2, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:33  %window_4_4_3 = select i1 %sel_tmp8, i32 %window_4_4_load_1, i32 %window_4_4_2

]]></Node>
<StgValue><ssdm name="window_4_4_3"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader85:34  %sel_tmp11 = and i1 %tmp1, %sel_tmp2_mid2

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:35  %window_4_4_4 = select i1 %sel_tmp11, i32 %window_4_4_load_1, i32 %window_4_4_3

]]></Node>
<StgValue><ssdm name="window_4_4_4"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader85:36  %sel_tmp12 = and i1 %sel_tmp2_mid2, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:37  %window_4_4_5 = select i1 %sel_tmp12, i32 %window_4_4_load_1, i32 %window_4_4_4

]]></Node>
<StgValue><ssdm name="window_4_4_5"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader85:38  %sel_tmp13 = and i1 %sel_tmp18_mid2, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:39  %window_4_4_6 = select i1 %sel_tmp13, i32 %window_4_4_load_1, i32 %window_4_4_5

]]></Node>
<StgValue><ssdm name="window_4_4_6"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader85:41  %sel_tmp15 = and i1 %sel_tmp_mid2, %sel_tmp14

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:42  %window_4_4_7 = select i1 %sel_tmp15, i32 %window_4_4_load_1, i32 %window_4_4_6

]]></Node>
<StgValue><ssdm name="window_4_4_7"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader85:43  %sel_tmp16 = and i1 %sel_tmp2_mid2, %sel_tmp14

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:44  %window_4_4_8 = select i1 %sel_tmp16, i32 %window_4_4_load_1, i32 %window_4_4_7

]]></Node>
<StgValue><ssdm name="window_4_4_8"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader85:45  %sel_tmp17 = and i1 %sel_tmp18_mid2, %sel_tmp14

]]></Node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:46  %window_4_4_9 = select i1 %sel_tmp17, i32 %window_4_4_load_1, i32 %window_4_4_8

]]></Node>
<StgValue><ssdm name="window_4_4_9"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:47  %window_4_4_11 = select i1 %sel_tmp13, i32 %window_4_2_2, i32 %window_4_4_32

]]></Node>
<StgValue><ssdm name="window_4_4_11"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:48  %window_4_4_12 = select i1 %sel_tmp15, i32 %window_4_4_32, i32 %window_4_4_11

]]></Node>
<StgValue><ssdm name="window_4_4_12"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:49  %window_4_4_13 = select i1 %sel_tmp16, i32 %window_4_4_32, i32 %window_4_4_12

]]></Node>
<StgValue><ssdm name="window_4_4_13"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:50  %window_4_4_14 = select i1 %sel_tmp17, i32 %window_4_4_32, i32 %window_4_4_13

]]></Node>
<StgValue><ssdm name="window_4_4_14"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:51  %window_4_4_16 = select i1 %sel_tmp17, i32 %window_4_2_2, i32 %window_4_4_1

]]></Node>
<StgValue><ssdm name="window_4_4_16"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:52  %window_4_4_18 = select i1 %sel_tmp11, i32 %window_4_2_2, i32 %window_4_4_10

]]></Node>
<StgValue><ssdm name="window_4_4_18"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:53  %window_4_4_19 = select i1 %sel_tmp12, i32 %window_4_4_10, i32 %window_4_4_18

]]></Node>
<StgValue><ssdm name="window_4_4_19"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:54  %window_4_4_20 = select i1 %sel_tmp13, i32 %window_4_4_10, i32 %window_4_4_19

]]></Node>
<StgValue><ssdm name="window_4_4_20"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:55  %window_4_4_21 = select i1 %sel_tmp15, i32 %window_4_4_10, i32 %window_4_4_20

]]></Node>
<StgValue><ssdm name="window_4_4_21"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:56  %window_4_4_22 = select i1 %sel_tmp16, i32 %window_4_4_10, i32 %window_4_4_21

]]></Node>
<StgValue><ssdm name="window_4_4_22"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:57  %window_4_4_23 = select i1 %sel_tmp17, i32 %window_4_4_10, i32 %window_4_4_22

]]></Node>
<StgValue><ssdm name="window_4_4_23"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:58  %window_4_4_25 = select i1 %sel_tmp12, i32 %window_4_2_2, i32 %window_4_4_15

]]></Node>
<StgValue><ssdm name="window_4_4_25"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:59  %window_4_4_26 = select i1 %sel_tmp13, i32 %window_4_4_15, i32 %window_4_4_25

]]></Node>
<StgValue><ssdm name="window_4_4_26"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:60  %window_4_4_27 = select i1 %sel_tmp15, i32 %window_4_4_15, i32 %window_4_4_26

]]></Node>
<StgValue><ssdm name="window_4_4_27"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:61  %window_4_4_28 = select i1 %sel_tmp16, i32 %window_4_4_15, i32 %window_4_4_27

]]></Node>
<StgValue><ssdm name="window_4_4_28"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:62  %window_4_4_29 = select i1 %sel_tmp17, i32 %window_4_4_15, i32 %window_4_4_28

]]></Node>
<StgValue><ssdm name="window_4_4_29"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:63  %window_4_4_33 = select i1 %sel_tmp16, i32 %window_4_2_2, i32 %window_4_4_17

]]></Node>
<StgValue><ssdm name="window_4_4_33"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:64  %window_4_4_34 = select i1 %sel_tmp17, i32 %window_4_4_17, i32 %window_4_4_33

]]></Node>
<StgValue><ssdm name="window_4_4_34"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:65  %window_4_4_35 = select i1 %sel_tmp3, i32 %window_4_2_2, i32 %window_2_4_1

]]></Node>
<StgValue><ssdm name="window_4_4_35"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:66  %window_4_4_36 = select i1 %sel_tmp8, i32 %window_2_4_1, i32 %window_4_4_35

]]></Node>
<StgValue><ssdm name="window_4_4_36"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:67  %window_4_4_37 = select i1 %sel_tmp11, i32 %window_2_4_1, i32 %window_4_4_36

]]></Node>
<StgValue><ssdm name="window_4_4_37"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:68  %window_4_4_38 = select i1 %sel_tmp12, i32 %window_2_4_1, i32 %window_4_4_37

]]></Node>
<StgValue><ssdm name="window_4_4_38"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:69  %window_4_4_39 = select i1 %sel_tmp13, i32 %window_2_4_1, i32 %window_4_4_38

]]></Node>
<StgValue><ssdm name="window_4_4_39"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:70  %window_4_4_40 = select i1 %sel_tmp15, i32 %window_2_4_1, i32 %window_4_4_39

]]></Node>
<StgValue><ssdm name="window_4_4_40"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:71  %window_4_4_41 = select i1 %sel_tmp16, i32 %window_2_4_1, i32 %window_4_4_40

]]></Node>
<StgValue><ssdm name="window_4_4_41"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:72  %window_4_4_42 = select i1 %sel_tmp17, i32 %window_2_4_1, i32 %window_4_4_41

]]></Node>
<StgValue><ssdm name="window_4_4_42"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:73  %window_4_4_43 = select i1 %sel_tmp8, i32 %window_4_2_2, i32 %window_4_4_24

]]></Node>
<StgValue><ssdm name="window_4_4_43"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:74  %window_4_4_44 = select i1 %sel_tmp11, i32 %window_4_4_24, i32 %window_4_4_43

]]></Node>
<StgValue><ssdm name="window_4_4_44"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:75  %window_4_4_45 = select i1 %sel_tmp12, i32 %window_4_4_24, i32 %window_4_4_44

]]></Node>
<StgValue><ssdm name="window_4_4_45"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:76  %window_4_4_46 = select i1 %sel_tmp13, i32 %window_4_4_24, i32 %window_4_4_45

]]></Node>
<StgValue><ssdm name="window_4_4_46"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:77  %window_4_4_47 = select i1 %sel_tmp15, i32 %window_4_4_24, i32 %window_4_4_46

]]></Node>
<StgValue><ssdm name="window_4_4_47"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:78  %window_4_4_48 = select i1 %sel_tmp16, i32 %window_4_4_24, i32 %window_4_4_47

]]></Node>
<StgValue><ssdm name="window_4_4_48"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:79  %window_4_4_49 = select i1 %sel_tmp17, i32 %window_4_4_24, i32 %window_4_4_48

]]></Node>
<StgValue><ssdm name="window_4_4_49"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:80  %window_4_4_50 = select i1 %sel_tmp15, i32 %window_4_2_2, i32 %window_4_4_30

]]></Node>
<StgValue><ssdm name="window_4_4_50"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:81  %window_4_4_51 = select i1 %sel_tmp16, i32 %window_4_4_30, i32 %window_4_4_50

]]></Node>
<StgValue><ssdm name="window_4_4_51"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:82  %window_4_4_52 = select i1 %sel_tmp17, i32 %window_4_4_30, i32 %window_4_4_51

]]></Node>
<StgValue><ssdm name="window_4_4_52"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader85:83  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader85:85  store i32 %window_4_4_9, i32* %window_4_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
.preheader85:86  br label %.preheader84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:0  %window_0_0_read_as = alloca i32

]]></Node>
<StgValue><ssdm name="window_0_0_read_as"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:1  %window_0_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_0_0"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:2  %window_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_0_1"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:3  %window_0_2 = alloca i32

]]></Node>
<StgValue><ssdm name="window_0_2"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:4  %window_0_3 = alloca i32

]]></Node>
<StgValue><ssdm name="window_0_3"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:5  %window_1_0_read_as = alloca i32

]]></Node>
<StgValue><ssdm name="window_1_0_read_as"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:6  %window_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_1_0"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:7  %window_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_1_1"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:8  %window_1_2 = alloca i32

]]></Node>
<StgValue><ssdm name="window_1_2"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:9  %window_1_3 = alloca i32

]]></Node>
<StgValue><ssdm name="window_1_3"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:10  %window_2_0_read_as = alloca i32

]]></Node>
<StgValue><ssdm name="window_2_0_read_as"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:11  %window_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_2_0"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:12  %window_3_0_read_as = alloca i32

]]></Node>
<StgValue><ssdm name="window_3_0_read_as"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:13  %window_3_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_3_0"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:14  %window_4_0_read_as = alloca i32

]]></Node>
<StgValue><ssdm name="window_4_0_read_as"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:15  %window_4_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_4_0"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:16  %window_4_4_load = load i32* %window_4_4

]]></Node>
<StgValue><ssdm name="window_4_4_load"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:17  %window_4_3 = alloca i32

]]></Node>
<StgValue><ssdm name="window_4_3"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:18  %writeCount_1 = alloca i32

]]></Node>
<StgValue><ssdm name="writeCount_1"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:19  %readCount_1 = alloca i32

]]></Node>
<StgValue><ssdm name="readCount_1"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82.preheader:20  store i32 19, i32* %readCount_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82.preheader:21  store i32 0, i32* %writeCount_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82.preheader:22  store i32 %window_4_4_load, i32* %window_4_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
.preheader82.preheader:23  br label %.preheader82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader82:0  %indvar_flatten1 = phi i7 [ %indvar_flatten_next1, %._crit_edge88 ], [ 0, %.preheader82.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader82:1  %y_assign = phi i4 [ %y_assign_mid2, %._crit_edge88 ], [ 0, %.preheader82.preheader ]

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader82:10  %x_assign = phi i4 [ %x_4, %._crit_edge88 ], [ 0, %.preheader82.preheader ]

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader82:28  %exitcond_flatten1 = icmp eq i7 %indvar_flatten1, -64

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader82:29  %indvar_flatten_next1 = add i7 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader83:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader83:1  %exitcond3 = icmp eq i4 %x_assign, -8

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader83:2  %x_assign_mid2 = select i1 %exitcond3, i4 0, i4 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_mid2"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader83:3  %y_2 = add i4 %y_assign, 1

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader83:4  %tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %y_2, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader83:5  %icmp1 = icmp eq i3 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader83:6  %tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %y_assign, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader83:7  %icmp2 = icmp eq i3 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader83:8  %tmp_i_mid2 = select i1 %exitcond3, i1 %icmp1, i1 %icmp2

]]></Node>
<StgValue><ssdm name="tmp_i_mid2"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader83:9  %tmp_2_i_mid1 = icmp ugt i4 %y_2, 5

]]></Node>
<StgValue><ssdm name="tmp_2_i_mid1"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader83:10  %tmp_2_i = icmp ugt i4 %y_assign, 5

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader83:11  %tmp_2_i_mid2 = select i1 %exitcond3, i1 %tmp_2_i_mid1, i1 %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_2_i_mid2"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader83:12  %y_assign_mid2 = select i1 %exitcond3, i4 %y_2, i4 %y_assign

]]></Node>
<StgValue><ssdm name="y_assign_mid2"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="4">
<![CDATA[
.preheader83:13  %x_assign_cast = zext i4 %x_assign_mid2 to i32

]]></Node>
<StgValue><ssdm name="x_assign_cast"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader83:14  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader83:15  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader83:16  %tmp_4 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %x_assign_mid2, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader83:17  %icmp3 = icmp eq i3 %tmp_4, 0

]]></Node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader83:18  %tmp_1_i = icmp ugt i4 %x_assign_mid2, 5

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader83:19  %tmp3 = or i1 %icmp3, %tmp_i_mid2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader83:20  %tmp4 = or i1 %tmp_1_i, %tmp_2_i_mid2

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader83:21  %p_i = or i1 %tmp4, %tmp3

]]></Node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader83:22  br i1 %p_i, label %._crit_edge, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:0  %readCount_1_load = load i32* %readCount_1

]]></Node>
<StgValue><ssdm name="readCount_1_load"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:1  %lineBuffer_0_addr = getelementptr [8 x i32]* %lineBuffer_0, i32 0, i32 %x_assign_cast

]]></Node>
<StgValue><ssdm name="lineBuffer_0_addr"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:2  %windowRightCol_0 = load i32* %lineBuffer_0_addr, align 4

]]></Node>
<StgValue><ssdm name="windowRightCol_0"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:3  %lineBuffer_1_addr_2 = getelementptr [8 x i32]* %lineBuffer_1, i32 0, i32 %x_assign_cast

]]></Node>
<StgValue><ssdm name="lineBuffer_1_addr_2"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:4  %windowRightCol_1 = load i32* %lineBuffer_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="windowRightCol_1"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:6  %lineBuffer_2_addr_2 = getelementptr [8 x i32]* %lineBuffer_2, i32 0, i32 %x_assign_cast

]]></Node>
<StgValue><ssdm name="lineBuffer_2_addr_2"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:7  %windowRightCol_2 = load i32* %lineBuffer_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="windowRightCol_2"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:9  %lineBuffer_3_addr_2 = getelementptr [8 x i32]* %lineBuffer_3, i32 0, i32 %x_assign_cast

]]></Node>
<StgValue><ssdm name="lineBuffer_3_addr_2"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:10  %windowRightCol_3 = load i32* %lineBuffer_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="windowRightCol_3"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:12  %tmp_27 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %readCount_1_load, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
._crit_edge:13  %icmp = icmp slt i26 %tmp_27, 1

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:16  br i1 %icmp, label %5, label %._crit_edge88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="12" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
:0  %empty_14 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %readCount = add nsw i32 %readCount_1_load, 1

]]></Node>
<StgValue><ssdm name="readCount"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %readCount, i32* %readCount_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge88:3  %x_4 = add i4 %x_assign_mid2, 1

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader82:2  %window_4_2 = phi i32 [ %window_4_3_2, %._crit_edge88 ], [ %window_4_4_32, %.preheader82.preheader ]

]]></Node>
<StgValue><ssdm name="window_4_2"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader82:3  %window_4_1 = phi i32 [ %window_4_2, %._crit_edge88 ], [ %window_4_4_1, %.preheader82.preheader ]

]]></Node>
<StgValue><ssdm name="window_4_1"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader82:4  %window_3_3_1 = phi i32 [ %windowRightCol_3, %._crit_edge88 ], [ %window_4_4_10, %.preheader82.preheader ]

]]></Node>
<StgValue><ssdm name="window_3_3_1"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader82:5  %window_3_2 = phi i32 [ %window_3_3_1, %._crit_edge88 ], [ %window_4_4_15, %.preheader82.preheader ]

]]></Node>
<StgValue><ssdm name="window_3_2"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader82:6  %window_3_1 = phi i32 [ %window_3_2, %._crit_edge88 ], [ %window_4_4_17, %.preheader82.preheader ]

]]></Node>
<StgValue><ssdm name="window_3_1"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader82:7  %window_2_3 = phi i32 [ %windowRightCol_2, %._crit_edge88 ], [ %window_2_4_1, %.preheader82.preheader ]

]]></Node>
<StgValue><ssdm name="window_2_3"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader82:8  %window_2_2 = phi i32 [ %window_2_3, %._crit_edge88 ], [ %window_4_4_24, %.preheader82.preheader ]

]]></Node>
<StgValue><ssdm name="window_2_2"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader82:9  %window_2_1 = phi i32 [ %window_2_2, %._crit_edge88 ], [ %window_4_4_30, %.preheader82.preheader ]

]]></Node>
<StgValue><ssdm name="window_2_1"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:11  %window_0_0_read_as_1 = load i32* %window_0_0_read_as

]]></Node>
<StgValue><ssdm name="window_0_0_read_as_1"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:12  %window_0_0_load = load i32* %window_0_0

]]></Node>
<StgValue><ssdm name="window_0_0_load"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:13  %window_0_1_load = load i32* %window_0_1

]]></Node>
<StgValue><ssdm name="window_0_1_load"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:14  %window_0_2_load = load i32* %window_0_2

]]></Node>
<StgValue><ssdm name="window_0_2_load"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:15  %window_0_3_load_1 = load i32* %window_0_3

]]></Node>
<StgValue><ssdm name="window_0_3_load_1"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:16  %window_1_0_read_as_1 = load i32* %window_1_0_read_as

]]></Node>
<StgValue><ssdm name="window_1_0_read_as_1"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:17  %window_1_0_load = load i32* %window_1_0

]]></Node>
<StgValue><ssdm name="window_1_0_load"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:18  %window_1_1_load = load i32* %window_1_1

]]></Node>
<StgValue><ssdm name="window_1_1_load"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:19  %window_1_2_load = load i32* %window_1_2

]]></Node>
<StgValue><ssdm name="window_1_2_load"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:20  %window_1_3_load_1 = load i32* %window_1_3

]]></Node>
<StgValue><ssdm name="window_1_3_load_1"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:21  %window_2_0_read_as_1 = load i32* %window_2_0_read_as

]]></Node>
<StgValue><ssdm name="window_2_0_read_as_1"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:22  %window_2_0_load = load i32* %window_2_0

]]></Node>
<StgValue><ssdm name="window_2_0_load"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:23  %window_3_0_read_as_1 = load i32* %window_3_0_read_as

]]></Node>
<StgValue><ssdm name="window_3_0_read_as_1"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:24  %window_3_0_load = load i32* %window_3_0

]]></Node>
<StgValue><ssdm name="window_3_0_load"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:25  %window_4_0_read_as_1 = load i32* %window_4_0_read_as

]]></Node>
<StgValue><ssdm name="window_4_0_read_as_1"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:26  %window_4_0_load = load i32* %window_4_0

]]></Node>
<StgValue><ssdm name="window_4_0_load"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:27  %window_4_3_2 = load i32* %window_4_3

]]></Node>
<StgValue><ssdm name="window_4_3_2"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82:30  store i32 %window_4_1, i32* %window_4_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82:31  store i32 %window_4_0_load, i32* %window_4_0_read_as

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82:32  store i32 %window_3_1, i32* %window_3_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82:33  store i32 %window_3_0_load, i32* %window_3_0_read_as

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82:34  store i32 %window_2_1, i32* %window_2_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82:35  store i32 %window_2_0_load, i32* %window_2_0_read_as

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82:36  store i32 %window_1_3_load_1, i32* %window_1_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82:37  store i32 %window_1_2_load, i32* %window_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82:38  store i32 %window_1_1_load, i32* %window_1_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82:39  store i32 %window_1_0_load, i32* %window_1_0_read_as

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82:40  store i32 %window_0_3_load_1, i32* %window_0_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82:41  store i32 %window_0_2_load, i32* %window_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82:42  store i32 %window_0_1_load, i32* %window_0_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82:43  store i32 %window_0_0_load, i32* %window_0_0_read_as

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader82:44  br i1 %exitcond_flatten1, label %6, label %.preheader83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
:0  %window_0_3_load = load i32* %window_0_3

]]></Node>
<StgValue><ssdm name="window_0_3_load"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32">
<![CDATA[
:1  %window_1_3_load = load i32* %window_1_3

]]></Node>
<StgValue><ssdm name="window_1_3_load"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %kernelData_0_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_0)

]]></Node>
<StgValue><ssdm name="kernelData_0_read"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %kernelData_1_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_1)

]]></Node>
<StgValue><ssdm name="kernelData_1_read"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %kernelData_2_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_2)

]]></Node>
<StgValue><ssdm name="kernelData_2_read"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %kernelData_3_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_3)

]]></Node>
<StgValue><ssdm name="kernelData_3_read"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %kernelData_4_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_4)

]]></Node>
<StgValue><ssdm name="kernelData_4_read"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %kernelData_5_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_5)

]]></Node>
<StgValue><ssdm name="kernelData_5_read"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %kernelData_6_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_6)

]]></Node>
<StgValue><ssdm name="kernelData_6_read"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %kernelData_7_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_7)

]]></Node>
<StgValue><ssdm name="kernelData_7_read"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %kernelData_8_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_8)

]]></Node>
<StgValue><ssdm name="kernelData_8_read"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %kernelData_9_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_9)

]]></Node>
<StgValue><ssdm name="kernelData_9_read"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %kernelData_10_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_10)

]]></Node>
<StgValue><ssdm name="kernelData_10_read"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %kernelData_11_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_11)

]]></Node>
<StgValue><ssdm name="kernelData_11_read"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %kernelData_12_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_12)

]]></Node>
<StgValue><ssdm name="kernelData_12_read"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %kernelData_13_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_13)

]]></Node>
<StgValue><ssdm name="kernelData_13_read"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %kernelData_14_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_14)

]]></Node>
<StgValue><ssdm name="kernelData_14_read"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %kernelData_15_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_15)

]]></Node>
<StgValue><ssdm name="kernelData_15_read"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %kernelData_16_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_16)

]]></Node>
<StgValue><ssdm name="kernelData_16_read"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %kernelData_17_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_17)

]]></Node>
<StgValue><ssdm name="kernelData_17_read"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %kernelData_18_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_18)

]]></Node>
<StgValue><ssdm name="kernelData_18_read"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %kernelData_19_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_19)

]]></Node>
<StgValue><ssdm name="kernelData_19_read"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %kernelData_20_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_20)

]]></Node>
<StgValue><ssdm name="kernelData_20_read"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %kernelData_21_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_21)

]]></Node>
<StgValue><ssdm name="kernelData_21_read"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %kernelData_22_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_22)

]]></Node>
<StgValue><ssdm name="kernelData_22_read"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %kernelData_23_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_23)

]]></Node>
<StgValue><ssdm name="kernelData_23_read"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %kernelData_24_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_24)

]]></Node>
<StgValue><ssdm name="kernelData_24_read"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_9_i = mul i32 %kernelData_0_read, %window_0_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_9_0_1_i = mul i32 %kernelData_1_read, %window_0_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_1_i"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_9_0_2_i = mul i32 %kernelData_2_read, %window_0_1_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_2_i"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_9_0_3_i = mul i32 %kernelData_3_read, %window_0_2_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_3_i"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_9_0_4_i = mul i32 %kernelData_4_read, %window_0_3_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_4_i"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_9_1_i = mul i32 %kernelData_5_read, %window_1_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_9_1_1_i = mul i32 %kernelData_6_read, %window_1_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_1_i"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_9_1_2_i = mul i32 %kernelData_7_read, %window_1_1_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_2_i"/></StgValue>
</operation>

<operation id="374" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_9_1_3_i = mul i32 %kernelData_8_read, %window_1_2_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_3_i"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_9_1_4_i = mul i32 %kernelData_9_read, %window_1_3_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_4_i"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_9_2_i = mul i32 %kernelData_10_read, %window_2_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>

<operation id="377" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_9_2_1_i = mul i32 %kernelData_11_read, %window_2_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_2_1_i"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_9_2_2_i = mul i32 %kernelData_12_read, %window_2_1

]]></Node>
<StgValue><ssdm name="tmp_9_2_2_i"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_9_2_3_i = mul i32 %kernelData_13_read, %window_2_2

]]></Node>
<StgValue><ssdm name="tmp_9_2_3_i"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_9_2_4_i = mul i32 %kernelData_14_read, %window_2_3

]]></Node>
<StgValue><ssdm name="tmp_9_2_4_i"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_9_3_i = mul i32 %kernelData_15_read, %window_3_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_3_i"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_9_3_1_i = mul i32 %kernelData_16_read, %window_3_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_3_1_i"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_9_3_2_i = mul i32 %kernelData_17_read, %window_3_1

]]></Node>
<StgValue><ssdm name="tmp_9_3_2_i"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_9_3_3_i = mul i32 %kernelData_18_read, %window_3_2

]]></Node>
<StgValue><ssdm name="tmp_9_3_3_i"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_9_3_4_i = mul i32 %kernelData_19_read, %window_3_3_1

]]></Node>
<StgValue><ssdm name="tmp_9_3_4_i"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_9_4_i = mul i32 %kernelData_20_read, %window_4_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_4_i"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_9_4_1_i = mul i32 %kernelData_21_read, %window_4_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_4_1_i"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_9_4_2_i = mul i32 %kernelData_22_read, %window_4_1

]]></Node>
<StgValue><ssdm name="tmp_9_4_2_i"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_9_4_3_i = mul i32 %kernelData_23_read, %window_4_2

]]></Node>
<StgValue><ssdm name="tmp_9_4_3_i"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_9_4_4_i = mul i32 %kernelData_24_read, %window_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_9_4_4_i"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:2  %windowRightCol_0 = load i32* %lineBuffer_0_addr, align 4

]]></Node>
<StgValue><ssdm name="windowRightCol_0"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:4  %windowRightCol_1 = load i32* %lineBuffer_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="windowRightCol_1"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
._crit_edge:5  store i32 %windowRightCol_1, i32* %lineBuffer_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:7  %windowRightCol_2 = load i32* %lineBuffer_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="windowRightCol_2"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
._crit_edge:8  store i32 %windowRightCol_2, i32* %lineBuffer_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge:10  %windowRightCol_3 = load i32* %lineBuffer_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="windowRightCol_3"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
._crit_edge:11  store i32 %windowRightCol_3, i32* %lineBuffer_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:14  store i32 %windowRightCol_1, i32* %window_1_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:15  store i32 %windowRightCol_0, i32* %window_0_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
:0  %empty_14 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="54">
<![CDATA[
:1  %tmp_data_V_4 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_14, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %tmp_data_V_4, i32* %window_4_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="404" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_9_i = mul i32 %kernelData_0_read, %window_0_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="405" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_9_0_1_i = mul i32 %kernelData_1_read, %window_0_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_1_i"/></StgValue>
</operation>

<operation id="406" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_9_0_2_i = mul i32 %kernelData_2_read, %window_0_1_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_2_i"/></StgValue>
</operation>

<operation id="407" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_9_0_3_i = mul i32 %kernelData_3_read, %window_0_2_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_3_i"/></StgValue>
</operation>

<operation id="408" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_9_0_4_i = mul i32 %kernelData_4_read, %window_0_3_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_4_i"/></StgValue>
</operation>

<operation id="409" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_9_1_i = mul i32 %kernelData_5_read, %window_1_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_9_1_1_i = mul i32 %kernelData_6_read, %window_1_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_1_i"/></StgValue>
</operation>

<operation id="411" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_9_1_2_i = mul i32 %kernelData_7_read, %window_1_1_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_2_i"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_9_1_3_i = mul i32 %kernelData_8_read, %window_1_2_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_3_i"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_9_1_4_i = mul i32 %kernelData_9_read, %window_1_3_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_4_i"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_9_2_i = mul i32 %kernelData_10_read, %window_2_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_9_2_1_i = mul i32 %kernelData_11_read, %window_2_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_2_1_i"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_9_2_2_i = mul i32 %kernelData_12_read, %window_2_1

]]></Node>
<StgValue><ssdm name="tmp_9_2_2_i"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_9_2_3_i = mul i32 %kernelData_13_read, %window_2_2

]]></Node>
<StgValue><ssdm name="tmp_9_2_3_i"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_9_2_4_i = mul i32 %kernelData_14_read, %window_2_3

]]></Node>
<StgValue><ssdm name="tmp_9_2_4_i"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_9_3_i = mul i32 %kernelData_15_read, %window_3_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_3_i"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_9_3_1_i = mul i32 %kernelData_16_read, %window_3_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_3_1_i"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_9_3_2_i = mul i32 %kernelData_17_read, %window_3_1

]]></Node>
<StgValue><ssdm name="tmp_9_3_2_i"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_9_3_3_i = mul i32 %kernelData_18_read, %window_3_2

]]></Node>
<StgValue><ssdm name="tmp_9_3_3_i"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_9_3_4_i = mul i32 %kernelData_19_read, %window_3_3_1

]]></Node>
<StgValue><ssdm name="tmp_9_3_4_i"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_9_4_i = mul i32 %kernelData_20_read, %window_4_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_4_i"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_9_4_1_i = mul i32 %kernelData_21_read, %window_4_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_4_1_i"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_9_4_2_i = mul i32 %kernelData_22_read, %window_4_1

]]></Node>
<StgValue><ssdm name="tmp_9_4_2_i"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_9_4_3_i = mul i32 %kernelData_23_read, %window_4_2

]]></Node>
<StgValue><ssdm name="tmp_9_4_3_i"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_9_4_4_i = mul i32 %kernelData_24_read, %window_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_9_4_4_i"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge88:0  %window_4_4_53 = load i32* %window_4_3

]]></Node>
<StgValue><ssdm name="window_4_4_53"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
._crit_edge88:1  store i32 %window_4_4_53, i32* %lineBuffer_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge88:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge88:4  br label %.preheader82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="433" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_9_i = mul i32 %kernelData_0_read, %window_0_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_9_0_1_i = mul i32 %kernelData_1_read, %window_0_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_1_i"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_9_0_2_i = mul i32 %kernelData_2_read, %window_0_1_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_2_i"/></StgValue>
</operation>

<operation id="436" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_9_0_3_i = mul i32 %kernelData_3_read, %window_0_2_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_3_i"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_9_0_4_i = mul i32 %kernelData_4_read, %window_0_3_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_4_i"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_9_1_i = mul i32 %kernelData_5_read, %window_1_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_9_1_1_i = mul i32 %kernelData_6_read, %window_1_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_1_i"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_9_1_2_i = mul i32 %kernelData_7_read, %window_1_1_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_2_i"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_9_1_3_i = mul i32 %kernelData_8_read, %window_1_2_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_3_i"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_9_1_4_i = mul i32 %kernelData_9_read, %window_1_3_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_4_i"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_9_2_i = mul i32 %kernelData_10_read, %window_2_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>

<operation id="444" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_9_2_1_i = mul i32 %kernelData_11_read, %window_2_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_2_1_i"/></StgValue>
</operation>

<operation id="445" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_9_2_2_i = mul i32 %kernelData_12_read, %window_2_1

]]></Node>
<StgValue><ssdm name="tmp_9_2_2_i"/></StgValue>
</operation>

<operation id="446" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_9_2_3_i = mul i32 %kernelData_13_read, %window_2_2

]]></Node>
<StgValue><ssdm name="tmp_9_2_3_i"/></StgValue>
</operation>

<operation id="447" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_9_2_4_i = mul i32 %kernelData_14_read, %window_2_3

]]></Node>
<StgValue><ssdm name="tmp_9_2_4_i"/></StgValue>
</operation>

<operation id="448" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_9_3_i = mul i32 %kernelData_15_read, %window_3_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_3_i"/></StgValue>
</operation>

<operation id="449" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_9_3_1_i = mul i32 %kernelData_16_read, %window_3_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_3_1_i"/></StgValue>
</operation>

<operation id="450" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_9_3_2_i = mul i32 %kernelData_17_read, %window_3_1

]]></Node>
<StgValue><ssdm name="tmp_9_3_2_i"/></StgValue>
</operation>

<operation id="451" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_9_3_3_i = mul i32 %kernelData_18_read, %window_3_2

]]></Node>
<StgValue><ssdm name="tmp_9_3_3_i"/></StgValue>
</operation>

<operation id="452" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_9_3_4_i = mul i32 %kernelData_19_read, %window_3_3_1

]]></Node>
<StgValue><ssdm name="tmp_9_3_4_i"/></StgValue>
</operation>

<operation id="453" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_9_4_i = mul i32 %kernelData_20_read, %window_4_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_4_i"/></StgValue>
</operation>

<operation id="454" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_9_4_1_i = mul i32 %kernelData_21_read, %window_4_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_4_1_i"/></StgValue>
</operation>

<operation id="455" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_9_4_2_i = mul i32 %kernelData_22_read, %window_4_1

]]></Node>
<StgValue><ssdm name="tmp_9_4_2_i"/></StgValue>
</operation>

<operation id="456" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_9_4_3_i = mul i32 %kernelData_23_read, %window_4_2

]]></Node>
<StgValue><ssdm name="tmp_9_4_3_i"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_9_4_4_i = mul i32 %kernelData_24_read, %window_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_9_4_4_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="458" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_9_i = mul i32 %kernelData_0_read, %window_0_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="459" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_9_0_1_i = mul i32 %kernelData_1_read, %window_0_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_1_i"/></StgValue>
</operation>

<operation id="460" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_9_0_2_i = mul i32 %kernelData_2_read, %window_0_1_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_2_i"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_9_0_3_i = mul i32 %kernelData_3_read, %window_0_2_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_3_i"/></StgValue>
</operation>

<operation id="462" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_9_0_4_i = mul i32 %kernelData_4_read, %window_0_3_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_4_i"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_9_1_i = mul i32 %kernelData_5_read, %window_1_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>

<operation id="464" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_9_1_1_i = mul i32 %kernelData_6_read, %window_1_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_1_i"/></StgValue>
</operation>

<operation id="465" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_9_1_2_i = mul i32 %kernelData_7_read, %window_1_1_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_2_i"/></StgValue>
</operation>

<operation id="466" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_9_1_3_i = mul i32 %kernelData_8_read, %window_1_2_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_3_i"/></StgValue>
</operation>

<operation id="467" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_9_1_4_i = mul i32 %kernelData_9_read, %window_1_3_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_4_i"/></StgValue>
</operation>

<operation id="468" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_9_2_i = mul i32 %kernelData_10_read, %window_2_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>

<operation id="469" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_9_2_1_i = mul i32 %kernelData_11_read, %window_2_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_2_1_i"/></StgValue>
</operation>

<operation id="470" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_9_2_2_i = mul i32 %kernelData_12_read, %window_2_1

]]></Node>
<StgValue><ssdm name="tmp_9_2_2_i"/></StgValue>
</operation>

<operation id="471" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_9_2_3_i = mul i32 %kernelData_13_read, %window_2_2

]]></Node>
<StgValue><ssdm name="tmp_9_2_3_i"/></StgValue>
</operation>

<operation id="472" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_9_2_4_i = mul i32 %kernelData_14_read, %window_2_3

]]></Node>
<StgValue><ssdm name="tmp_9_2_4_i"/></StgValue>
</operation>

<operation id="473" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_9_3_i = mul i32 %kernelData_15_read, %window_3_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_3_i"/></StgValue>
</operation>

<operation id="474" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_9_3_1_i = mul i32 %kernelData_16_read, %window_3_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_3_1_i"/></StgValue>
</operation>

<operation id="475" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_9_3_2_i = mul i32 %kernelData_17_read, %window_3_1

]]></Node>
<StgValue><ssdm name="tmp_9_3_2_i"/></StgValue>
</operation>

<operation id="476" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_9_3_3_i = mul i32 %kernelData_18_read, %window_3_2

]]></Node>
<StgValue><ssdm name="tmp_9_3_3_i"/></StgValue>
</operation>

<operation id="477" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_9_3_4_i = mul i32 %kernelData_19_read, %window_3_3_1

]]></Node>
<StgValue><ssdm name="tmp_9_3_4_i"/></StgValue>
</operation>

<operation id="478" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_9_4_i = mul i32 %kernelData_20_read, %window_4_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_4_i"/></StgValue>
</operation>

<operation id="479" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_9_4_1_i = mul i32 %kernelData_21_read, %window_4_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_4_1_i"/></StgValue>
</operation>

<operation id="480" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_9_4_2_i = mul i32 %kernelData_22_read, %window_4_1

]]></Node>
<StgValue><ssdm name="tmp_9_4_2_i"/></StgValue>
</operation>

<operation id="481" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_9_4_3_i = mul i32 %kernelData_23_read, %window_4_2

]]></Node>
<StgValue><ssdm name="tmp_9_4_3_i"/></StgValue>
</operation>

<operation id="482" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_9_4_4_i = mul i32 %kernelData_24_read, %window_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_9_4_4_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="483" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_9_i = mul i32 %kernelData_0_read, %window_0_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="484" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_9_0_1_i = mul i32 %kernelData_1_read, %window_0_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_1_i"/></StgValue>
</operation>

<operation id="485" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_9_0_2_i = mul i32 %kernelData_2_read, %window_0_1_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_2_i"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_9_0_3_i = mul i32 %kernelData_3_read, %window_0_2_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_3_i"/></StgValue>
</operation>

<operation id="487" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_9_0_4_i = mul i32 %kernelData_4_read, %window_0_3_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_4_i"/></StgValue>
</operation>

<operation id="488" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_9_1_i = mul i32 %kernelData_5_read, %window_1_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>

<operation id="489" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_9_1_1_i = mul i32 %kernelData_6_read, %window_1_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_1_i"/></StgValue>
</operation>

<operation id="490" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_9_1_2_i = mul i32 %kernelData_7_read, %window_1_1_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_2_i"/></StgValue>
</operation>

<operation id="491" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_9_1_3_i = mul i32 %kernelData_8_read, %window_1_2_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_3_i"/></StgValue>
</operation>

<operation id="492" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_9_1_4_i = mul i32 %kernelData_9_read, %window_1_3_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_4_i"/></StgValue>
</operation>

<operation id="493" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_9_2_i = mul i32 %kernelData_10_read, %window_2_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>

<operation id="494" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_9_2_1_i = mul i32 %kernelData_11_read, %window_2_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_2_1_i"/></StgValue>
</operation>

<operation id="495" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_9_2_2_i = mul i32 %kernelData_12_read, %window_2_1

]]></Node>
<StgValue><ssdm name="tmp_9_2_2_i"/></StgValue>
</operation>

<operation id="496" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_9_2_3_i = mul i32 %kernelData_13_read, %window_2_2

]]></Node>
<StgValue><ssdm name="tmp_9_2_3_i"/></StgValue>
</operation>

<operation id="497" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_9_2_4_i = mul i32 %kernelData_14_read, %window_2_3

]]></Node>
<StgValue><ssdm name="tmp_9_2_4_i"/></StgValue>
</operation>

<operation id="498" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_9_3_i = mul i32 %kernelData_15_read, %window_3_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_3_i"/></StgValue>
</operation>

<operation id="499" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_9_3_1_i = mul i32 %kernelData_16_read, %window_3_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_3_1_i"/></StgValue>
</operation>

<operation id="500" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_9_3_2_i = mul i32 %kernelData_17_read, %window_3_1

]]></Node>
<StgValue><ssdm name="tmp_9_3_2_i"/></StgValue>
</operation>

<operation id="501" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_9_3_3_i = mul i32 %kernelData_18_read, %window_3_2

]]></Node>
<StgValue><ssdm name="tmp_9_3_3_i"/></StgValue>
</operation>

<operation id="502" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_9_3_4_i = mul i32 %kernelData_19_read, %window_3_3_1

]]></Node>
<StgValue><ssdm name="tmp_9_3_4_i"/></StgValue>
</operation>

<operation id="503" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_9_4_i = mul i32 %kernelData_20_read, %window_4_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_4_i"/></StgValue>
</operation>

<operation id="504" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_9_4_1_i = mul i32 %kernelData_21_read, %window_4_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_4_1_i"/></StgValue>
</operation>

<operation id="505" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_9_4_2_i = mul i32 %kernelData_22_read, %window_4_1

]]></Node>
<StgValue><ssdm name="tmp_9_4_2_i"/></StgValue>
</operation>

<operation id="506" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_9_4_3_i = mul i32 %kernelData_23_read, %window_4_2

]]></Node>
<StgValue><ssdm name="tmp_9_4_3_i"/></StgValue>
</operation>

<operation id="507" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_9_4_4_i = mul i32 %kernelData_24_read, %window_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_9_4_4_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="508" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_9_i = mul i32 %kernelData_0_read, %window_0_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="509" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_9_0_1_i = mul i32 %kernelData_1_read, %window_0_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_1_i"/></StgValue>
</operation>

<operation id="510" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_9_0_2_i = mul i32 %kernelData_2_read, %window_0_1_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_2_i"/></StgValue>
</operation>

<operation id="511" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_9_0_3_i = mul i32 %kernelData_3_read, %window_0_2_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_3_i"/></StgValue>
</operation>

<operation id="512" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_9_0_4_i = mul i32 %kernelData_4_read, %window_0_3_load

]]></Node>
<StgValue><ssdm name="tmp_9_0_4_i"/></StgValue>
</operation>

<operation id="513" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_9_1_i = mul i32 %kernelData_5_read, %window_1_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>

<operation id="514" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_9_1_1_i = mul i32 %kernelData_6_read, %window_1_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_1_i"/></StgValue>
</operation>

<operation id="515" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_9_1_2_i = mul i32 %kernelData_7_read, %window_1_1_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_2_i"/></StgValue>
</operation>

<operation id="516" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_9_1_3_i = mul i32 %kernelData_8_read, %window_1_2_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_3_i"/></StgValue>
</operation>

<operation id="517" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_9_1_4_i = mul i32 %kernelData_9_read, %window_1_3_load

]]></Node>
<StgValue><ssdm name="tmp_9_1_4_i"/></StgValue>
</operation>

<operation id="518" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_9_2_i = mul i32 %kernelData_10_read, %window_2_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>

<operation id="519" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_9_2_1_i = mul i32 %kernelData_11_read, %window_2_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_2_1_i"/></StgValue>
</operation>

<operation id="520" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_9_2_2_i = mul i32 %kernelData_12_read, %window_2_1

]]></Node>
<StgValue><ssdm name="tmp_9_2_2_i"/></StgValue>
</operation>

<operation id="521" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_9_2_3_i = mul i32 %kernelData_13_read, %window_2_2

]]></Node>
<StgValue><ssdm name="tmp_9_2_3_i"/></StgValue>
</operation>

<operation id="522" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_9_2_4_i = mul i32 %kernelData_14_read, %window_2_3

]]></Node>
<StgValue><ssdm name="tmp_9_2_4_i"/></StgValue>
</operation>

<operation id="523" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_9_3_i = mul i32 %kernelData_15_read, %window_3_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_3_i"/></StgValue>
</operation>

<operation id="524" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_9_3_1_i = mul i32 %kernelData_16_read, %window_3_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_3_1_i"/></StgValue>
</operation>

<operation id="525" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_9_3_2_i = mul i32 %kernelData_17_read, %window_3_1

]]></Node>
<StgValue><ssdm name="tmp_9_3_2_i"/></StgValue>
</operation>

<operation id="526" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_9_3_3_i = mul i32 %kernelData_18_read, %window_3_2

]]></Node>
<StgValue><ssdm name="tmp_9_3_3_i"/></StgValue>
</operation>

<operation id="527" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_9_3_4_i = mul i32 %kernelData_19_read, %window_3_3_1

]]></Node>
<StgValue><ssdm name="tmp_9_3_4_i"/></StgValue>
</operation>

<operation id="528" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_9_4_i = mul i32 %kernelData_20_read, %window_4_0_read_as_1

]]></Node>
<StgValue><ssdm name="tmp_9_4_i"/></StgValue>
</operation>

<operation id="529" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_9_4_1_i = mul i32 %kernelData_21_read, %window_4_0_load

]]></Node>
<StgValue><ssdm name="tmp_9_4_1_i"/></StgValue>
</operation>

<operation id="530" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_9_4_2_i = mul i32 %kernelData_22_read, %window_4_1

]]></Node>
<StgValue><ssdm name="tmp_9_4_2_i"/></StgValue>
</operation>

<operation id="531" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_9_4_3_i = mul i32 %kernelData_23_read, %window_4_2

]]></Node>
<StgValue><ssdm name="tmp_9_4_3_i"/></StgValue>
</operation>

<operation id="532" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_9_4_4_i = mul i32 %kernelData_24_read, %window_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_9_4_4_i"/></StgValue>
</operation>

<operation id="533" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp5 = add i32 %tmp_9_i, %tmp_9_0_2_i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="534" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %tmp2 = add i32 %tmp_9_1_2_i, %tmp_9_1_3_i

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="535" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %tmp20 = add i32 %tmp_9_3_4_i, %tmp_9_4_i

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="536" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %tmp23 = add i32 %tmp_9_4_3_i, %tmp_9_4_4_i

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="537" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp6 = add i32 %tmp5, %tmp_9_0_1_i

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="538" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp7 = add i32 %tmp_9_0_4_i, %tmp_9_1_i

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="539" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %tmp8 = add i32 %tmp7, %tmp_9_0_3_i

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="540" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp9 = add i32 %tmp8, %tmp6

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="541" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp10 = add i32 %tmp2, %tmp_9_1_1_i

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="542" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %tmp11 = add i32 %tmp_9_2_i, %tmp_9_2_1_i

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="543" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp12 = add i32 %tmp11, %tmp_9_1_4_i

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="544" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp13 = add i32 %tmp12, %tmp10

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="545" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp15 = add i32 %tmp_9_2_3_i, %tmp_9_2_4_i

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="546" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp16 = add i32 %tmp15, %tmp_9_2_2_i

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="547" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp17 = add i32 %tmp_9_3_1_i, %tmp_9_3_2_i

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="548" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %tmp18 = add i32 %tmp17, %tmp_9_3_i

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="549" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %tmp19 = add i32 %tmp18, %tmp16

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="550" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %tmp21 = add i32 %tmp20, %tmp_9_3_3_i

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="551" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %tmp22 = add i32 %tmp_9_4_1_i, %tmp_9_4_2_i

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="552" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp24 = add i32 %tmp23, %tmp22

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="553" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %tmp25 = add i32 %tmp24, %tmp21

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="554" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp26 = add i32 %tmp25, %tmp19

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="555" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
:2  %writeCount_1_load = load i32* %writeCount_1

]]></Node>
<StgValue><ssdm name="writeCount_1_load"/></StgValue>
</operation>

<operation id="556" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %writeCount = add nsw i32 %writeCount_1_load, 1

]]></Node>
<StgValue><ssdm name="writeCount"/></StgValue>
</operation>

<operation id="557" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp14 = add i32 %tmp13, %tmp9

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="558" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %tmp_data_V_2 = add i32 %tmp26, %tmp14

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="559" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %tmp_last_V = icmp eq i32 %writeCount, 16

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="560" st_id="20" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
:79  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  store i32 %writeCount, i32* %writeCount_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="562" st_id="21" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
:79  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
:81  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="564" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
