<dec f='tvm/src/tir/schedule/analysis.h' l='658' type='bool tvm::tir::NeedsMultiLevelTiling(const tvm::tir::ScheduleState &amp; self, const tvm::tir::StmtSRef &amp; block_sref)'/>
<doc f='tvm/src/tir/schedule/analysis.h' l='651'>/*!
 * \brief Checks if the given block has data reuse opportunity and thus multi-level tiling is
 * beneficial.
 * \param self The schedule state
 * \param block_sref The block to be checked
 * \return A boolean indicating whether the block has data reuse opportunity
 */</doc>
<use f='tvm/src/meta_schedule/schedule_rule/cross_thread_reduction.cc' l='205' u='c' c='_ZN3tvm13meta_schedule24CrossThreadReductionNode28GetComputeTargetLoopAndBlockERKNS_3tir8ScheduleERKNS2_7BlockRVE'/>
<use f='tvm/src/meta_schedule/schedule_rule/multi_level_tiling.cc' l='95' u='c' c='_ZN3tvm13meta_schedule20MultiLevelTilingNode5ApplyERKNS_3tir8ScheduleERKNS2_7BlockRVE'/>
<use f='tvm/src/meta_schedule/schedule_rule/multi_level_tiling_tensor_core.cc' l='178' u='c' c='_ZN3tvm13meta_schedule30MultiLevelTilingTensorCoreNode5ApplyERKNS_3tir8ScheduleERKNS2_7BlockRVE'/>
<def f='tvm/src/tir/schedule/analysis/analysis.cc' l='1465' ll='1524' type='bool tvm::tir::NeedsMultiLevelTiling(const tvm::tir::ScheduleState &amp; self, const tvm::tir::StmtSRef &amp; block_sref)'/>
<use f='tvm/src/tir/schedule/analysis/analysis.cc' l='1640' u='c' c='_ZN3tvm3tir34NeedsRFactorOrCrossThreadReductionERKNS0_13ScheduleStateERKNS0_8StmtSRefEll'/>
