# MemCompose

A tool for automatically replacing 2-D register array declarations defined in Verilog to synchronous memories generated by the OpenRAM compiler  

# Run
```bash
python3 memcompose.py -t <top> test.v
```
# Citation

This project uses PyVerilog (https://github.com/PyHDI/Pyverilog)

This project generates configuration files for OpenRAM (https://github.com/VLSIDA/OpenRAM)
