*************
bsg_less_than
*************

* Overview

  This is a two input comparer.

- Port
  
  +---------+---------+-------------+---------------------------------------------+
  |  Type   |   NAME  |    WIDTH    |    DESCRIPTION                              |
  +---------+---------+-------------+---------------------------------------------+
  |  INPUT  |   a_i   |   width_p   | data input port                             |
  +---------+---------+-------------+---------------------------------------------+
  | OUTPUT  |   b_i   |   width_p   | data output port                            |
  +---------+---------+-------------+---------------------------------------------+

* Parameter
  
  +--------------------------+--------------------------------------+---------------------------------------+
  |            Name          |     DESCRIPTION                      |                DEFAULT                |
  +--------------------------+--------------------------------------+---------------------------------------+ 
  |          width_p         | input and output data width          |                 "inv"                 |    
  +--------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_less_than.jpg

*****************************
bsg_level_shift_up_down_sink
*****************************

* Overview

  This module represents a simple level shifter.

- Port
  
  +---------+---------+-------------+---------------------------------------------+
  |  Type   |   NAME  |    WIDTH    |    DESCRIPTION                              |
  +---------+---------+-------------+---------------------------------------------+
  |         |v0_data_i|   width_p   | data input port                             |
  +  INPUT  +---------+-------------+---------------------------------------------+
  |         | v1_en_i |      1      | data input port                             |
  +---------+---------+-------------+---------------------------------------------+  
  | OUTPUT  |v1_data_o|   width_p   | data output port                            |
  +---------+---------+-------------+---------------------------------------------+

* Parameter
  
  +--------------------------+--------------------------------------+---------------------------------------+
  |            Name          |     DESCRIPTION                      |                DEFAULT                |
  +--------------------------+--------------------------------------+---------------------------------------+ 
  |          width_p         | input and output data width          |                 "inv"                 |    
  +--------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_level_shift_up_down_sink.jpg
   
*******************************
bsg_level_shift_up_down_source
*******************************

* Overview

  This module represents a simple level shifter.

- Port
  
  +---------+---------+-------------+---------------------------------------------+
  |  Type   |   NAME  |    WIDTH    |    DESCRIPTION                              |
  +---------+---------+-------------+---------------------------------------------+
  |         |v0_data_i|   width_p   | data input port                             |
  +  INPUT  +---------+-------------+---------------------------------------------+
  |         | v1_en_i |      1      | data input port                             |
  +---------+---------+-------------+---------------------------------------------+  
  | OUTPUT  |v1_data_o|   width_p   | data output port                            |
  +---------+---------+-------------+---------------------------------------------+

* Parameter
  
  +--------------------------+--------------------------------------+---------------------------------------+
  |            Name          |     DESCRIPTION                      |                DEFAULT                |
  +--------------------------+--------------------------------------+---------------------------------------+ 
  |          width_p         | input and output data width          |                 "inv"                 |    
  +--------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_level_shift_up_down_source.jpg

**********
bsg_lfsr
**********

* Overview

  This module is a LFSR.

- Port
  
  +---------+---------+-------------+---------------------------------------------+
  |  Type   |   NAME  |    WIDTH    |    DESCRIPTION                              |
  +---------+---------+-------------+---------------------------------------------+
  |  CLOCK  |   clk   |      1      | clock input port                            |
  +---------+---------+-------------+---------------------------------------------+
  |  RESET  | reset_i |      1      | reset input port                            |
  +---------+---------+-------------+---------------------------------------------+ 
  |  INPUT  |  yumi_i |      1      | data input port                             |
  +---------+---------+-------------+---------------------------------------------+  
  | OUTPUT  |    o    |   width_p   | data output port                            |
  +---------+---------+-------------+---------------------------------------------+

* Parameter
  
  +--------------------------+--------------------------------------+---------------------------------------+
  |           Name           |     DESCRIPTION                      |                DEFAULT                |
  +--------------------------+--------------------------------------+---------------------------------------+ 
  |          width_p         | input and output data width          |                  -1                   |    
  +--------------------------+--------------------------------------+---------------------------------------+
  |         init_val_p       | initial signal                       |                   1                   |
  +--------------------------+--------------------------------------+---------------------------------------+
  |        xor_mask_p        | select signal                        |                   0                   |
  +--------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_lfsr.jpg

***********************
bsg_locking_arb_fixed
***********************

* Overview

  This module is a fixed priority arbitration unit.

- Port
  
  +---------+---------+-------------+---------------------------------------------+
  |  Type   |   NAME  |    WIDTH    |    DESCRIPTION                              |
  +---------+---------+-------------+---------------------------------------------+
  |  CLOCK  |   clk   |      1      | clock input port                            |
  +---------+---------+-------------+---------------------------------------------+
  |         | ready_i |      1      | data input port                             |
  +         +---------+-------------+---------------------------------------------+ 
  |  INPUT  | unlock_i|      1      | data input port                             |
  +         +---------+-------------+---------------------------------------------+ 
  |         | reqs_i  |   inputs_p  | data input port                             |  
  +---------+---------+-------------+---------------------------------------------+  
  | OUTPUT  |grants_o |   inputs_p  | data output port                            |
  +---------+---------+-------------+---------------------------------------------+

* Parameter
  
  +--------------------------+--------------------------------------+---------------------------------------+
  |           Name           |     DESCRIPTION                      |                DEFAULT                |
  +--------------------------+--------------------------------------+---------------------------------------+ 
  |         inputs_p         | input and output data width          |                 "inv"                 |    
  +--------------------------+--------------------------------------+---------------------------------------+
  |        lo_to_hi_p        | select signal                        |                   1                   |
  +--------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_locking_arb_fixed.jpg

**************************
bsg_lru_pseudo_tree_backup
**************************

* Overview

  This module is a tree pseudo LRU backup finder.

- Port
  
  +---------+-----------------+-------------+---------------------------------------------+
  |  Type   |        NAME     |    WIDTH    |    DESCRIPTION                              |
  +---------+-----------------+-------------+---------------------------------------------+
  |  INPUT  | disabled_ways_i |    ways_p   | data input port                             |
  +---------+-----------------+-------------+---------------------------------------------+ 
  |         | modify_mask_o   |    ways_p   | data output port                            |
  + OUTPUT  +-----------------+-------------+---------------------------------------------+ 
  |         | modify_data_o   |    ways_p   | data output port                            |  
  +---------+-----------------+-------------+---------------------------------------------+  

* Parameter
  
  +--------------------------+--------------------------------------+---------------------------------------+
  |           Name           |     DESCRIPTION                      |                DEFAULT                |
  +--------------------------+--------------------------------------+---------------------------------------+ 
  |          ways_p          | input and output data width          |                "inv"                  |    
  +--------------------------+--------------------------------------+---------------------------------------+
  |        lg_ways_lp        |  cyclic variable                     |        `BSG_SAFE_CLOG2(ways_p)        |
  +--------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_lru_pseudo_tree_backup.jpg

**************************
bsg_lru_pseudo_tree_decode
**************************

* Overview

  This module is a Pseudo-Tree-LRU decode unit.

- Port
  
  +---------+-----------------+-------------+---------------------------------------------+
  |  Type   |        NAME     |    WIDTH    |    DESCRIPTION                              |
  +---------+-----------------+-------------+---------------------------------------------+
  |  INPUT  |      way_id_i   |  lg_ways_lp | data input port                             |
  +---------+-----------------+-------------+---------------------------------------------+ 
  |         |      data_o     |    ways_p   | data output port                            |
  + OUTPUT  +-----------------+-------------+---------------------------------------------+ 
  |         |      mask_o     |    ways_p   | data output port                            |  
  +---------+-----------------+-------------+---------------------------------------------+  

* Parameter
  
  +--------------------------+--------------------------------------+---------------------------------------+
  |           Name           |     DESCRIPTION                      |                DEFAULT                |
  +--------------------------+--------------------------------------+---------------------------------------+ 
  |          ways_p          | output data width                    |                "inv"                  |    
  +--------------------------+--------------------------------------+---------------------------------------+
  |        lg_ways_lp        | input data width                     |        `BSG_SAFE_CLOG2(ways_p)        |
  +--------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_lru_pseudo_tree_decode.jpg

**************************
bsg_lru_pseudo_tree_encode
**************************

* Overview

  This module is a Pseudo-Tree-LRU encode unit.

- Port
  
  +---------+-----------------+-------------+---------------------------------------------+
  |  Type   |      NAME       |     WIDTH   |    DESCRIPTION                              |
  +---------+-----------------+-------------+---------------------------------------------+
  |  INPUT  |      lru_i      |    ways_p   | data input port                             |
  +---------+-----------------+-------------+---------------------------------------------+ 
  | OUTPUT  |     way_id_o    | lg_ways_lp  | data output port                            |
  +---------+-----------------+-------------+---------------------------------------------+ 

* Parameter
  
  +--------------------------+--------------------------------------+---------------------------------------+
  |           Name           |     DESCRIPTION                      |                DEFAULT                |
  +--------------------------+--------------------------------------+---------------------------------------+ 
  |          ways_p          | input data width                     |                "inv"                  |    
  +--------------------------+--------------------------------------+---------------------------------------+
  |        lg_ways_lp        | output data width                    |        `BSG_SAFE_CLOG2(ways_p)        |
  +--------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_lru_pseudo_tree_encode.jpg

********
bsg_mux
********

* Overview

  This module is a pipeline multiplier.

- Port
  
  +---------+-----------------+-------------+---------------------------------------------+
  |  Type   |       NAME      |     WIDTH   |    DESCRIPTION                              |
  +---------+-----------------+-------------+---------------------------------------------+
  |         |       x_i       |    width_p  | data input port                             |
  +         +-----------------+-------------+---------------------------------------------+ 
  |  INPUT  |       y_i       |    width_p  | data input port                             |
  +         +-----------------+-------------+---------------------------------------------+ 
  |         |     signed_i    |       1     | data input port                             |
  +---------+-----------------+-------------+---------------------------------------------+ 
  | OUTPUT  |       z_o       |   width_p   | data output port                            |
  +---------+-----------------+-------------+---------------------------------------------+ 

* Parameter
  
  +--------------------------+--------------------------------------+---------------------------------------+
  |           Name           |     DESCRIPTION                      |                DEFAULT                |
  +--------------------------+--------------------------------------+---------------------------------------+ 
  |          width_p         | input and output data width          |                "inv"                  |    
  +--------------------------+--------------------------------------+---------------------------------------+
  |         harden_p         | use harden IP or not                 |                  1                    |
  +--------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_mux.jpg

**************
bsg_mul_array
**************

* Overview

  This module is a pipelined unsigned array multiplier.

- Port
  
  +---------+-----------------+-------------+---------------------------------------------+
  |  Type   |      NAME       |     WIDTH   |    DESCRIPTION                              |
  +---------+-----------------+-------------+---------------------------------------------+
  |  CLOCK  |      clk_i      |       1     | clock input port                            |
  +---------+-----------------+-------------+---------------------------------------------+ 
  |  RESET  |      rst_i      |       1     | reset input port                            |
  +---------+-----------------+-------------+---------------------------------------------+ 
  |         |       v_i       |       1     | data input port                             |
  +         +-----------------+-------------+---------------------------------------------+ 
  |  INPUT  |       a_i       |    width_p  | data input port                             |
  +         +-----------------+-------------+---------------------------------------------+ 
  |         |       b_i       |    width_p  | data input port                             |
  +---------+-----------------+-------------+---------------------------------------------+ 
  | OUTPUT  |        o        |   2*width_p | data output port                            |
  +---------+-----------------+-------------+---------------------------------------------+ 

* Parameter
  
  +--------------------------+--------------------------------------+---------------------------------------+
  |           Name           |     DESCRIPTION                      |                DEFAULT                |
  +--------------------------+--------------------------------------+---------------------------------------+ 
  |          width_p         | input and output data width          |                "inv"                  |    
  +--------------------------+--------------------------------------+---------------------------------------+
  |         pipeline_p       | selcet signal                        |                  1                    |
  +--------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_mul_array.jpg

******************
bsg_mul_array_row
******************

* Overview

  This module is a pipelined adder.

- Port
  
  +---------+------------------+-------------+---------------------------------------------+
  |  Type   |        NAME      |    WIDTH    |    DESCRIPTION                              |
  +---------+------------------+-------------+---------------------------------------------+
  |  CLOCK  |        clk_i     |      1      | clock input port                            |
  +---------+------------------+-------------+---------------------------------------------+
  |  RESET  |        rst_i     |      1      | reset input port                            |
  +---------+------------------+-------------+---------------------------------------------+
  |         |         v_i      |      1      | data input port                             |
  +         +------------------+-------------+---------------------------------------------+
  |	        |         a_i      |   width_p   | data input port                             |
  +	        +------------------+-------------+---------------------------------------------+
  |	 INPUT  |         b_i      |   width_p   | data input port                             |
  +         +------------------+-------------+---------------------------------------------+
  |         |         s_i      |   width_p   | data input port                             |
  +         +------------------+-------------+---------------------------------------------+
  |         |         c_i      |      1      | data input port                             |
  +         +------------------+-------------+---------------------------------------------+
  |         |    prod_accum_i  |   row_idx_p | data input port                             |
  +---------+------------------+-------------+---------------------------------------------+  
  |         |        a_o       |   width_p   | data output port                            |
  +         +------------------+-------------+---------------------------------------------+
  |         |        b_o       |   width_p   | data output port                            |
  +         +------------------+-------------+---------------------------------------------+
  | OUTPUT  |        s_o       |   width_p   | data output port                            |
  +         +------------------+-------------+---------------------------------------------+
  |         |        c_o       |      1      | data output port                            |
  +         +------------------+-------------+---------------------------------------------+
  |         |   prod_accum_o   |   row_idx_  | data output port                            |
  +---------+------------------+-------------+---------------------------------------------+

* Parameter
  
  +--------------------------+--------------------------------------+---------------------------------------+
  |           Name           |     DESCRIPTION                      |                DEFAULT                |
  +--------------------------+--------------------------------------+---------------------------------------+ 
  |         width_p          | input and output data width          |                "inv"                  |    
  +--------------------------+--------------------------------------+---------------------------------------+
  |         row_idx_p        | input and output data width          |                "inv"                  |    
  +--------------------------+--------------------------------------+---------------------------------------+
  |         pipeline_p       | selcet signal                        |                "inv"                  |
  +--------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_mul_array_row.jpg

******************
bsg_mul_pipelined
******************

* Overview

  This is a library of multipliers.
  
*************
bsg_mul_synth
*************

* Overview

  This is synthesized multiplier.

- Port
  
  +---------+---------+-------------+---------------------------------------------+
  |  Type   |   NAME  |    WIDTH    |    DESCRIPTION                              |
  +---------+---------+-------------+---------------------------------------------+
  |         |   a_i   |   width_p   | data input port                             |
  +  INPUT  +---------+-------------+---------------------------------------------+
  |         |   b_i   |   width_p   | data input port                             |
  +---------+---------+-------------+---------------------------------------------+
  |  OUTPUT |    o    |  2*width_p  | data output port                            |
  +---------+---------+-------------+---------------------------------------------+

* Parameter
  
  +--------------------------+--------------------------------------+---------------------------------------+
  |            Name          |     DESCRIPTION                      |                DEFAULT                |
  +--------------------------+--------------------------------------+---------------------------------------+ 
  |          width_p         | input and output data width          |                 "inv"                 |    
  +--------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_mul_synth.jpg

********
bsg_mux
********

* Overview

  This is a selector.

- Port
  
  +---------+---------+-----------------+---------------------------------------------+
  |  Type   |   NAME  |       WIDTH     |    DESCRIPTION                              |
  +---------+---------+-----------------+---------------------------------------------+
  |         |  data_i |  els_p*width_p  | data input port                             |
  +  INPUT  +---------+-----------------+---------------------------------------------+
  |         |  sel_i  |   lg_els_lp     | data input port                             |
  +---------+---------+-----------------+---------------------------------------------+
  |  OUTPUT |  data_o |    width_p      | data output port                            |
  +---------+---------+-----------------+---------------------------------------------+

* Parameter
  
  +--------------------------+--------------------------------------+---------------------------------------+
  |          Name            |          DESCRIPTION                 |                DEFAULT                |
  +--------------------------+--------------------------------------+---------------------------------------+
  |        width_p           |    input and output data width       |                 "inv"                 |
  +--------------------------+--------------------------------------+---------------------------------------+  
  |         els_p            |    input  data width                 |                 "inv"                 |    
  +--------------------------+--------------------------------------+---------------------------------------+
  |        harden_p          |    use harden IP or not              |                   0                   |               
  +--------------------------+--------------------------------------+---------------------------------------+
  |       balanced_p         |    assert signal                     |                   0                   |
  +--------------------------+--------------------------------------+---------------------------------------+
  |       lg_els_lp          |    input  data width                 |        `BSG_SAFE_CLOG2(els_p)         | 
  +--------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_mux.jpg

*********************
bsg_mux2_gatestack
*********************

* Overview

  This is a two-selection selector with width of width_p bits.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    i0   | width_p  | data input port                             |
  +         +---------+----------+---------------------------------------------+
  |  INPUT  |    i1   | width_p  | data input port                             |
  +         +---------+----------+---------------------------------------------+
  |         |    i2   | width_p  | select port                                 |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   |         input and output data width.                |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  |           use harden IP or not                      |          1          |
  +------------+-----------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_mux2_gatestack.jpg 

*********************
bsg_muxi2_gatestack
*********************

* Overview

  This is a two-selection selector with width of width_p bits.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    i0   | width_p  | data input port                             |
  +         +---------+----------+---------------------------------------------+
  |  INPUT  |    i1   | width_p  | data input port                             |
  +         +---------+----------+---------------------------------------------+
  |         |    i2   | width_p  | select port                                 |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   |         input and output data width.                |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  |           use harden IP or not                      |          1          |
  +------------+-----------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_muxi2_gatestack.jpg 

******************
bsg_mux_bitwise
******************

* Overview

  This module is a two-to-one data selector with width_p bit width.

- Port
  
  +---------+------------+---------------------------+---------------------------------------------+
  |   Type  |    NAME    |           WIDTH           |    DESCRIPTION                              |
  +---------+------------+---------------------------+---------------------------------------------+ 
  |         |   data0_i  |          width_p          |   data input port                           |
  +         +------------+---------------------------+---------------------------------------------+
  |  INPUT  |   data1_i  |          width_p          |   data input port                           |
  +         +------------+---------------------------+---------------------------------------------+
  |         |    sel_i   |          width_p          |   sel input port                            |
  +---------+------------+---------------------------+---------------------------------------------+
  |  OUTPUT |   data_o   |          width_p          |   data output port                          |
  +---------+------------+---------------------------+---------------------------------------------+
  
* Parameter

  +--------------------+--------------------------------------------------+------------------------------+
  |       Name         |                 DESCRIPTION                      |           DEFAULT            |
  +--------------------+--------------------------------------------------+------------------------------+ 
  |      width_p       |    input and output data width.                  |             "inv"            |
  +--------------------+--------------------------------------------------+------------------------------+ 
  
- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_mux_bitwise.jpg

******************
bsg_mux_butterfly
******************

* Overview

  This module has stages of mux which interleaves input data.

- Port
  
  +---------+------------+---------------------------+---------------------------------------------+
  |   Type  |    NAME    |           WIDTH           |    DESCRIPTION                              |
  +---------+------------+---------------------------+---------------------------------------------+ 
  |         |   data1_i  |       els_p*width_p       |   data input port                           |
  +  INPUT  +------------+---------------------------+---------------------------------------------+
  |         |    sel_i   |         lg_els_lp         |   sel input port                            |
  +---------+------------+---------------------------+---------------------------------------------+
  |  OUTPUT |   data_o   |       els_p*width_p       |   data output port                          |
  +---------+------------+---------------------------+---------------------------------------------+
  
* Parameter

  +--------------------+--------------------------------------------------+------------------------------+
  |       Name         |                 DESCRIPTION                      |           DEFAULT            |
  +--------------------+--------------------------------------------------+------------------------------+ 
  |      width_p       |    input and output data width.                  |             "inv"            |
  +--------------------+--------------------------------------------------+------------------------------+ 
  |      els_p         |    input and output data width.                  |             "inv"            |
  +--------------------+--------------------------------------------------+------------------------------+ 
  |     lg_els_lp      |    input data width.                             |   `BSG_SAFE_CLOG2(els_p)     |
  +--------------------+--------------------------------------------------+------------------------------+ 
  
- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_mux_butterfly.jpg   
   
******************
bsg_mux_one_hot
******************

* Overview

  This module is a multi-bit selector with one-hot encoding.

- Port
  
  +---------+---------------+---------------------------+---------------------------------------------+
  |  Type   |      NAME     |           WIDTH           |    DESCRIPTION                              |
  +---------+---------------+---------------------------+---------------------------------------------+ 
  |         |     data_i    |        els_p*width_p      |   data input port                           |
  +  INPUT  +---------------+---------------------------+---------------------------------------------+
  |         | sel_one_hot_i |           els_p           |   sel input port                            |
  +---------+---------------+---------------------------+---------------------------------------------+
  | OUTPUT  |    data_o     |          width_p          |   data output port                          |
  +---------+---------------+---------------------------+---------------------------------------------+
  
* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   |    input and output data width.                     |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |   els_p    |    input and output data width.                     |          1          |
  +------------+-----------------------------------------------------+---------------------+
  |  harden_p  |    use harden IP or not                             |          1          |
  +------------+-----------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_mux_one_hot.jpg

*******************
bsg_mux_segmented
*******************

* Overview

  This is a two-selection selector with width of segment_width_p bits.

- Port
  
  +---------+---------+---------------+---------------------------------------------+
  |  Type   |   NAME  |      WIDTH    |      DESCRIPTION                            |
  +---------+---------+---------------+---------------------------------------------+ 
  |         | data0_i | data_width_lp |    data input port                          |
  +         +---------+---------------+---------------------------------------------+
  |  INPUT  | data1_i | data_width_lp |    data input port                          |
  +         +---------+---------------+---------------------------------------------+
  |         |  sel_i  | segments_p    |    select port                              |
  +---------+---------+---------------+---------------------------------------------+
  | OUTPUT  |  data_o | data_width_lp |    data output port                         |
  +---------+---------+---------------+---------------------------------------------+

* Parameter

  +------------------+--------------------------------------------------+------------------------------+
  |      Name        |                 DESCRIPTION                      |           DEFAULT            |
  +------------------+--------------------------------------------------+------------------------------+ 
  |  data_width_lp   |         input and output data width.             |   segments_p*segment_width_p |  
  +------------------+--------------------------------------------------+------------------------------+ 
  |   segments_p     |             number of segments                   |            "inv"             |
  +------------------+--------------------------------------------------+------------------------------+
  | segment_width_p  |            width of each segment                 |            "inv"             |
  +------------------+--------------------------------------------------+------------------------------+
- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_mux_segmented.jpg

