

================================================================
== Vivado HLS Report for 'reduce'
================================================================
* Date:           Thu Dec 17 12:39:01 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        disambiguation_network_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.50 ns | 6.846 ns |   1.56 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.84>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_11_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_11_V_read)"   --->   Operation 2 'read' 'x_11_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_10_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_10_V_read)"   --->   Operation 3 'read' 'x_10_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_9_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_9_V_read)"   --->   Operation 4 'read' 'x_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_8_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_8_V_read)"   --->   Operation 5 'read' 'x_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_7_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_7_V_read)"   --->   Operation 6 'read' 'x_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_6_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_6_V_read)"   --->   Operation 7 'read' 'x_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_5_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_5_V_read)"   --->   Operation 8 'read' 'x_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_4_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_4_V_read)"   --->   Operation 9 'read' 'x_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_3_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_3_V_read)"   --->   Operation 10 'read' 'x_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_2_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_2_V_read)"   --->   Operation 11 'read' 'x_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_1_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_1_V_read)"   --->   Operation 12 'read' 'x_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_0_V_read_1 = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_0_V_read)"   --->   Operation 13 'read' 'x_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_11_V_read_cast = zext i17 %x_11_V_read_1 to i18"   --->   Operation 14 'zext' 'x_11_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_10_V_read_cast = zext i17 %x_10_V_read_1 to i18"   --->   Operation 15 'zext' 'x_10_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_9_V_read_cast = zext i17 %x_9_V_read_1 to i18"   --->   Operation 16 'zext' 'x_9_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_8_V_read_cast = zext i17 %x_8_V_read_1 to i18"   --->   Operation 17 'zext' 'x_8_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_7_V_read_cast = zext i17 %x_7_V_read_1 to i18"   --->   Operation 18 'zext' 'x_7_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_6_V_read_cast = zext i17 %x_6_V_read_1 to i18"   --->   Operation 19 'zext' 'x_6_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_5_V_read_cast = zext i17 %x_5_V_read_1 to i18"   --->   Operation 20 'zext' 'x_5_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_4_V_read_cast = zext i17 %x_4_V_read_1 to i18"   --->   Operation 21 'zext' 'x_4_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_3_V_read_cast = zext i17 %x_3_V_read_1 to i18"   --->   Operation 22 'zext' 'x_3_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_2_V_read_cast = zext i17 %x_2_V_read_1 to i18"   --->   Operation 23 'zext' 'x_2_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_1_V_read_cast = zext i17 %x_1_V_read_1 to i18"   --->   Operation 24 'zext' 'x_1_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_0_V_read_cast = zext i17 %x_0_V_read_1 to i18"   --->   Operation 25 'zext' 'x_0_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.42ns)   --->   "%p_Val2_s = add i18 %x_1_V_read_cast, %x_0_V_read_cast" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 26 'add' 'p_Val2_s' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.42ns)   --->   "%add_ln746 = add i17 %x_0_V_read_1, %x_1_V_read_1" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 27 'add' 'add_ln746' <Predicate = (!p_Result_s)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_s, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 28 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%p_Val2_2 = select i1 %p_Result_s, i17 -1, i17 %add_ln746" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 29 'select' 'p_Val2_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%zext_ln746 = zext i17 %p_Val2_2 to i18" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 30 'zext' 'zext_ln746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.42ns)   --->   "%p_Val2_1 = add i18 %x_3_V_read_cast, %x_2_V_read_cast" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 31 'add' 'p_Val2_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.42ns)   --->   "%add_ln746_1 = add i17 %x_2_V_read_1, %x_3_V_read_1" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 32 'add' 'add_ln746_1' <Predicate = (!p_Result_1)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_1, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 33 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%p_Val2_3 = select i1 %p_Result_1, i17 -1, i17 %add_ln746_1" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 34 'select' 'p_Val2_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%zext_ln746_1 = zext i17 %p_Val2_3 to i18" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 35 'zext' 'zext_ln746_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.42ns) (out node of the LUT)   --->   "%p_Val2_4 = add i18 %zext_ln746_1, %zext_ln746" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 36 'add' 'p_Val2_4' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_4, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 37 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%p_Val2_10 = select i1 %p_Result_2, i18 131071, i18 %p_Val2_4" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 38 'select' 'p_Val2_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.42ns)   --->   "%p_Val2_5 = add i18 %x_5_V_read_cast, %x_4_V_read_cast" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 39 'add' 'p_Val2_5' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.42ns)   --->   "%add_ln746_2 = add i17 %x_4_V_read_1, %x_5_V_read_1" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 40 'add' 'add_ln746_2' <Predicate = (!p_Result_3)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_5, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 41 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Val2_7 = select i1 %p_Result_3, i17 -1, i17 %add_ln746_2" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 42 'select' 'p_Val2_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%zext_ln746_2 = zext i17 %p_Val2_7 to i18" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 43 'zext' 'zext_ln746_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.42ns)   --->   "%p_Val2_6 = add i18 %x_7_V_read_cast, %x_6_V_read_cast" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 44 'add' 'p_Val2_6' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.42ns)   --->   "%add_ln746_3 = add i17 %x_6_V_read_1, %x_7_V_read_1" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 45 'add' 'add_ln746_3' <Predicate = (!p_Result_4)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_6, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 46 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Val2_8 = select i1 %p_Result_4, i17 -1, i17 %add_ln746_3" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 47 'select' 'p_Val2_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%zext_ln746_3 = zext i17 %p_Val2_8 to i18" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 48 'zext' 'zext_ln746_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.42ns) (out node of the LUT)   --->   "%p_Val2_9 = add i18 %zext_ln746_3, %zext_ln746_2" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 49 'add' 'p_Val2_9' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_9, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 50 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%p_Val2_11 = select i1 %p_Result_5, i18 131071, i18 %p_Val2_9" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 51 'select' 'p_Val2_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.42ns) (out node of the LUT)   --->   "%p_Val2_12 = add i18 %p_Val2_11, %p_Val2_10" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 52 'add' 'p_Val2_12' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_12, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 53 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%p_Val2_18 = select i1 %p_Result_6, i18 131071, i18 %p_Val2_12" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 54 'select' 'p_Val2_18' <Predicate = true> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.42ns)   --->   "%p_Val2_13 = add i18 %x_9_V_read_cast, %x_8_V_read_cast" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 55 'add' 'p_Val2_13' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.42ns)   --->   "%add_ln746_4 = add i17 %x_8_V_read_1, %x_9_V_read_1" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 56 'add' 'add_ln746_4' <Predicate = (!p_Result_7)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_13, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 57 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%p_Val2_15 = select i1 %p_Result_7, i17 -1, i17 %add_ln746_4" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 58 'select' 'p_Val2_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%zext_ln746_4 = zext i17 %p_Val2_15 to i18" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 59 'zext' 'zext_ln746_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.42ns)   --->   "%p_Val2_14 = add i18 %x_11_V_read_cast, %x_10_V_read_cast" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 60 'add' 'p_Val2_14' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.42ns)   --->   "%add_ln746_5 = add i17 %x_10_V_read_1, %x_11_V_read_1" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 61 'add' 'add_ln746_5' <Predicate = (!p_Result_8)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_14, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 62 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%p_Val2_16 = select i1 %p_Result_8, i17 -1, i17 %add_ln746_5" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 63 'select' 'p_Val2_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%zext_ln746_5 = zext i17 %p_Val2_16 to i18" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 64 'zext' 'zext_ln746_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.42ns) (out node of the LUT)   --->   "%p_Val2_17 = add i18 %zext_ln746_5, %zext_ln746_4" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 65 'add' 'p_Val2_17' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_17, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 66 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%p_Val2_19 = select i1 %p_Result_9, i18 131071, i18 %p_Val2_17" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 67 'select' 'p_Val2_19' <Predicate = true> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_18 to i19" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 68 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%rhs_V = zext i18 %p_Val2_19 to i19" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 69 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.42ns)   --->   "%ret_V = add nsw i19 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 70 'add' 'ret_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 71 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.42ns)   --->   "%p_Val2_21 = add i18 %p_Val2_19, %p_Val2_18" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 72 'add' 'p_Val2_21' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_21, i32 17)" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 73 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_11, true" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 74 'xor' 'xor_ln786' <Predicate = (!or_ln340)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_10, %xor_ln786" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 75 'and' 'underflow' <Predicate = (!or_ln340)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%xor_ln340 = xor i1 %p_Result_10, %p_Result_11" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 76 'xor' 'xor_ln340' <Predicate = (or_ln340)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%xor_ln340_1 = xor i1 %p_Result_10, true" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 77 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln340 = or i1 %p_Result_11, %xor_ln340_1" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 78 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%select_ln340_26 = select i1 %xor_ln340, i18 131071, i18 %p_Val2_21" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 79 'select' 'select_ln340_26' <Predicate = (or_ln340)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i18 -131072, i18 %p_Val2_21" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 80 'select' 'select_ln388' <Predicate = (!or_ln340)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i18 %select_ln340_26, i18 %select_ln388" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 81 'select' 'select_ln340' <Predicate = true> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "ret i18 %select_ln340" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 82 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.5ns, clock uncertainty: 1.56ns.

 <State 1>: 6.85ns
The critical path consists of the following:
	wire read on port 'x_7_V_read' [17]  (0 ns)
	'add' operation ('add_ln746_3', firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80) [56]  (1.42 ns)
	'select' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:68->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80) [58]  (0 ns)
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80) [60]  (1.42 ns)
	'select' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80) [62]  (0 ns)
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80) [63]  (1.43 ns)
	'select' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80->firmware/nnet_utils/nnet_common.h:80) [65]  (0.381 ns)
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80) [83]  (1.43 ns)
	'select' operation ('select_ln388', firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80) [91]  (0.381 ns)
	'select' operation ('select_ln340', firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80) [92]  (0.381 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
