Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 12 14:57:42 2018
| Host         : KHLim running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 313 register/latch pins with no clock driven by root clock pin: clk_div_01/SLOW_CLK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: voice_capturer_01/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2225 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.160        0.000                      0                  158        0.242        0.000                      0                  158        3.000        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 5.463        0.000                      0                   74        0.261        0.000                      0                   74        3.000        0.000                       0                    40  
  clk_out1_clk_wiz_0        0.160        0.000                      0                   84        0.242        0.000                      0                   84        4.130        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 voice_capturer_01/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voice_capturer_01/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.306ns (28.661%)  route 3.251ns (71.339%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.795     5.316    voice_capturer_01/clk_in1
    SLICE_X1Y121         FDRE                                         r  voice_capturer_01/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 f  voice_capturer_01/count2_reg[5]/Q
                         net (fo=10, routed)          0.911     6.684    voice_capturer_01/count2_reg[5]
    SLICE_X0Y120         LUT2 (Prop_lut2_I0_O)        0.152     6.836 r  voice_capturer_01/sclk_i_24/O
                         net (fo=1, routed)           0.441     7.276    voice_capturer_01/sclk_i_24_n_0
    SLICE_X0Y120         LUT6 (Prop_lut6_I0_O)        0.326     7.602 r  voice_capturer_01/sclk_i_21/O
                         net (fo=1, routed)           0.159     7.761    voice_capturer_01/sclk_i_21_n_0
    SLICE_X0Y120         LUT6 (Prop_lut6_I5_O)        0.124     7.885 r  voice_capturer_01/sclk_i_12/O
                         net (fo=1, routed)           0.787     8.672    voice_capturer_01/sclk_i_12_n_0
    SLICE_X2Y120         LUT6 (Prop_lut6_I1_O)        0.124     8.796 r  voice_capturer_01/sclk_i_4/O
                         net (fo=1, routed)           0.953     9.749    voice_capturer_01/sclk_i_4_n_0
    SLICE_X2Y119         LUT6 (Prop_lut6_I2_O)        0.124     9.873 r  voice_capturer_01/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.873    voice_capturer_01/sclk_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  voice_capturer_01/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.672    15.013    voice_capturer_01/clk_in1
    SLICE_X2Y119         FDRE                                         r  voice_capturer_01/sclk_reg/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y119         FDRE (Setup_fdre_C_D)        0.077    15.336    voice_capturer_01/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 clk_div_01/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.704ns (22.032%)  route 2.491ns (77.968%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    clk_div_01/clk_in1
    SLICE_X39Y47         FDRE                                         r  clk_div_01/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_div_01/counter_reg[19]/Q
                         net (fo=2, routed)           0.833     6.377    clk_div_01/counter_reg[19]
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.501 r  clk_div_01/counter[0]_i_3/O
                         net (fo=2, routed)           0.998     7.499    clk_div_01/counter[0]_i_3_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.623 r  clk_div_01/counter[0]_i_1/O
                         net (fo=24, routed)          0.660     8.283    clk_div_01/clear
    SLICE_X39Y46         FDRE                                         r  clk_div_01/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.445    14.786    clk_div_01/clk_in1
    SLICE_X39Y46         FDRE                                         r  clk_div_01/counter_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_div_01/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 clk_div_01/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.704ns (22.032%)  route 2.491ns (77.968%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    clk_div_01/clk_in1
    SLICE_X39Y47         FDRE                                         r  clk_div_01/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_div_01/counter_reg[19]/Q
                         net (fo=2, routed)           0.833     6.377    clk_div_01/counter_reg[19]
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.501 r  clk_div_01/counter[0]_i_3/O
                         net (fo=2, routed)           0.998     7.499    clk_div_01/counter[0]_i_3_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.623 r  clk_div_01/counter[0]_i_1/O
                         net (fo=24, routed)          0.660     8.283    clk_div_01/clear
    SLICE_X39Y46         FDRE                                         r  clk_div_01/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.445    14.786    clk_div_01/clk_in1
    SLICE_X39Y46         FDRE                                         r  clk_div_01/counter_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_div_01/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 clk_div_01/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.704ns (22.032%)  route 2.491ns (77.968%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    clk_div_01/clk_in1
    SLICE_X39Y47         FDRE                                         r  clk_div_01/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_div_01/counter_reg[19]/Q
                         net (fo=2, routed)           0.833     6.377    clk_div_01/counter_reg[19]
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.501 r  clk_div_01/counter[0]_i_3/O
                         net (fo=2, routed)           0.998     7.499    clk_div_01/counter[0]_i_3_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.623 r  clk_div_01/counter[0]_i_1/O
                         net (fo=24, routed)          0.660     8.283    clk_div_01/clear
    SLICE_X39Y46         FDRE                                         r  clk_div_01/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.445    14.786    clk_div_01/clk_in1
    SLICE_X39Y46         FDRE                                         r  clk_div_01/counter_reg[14]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_div_01/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 clk_div_01/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.704ns (22.032%)  route 2.491ns (77.968%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    clk_div_01/clk_in1
    SLICE_X39Y47         FDRE                                         r  clk_div_01/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_div_01/counter_reg[19]/Q
                         net (fo=2, routed)           0.833     6.377    clk_div_01/counter_reg[19]
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.501 r  clk_div_01/counter[0]_i_3/O
                         net (fo=2, routed)           0.998     7.499    clk_div_01/counter[0]_i_3_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.623 r  clk_div_01/counter[0]_i_1/O
                         net (fo=24, routed)          0.660     8.283    clk_div_01/clear
    SLICE_X39Y46         FDRE                                         r  clk_div_01/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.445    14.786    clk_div_01/clk_in1
    SLICE_X39Y46         FDRE                                         r  clk_div_01/counter_reg[15]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_div_01/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 clk_div_01/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.704ns (22.082%)  route 2.484ns (77.918%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    clk_div_01/clk_in1
    SLICE_X39Y47         FDRE                                         r  clk_div_01/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_div_01/counter_reg[19]/Q
                         net (fo=2, routed)           0.833     6.377    clk_div_01/counter_reg[19]
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.501 r  clk_div_01/counter[0]_i_3/O
                         net (fo=2, routed)           0.998     7.499    clk_div_01/counter[0]_i_3_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.623 r  clk_div_01/counter[0]_i_1/O
                         net (fo=24, routed)          0.653     8.275    clk_div_01/clear
    SLICE_X39Y43         FDRE                                         r  clk_div_01/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.445    14.786    clk_div_01/clk_in1
    SLICE_X39Y43         FDRE                                         r  clk_div_01/counter_reg[0]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_div_01/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 clk_div_01/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.704ns (22.082%)  route 2.484ns (77.918%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    clk_div_01/clk_in1
    SLICE_X39Y47         FDRE                                         r  clk_div_01/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_div_01/counter_reg[19]/Q
                         net (fo=2, routed)           0.833     6.377    clk_div_01/counter_reg[19]
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.501 r  clk_div_01/counter[0]_i_3/O
                         net (fo=2, routed)           0.998     7.499    clk_div_01/counter[0]_i_3_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.623 r  clk_div_01/counter[0]_i_1/O
                         net (fo=24, routed)          0.653     8.275    clk_div_01/clear
    SLICE_X39Y43         FDRE                                         r  clk_div_01/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.445    14.786    clk_div_01/clk_in1
    SLICE_X39Y43         FDRE                                         r  clk_div_01/counter_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_div_01/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 clk_div_01/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.704ns (22.082%)  route 2.484ns (77.918%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    clk_div_01/clk_in1
    SLICE_X39Y47         FDRE                                         r  clk_div_01/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_div_01/counter_reg[19]/Q
                         net (fo=2, routed)           0.833     6.377    clk_div_01/counter_reg[19]
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.501 r  clk_div_01/counter[0]_i_3/O
                         net (fo=2, routed)           0.998     7.499    clk_div_01/counter[0]_i_3_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.623 r  clk_div_01/counter[0]_i_1/O
                         net (fo=24, routed)          0.653     8.275    clk_div_01/clear
    SLICE_X39Y43         FDRE                                         r  clk_div_01/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.445    14.786    clk_div_01/clk_in1
    SLICE_X39Y43         FDRE                                         r  clk_div_01/counter_reg[2]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_div_01/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 clk_div_01/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.704ns (22.082%)  route 2.484ns (77.918%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    clk_div_01/clk_in1
    SLICE_X39Y47         FDRE                                         r  clk_div_01/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_div_01/counter_reg[19]/Q
                         net (fo=2, routed)           0.833     6.377    clk_div_01/counter_reg[19]
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.501 r  clk_div_01/counter[0]_i_3/O
                         net (fo=2, routed)           0.998     7.499    clk_div_01/counter[0]_i_3_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.623 r  clk_div_01/counter[0]_i_1/O
                         net (fo=24, routed)          0.653     8.275    clk_div_01/clear
    SLICE_X39Y43         FDRE                                         r  clk_div_01/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.445    14.786    clk_div_01/clk_in1
    SLICE_X39Y43         FDRE                                         r  clk_div_01/counter_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_div_01/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 clk_div_01/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voice_capturer_01/count2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.614ns (18.527%)  route 2.700ns (81.473%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.565     5.086    clk_div_01/clk_in1
    SLICE_X38Y46         FDRE                                         r  clk_div_01/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  clk_div_01/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.710     6.315    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.411 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=326, routed)         1.990     8.400    voice_capturer_01/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  voice_capturer_01/count2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.671    15.012    voice_capturer_01/clk_in1
    SLICE_X1Y121         FDRE                                         r  voice_capturer_01/count2_reg[4]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y121         FDRE (Setup_fdre_C_R)       -0.429    14.728    voice_capturer_01/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                  6.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_div_01/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.446    clk_div_01/clk_in1
    SLICE_X39Y45         FDRE                                         r  clk_div_01/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_div_01/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.704    clk_div_01/counter_reg[11]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_div_01/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_div_01/counter_reg[8]_i_1_n_4
    SLICE_X39Y45         FDRE                                         r  clk_div_01/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.959    clk_div_01/clk_in1
    SLICE_X39Y45         FDRE                                         r  clk_div_01/counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_div_01/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_div_01/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.446    clk_div_01/clk_in1
    SLICE_X39Y46         FDRE                                         r  clk_div_01/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_div_01/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.704    clk_div_01/counter_reg[15]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_div_01/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_div_01/counter_reg[12]_i_1_n_4
    SLICE_X39Y46         FDRE                                         r  clk_div_01/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.959    clk_div_01/clk_in1
    SLICE_X39Y46         FDRE                                         r  clk_div_01/counter_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_div_01/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_div_01/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.447    clk_div_01/clk_in1
    SLICE_X39Y48         FDRE                                         r  clk_div_01/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_div_01/counter_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    clk_div_01/counter_reg[23]
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_div_01/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_div_01/counter_reg[20]_i_1_n_4
    SLICE_X39Y48         FDRE                                         r  clk_div_01/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.833     1.960    clk_div_01/clk_in1
    SLICE_X39Y48         FDRE                                         r  clk_div_01/counter_reg[23]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_div_01/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 voice_capturer_01/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voice_capturer_01/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.665     1.549    voice_capturer_01/clk_in1
    SLICE_X1Y121         FDRE                                         r  voice_capturer_01/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  voice_capturer_01/count2_reg[7]/Q
                         net (fo=10, routed)          0.118     1.808    voice_capturer_01/count2_reg[7]
    SLICE_X1Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.916 r  voice_capturer_01/count2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.916    voice_capturer_01/count2_reg[4]_i_1_n_4
    SLICE_X1Y121         FDRE                                         r  voice_capturer_01/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.938     2.066    voice_capturer_01/clk_in1
    SLICE_X1Y121         FDRE                                         r  voice_capturer_01/count2_reg[7]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.105     1.654    voice_capturer_01/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_01/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.447    clk_div_01/clk_in1
    SLICE_X39Y47         FDRE                                         r  clk_div_01/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_div_01/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.708    clk_div_01/counter_reg[19]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  clk_div_01/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    clk_div_01/counter_reg[16]_i_1_n_4
    SLICE_X39Y47         FDRE                                         r  clk_div_01/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.833     1.960    clk_div_01/clk_in1
    SLICE_X39Y47         FDRE                                         r  clk_div_01/counter_reg[19]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_div_01/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_01/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.446    clk_div_01/clk_in1
    SLICE_X39Y43         FDRE                                         r  clk_div_01/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_div_01/counter_reg[3]/Q
                         net (fo=3, routed)           0.120     1.707    clk_div_01/counter_reg[3]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk_div_01/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.815    clk_div_01/counter_reg[0]_i_2_n_4
    SLICE_X39Y43         FDRE                                         r  clk_div_01/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.959    clk_div_01/clk_in1
    SLICE_X39Y43         FDRE                                         r  clk_div_01/counter_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_div_01/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_01/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.446    clk_div_01/clk_in1
    SLICE_X39Y44         FDRE                                         r  clk_div_01/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_div_01/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.707    clk_div_01/counter_reg[7]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk_div_01/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    clk_div_01/counter_reg[4]_i_1_n_4
    SLICE_X39Y44         FDRE                                         r  clk_div_01/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.959    clk_div_01/clk_in1
    SLICE_X39Y44         FDRE                                         r  clk_div_01/counter_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_div_01/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 voice_capturer_01/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voice_capturer_01/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.665     1.549    voice_capturer_01/clk_in1
    SLICE_X1Y122         FDRE                                         r  voice_capturer_01/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  voice_capturer_01/count2_reg[11]/Q
                         net (fo=6, routed)           0.120     1.810    voice_capturer_01/count2_reg[11]
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.918 r  voice_capturer_01/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.918    voice_capturer_01/count2_reg[8]_i_1_n_4
    SLICE_X1Y122         FDRE                                         r  voice_capturer_01/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.937     2.065    voice_capturer_01/clk_in1
    SLICE_X1Y122         FDRE                                         r  voice_capturer_01/count2_reg[11]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.105     1.654    voice_capturer_01/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_01/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.446    clk_div_01/clk_in1
    SLICE_X39Y46         FDRE                                         r  clk_div_01/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_div_01/counter_reg[12]/Q
                         net (fo=2, routed)           0.116     1.703    clk_div_01/counter_reg[12]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  clk_div_01/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    clk_div_01/counter_reg[12]_i_1_n_7
    SLICE_X39Y46         FDRE                                         r  clk_div_01/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.959    clk_div_01/clk_in1
    SLICE_X39Y46         FDRE                                         r  clk_div_01/counter_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_div_01/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_01/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.446    clk_div_01/clk_in1
    SLICE_X39Y45         FDRE                                         r  clk_div_01/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_div_01/counter_reg[8]/Q
                         net (fo=2, routed)           0.116     1.703    clk_div_01/counter_reg[8]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  clk_div_01/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    clk_div_01/counter_reg[8]_i_1_n_7
    SLICE_X39Y45         FDRE                                         r  clk_div_01/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.959    clk_div_01/clk_in1
    SLICE_X39Y45         FDRE                                         r  clk_div_01/counter_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_div_01/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y120     voice_capturer_01/count2_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X38Y46     clk_div_01/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X39Y43     clk_div_01/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X39Y45     clk_div_01/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X39Y45     clk_div_01/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X39Y46     clk_div_01/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y122     voice_capturer_01/count2_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y122     voice_capturer_01/count2_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y46     clk_div_01/SLOW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y43     clk_div_01/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y45     clk_div_01/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y45     clk_div_01/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y46     clk_div_01/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y46     clk_div_01/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y46     clk_div_01/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y46     clk_div_01/counter_reg[15]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y120     voice_capturer_01/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y120     voice_capturer_01/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y120     voice_capturer_01/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y120     voice_capturer_01/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y119     voice_capturer_01/sclk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y120     voice_capturer_01/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y46     clk_div_01/SLOW_CLK_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y43     clk_div_01/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 2.410ns (26.976%)  route 6.524ns (73.024%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.117 - 9.259 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     5.096    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.631     5.152    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X7Y37          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.517     7.125    waveform/Sample_Memory_reg_192_255_0_2/ADDRC0
    SLICE_X8Y40          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.249 f  waveform/Sample_Memory_reg_192_255_0_2/RAMC/O
                         net (fo=1, routed)           1.021     8.270    waveform/Sample_Memory_reg_192_255_0_2_n_2
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.394 f  waveform/VGA_Red_waveform0_carry_i_67/O
                         net (fo=1, routed)           0.000     8.394    waveform/VGA_Red_waveform0_carry_i_67_n_0
    SLICE_X9Y39          MUXF7 (Prop_muxf7_I0_O)      0.238     8.632 f  waveform/VGA_Red_waveform0_carry_i_35/O
                         net (fo=1, routed)           0.939     9.571    VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[8]_5
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.298     9.869 f  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_13/O
                         net (fo=4, routed)           0.610    10.479    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform2[2]
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124    10.603 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40/O
                         net (fo=1, routed)           0.348    10.951    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40_n_0
    SLICE_X0Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.075 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=1, routed)           0.540    11.614    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    11.738 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_3/O
                         net (fo=1, routed)           0.000    11.738    waveform/S[1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.288 r  waveform/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.721    13.009    VGA_DISPLAY/VGA_CONTROL/CO[0]
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124    13.133 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.160    13.293    VGA_DISPLAY/VGA_CONTROL/B_wave[0]
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.124    13.417 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=10, routed)          0.669    14.086    VGA_DISPLAY/VGA_RED0[1]
    SLICE_X1Y38          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457    14.058    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.516    14.117    VGA_DISPLAY/CLK_VGA
    SLICE_X1Y38          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_8/C
                         clock pessimism              0.260    14.377    
                         clock uncertainty           -0.072    14.304    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)       -0.058    14.246    VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                         -14.086    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 2.410ns (27.100%)  route 6.483ns (72.900%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.117 - 9.259 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     5.096    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.631     5.152    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X7Y37          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.517     7.125    waveform/Sample_Memory_reg_192_255_0_2/ADDRC0
    SLICE_X8Y40          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.249 f  waveform/Sample_Memory_reg_192_255_0_2/RAMC/O
                         net (fo=1, routed)           1.021     8.270    waveform/Sample_Memory_reg_192_255_0_2_n_2
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.394 f  waveform/VGA_Red_waveform0_carry_i_67/O
                         net (fo=1, routed)           0.000     8.394    waveform/VGA_Red_waveform0_carry_i_67_n_0
    SLICE_X9Y39          MUXF7 (Prop_muxf7_I0_O)      0.238     8.632 f  waveform/VGA_Red_waveform0_carry_i_35/O
                         net (fo=1, routed)           0.939     9.571    VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[8]_5
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.298     9.869 f  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_13/O
                         net (fo=4, routed)           0.610    10.479    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform2[2]
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124    10.603 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40/O
                         net (fo=1, routed)           0.348    10.951    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40_n_0
    SLICE_X0Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.075 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=1, routed)           0.540    11.614    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    11.738 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_3/O
                         net (fo=1, routed)           0.000    11.738    waveform/S[1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.288 r  waveform/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.721    13.009    VGA_DISPLAY/VGA_CONTROL/CO[0]
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124    13.133 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.160    13.293    VGA_DISPLAY/VGA_CONTROL/B_wave[0]
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.124    13.417 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=10, routed)          0.628    14.045    VGA_DISPLAY/VGA_RED0[1]
    SLICE_X1Y38          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457    14.058    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.516    14.117    VGA_DISPLAY/CLK_VGA
    SLICE_X1Y38          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_5/C
                         clock pessimism              0.260    14.377    
                         clock uncertainty           -0.072    14.304    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)       -0.069    14.235    VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                         -14.045    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 2.410ns (27.100%)  route 6.483ns (72.900%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.117 - 9.259 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     5.096    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.631     5.152    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X7Y37          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.517     7.125    waveform/Sample_Memory_reg_192_255_0_2/ADDRC0
    SLICE_X8Y40          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.249 f  waveform/Sample_Memory_reg_192_255_0_2/RAMC/O
                         net (fo=1, routed)           1.021     8.270    waveform/Sample_Memory_reg_192_255_0_2_n_2
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.394 f  waveform/VGA_Red_waveform0_carry_i_67/O
                         net (fo=1, routed)           0.000     8.394    waveform/VGA_Red_waveform0_carry_i_67_n_0
    SLICE_X9Y39          MUXF7 (Prop_muxf7_I0_O)      0.238     8.632 f  waveform/VGA_Red_waveform0_carry_i_35/O
                         net (fo=1, routed)           0.939     9.571    VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[8]_5
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.298     9.869 f  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_13/O
                         net (fo=4, routed)           0.610    10.479    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform2[2]
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124    10.603 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40/O
                         net (fo=1, routed)           0.348    10.951    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40_n_0
    SLICE_X0Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.075 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=1, routed)           0.540    11.614    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    11.738 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_3/O
                         net (fo=1, routed)           0.000    11.738    waveform/S[1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.288 r  waveform/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.721    13.009    VGA_DISPLAY/VGA_CONTROL/CO[0]
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124    13.133 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.160    13.293    VGA_DISPLAY/VGA_CONTROL/B_wave[0]
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.124    13.417 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=10, routed)          0.628    14.045    VGA_DISPLAY/VGA_RED0[1]
    SLICE_X0Y38          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457    14.058    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.516    14.117    VGA_DISPLAY/CLK_VGA
    SLICE_X0Y38          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica/C
                         clock pessimism              0.260    14.377    
                         clock uncertainty           -0.072    14.304    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.062    14.242    VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -14.045    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 2.410ns (27.103%)  route 6.482ns (72.897%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.117 - 9.259 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     5.096    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.631     5.152    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X7Y37          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.517     7.125    waveform/Sample_Memory_reg_192_255_0_2/ADDRC0
    SLICE_X8Y40          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.249 f  waveform/Sample_Memory_reg_192_255_0_2/RAMC/O
                         net (fo=1, routed)           1.021     8.270    waveform/Sample_Memory_reg_192_255_0_2_n_2
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.394 f  waveform/VGA_Red_waveform0_carry_i_67/O
                         net (fo=1, routed)           0.000     8.394    waveform/VGA_Red_waveform0_carry_i_67_n_0
    SLICE_X9Y39          MUXF7 (Prop_muxf7_I0_O)      0.238     8.632 f  waveform/VGA_Red_waveform0_carry_i_35/O
                         net (fo=1, routed)           0.939     9.571    VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[8]_5
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.298     9.869 f  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_13/O
                         net (fo=4, routed)           0.610    10.479    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform2[2]
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124    10.603 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40/O
                         net (fo=1, routed)           0.348    10.951    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40_n_0
    SLICE_X0Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.075 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=1, routed)           0.540    11.614    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    11.738 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_3/O
                         net (fo=1, routed)           0.000    11.738    waveform/S[1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.288 r  waveform/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.721    13.009    VGA_DISPLAY/VGA_CONTROL/CO[0]
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124    13.133 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.444    13.577    VGA_DISPLAY/VGA_CONTROL/B_wave[0]
    SLICE_X1Y38          LUT5 (Prop_lut5_I3_O)        0.124    13.701 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=2, routed)           0.343    14.044    VGA_DISPLAY/VGA_RED0[3]
    SLICE_X0Y38          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457    14.058    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.516    14.117    VGA_DISPLAY/CLK_VGA
    SLICE_X0Y38          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[3]/C
                         clock pessimism              0.260    14.377    
                         clock uncertainty           -0.072    14.304    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.058    14.246    VGA_DISPLAY/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                         -14.044    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 2.410ns (27.100%)  route 6.483ns (72.900%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.117 - 9.259 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     5.096    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.631     5.152    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X7Y37          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.517     7.125    waveform/Sample_Memory_reg_192_255_0_2/ADDRC0
    SLICE_X8Y40          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.249 f  waveform/Sample_Memory_reg_192_255_0_2/RAMC/O
                         net (fo=1, routed)           1.021     8.270    waveform/Sample_Memory_reg_192_255_0_2_n_2
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.394 f  waveform/VGA_Red_waveform0_carry_i_67/O
                         net (fo=1, routed)           0.000     8.394    waveform/VGA_Red_waveform0_carry_i_67_n_0
    SLICE_X9Y39          MUXF7 (Prop_muxf7_I0_O)      0.238     8.632 f  waveform/VGA_Red_waveform0_carry_i_35/O
                         net (fo=1, routed)           0.939     9.571    VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[8]_5
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.298     9.869 f  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_13/O
                         net (fo=4, routed)           0.610    10.479    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform2[2]
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124    10.603 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40/O
                         net (fo=1, routed)           0.348    10.951    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40_n_0
    SLICE_X0Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.075 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=1, routed)           0.540    11.614    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    11.738 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_3/O
                         net (fo=1, routed)           0.000    11.738    waveform/S[1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.288 r  waveform/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.721    13.009    VGA_DISPLAY/VGA_CONTROL/CO[0]
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124    13.133 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.160    13.293    VGA_DISPLAY/VGA_CONTROL/B_wave[0]
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.124    13.417 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=10, routed)          0.628    14.045    VGA_DISPLAY/VGA_RED0[1]
    SLICE_X1Y38          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457    14.058    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.516    14.117    VGA_DISPLAY/CLK_VGA
    SLICE_X1Y38          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_2/C
                         clock pessimism              0.260    14.377    
                         clock uncertainty           -0.072    14.304    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)       -0.057    14.247    VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -14.045    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.831ns  (logic 2.410ns (27.289%)  route 6.421ns (72.711%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.118 - 9.259 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     5.096    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.631     5.152    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X7Y37          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.517     7.125    waveform/Sample_Memory_reg_192_255_0_2/ADDRC0
    SLICE_X8Y40          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.249 f  waveform/Sample_Memory_reg_192_255_0_2/RAMC/O
                         net (fo=1, routed)           1.021     8.270    waveform/Sample_Memory_reg_192_255_0_2_n_2
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.394 f  waveform/VGA_Red_waveform0_carry_i_67/O
                         net (fo=1, routed)           0.000     8.394    waveform/VGA_Red_waveform0_carry_i_67_n_0
    SLICE_X9Y39          MUXF7 (Prop_muxf7_I0_O)      0.238     8.632 f  waveform/VGA_Red_waveform0_carry_i_35/O
                         net (fo=1, routed)           0.939     9.571    VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[8]_5
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.298     9.869 f  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_13/O
                         net (fo=4, routed)           0.610    10.479    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform2[2]
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124    10.603 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40/O
                         net (fo=1, routed)           0.348    10.951    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40_n_0
    SLICE_X0Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.075 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=1, routed)           0.540    11.614    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    11.738 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_3/O
                         net (fo=1, routed)           0.000    11.738    waveform/S[1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.288 r  waveform/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.721    13.009    VGA_DISPLAY/VGA_CONTROL/CO[0]
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124    13.133 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.160    13.293    VGA_DISPLAY/VGA_CONTROL/B_wave[0]
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.124    13.417 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=10, routed)          0.566    13.984    VGA_DISPLAY/VGA_RED0[1]
    SLICE_X1Y39          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457    14.058    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.517    14.118    VGA_DISPLAY/CLK_VGA
    SLICE_X1Y39          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_7/C
                         clock pessimism              0.260    14.378    
                         clock uncertainty           -0.072    14.305    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)       -0.081    14.224    VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                         -13.984    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_RED_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.755ns  (logic 2.410ns (27.527%)  route 6.345ns (72.473%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.117 - 9.259 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     5.096    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.631     5.152    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X7Y37          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.517     7.125    waveform/Sample_Memory_reg_192_255_0_2/ADDRC0
    SLICE_X8Y40          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.249 f  waveform/Sample_Memory_reg_192_255_0_2/RAMC/O
                         net (fo=1, routed)           1.021     8.270    waveform/Sample_Memory_reg_192_255_0_2_n_2
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.394 f  waveform/VGA_Red_waveform0_carry_i_67/O
                         net (fo=1, routed)           0.000     8.394    waveform/VGA_Red_waveform0_carry_i_67_n_0
    SLICE_X9Y39          MUXF7 (Prop_muxf7_I0_O)      0.238     8.632 f  waveform/VGA_Red_waveform0_carry_i_35/O
                         net (fo=1, routed)           0.939     9.571    VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[8]_5
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.298     9.869 f  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_13/O
                         net (fo=4, routed)           0.610    10.479    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform2[2]
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124    10.603 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40/O
                         net (fo=1, routed)           0.348    10.951    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40_n_0
    SLICE_X0Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.075 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=1, routed)           0.540    11.614    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    11.738 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_3/O
                         net (fo=1, routed)           0.000    11.738    waveform/S[1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.288 r  waveform/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.721    13.009    VGA_DISPLAY/VGA_CONTROL/CO[0]
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124    13.133 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.444    13.577    VGA_DISPLAY/VGA_CONTROL/B_wave[0]
    SLICE_X1Y38          LUT5 (Prop_lut5_I3_O)        0.124    13.701 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=2, routed)           0.206    13.907    VGA_DISPLAY/VGA_RED0[3]
    SLICE_X0Y38          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457    14.058    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.516    14.117    VGA_DISPLAY/CLK_VGA
    SLICE_X0Y38          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[3]_lopt_replica/C
                         clock pessimism              0.260    14.377    
                         clock uncertainty           -0.072    14.304    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.047    14.257    VGA_DISPLAY/VGA_RED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -13.907    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 2.410ns (27.689%)  route 6.294ns (72.311%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.117 - 9.259 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     5.096    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.631     5.152    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X7Y37          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.517     7.125    waveform/Sample_Memory_reg_192_255_0_2/ADDRC0
    SLICE_X8Y40          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.249 f  waveform/Sample_Memory_reg_192_255_0_2/RAMC/O
                         net (fo=1, routed)           1.021     8.270    waveform/Sample_Memory_reg_192_255_0_2_n_2
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.394 f  waveform/VGA_Red_waveform0_carry_i_67/O
                         net (fo=1, routed)           0.000     8.394    waveform/VGA_Red_waveform0_carry_i_67_n_0
    SLICE_X9Y39          MUXF7 (Prop_muxf7_I0_O)      0.238     8.632 f  waveform/VGA_Red_waveform0_carry_i_35/O
                         net (fo=1, routed)           0.939     9.571    VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[8]_5
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.298     9.869 f  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_13/O
                         net (fo=4, routed)           0.610    10.479    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform2[2]
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124    10.603 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40/O
                         net (fo=1, routed)           0.348    10.951    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40_n_0
    SLICE_X0Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.075 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=1, routed)           0.540    11.614    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    11.738 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_3/O
                         net (fo=1, routed)           0.000    11.738    waveform/S[1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.288 r  waveform/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.721    13.009    VGA_DISPLAY/VGA_CONTROL/CO[0]
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124    13.133 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.160    13.293    VGA_DISPLAY/VGA_CONTROL/B_wave[0]
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.124    13.417 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=10, routed)          0.439    13.856    VGA_DISPLAY/VGA_RED0[1]
    SLICE_X1Y38          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457    14.058    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.516    14.117    VGA_DISPLAY/CLK_VGA
    SLICE_X1Y38          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_4/C
                         clock pessimism              0.260    14.377    
                         clock uncertainty           -0.072    14.304    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)       -0.089    14.215    VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.215    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 2.410ns (27.689%)  route 6.294ns (72.311%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.117 - 9.259 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     5.096    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.631     5.152    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X7Y37          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.517     7.125    waveform/Sample_Memory_reg_192_255_0_2/ADDRC0
    SLICE_X8Y40          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.249 f  waveform/Sample_Memory_reg_192_255_0_2/RAMC/O
                         net (fo=1, routed)           1.021     8.270    waveform/Sample_Memory_reg_192_255_0_2_n_2
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.394 f  waveform/VGA_Red_waveform0_carry_i_67/O
                         net (fo=1, routed)           0.000     8.394    waveform/VGA_Red_waveform0_carry_i_67_n_0
    SLICE_X9Y39          MUXF7 (Prop_muxf7_I0_O)      0.238     8.632 f  waveform/VGA_Red_waveform0_carry_i_35/O
                         net (fo=1, routed)           0.939     9.571    VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[8]_5
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.298     9.869 f  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_13/O
                         net (fo=4, routed)           0.610    10.479    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform2[2]
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124    10.603 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40/O
                         net (fo=1, routed)           0.348    10.951    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40_n_0
    SLICE_X0Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.075 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=1, routed)           0.540    11.614    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    11.738 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_3/O
                         net (fo=1, routed)           0.000    11.738    waveform/S[1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.288 r  waveform/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.721    13.009    VGA_DISPLAY/VGA_CONTROL/CO[0]
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124    13.133 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.160    13.293    VGA_DISPLAY/VGA_CONTROL/B_wave[0]
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.124    13.417 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=10, routed)          0.439    13.856    VGA_DISPLAY/VGA_RED0[1]
    SLICE_X1Y38          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457    14.058    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.516    14.117    VGA_DISPLAY/CLK_VGA
    SLICE_X1Y38          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_9/C
                         clock pessimism              0.260    14.377    
                         clock uncertainty           -0.072    14.304    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)       -0.077    14.227    VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.692ns  (logic 2.410ns (27.725%)  route 6.282ns (72.275%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.118 - 9.259 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     5.096    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.631     5.152    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X7Y37          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.517     7.125    waveform/Sample_Memory_reg_192_255_0_2/ADDRC0
    SLICE_X8Y40          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.249 f  waveform/Sample_Memory_reg_192_255_0_2/RAMC/O
                         net (fo=1, routed)           1.021     8.270    waveform/Sample_Memory_reg_192_255_0_2_n_2
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.394 f  waveform/VGA_Red_waveform0_carry_i_67/O
                         net (fo=1, routed)           0.000     8.394    waveform/VGA_Red_waveform0_carry_i_67_n_0
    SLICE_X9Y39          MUXF7 (Prop_muxf7_I0_O)      0.238     8.632 f  waveform/VGA_Red_waveform0_carry_i_35/O
                         net (fo=1, routed)           0.939     9.571    VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[8]_5
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.298     9.869 f  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_13/O
                         net (fo=4, routed)           0.610    10.479    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform2[2]
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.124    10.603 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40/O
                         net (fo=1, routed)           0.348    10.951    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_40_n_0
    SLICE_X0Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.075 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=1, routed)           0.540    11.614    VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_15_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    11.738 r  VGA_DISPLAY/VGA_CONTROL/VGA_Red_waveform0_carry_i_3/O
                         net (fo=1, routed)           0.000    11.738    waveform/S[1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.288 r  waveform/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.721    13.009    VGA_DISPLAY/VGA_CONTROL/CO[0]
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124    13.133 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.160    13.293    VGA_DISPLAY/VGA_CONTROL/B_wave[0]
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.124    13.417 r  VGA_DISPLAY/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=10, routed)          0.428    13.845    VGA_DISPLAY/VGA_RED0[1]
    SLICE_X1Y39          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457    14.058    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.517    14.118    VGA_DISPLAY/CLK_VGA
    SLICE_X1Y39          FDRE                                         r  VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_6/C
                         clock pessimism              0.260    14.378    
                         clock uncertainty           -0.072    14.305    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)       -0.067    14.238    VGA_DISPLAY/VGA_RED_reg[1]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -13.845    
  -------------------------------------------------------------------
                         slack                                  0.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.707%)  route 0.205ns (59.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     1.432    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.591     1.474    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X4Y39          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  VGA_DISPLAY/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.205     1.821    VGA_DISPLAY/h_sync_reg
    SLICE_X0Y33          FDRE                                         r  VGA_DISPLAY/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     1.944    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.986    VGA_DISPLAY/CLK_VGA
    SLICE_X0Y33          FDRE                                         r  VGA_DISPLAY/VGA_HS_reg/C
                         clock pessimism             -0.478     1.508    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.070     1.578    VGA_DISPLAY/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.877%)  route 0.196ns (58.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     1.432    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.594     1.477    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X1Y40          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  VGA_DISPLAY/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.196     1.814    VGA_DISPLAY/v_sync_reg
    SLICE_X1Y33          FDRE                                         r  VGA_DISPLAY/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     1.944    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.986    VGA_DISPLAY/CLK_VGA
    SLICE_X1Y33          FDRE                                         r  VGA_DISPLAY/VGA_VS_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.070     1.557    VGA_DISPLAY/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     1.432    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.594     1.477    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X1Y42          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=7, routed)           0.117     1.735    VGA_DISPLAY/VGA_CONTROL/VGA_VERT_COORD[4]
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X1Y42          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     1.944    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.865     1.992    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X1Y42          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.105     1.582    VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     1.432    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.595     1.478    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X1Y43          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=7, routed)           0.117     1.736    VGA_DISPLAY/VGA_CONTROL/VGA_VERT_COORD[8]
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.851 r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.851    VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X1Y43          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     1.944    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.866     1.993    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X1Y43          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.105     1.583    VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     1.432    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.595     1.478    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X1Y43          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=9, routed)           0.122     1.741    VGA_DISPLAY/VGA_CONTROL/VGA_VERT_COORD[10]
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X1Y43          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     1.944    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.866     1.993    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X1Y43          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.105     1.583    VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.846%)  route 0.129ns (34.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     1.432    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.594     1.477    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X1Y41          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=7, routed)           0.129     1.747    VGA_DISPLAY/VGA_CONTROL/VGA_VERT_COORD[3]
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.855    VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X1Y41          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     1.944    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.865     1.992    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X1Y41          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.105     1.582    VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.249ns (64.899%)  route 0.135ns (35.101%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     1.432    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.594     1.477    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X1Y42          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=7, routed)           0.135     1.753    VGA_DISPLAY/VGA_CONTROL/VGA_VERT_COORD[7]
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X1Y42          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     1.944    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.865     1.992    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X1Y42          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.105     1.582    VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.968%)  route 0.136ns (35.032%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     1.432    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.594     1.477    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X1Y42          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=7, routed)           0.136     1.754    VGA_DISPLAY/VGA_CONTROL/VGA_VERT_COORD[6]
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.865 r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X1Y42          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     1.944    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.865     1.992    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X1Y42          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.105     1.582    VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.249ns (63.621%)  route 0.142ns (36.379%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     1.432    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.595     1.478    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X1Y43          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=10, routed)          0.142     1.762    VGA_DISPLAY/VGA_CONTROL/VGA_VERT_COORD[11]
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X1Y43          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     1.944    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.866     1.993    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X1Y43          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.105     1.583    VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.249ns (63.246%)  route 0.145ns (36.754%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     1.432    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.591     1.474    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X5Y39          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=10, routed)          0.145     1.760    VGA_DISPLAY/VGA_CONTROL/VGA_HORZ_COORD__0[11]
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X5Y39          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     1.944    VGA_DISPLAY/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    VGA_DISPLAY/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.862     1.989    VGA_DISPLAY/VGA_CONTROL/clk_out1
    SLICE_X5Y39          FDRE                                         r  VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.105     1.579    VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    VGA_DISPLAY/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y37      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y39      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y39      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y37      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y37      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[1]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y37      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y37      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y37      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[3]_rep/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y37      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y39      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y39      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y37      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y37      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[1]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y37      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y37      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y37      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[3]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y38      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y38      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y37      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y37      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y37      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[1]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y37      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y37      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y37      VGA_DISPLAY/VGA_CONTROL/h_cntr_reg_reg[3]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y43      VGA_DISPLAY/VGA_CONTROL/v_cntr_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y33      VGA_DISPLAY/VGA_HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y33      VGA_DISPLAY/VGA_HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y33      VGA_DISPLAY/VGA_VS_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    VGA_DISPLAY/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VGA_DISPLAY/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



