From cea9ae06229577cd5b77019ce122f9cdd1568106 Mon Sep 17 00:00:00 2001
From: Andrew Cooper <andrew.cooper3@citrix.com>
Date: Fri, 18 Feb 2022 16:02:51 +0000
Subject: x86/spec-ctrl: Enumeration for new Intel BHI controls

https://www.intel.com/content/www/us/en/developer/articles/technical/software-security-guidance/technical-documentation/branch-history-injection.html

Signed-off-by: Andrew Cooper <andrew.cooper3@citrix.com>
Reviewed-by: Jan Beulich <jbeulich@suse.com>

diff --git a/xen/include/asm-x86/msr-index.h b/xen/include/asm-x86/msr-index.h
index a8dba509d6c8..571e60000413 100644
--- a/xen/include/asm-x86/msr-index.h
+++ b/xen/include/asm-x86/msr-index.h
@@ -41,7 +41,12 @@
 #define SPEC_CTRL_IBRS			(_AC(1, ULL) << 0)
 #define SPEC_CTRL_STIBP			(_AC(1, ULL) << 1)
 #define SPEC_CTRL_SSBD			(_AC(1, ULL) << 2)
+#define SPEC_CTRL_IPRED_DIS_U		(_AC(1, ULL) <<	3)
+#define SPEC_CTRL_IPRED_DIS_S		(_AC(1, ULL) <<	4)
+#define SPEC_CTRL_RRSBA_DIS_U		(_AC(1, ULL) <<	5)
+#define SPEC_CTRL_RRSBA_DIS_S		(_AC(1, ULL) <<	6)
 #define SPEC_CTRL_PSFD			(_AC(1, ULL) << 7)
+#define SPEC_CTRL_BHI_DIS_S		(_AC(1, ULL) << 10)
 
 #define MSR_PRED_CMD			0x00000049
 #define PRED_CMD_IBPB			(_AC(1, ULL) << 0)
@@ -61,6 +66,8 @@
 #define ARCH_CAPS_PSDP_NO		(_AC(1, ULL) << 15)
 #define ARCH_CAPS_FB_CLEAR		(_AC(1, ULL) << 17)
 #define ARCH_CAPS_FB_CLEAR_CTRL		(_AC(1, ULL) << 18)
+#define ARCH_CAPS_RRSBA			(_AC(1, ULL) << 19)
+#define ARCH_CAPS_BHI_NO		(_AC(1, ULL) << 20)
 
 #define MSR_FLUSH_CMD			0x0000010b
 #define FLUSH_CMD_L1D			(_AC(1, ULL) << 0)
diff --git a/xen/include/public/arch-x86/cpufeatureset.h b/xen/include/public/arch-x86/cpufeatureset.h
index 6ba34337d14a..bad1b0b506f5 100644
--- a/xen/include/public/arch-x86/cpufeatureset.h
+++ b/xen/include/public/arch-x86/cpufeatureset.h
@@ -285,6 +285,9 @@ XEN_CPUFEATURE(LFENCE_DISPATCH,    11*32+ 2) /*A  LFENCE always serializing */
 
 /* Intel-defined CPU features, CPUID level 0x00000007:2.edx, word 13 */
 XEN_CPUFEATURE(INTEL_PSFD,         13*32+ 0) /*A  MSR_SPEC_CTRL.PSFD */
+XEN_CPUFEATURE(IPRED_CTRL,         13*32+ 1) /*   MSR_SPEC_CTRL.IPRED_DIS_* */
+XEN_CPUFEATURE(RRSBA_CTRL,         13*32+ 2) /*   MSR_SPEC_CTRL.RRSBA_DIS_* */
+XEN_CPUFEATURE(BHI_CTRL,           13*32+ 4) /*   MSR_SPEC_CTRL.BHI_DIS_S */
 XEN_CPUFEATURE(MCDT_NO,            13*32+ 5) /*A  MCDT_NO */
 
 #endif /* XEN_CPUFEATURE */
