
exercise_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059bc  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08005c5c  08005c5c  00015c5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005e4c  08005e4c  00015e4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005e50  08005e50  00015e50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000078  24000000  08005e54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000040ac  24000078  08005ecc  00020078  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  24004124  08005ecc  00024124  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  9 .debug_info   000197c8  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003718  00000000  00000000  0003986e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001540  00000000  00000000  0003cf88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 000013b8  00000000  00000000  0003e4c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003bc7c  00000000  00000000  0003f880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00016d29  00000000  00000000  0007b4fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001797e5  00000000  00000000  00092225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  0020ba0a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000601c  00000000  00000000  0020ba5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000078 	.word	0x24000078
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08005c44 	.word	0x08005c44

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400007c 	.word	0x2400007c
 80002dc:	08005c44 	.word	0x08005c44

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000380:	b480      	push	{r7}
 8000382:	b085      	sub	sp, #20
 8000384:	af00      	add	r7, sp, #0
 8000386:	60f8      	str	r0, [r7, #12]
 8000388:	60b9      	str	r1, [r7, #8]
 800038a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800038c:	68fb      	ldr	r3, [r7, #12]
 800038e:	4a07      	ldr	r2, [pc, #28]	; (80003ac <vApplicationGetIdleTaskMemory+0x2c>)
 8000390:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000392:	68bb      	ldr	r3, [r7, #8]
 8000394:	4a06      	ldr	r2, [pc, #24]	; (80003b0 <vApplicationGetIdleTaskMemory+0x30>)
 8000396:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	2280      	movs	r2, #128	; 0x80
 800039c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800039e:	bf00      	nop
 80003a0:	3714      	adds	r7, #20
 80003a2:	46bd      	mov	sp, r7
 80003a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a8:	4770      	bx	lr
 80003aa:	bf00      	nop
 80003ac:	24000094 	.word	0x24000094
 80003b0:	24000148 	.word	0x24000148

080003b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80003b8:	4b04      	ldr	r3, [pc, #16]	; (80003cc <__NVIC_GetPriorityGrouping+0x18>)
 80003ba:	68db      	ldr	r3, [r3, #12]
 80003bc:	0a1b      	lsrs	r3, r3, #8
 80003be:	f003 0307 	and.w	r3, r3, #7
}
 80003c2:	4618      	mov	r0, r3
 80003c4:	46bd      	mov	sp, r7
 80003c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ca:	4770      	bx	lr
 80003cc:	e000ed00 	.word	0xe000ed00

080003d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80003d0:	b480      	push	{r7}
 80003d2:	b083      	sub	sp, #12
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	4603      	mov	r3, r0
 80003d8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80003da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80003de:	2b00      	cmp	r3, #0
 80003e0:	db0b      	blt.n	80003fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80003e2:	88fb      	ldrh	r3, [r7, #6]
 80003e4:	f003 021f 	and.w	r2, r3, #31
 80003e8:	4907      	ldr	r1, [pc, #28]	; (8000408 <__NVIC_EnableIRQ+0x38>)
 80003ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80003ee:	095b      	lsrs	r3, r3, #5
 80003f0:	2001      	movs	r0, #1
 80003f2:	fa00 f202 	lsl.w	r2, r0, r2
 80003f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80003fa:	bf00      	nop
 80003fc:	370c      	adds	r7, #12
 80003fe:	46bd      	mov	sp, r7
 8000400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000404:	4770      	bx	lr
 8000406:	bf00      	nop
 8000408:	e000e100 	.word	0xe000e100

0800040c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800040c:	b480      	push	{r7}
 800040e:	b083      	sub	sp, #12
 8000410:	af00      	add	r7, sp, #0
 8000412:	4603      	mov	r3, r0
 8000414:	6039      	str	r1, [r7, #0]
 8000416:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000418:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800041c:	2b00      	cmp	r3, #0
 800041e:	db0a      	blt.n	8000436 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000420:	683b      	ldr	r3, [r7, #0]
 8000422:	b2da      	uxtb	r2, r3
 8000424:	490c      	ldr	r1, [pc, #48]	; (8000458 <__NVIC_SetPriority+0x4c>)
 8000426:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800042a:	0112      	lsls	r2, r2, #4
 800042c:	b2d2      	uxtb	r2, r2
 800042e:	440b      	add	r3, r1
 8000430:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000434:	e00a      	b.n	800044c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000436:	683b      	ldr	r3, [r7, #0]
 8000438:	b2da      	uxtb	r2, r3
 800043a:	4908      	ldr	r1, [pc, #32]	; (800045c <__NVIC_SetPriority+0x50>)
 800043c:	88fb      	ldrh	r3, [r7, #6]
 800043e:	f003 030f 	and.w	r3, r3, #15
 8000442:	3b04      	subs	r3, #4
 8000444:	0112      	lsls	r2, r2, #4
 8000446:	b2d2      	uxtb	r2, r2
 8000448:	440b      	add	r3, r1
 800044a:	761a      	strb	r2, [r3, #24]
}
 800044c:	bf00      	nop
 800044e:	370c      	adds	r7, #12
 8000450:	46bd      	mov	sp, r7
 8000452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000456:	4770      	bx	lr
 8000458:	e000e100 	.word	0xe000e100
 800045c:	e000ed00 	.word	0xe000ed00

08000460 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000460:	b480      	push	{r7}
 8000462:	b089      	sub	sp, #36	; 0x24
 8000464:	af00      	add	r7, sp, #0
 8000466:	60f8      	str	r0, [r7, #12]
 8000468:	60b9      	str	r1, [r7, #8]
 800046a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	f003 0307 	and.w	r3, r3, #7
 8000472:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000474:	69fb      	ldr	r3, [r7, #28]
 8000476:	f1c3 0307 	rsb	r3, r3, #7
 800047a:	2b04      	cmp	r3, #4
 800047c:	bf28      	it	cs
 800047e:	2304      	movcs	r3, #4
 8000480:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000482:	69fb      	ldr	r3, [r7, #28]
 8000484:	3304      	adds	r3, #4
 8000486:	2b06      	cmp	r3, #6
 8000488:	d902      	bls.n	8000490 <NVIC_EncodePriority+0x30>
 800048a:	69fb      	ldr	r3, [r7, #28]
 800048c:	3b03      	subs	r3, #3
 800048e:	e000      	b.n	8000492 <NVIC_EncodePriority+0x32>
 8000490:	2300      	movs	r3, #0
 8000492:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000494:	f04f 32ff 	mov.w	r2, #4294967295
 8000498:	69bb      	ldr	r3, [r7, #24]
 800049a:	fa02 f303 	lsl.w	r3, r2, r3
 800049e:	43da      	mvns	r2, r3
 80004a0:	68bb      	ldr	r3, [r7, #8]
 80004a2:	401a      	ands	r2, r3
 80004a4:	697b      	ldr	r3, [r7, #20]
 80004a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80004a8:	f04f 31ff 	mov.w	r1, #4294967295
 80004ac:	697b      	ldr	r3, [r7, #20]
 80004ae:	fa01 f303 	lsl.w	r3, r1, r3
 80004b2:	43d9      	mvns	r1, r3
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80004b8:	4313      	orrs	r3, r2
         );
}
 80004ba:	4618      	mov	r0, r3
 80004bc:	3724      	adds	r7, #36	; 0x24
 80004be:	46bd      	mov	sp, r7
 80004c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c4:	4770      	bx	lr

080004c6 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80004c6:	b480      	push	{r7}
 80004c8:	b083      	sub	sp, #12
 80004ca:	af00      	add	r7, sp, #0
 80004cc:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004ce:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004d2:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80004d6:	f003 0301 	and.w	r3, r3, #1
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d013      	beq.n	8000506 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80004de:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004e2:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80004e6:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d00b      	beq.n	8000506 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80004ee:	e000      	b.n	80004f2 <ITM_SendChar+0x2c>
    {
      __NOP();
 80004f0:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80004f2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d0f9      	beq.n	80004f0 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80004fc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000500:	687a      	ldr	r2, [r7, #4]
 8000502:	b2d2      	uxtb	r2, r2
 8000504:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000506:	687b      	ldr	r3, [r7, #4]
}
 8000508:	4618      	mov	r0, r3
 800050a:	370c      	adds	r7, #12
 800050c:	46bd      	mov	sp, r7
 800050e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000512:	4770      	bx	lr

08000514 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000518:	4b05      	ldr	r3, [pc, #20]	; (8000530 <LL_RCC_HSI_Enable+0x1c>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a04      	ldr	r2, [pc, #16]	; (8000530 <LL_RCC_HSI_Enable+0x1c>)
 800051e:	f043 0301 	orr.w	r3, r3, #1
 8000522:	6013      	str	r3, [r2, #0]
}
 8000524:	bf00      	nop
 8000526:	46bd      	mov	sp, r7
 8000528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop
 8000530:	58024400 	.word	0x58024400

08000534 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY))?1UL:0UL);
 8000538:	4b06      	ldr	r3, [pc, #24]	; (8000554 <LL_RCC_HSI_IsReady+0x20>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	f003 0304 	and.w	r3, r3, #4
 8000540:	2b04      	cmp	r3, #4
 8000542:	d101      	bne.n	8000548 <LL_RCC_HSI_IsReady+0x14>
 8000544:	2301      	movs	r3, #1
 8000546:	e000      	b.n	800054a <LL_RCC_HSI_IsReady+0x16>
 8000548:	2300      	movs	r3, #0
}
 800054a:	4618      	mov	r0, r3
 800054c:	46bd      	mov	sp, r7
 800054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000552:	4770      	bx	lr
 8000554:	58024400 	.word	0x58024400

08000558 <LL_RCC_HSI_SetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV4
  *         @arg @ref LL_RCC_HSI_DIV8
  * @retval None.
  */
__STATIC_INLINE void LL_RCC_HSI_SetDivider(uint32_t Divider)
{
 8000558:	b480      	push	{r7}
 800055a:	b083      	sub	sp, #12
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSIDIV, Divider);
 8000560:	4b06      	ldr	r3, [pc, #24]	; (800057c <LL_RCC_HSI_SetDivider+0x24>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	f023 0218 	bic.w	r2, r3, #24
 8000568:	4904      	ldr	r1, [pc, #16]	; (800057c <LL_RCC_HSI_SetDivider+0x24>)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	4313      	orrs	r3, r2
 800056e:	600b      	str	r3, [r1, #0]
}
 8000570:	bf00      	nop
 8000572:	370c      	adds	r7, #12
 8000574:	46bd      	mov	sp, r7
 8000576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057a:	4770      	bx	lr
 800057c:	58024400 	.word	0x58024400

08000580 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll HSICFGR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value can be a value between 0 and 127 (63 for Cut1.x)
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000580:	b480      	push	{r7}
 8000582:	b083      	sub	sp, #12
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
#if defined(RCC_VER_X)
  if ((DBGMCU->IDCODE & 0xF0000000U) == 0x10000000U)
 8000588:	4b0f      	ldr	r3, [pc, #60]	; (80005c8 <LL_RCC_HSI_SetCalibTrimming+0x48>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8000590:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000594:	d109      	bne.n	80005aa <LL_RCC_HSI_SetCalibTrimming+0x2a>
  {
    /* STM32H7 Rev.Y */
    MODIFY_REG(RCC->HSICFGR, 0x3F000U, Value << 12U);
 8000596:	4b0d      	ldr	r3, [pc, #52]	; (80005cc <LL_RCC_HSI_SetCalibTrimming+0x4c>)
 8000598:	685b      	ldr	r3, [r3, #4]
 800059a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	031b      	lsls	r3, r3, #12
 80005a2:	490a      	ldr	r1, [pc, #40]	; (80005cc <LL_RCC_HSI_SetCalibTrimming+0x4c>)
 80005a4:	4313      	orrs	r3, r2
 80005a6:	604b      	str	r3, [r1, #4]
    MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
  }
#else
    MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
#endif /* RCC_VER_X */
}
 80005a8:	e008      	b.n	80005bc <LL_RCC_HSI_SetCalibTrimming+0x3c>
    MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
 80005aa:	4b08      	ldr	r3, [pc, #32]	; (80005cc <LL_RCC_HSI_SetCalibTrimming+0x4c>)
 80005ac:	685b      	ldr	r3, [r3, #4]
 80005ae:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	061b      	lsls	r3, r3, #24
 80005b6:	4905      	ldr	r1, [pc, #20]	; (80005cc <LL_RCC_HSI_SetCalibTrimming+0x4c>)
 80005b8:	4313      	orrs	r3, r2
 80005ba:	604b      	str	r3, [r1, #4]
}
 80005bc:	bf00      	nop
 80005be:	370c      	adds	r7, #12
 80005c0:	46bd      	mov	sp, r7
 80005c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c6:	4770      	bx	lr
 80005c8:	5c001000 	.word	0x5c001000
 80005cc:	58024400 	.word	0x58024400

080005d0 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL1
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80005d8:	4b06      	ldr	r3, [pc, #24]	; (80005f4 <LL_RCC_SetSysClkSource+0x24>)
 80005da:	691b      	ldr	r3, [r3, #16]
 80005dc:	f023 0207 	bic.w	r2, r3, #7
 80005e0:	4904      	ldr	r1, [pc, #16]	; (80005f4 <LL_RCC_SetSysClkSource+0x24>)
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	4313      	orrs	r3, r2
 80005e6:	610b      	str	r3, [r1, #16]
}
 80005e8:	bf00      	nop
 80005ea:	370c      	adds	r7, #12
 80005ec:	46bd      	mov	sp, r7
 80005ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f2:	4770      	bx	lr
 80005f4:	58024400 	.word	0x58024400

080005f8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_CSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL1
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80005fc:	4b04      	ldr	r3, [pc, #16]	; (8000610 <LL_RCC_GetSysClkSource+0x18>)
 80005fe:	691b      	ldr	r3, [r3, #16]
 8000600:	f003 0338 	and.w	r3, r3, #56	; 0x38
}
 8000604:	4618      	mov	r0, r3
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	58024400 	.word	0x58024400

08000614 <LL_RCC_SetSysPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysPrescaler(uint32_t Prescaler)
{
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CFGR_D1CPRE)
  MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, Prescaler);
 800061c:	4b06      	ldr	r3, [pc, #24]	; (8000638 <LL_RCC_SetSysPrescaler+0x24>)
 800061e:	699b      	ldr	r3, [r3, #24]
 8000620:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8000624:	4904      	ldr	r1, [pc, #16]	; (8000638 <LL_RCC_SetSysPrescaler+0x24>)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	4313      	orrs	r3, r2
 800062a:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, Prescaler);
#endif /* RCC_D1CFGR_D1CPRE */
}
 800062c:	bf00      	nop
 800062e:	370c      	adds	r7, #12
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr
 8000638:	58024400 	.word	0x58024400

0800063c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_AHB_DIV_256
  *         @arg @ref LL_RCC_AHB_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CFGR_HPRE)
  MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, Prescaler);
 8000644:	4b06      	ldr	r3, [pc, #24]	; (8000660 <LL_RCC_SetAHBPrescaler+0x24>)
 8000646:	699b      	ldr	r3, [r3, #24]
 8000648:	f023 020f 	bic.w	r2, r3, #15
 800064c:	4904      	ldr	r1, [pc, #16]	; (8000660 <LL_RCC_SetAHBPrescaler+0x24>)
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	4313      	orrs	r3, r2
 8000652:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, Prescaler);
#endif /* RCC_D1CFGR_HPRE */
}
 8000654:	bf00      	nop
 8000656:	370c      	adds	r7, #12
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	58024400 	.word	0x58024400

08000664 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
#if defined(RCC_D2CFGR_D2PPRE1)
  MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, Prescaler);
 800066c:	4b06      	ldr	r3, [pc, #24]	; (8000688 <LL_RCC_SetAPB1Prescaler+0x24>)
 800066e:	69db      	ldr	r3, [r3, #28]
 8000670:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000674:	4904      	ldr	r1, [pc, #16]	; (8000688 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	4313      	orrs	r3, r2
 800067a:	61cb      	str	r3, [r1, #28]
#else
  MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, Prescaler);
#endif /* RCC_D2CFGR_D2PPRE1 */
}
 800067c:	bf00      	nop
 800067e:	370c      	adds	r7, #12
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr
 8000688:	58024400 	.word	0x58024400

0800068c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800068c:	b480      	push	{r7}
 800068e:	b083      	sub	sp, #12
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
#if defined(RCC_D2CFGR_D2PPRE2)
  MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, Prescaler);
 8000694:	4b06      	ldr	r3, [pc, #24]	; (80006b0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000696:	69db      	ldr	r3, [r3, #28]
 8000698:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800069c:	4904      	ldr	r1, [pc, #16]	; (80006b0 <LL_RCC_SetAPB2Prescaler+0x24>)
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	4313      	orrs	r3, r2
 80006a2:	61cb      	str	r3, [r1, #28]
#else
  MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, Prescaler);
#endif /* RCC_D2CFGR_D2PPRE2 */
}
 80006a4:	bf00      	nop
 80006a6:	370c      	adds	r7, #12
 80006a8:	46bd      	mov	sp, r7
 80006aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ae:	4770      	bx	lr
 80006b0:	58024400 	.word	0x58024400

080006b4 <LL_RCC_SetAPB3Prescaler>:
  *         @arg @ref LL_RCC_APB3_DIV_8
  *         @arg @ref LL_RCC_APB3_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB3Prescaler(uint32_t Prescaler)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CFGR_D1PPRE)
  MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, Prescaler);
 80006bc:	4b06      	ldr	r3, [pc, #24]	; (80006d8 <LL_RCC_SetAPB3Prescaler+0x24>)
 80006be:	699b      	ldr	r3, [r3, #24]
 80006c0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80006c4:	4904      	ldr	r1, [pc, #16]	; (80006d8 <LL_RCC_SetAPB3Prescaler+0x24>)
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	4313      	orrs	r3, r2
 80006ca:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, Prescaler);
#endif /* RCC_D1CFGR_D1PPRE */
}
 80006cc:	bf00      	nop
 80006ce:	370c      	adds	r7, #12
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	58024400 	.word	0x58024400

080006dc <LL_RCC_SetAPB4Prescaler>:
  *         @arg @ref LL_RCC_APB4_DIV_8
  *         @arg @ref LL_RCC_APB4_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB4Prescaler(uint32_t Prescaler)
{
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
#if defined(RCC_D3CFGR_D3PPRE)
  MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, Prescaler);
 80006e4:	4b06      	ldr	r3, [pc, #24]	; (8000700 <LL_RCC_SetAPB4Prescaler+0x24>)
 80006e6:	6a1b      	ldr	r3, [r3, #32]
 80006e8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80006ec:	4904      	ldr	r1, [pc, #16]	; (8000700 <LL_RCC_SetAPB4Prescaler+0x24>)
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	4313      	orrs	r3, r2
 80006f2:	620b      	str	r3, [r1, #32]
#else
  MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, Prescaler);
#endif /* RCC_D3CFGR_D3PPRE */
}
 80006f4:	bf00      	nop
 80006f6:	370c      	adds	r7, #12
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr
 8000700:	58024400 	.word	0x58024400

08000704 <LL_AHB4_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
 8000704:	b480      	push	{r7}
 8000706:	b085      	sub	sp, #20
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB4ENR, Periphs);
 800070c:	4b0a      	ldr	r3, [pc, #40]	; (8000738 <LL_AHB4_GRP1_EnableClock+0x34>)
 800070e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000712:	4909      	ldr	r1, [pc, #36]	; (8000738 <LL_AHB4_GRP1_EnableClock+0x34>)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	4313      	orrs	r3, r2
 8000718:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB4ENR, Periphs);
 800071c:	4b06      	ldr	r3, [pc, #24]	; (8000738 <LL_AHB4_GRP1_EnableClock+0x34>)
 800071e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	4013      	ands	r3, r2
 8000726:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000728:	68fb      	ldr	r3, [r7, #12]
}
 800072a:	bf00      	nop
 800072c:	3714      	adds	r7, #20
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	58024400 	.word	0x58024400

0800073c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 800073c:	b480      	push	{r7}
 800073e:	b087      	sub	sp, #28
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << ((POSITION_VAL(Line >> 16U)) & 31U));
 8000746:	4a18      	ldr	r2, [pc, #96]	; (80007a8 <LL_SYSCFG_SetEXTISource+0x6c>)
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	f003 0303 	and.w	r3, r3, #3
 800074e:	3302      	adds	r3, #2
 8000750:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	0c1b      	lsrs	r3, r3, #16
 8000758:	43db      	mvns	r3, r3
 800075a:	ea02 0103 	and.w	r1, r2, r3
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	0c1b      	lsrs	r3, r3, #16
 8000762:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000764:	693b      	ldr	r3, [r7, #16]
 8000766:	fa93 f3a3 	rbit	r3, r3
 800076a:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d101      	bne.n	800077a <LL_SYSCFG_SetEXTISource+0x3e>
  {
    return 32U;
 8000776:	2320      	movs	r3, #32
 8000778:	e003      	b.n	8000782 <LL_SYSCFG_SetEXTISource+0x46>
  }
  return __builtin_clz(value);
 800077a:	697b      	ldr	r3, [r7, #20]
 800077c:	fab3 f383 	clz	r3, r3
 8000780:	b2db      	uxtb	r3, r3
 8000782:	f003 031f 	and.w	r3, r3, #31
 8000786:	687a      	ldr	r2, [r7, #4]
 8000788:	409a      	lsls	r2, r3
 800078a:	4807      	ldr	r0, [pc, #28]	; (80007a8 <LL_SYSCFG_SetEXTISource+0x6c>)
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	f003 0303 	and.w	r3, r3, #3
 8000792:	430a      	orrs	r2, r1
 8000794:	3302      	adds	r3, #2
 8000796:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800079a:	bf00      	nop
 800079c:	371c      	adds	r7, #28
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	58000400 	.word	0x58000400

080007ac <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_6
  *         @arg @ref LL_FLASH_LATENCY_7
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80007b4:	4b06      	ldr	r3, [pc, #24]	; (80007d0 <LL_FLASH_SetLatency+0x24>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	f023 020f 	bic.w	r2, r3, #15
 80007bc:	4904      	ldr	r1, [pc, #16]	; (80007d0 <LL_FLASH_SetLatency+0x24>)
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	4313      	orrs	r3, r2
 80007c2:	600b      	str	r3, [r1, #0]
}
 80007c4:	bf00      	nop
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	52002000 	.word	0x52002000

080007d4 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_5
  *         @arg @ref LL_FLASH_LATENCY_6
  *         @arg @ref LL_FLASH_LATENCY_7
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80007d8:	4b04      	ldr	r3, [pc, #16]	; (80007ec <LL_FLASH_GetLatency+0x18>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	f003 030f 	and.w	r3, r3, #15
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	52002000 	.word	0x52002000

080007f0 <LL_PWR_ConfigSupply>:
  *         @arg @ref LL_PWR_LDO_SUPPLY
  *         @arg @ref LL_PWR_EXTERNAL_SOURCE_SUPPLY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ConfigSupply(uint32_t SupplySource)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  /* Set the power supply configuration */
  MODIFY_REG(PWR->CR3, (PWR_CR3_SCUEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS), SupplySource);
 80007f8:	4b06      	ldr	r3, [pc, #24]	; (8000814 <LL_PWR_ConfigSupply+0x24>)
 80007fa:	68db      	ldr	r3, [r3, #12]
 80007fc:	f023 0207 	bic.w	r2, r3, #7
 8000800:	4904      	ldr	r1, [pc, #16]	; (8000814 <LL_PWR_ConfigSupply+0x24>)
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	4313      	orrs	r3, r2
 8000806:	60cb      	str	r3, [r1, #12]
}
 8000808:	bf00      	nop
 800080a:	370c      	adds	r7, #12
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr
 8000814:	58024800 	.word	0x58024800

08000818 <LL_PWR_SetRegulVoltageScaling>:
  * @note   For all H7 lines except STM32H7Axxx and STM32H7Bxxx lines, VOS0
  *         is applied when PWR_D3CR_VOS[1:0] = 0b11 and  SYSCFG_PWRCR_ODEN = 0b1.
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
#if defined (PWR_CPUCR_PDDS_D2)
  MODIFY_REG(PWR->D3CR, PWR_D3CR_VOS, VoltageScaling);
 8000820:	4b06      	ldr	r3, [pc, #24]	; (800083c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8000828:	4904      	ldr	r1, [pc, #16]	; (800083c <LL_PWR_SetRegulVoltageScaling+0x24>)
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	4313      	orrs	r3, r2
 800082e:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(PWR->SRDCR, PWR_SRDCR_VOS, VoltageScaling);
#endif /* PWR_CPUCR_PDDS_D2 */
}
 8000830:	bf00      	nop
 8000832:	370c      	adds	r7, #12
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	58024800 	.word	0x58024800

08000840 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000840:	b480      	push	{r7}
 8000842:	b085      	sub	sp, #20
 8000844:	af00      	add	r7, sp, #0
 8000846:	60f8      	str	r0, [r7, #12]
 8000848:	60b9      	str	r1, [r7, #8]
 800084a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	6819      	ldr	r1, [r3, #0]
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	fb03 f203 	mul.w	r2, r3, r3
 8000856:	4613      	mov	r3, r2
 8000858:	005b      	lsls	r3, r3, #1
 800085a:	4413      	add	r3, r2
 800085c:	43db      	mvns	r3, r3
 800085e:	ea01 0203 	and.w	r2, r1, r3
 8000862:	68bb      	ldr	r3, [r7, #8]
 8000864:	fb03 f303 	mul.w	r3, r3, r3
 8000868:	6879      	ldr	r1, [r7, #4]
 800086a:	fb01 f303 	mul.w	r3, r1, r3
 800086e:	431a      	orrs	r2, r3
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	601a      	str	r2, [r3, #0]
}
 8000874:	bf00      	nop
 8000876:	3714      	adds	r7, #20
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr

08000880 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000880:	b480      	push	{r7}
 8000882:	b085      	sub	sp, #20
 8000884:	af00      	add	r7, sp, #0
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	60b9      	str	r1, [r7, #8]
 800088a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	68d9      	ldr	r1, [r3, #12]
 8000890:	68bb      	ldr	r3, [r7, #8]
 8000892:	fb03 f203 	mul.w	r2, r3, r3
 8000896:	4613      	mov	r3, r2
 8000898:	005b      	lsls	r3, r3, #1
 800089a:	4413      	add	r3, r2
 800089c:	43db      	mvns	r3, r3
 800089e:	ea01 0203 	and.w	r2, r1, r3
 80008a2:	68bb      	ldr	r3, [r7, #8]
 80008a4:	fb03 f303 	mul.w	r3, r3, r3
 80008a8:	6879      	ldr	r1, [r7, #4]
 80008aa:	fb01 f303 	mul.w	r3, r1, r3
 80008ae:	431a      	orrs	r2, r3
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	60da      	str	r2, [r3, #12]
}
 80008b4:	bf00      	nop
 80008b6:	3714      	adds	r7, #20
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr

080008c0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask << 16U);
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	041a      	lsls	r2, r3, #16
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	619a      	str	r2, [r3, #24]
}
 80008d2:	bf00      	nop
 80008d4:	370c      	adds	r7, #12
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr

080008de <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80008de:	b580      	push	{r7, lr}
 80008e0:	b086      	sub	sp, #24
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	60f8      	str	r0, [r7, #12]
 80008e6:	60b9      	str	r1, [r7, #8]
 80008e8:	607a      	str	r2, [r7, #4]
	/* Implement your write code here, this is used by puts and printf for example */
	int i=0;
 80008ea:	2300      	movs	r3, #0
 80008ec:	617b      	str	r3, [r7, #20]
	for(i=0 ; i<len ; i++)	ITM_SendChar((*ptr++));
 80008ee:	2300      	movs	r3, #0
 80008f0:	617b      	str	r3, [r7, #20]
 80008f2:	e009      	b.n	8000908 <_write+0x2a>
 80008f4:	68bb      	ldr	r3, [r7, #8]
 80008f6:	1c5a      	adds	r2, r3, #1
 80008f8:	60ba      	str	r2, [r7, #8]
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff fde2 	bl	80004c6 <ITM_SendChar>
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	3301      	adds	r3, #1
 8000906:	617b      	str	r3, [r7, #20]
 8000908:	697a      	ldr	r2, [r7, #20]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	429a      	cmp	r2, r3
 800090e:	dbf1      	blt.n	80008f4 <_write+0x16>

	return len;
 8000910:	687b      	ldr	r3, [r7, #4]
}
 8000912:	4618      	mov	r0, r3
 8000914:	3718      	adds	r7, #24
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
	...

0800091c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800091c:	b5b0      	push	{r4, r5, r7, lr}
 800091e:	b09c      	sub	sp, #112	; 0x70
 8000920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	printf("Entered main function\n\n");
 8000922:	483c      	ldr	r0, [pc, #240]	; (8000a14 <main+0xf8>)
 8000924:	f004 fb7e 	bl	8005024 <puts>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000928:	f000 fd0a 	bl	8001340 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800092c:	f000 f894 	bl	8000a58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000930:	f000 f8dc 	bl	8000aec <MX_GPIO_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  printf("Creating semaphores\n");
 8000934:	4838      	ldr	r0, [pc, #224]	; (8000a18 <main+0xfc>)
 8000936:	f004 fb75 	bl	8005024 <puts>

  xEvent_ButtonPressed = xSemaphoreCreateBinary();
 800093a:	2203      	movs	r2, #3
 800093c:	2100      	movs	r1, #0
 800093e:	2001      	movs	r0, #1
 8000940:	f002 f95c 	bl	8002bfc <xQueueGenericCreate>
 8000944:	4603      	mov	r3, r0
 8000946:	4a35      	ldr	r2, [pc, #212]	; (8000a1c <main+0x100>)
 8000948:	6013      	str	r3, [r2, #0]
  xEvent_CounterIncremented = xSemaphoreCreateBinary();
 800094a:	2203      	movs	r2, #3
 800094c:	2100      	movs	r1, #0
 800094e:	2001      	movs	r0, #1
 8000950:	f002 f954 	bl	8002bfc <xQueueGenericCreate>
 8000954:	4603      	mov	r3, r0
 8000956:	4a32      	ldr	r2, [pc, #200]	; (8000a20 <main+0x104>)
 8000958:	6013      	str	r3, [r2, #0]

  printf("Created semaphores\n");
 800095a:	4832      	ldr	r0, [pc, #200]	; (8000a24 <main+0x108>)
 800095c:	f004 fb62 	bl	8005024 <puts>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000960:	4b31      	ldr	r3, [pc, #196]	; (8000a28 <main+0x10c>)
 8000962:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000966:	461d      	mov	r5, r3
 8000968:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800096a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800096c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000970:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000974:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000978:	2100      	movs	r1, #0
 800097a:	4618      	mov	r0, r3
 800097c:	f001 ffc1 	bl	8002902 <osThreadCreate>
 8000980:	4603      	mov	r3, r0
 8000982:	4a2a      	ldr	r2, [pc, #168]	; (8000a2c <main+0x110>)
 8000984:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  printf("Creating tasks\n");
 8000986:	482a      	ldr	r0, [pc, #168]	; (8000a30 <main+0x114>)
 8000988:	f004 fb4c 	bl	8005024 <puts>
  osThreadDef(LDTask, StartLedTask, osPriorityHigh, 0, 128);
 800098c:	4b29      	ldr	r3, [pc, #164]	; (8000a34 <main+0x118>)
 800098e:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000992:	461d      	mov	r5, r3
 8000994:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000996:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000998:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800099c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LedTaskHandle = osThreadCreate(osThread(LDTask), NULL);
 80009a0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80009a4:	2100      	movs	r1, #0
 80009a6:	4618      	mov	r0, r3
 80009a8:	f001 ffab 	bl	8002902 <osThreadCreate>
 80009ac:	4603      	mov	r3, r0
 80009ae:	4a22      	ldr	r2, [pc, #136]	; (8000a38 <main+0x11c>)
 80009b0:	6013      	str	r3, [r2, #0]

  osThreadDef(CntTask, StartCounterTask, osPriorityAboveNormal, 0, 128);
 80009b2:	4b22      	ldr	r3, [pc, #136]	; (8000a3c <main+0x120>)
 80009b4:	f107 041c 	add.w	r4, r7, #28
 80009b8:	461d      	mov	r5, r3
 80009ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009be:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CounterTaskHandle = osThreadCreate(osThread(CntTask), NULL);
 80009c6:	f107 031c 	add.w	r3, r7, #28
 80009ca:	2100      	movs	r1, #0
 80009cc:	4618      	mov	r0, r3
 80009ce:	f001 ff98 	bl	8002902 <osThreadCreate>
 80009d2:	4603      	mov	r3, r0
 80009d4:	4a1a      	ldr	r2, [pc, #104]	; (8000a40 <main+0x124>)
 80009d6:	6013      	str	r3, [r2, #0]

  osThreadDef(BtnTask, StartButtonTask, osPriorityNormal, 0, 128);
 80009d8:	4b1a      	ldr	r3, [pc, #104]	; (8000a44 <main+0x128>)
 80009da:	463c      	mov	r4, r7
 80009dc:	461d      	mov	r5, r3
 80009de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009e2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ButtonTaskHandle = osThreadCreate(osThread(BtnTask), NULL);
 80009ea:	463b      	mov	r3, r7
 80009ec:	2100      	movs	r1, #0
 80009ee:	4618      	mov	r0, r3
 80009f0:	f001 ff87 	bl	8002902 <osThreadCreate>
 80009f4:	4603      	mov	r3, r0
 80009f6:	4a14      	ldr	r2, [pc, #80]	; (8000a48 <main+0x12c>)
 80009f8:	6013      	str	r3, [r2, #0]
  printf("Created tasks\n\n");
 80009fa:	4814      	ldr	r0, [pc, #80]	; (8000a4c <main+0x130>)
 80009fc:	f004 fb12 	bl	8005024 <puts>

  printf("Starting scheduler\n");
 8000a00:	4813      	ldr	r0, [pc, #76]	; (8000a50 <main+0x134>)
 8000a02:	f004 fb0f 	bl	8005024 <puts>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000a06:	f001 ff75 	bl	80028f4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("ERROR: Left OS KERNEL!\n");
 8000a0a:	4812      	ldr	r0, [pc, #72]	; (8000a54 <main+0x138>)
 8000a0c:	f004 fb0a 	bl	8005024 <puts>
  while (1)
 8000a10:	e7fe      	b.n	8000a10 <main+0xf4>
 8000a12:	bf00      	nop
 8000a14:	08005c80 	.word	0x08005c80
 8000a18:	08005c98 	.word	0x08005c98
 8000a1c:	24000358 	.word	0x24000358
 8000a20:	2400035c 	.word	0x2400035c
 8000a24:	08005cac 	.word	0x08005cac
 8000a28:	08005d0c 	.word	0x08005d0c
 8000a2c:	24000348 	.word	0x24000348
 8000a30:	08005cc0 	.word	0x08005cc0
 8000a34:	08005d28 	.word	0x08005d28
 8000a38:	2400034c 	.word	0x2400034c
 8000a3c:	08005d44 	.word	0x08005d44
 8000a40:	24000354 	.word	0x24000354
 8000a44:	08005d60 	.word	0x08005d60
 8000a48:	24000350 	.word	0x24000350
 8000a4c:	08005cd0 	.word	0x08005cd0
 8000a50:	08005ce0 	.word	0x08005ce0
 8000a54:	08005cf4 	.word	0x08005cf4

08000a58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 8000a5c:	2001      	movs	r0, #1
 8000a5e:	f7ff fea5 	bl	80007ac <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1)
 8000a62:	bf00      	nop
 8000a64:	f7ff feb6 	bl	80007d4 <LL_FLASH_GetLatency>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b01      	cmp	r3, #1
 8000a6c:	d1fa      	bne.n	8000a64 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_ConfigSupply(LL_PWR_LDO_SUPPLY);
 8000a6e:	2002      	movs	r0, #2
 8000a70:	f7ff febe 	bl	80007f0 <LL_PWR_ConfigSupply>
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2);
 8000a74:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000a78:	f7ff fece 	bl	8000818 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_Enable();
 8000a7c:	f7ff fd4a 	bl	8000514 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000a80:	bf00      	nop
 8000a82:	f7ff fd57 	bl	8000534 <LL_RCC_HSI_IsReady>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b01      	cmp	r3, #1
 8000a8a:	d1fa      	bne.n	8000a82 <SystemClock_Config+0x2a>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(64);
 8000a8c:	2040      	movs	r0, #64	; 0x40
 8000a8e:	f7ff fd77 	bl	8000580 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_SetDivider(LL_RCC_HSI_DIV1);
 8000a92:	2000      	movs	r0, #0
 8000a94:	f7ff fd60 	bl	8000558 <LL_RCC_HSI_SetDivider>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8000a98:	2000      	movs	r0, #0
 8000a9a:	f7ff fd99 	bl	80005d0 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8000a9e:	bf00      	nop
 8000aa0:	f7ff fdaa 	bl	80005f8 <LL_RCC_GetSysClkSource>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d1fa      	bne.n	8000aa0 <SystemClock_Config+0x48>
  {

  }
  LL_RCC_SetSysPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000aaa:	2000      	movs	r0, #0
 8000aac:	f7ff fdb2 	bl	8000614 <LL_RCC_SetSysPrescaler>
  LL_RCC_SetAHBPrescaler(LL_RCC_AHB_DIV_1);
 8000ab0:	2000      	movs	r0, #0
 8000ab2:	f7ff fdc3 	bl	800063c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000ab6:	2000      	movs	r0, #0
 8000ab8:	f7ff fdd4 	bl	8000664 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000abc:	2000      	movs	r0, #0
 8000abe:	f7ff fde5 	bl	800068c <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetAPB3Prescaler(LL_RCC_APB3_DIV_1);
 8000ac2:	2000      	movs	r0, #0
 8000ac4:	f7ff fdf6 	bl	80006b4 <LL_RCC_SetAPB3Prescaler>
  LL_RCC_SetAPB4Prescaler(LL_RCC_APB4_DIV_1);
 8000ac8:	2000      	movs	r0, #0
 8000aca:	f7ff fe07 	bl	80006dc <LL_RCC_SetAPB4Prescaler>
  LL_SetSystemCoreClock(64000000);
 8000ace:	4806      	ldr	r0, [pc, #24]	; (8000ae8 <SystemClock_Config+0x90>)
 8000ad0:	f001 fee8 	bl	80028a4 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8000ad4:	200f      	movs	r0, #15
 8000ad6:	f000 f9a9 	bl	8000e2c <HAL_InitTick>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000ae0:	f000 f980 	bl	8000de4 <Error_Handler>
  }
}
 8000ae4:	bf00      	nop
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	03d09000 	.word	0x03d09000

08000aec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b08a      	sub	sp, #40	; 0x28
 8000af0:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000af2:	f107 0318 	add.w	r3, r7, #24
 8000af6:	2200      	movs	r2, #0
 8000af8:	601a      	str	r2, [r3, #0]
 8000afa:	605a      	str	r2, [r3, #4]
 8000afc:	609a      	str	r2, [r3, #8]
 8000afe:	60da      	str	r2, [r3, #12]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b00:	463b      	mov	r3, r7
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]
 8000b06:	605a      	str	r2, [r3, #4]
 8000b08:	609a      	str	r2, [r3, #8]
 8000b0a:	60da      	str	r2, [r3, #12]
 8000b0c:	611a      	str	r2, [r3, #16]
 8000b0e:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOC);
 8000b10:	2004      	movs	r0, #4
 8000b12:	f7ff fdf7 	bl	8000704 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOH);
 8000b16:	2080      	movs	r0, #128	; 0x80
 8000b18:	f7ff fdf4 	bl	8000704 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOB);
 8000b1c:	2002      	movs	r0, #2
 8000b1e:	f7ff fdf1 	bl	8000704 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 8000b22:	2008      	movs	r0, #8
 8000b24:	f7ff fdee 	bl	8000704 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOG);
 8000b28:	2040      	movs	r0, #64	; 0x40
 8000b2a:	f7ff fdeb 	bl	8000704 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOE);
 8000b2e:	2010      	movs	r0, #16
 8000b30:	f7ff fde8 	bl	8000704 <LL_AHB4_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LD1_Pin|LD3_Pin);
 8000b34:	f244 0101 	movw	r1, #16385	; 0x4001
 8000b38:	484a      	ldr	r0, [pc, #296]	; (8000c64 <MX_GPIO_Init+0x178>)
 8000b3a:	f7ff fec1 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin);
 8000b3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b42:	4849      	ldr	r0, [pc, #292]	; (8000c68 <MX_GPIO_Init+0x17c>)
 8000b44:	f7ff febc 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8000b48:	2102      	movs	r1, #2
 8000b4a:	4848      	ldr	r0, [pc, #288]	; (8000c6c <MX_GPIO_Init+0x180>)
 8000b4c:	f7ff feb8 	bl	80008c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8000b50:	4947      	ldr	r1, [pc, #284]	; (8000c70 <MX_GPIO_Init+0x184>)
 8000b52:	2002      	movs	r0, #2
 8000b54:	f7ff fdf2 	bl	800073c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTG, LL_SYSCFG_EXTI_LINE7);
 8000b58:	4946      	ldr	r1, [pc, #280]	; (8000c74 <MX_GPIO_Init+0x188>)
 8000b5a:	2006      	movs	r0, #6
 8000b5c:	f7ff fdee 	bl	800073c <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8000b60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b64:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8000b66:	2300      	movs	r3, #0
 8000b68:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_64_95 = LL_EXTI_LINE_NONE;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000b74:	2301      	movs	r3, #1
 8000b76:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8000b80:	f107 0318 	add.w	r3, r7, #24
 8000b84:	4618      	mov	r0, r3
 8000b86:	f001 fc07 	bl	8002398 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_7;
 8000b8a:	2380      	movs	r3, #128	; 0x80
 8000b8c:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_64_95 = LL_EXTI_LINE_NONE;
 8000b92:	2300      	movs	r3, #0
 8000b94:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000b96:	2301      	movs	r3, #1
 8000b98:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8000ba8:	f107 0318 	add.w	r3, r7, #24
 8000bac:	4618      	mov	r0, r3
 8000bae:	f001 fbf3 	bl	8002398 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bb8:	482f      	ldr	r0, [pc, #188]	; (8000c78 <MX_GPIO_Init+0x18c>)
 8000bba:	f7ff fe61 	bl	8000880 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(USB_OTG_FS_OVCR_GPIO_Port, USB_OTG_FS_OVCR_Pin, LL_GPIO_PULL_NO);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2180      	movs	r1, #128	; 0x80
 8000bc2:	482e      	ldr	r0, [pc, #184]	; (8000c7c <MX_GPIO_Init+0x190>)
 8000bc4:	f7ff fe5c 	bl	8000880 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8000bc8:	2200      	movs	r2, #0
 8000bca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bce:	482a      	ldr	r0, [pc, #168]	; (8000c78 <MX_GPIO_Init+0x18c>)
 8000bd0:	f7ff fe36 	bl	8000840 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(USB_OTG_FS_OVCR_GPIO_Port, USB_OTG_FS_OVCR_Pin, LL_GPIO_MODE_INPUT);
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	2180      	movs	r1, #128	; 0x80
 8000bd8:	4828      	ldr	r0, [pc, #160]	; (8000c7c <MX_GPIO_Init+0x190>)
 8000bda:	f7ff fe31 	bl	8000840 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000bde:	f244 0301 	movw	r3, #16385	; 0x4001
 8000be2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000be4:	2301      	movs	r3, #1
 8000be6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000be8:	2300      	movs	r3, #0
 8000bea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000bec:	2300      	movs	r3, #0
 8000bee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bf4:	463b      	mov	r3, r7
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	481a      	ldr	r0, [pc, #104]	; (8000c64 <MX_GPIO_Init+0x178>)
 8000bfa:	f001 fde4 	bl	80027c6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000bfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c02:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c04:	2301      	movs	r3, #1
 8000c06:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c10:	2300      	movs	r3, #0
 8000c12:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000c14:	463b      	mov	r3, r7
 8000c16:	4619      	mov	r1, r3
 8000c18:	4813      	ldr	r0, [pc, #76]	; (8000c68 <MX_GPIO_Init+0x17c>)
 8000c1a:	f001 fdd4 	bl	80027c6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 8000c1e:	2302      	movs	r3, #2
 8000c20:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c22:	2301      	movs	r3, #1
 8000c24:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c26:	2300      	movs	r3, #0
 8000c28:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c32:	463b      	mov	r3, r7
 8000c34:	4619      	mov	r1, r3
 8000c36:	480d      	ldr	r0, [pc, #52]	; (8000c6c <MX_GPIO_Init+0x180>)
 8000c38:	f001 fdc5 	bl	80027c6 <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8000c3c:	f7ff fbba 	bl	80003b4 <__NVIC_GetPriorityGrouping>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2200      	movs	r2, #0
 8000c44:	2105      	movs	r1, #5
 8000c46:	4618      	mov	r0, r3
 8000c48:	f7ff fc0a 	bl	8000460 <NVIC_EncodePriority>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	4619      	mov	r1, r3
 8000c50:	2028      	movs	r0, #40	; 0x28
 8000c52:	f7ff fbdb 	bl	800040c <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c56:	2028      	movs	r0, #40	; 0x28
 8000c58:	f7ff fbba 	bl	80003d0 <__NVIC_EnableIRQ>

}
 8000c5c:	bf00      	nop
 8000c5e:	3728      	adds	r7, #40	; 0x28
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	58020400 	.word	0x58020400
 8000c68:	58020c00 	.word	0x58020c00
 8000c6c:	58021000 	.word	0x58021000
 8000c70:	00f00003 	.word	0x00f00003
 8000c74:	f0000001 	.word	0xf0000001
 8000c78:	58020800 	.word	0x58020800
 8000c7c:	58021800 	.word	0x58021800

08000c80 <StartButtonTask>:
 *
 * This task detect button press event and signal it to the other task
 * Thought binary semaphore
 */
void StartButtonTask(void const * argument)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
	// Task Initialization
	uint8_t previousButtonState = 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	73fb      	strb	r3, [r7, #15]
	uint8_t currentButtonState = 0;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	72fb      	strb	r3, [r7, #11]

	currentButtonState = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8000c90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c94:	4818      	ldr	r0, [pc, #96]	; (8000cf8 <StartButtonTask+0x78>)
 8000c96:	f000 fc83 	bl	80015a0 <HAL_GPIO_ReadPin>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	72fb      	strb	r3, [r7, #11]

	// Task Loop
	for(;;)
	{
		currentButtonState = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8000c9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ca2:	4815      	ldr	r0, [pc, #84]	; (8000cf8 <StartButtonTask+0x78>)
 8000ca4:	f000 fc7c 	bl	80015a0 <HAL_GPIO_ReadPin>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	72fb      	strb	r3, [r7, #11]
		if(previousButtonState != currentButtonState)
 8000cac:	7bfa      	ldrb	r2, [r7, #15]
 8000cae:	7afb      	ldrb	r3, [r7, #11]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	d0f4      	beq.n	8000c9e <StartButtonTask+0x1e>
		{
			for(uint16_t i = 0; i < 1000; i++);
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	81bb      	strh	r3, [r7, #12]
 8000cb8:	e002      	b.n	8000cc0 <StartButtonTask+0x40>
 8000cba:	89bb      	ldrh	r3, [r7, #12]
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	81bb      	strh	r3, [r7, #12]
 8000cc0:	89bb      	ldrh	r3, [r7, #12]
 8000cc2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000cc6:	d3f8      	bcc.n	8000cba <StartButtonTask+0x3a>
			currentButtonState = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8000cc8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ccc:	480a      	ldr	r0, [pc, #40]	; (8000cf8 <StartButtonTask+0x78>)
 8000cce:	f000 fc67 	bl	80015a0 <HAL_GPIO_ReadPin>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	72fb      	strb	r3, [r7, #11]
			previousButtonState = currentButtonState;
 8000cd6:	7afb      	ldrb	r3, [r7, #11]
 8000cd8:	73fb      	strb	r3, [r7, #15]
			if(currentButtonState)
 8000cda:	7afb      	ldrb	r3, [r7, #11]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d0de      	beq.n	8000c9e <StartButtonTask+0x1e>
			{
				printf("Button pressed\n");
 8000ce0:	4806      	ldr	r0, [pc, #24]	; (8000cfc <StartButtonTask+0x7c>)
 8000ce2:	f004 f99f 	bl	8005024 <puts>
				xSemaphoreGive(xEvent_ButtonPressed);
 8000ce6:	4b06      	ldr	r3, [pc, #24]	; (8000d00 <StartButtonTask+0x80>)
 8000ce8:	6818      	ldr	r0, [r3, #0]
 8000cea:	2300      	movs	r3, #0
 8000cec:	2200      	movs	r2, #0
 8000cee:	2100      	movs	r1, #0
 8000cf0:	f001 ffde 	bl	8002cb0 <xQueueGenericSend>
		currentButtonState = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8000cf4:	e7d3      	b.n	8000c9e <StartButtonTask+0x1e>
 8000cf6:	bf00      	nop
 8000cf8:	58020800 	.word	0x58020800
 8000cfc:	08005d7c 	.word	0x08005d7c
 8000d00:	24000358 	.word	0x24000358

08000d04 <StartCounterTask>:
//		}
	}
}

void StartCounterTask(void const * argumnet)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
	// Task Initialization

	// Task Loop
	for(;;)
	{
		xSemaphoreTake(xEvent_ButtonPressed, portMAX_DELAY);
 8000d0c:	4b11      	ldr	r3, [pc, #68]	; (8000d54 <StartCounterTask+0x50>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f04f 31ff 	mov.w	r1, #4294967295
 8000d14:	4618      	mov	r0, r3
 8000d16:	f002 f8c9 	bl	8002eac <xQueueSemaphoreTake>

		if(buttonCounter < 2)
 8000d1a:	4b0f      	ldr	r3, [pc, #60]	; (8000d58 <StartCounterTask+0x54>)
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	2b01      	cmp	r3, #1
 8000d20:	d806      	bhi.n	8000d30 <StartCounterTask+0x2c>
		{
			buttonCounter++;
 8000d22:	4b0d      	ldr	r3, [pc, #52]	; (8000d58 <StartCounterTask+0x54>)
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	3301      	adds	r3, #1
 8000d28:	b2da      	uxtb	r2, r3
 8000d2a:	4b0b      	ldr	r3, [pc, #44]	; (8000d58 <StartCounterTask+0x54>)
 8000d2c:	701a      	strb	r2, [r3, #0]
 8000d2e:	e009      	b.n	8000d44 <StartCounterTask+0x40>
		}
		else
		{
			buttonCounter = 0;
 8000d30:	4b09      	ldr	r3, [pc, #36]	; (8000d58 <StartCounterTask+0x54>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	701a      	strb	r2, [r3, #0]

			xSemaphoreGive(xEvent_CounterIncremented);
 8000d36:	4b09      	ldr	r3, [pc, #36]	; (8000d5c <StartCounterTask+0x58>)
 8000d38:	6818      	ldr	r0, [r3, #0]
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	2100      	movs	r1, #0
 8000d40:	f001 ffb6 	bl	8002cb0 <xQueueGenericSend>
		}
		printf("Counter = %u\n", buttonCounter);
 8000d44:	4b04      	ldr	r3, [pc, #16]	; (8000d58 <StartCounterTask+0x54>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4805      	ldr	r0, [pc, #20]	; (8000d60 <StartCounterTask+0x5c>)
 8000d4c:	f004 f8e4 	bl	8004f18 <iprintf>
		xSemaphoreTake(xEvent_ButtonPressed, portMAX_DELAY);
 8000d50:	e7dc      	b.n	8000d0c <StartCounterTask+0x8>
 8000d52:	bf00      	nop
 8000d54:	24000358 	.word	0x24000358
 8000d58:	24000360 	.word	0x24000360
 8000d5c:	2400035c 	.word	0x2400035c
 8000d60:	08005d8c 	.word	0x08005d8c

08000d64 <StartLedTask>:

	}
}

void StartLedTask(void const * argument)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
	// Task Initialization
	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2101      	movs	r1, #1
 8000d70:	4807      	ldr	r0, [pc, #28]	; (8000d90 <StartLedTask+0x2c>)
 8000d72:	f000 fc2d 	bl	80015d0 <HAL_GPIO_WritePin>

	// Task Loop
	for(;;)
	{
		xSemaphoreTake(xEvent_CounterIncremented, portMAX_DELAY);
 8000d76:	4b07      	ldr	r3, [pc, #28]	; (8000d94 <StartLedTask+0x30>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f04f 31ff 	mov.w	r1, #4294967295
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f002 f894 	bl	8002eac <xQueueSemaphoreTake>
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000d84:	2101      	movs	r1, #1
 8000d86:	4802      	ldr	r0, [pc, #8]	; (8000d90 <StartLedTask+0x2c>)
 8000d88:	f000 fc3b 	bl	8001602 <HAL_GPIO_TogglePin>
		xSemaphoreTake(xEvent_CounterIncremented, portMAX_DELAY);
 8000d8c:	e7f3      	b.n	8000d76 <StartLedTask+0x12>
 8000d8e:	bf00      	nop
 8000d90:	58020400 	.word	0x58020400
 8000d94:	2400035c 	.word	0x2400035c

08000d98 <HAL_GPIO_EXTI_Callback>:
	}
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	4603      	mov	r3, r0
 8000da0:	80fb      	strh	r3, [r7, #6]
//		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );

//		xSemaphoreGive(xEvent_ButtonISR);

	}
}
 8000da2:	bf00      	nop
 8000da4:	370c      	adds	r7, #12
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr

08000dae <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000dae:	b580      	push	{r7, lr}
 8000db0:	b082      	sub	sp, #8
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000db6:	2001      	movs	r0, #1
 8000db8:	f001 fdef 	bl	800299a <osDelay>
 8000dbc:	e7fb      	b.n	8000db6 <StartDefaultTask+0x8>
	...

08000dc0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a04      	ldr	r2, [pc, #16]	; (8000de0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d101      	bne.n	8000dd6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000dd2:	f000 faf1 	bl	80013b8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000dd6:	bf00      	nop
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	40010000 	.word	0x40010000

08000de4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000de8:	b672      	cpsid	i
}
 8000dea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dec:	e7fe      	b.n	8000dec <Error_Handler+0x8>
	...

08000df0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000df6:	4b0c      	ldr	r3, [pc, #48]	; (8000e28 <HAL_MspInit+0x38>)
 8000df8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000dfc:	4a0a      	ldr	r2, [pc, #40]	; (8000e28 <HAL_MspInit+0x38>)
 8000dfe:	f043 0302 	orr.w	r3, r3, #2
 8000e02:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000e06:	4b08      	ldr	r3, [pc, #32]	; (8000e28 <HAL_MspInit+0x38>)
 8000e08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000e0c:	f003 0302 	and.w	r3, r3, #2
 8000e10:	607b      	str	r3, [r7, #4]
 8000e12:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e14:	2200      	movs	r2, #0
 8000e16:	210f      	movs	r1, #15
 8000e18:	f06f 0001 	mvn.w	r0, #1
 8000e1c:	f000 fb98 	bl	8001550 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e20:	bf00      	nop
 8000e22:	3708      	adds	r7, #8
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	58024400 	.word	0x58024400

08000e2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b08e      	sub	sp, #56	; 0x38
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2b0f      	cmp	r3, #15
 8000e38:	d842      	bhi.n	8000ec0 <HAL_InitTick+0x94>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	6879      	ldr	r1, [r7, #4]
 8000e3e:	2019      	movs	r0, #25
 8000e40:	f000 fb86 	bl	8001550 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000e44:	2019      	movs	r0, #25
 8000e46:	f000 fb9d 	bl	8001584 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8000e4a:	4a23      	ldr	r2, [pc, #140]	; (8000ed8 <HAL_InitTick+0xac>)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000e50:	4b22      	ldr	r3, [pc, #136]	; (8000edc <HAL_InitTick+0xb0>)
 8000e52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000e56:	4a21      	ldr	r2, [pc, #132]	; (8000edc <HAL_InitTick+0xb0>)
 8000e58:	f043 0301 	orr.w	r3, r3, #1
 8000e5c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000e60:	4b1e      	ldr	r3, [pc, #120]	; (8000edc <HAL_InitTick+0xb0>)
 8000e62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000e66:	f003 0301 	and.w	r3, r3, #1
 8000e6a:	60bb      	str	r3, [r7, #8]
 8000e6c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e6e:	f107 020c 	add.w	r2, r7, #12
 8000e72:	f107 0310 	add.w	r3, r7, #16
 8000e76:	4611      	mov	r1, r2
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f000 fd9d 	bl	80019b8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000e7e:	f000 fd85 	bl	800198c <HAL_RCC_GetPCLK2Freq>
 8000e82:	6378      	str	r0, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e86:	4a16      	ldr	r2, [pc, #88]	; (8000ee0 <HAL_InitTick+0xb4>)
 8000e88:	fba2 2303 	umull	r2, r3, r2, r3
 8000e8c:	0c9b      	lsrs	r3, r3, #18
 8000e8e:	3b01      	subs	r3, #1
 8000e90:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000e92:	4b14      	ldr	r3, [pc, #80]	; (8000ee4 <HAL_InitTick+0xb8>)
 8000e94:	4a14      	ldr	r2, [pc, #80]	; (8000ee8 <HAL_InitTick+0xbc>)
 8000e96:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000e98:	4b12      	ldr	r3, [pc, #72]	; (8000ee4 <HAL_InitTick+0xb8>)
 8000e9a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e9e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000ea0:	4a10      	ldr	r2, [pc, #64]	; (8000ee4 <HAL_InitTick+0xb8>)
 8000ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ea4:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000ea6:	4b0f      	ldr	r3, [pc, #60]	; (8000ee4 <HAL_InitTick+0xb8>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eac:	4b0d      	ldr	r3, [pc, #52]	; (8000ee4 <HAL_InitTick+0xb8>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000eb2:	480c      	ldr	r0, [pc, #48]	; (8000ee4 <HAL_InitTick+0xb8>)
 8000eb4:	f000 fdc2 	bl	8001a3c <HAL_TIM_Base_Init>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d107      	bne.n	8000ece <HAL_InitTick+0xa2>
 8000ebe:	e001      	b.n	8000ec4 <HAL_InitTick+0x98>
    return HAL_ERROR;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	e005      	b.n	8000ed0 <HAL_InitTick+0xa4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000ec4:	4807      	ldr	r0, [pc, #28]	; (8000ee4 <HAL_InitTick+0xb8>)
 8000ec6:	f000 fe1b 	bl	8001b00 <HAL_TIM_Base_Start_IT>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	e000      	b.n	8000ed0 <HAL_InitTick+0xa4>
  }

  /* Return function status */
  return HAL_ERROR;
 8000ece:	2301      	movs	r3, #1
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3738      	adds	r7, #56	; 0x38
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	24000008 	.word	0x24000008
 8000edc:	58024400 	.word	0x58024400
 8000ee0:	431bde83 	.word	0x431bde83
 8000ee4:	24000364 	.word	0x24000364
 8000ee8:	40010000 	.word	0x40010000

08000eec <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_21
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1U : 0U);
 8000ef4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ef8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	4013      	ands	r3, r2
 8000f00:	687a      	ldr	r2, [r7, #4]
 8000f02:	429a      	cmp	r2, r3
 8000f04:	d101      	bne.n	8000f0a <LL_EXTI_IsActiveFlag_0_31+0x1e>
 8000f06:	2301      	movs	r3, #1
 8000f08:	e000      	b.n	8000f0c <LL_EXTI_IsActiveFlag_0_31+0x20>
 8000f0a:	2300      	movs	r3, #0
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	370c      	adds	r7, #12
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr

08000f18 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  *         @arg @ref LL_EXTI_LINE_21
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8000f20:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr

08000f36 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f36:	b480      	push	{r7}
 8000f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f3a:	e7fe      	b.n	8000f3a <NMI_Handler+0x4>

08000f3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f40:	e7fe      	b.n	8000f40 <HardFault_Handler+0x4>

08000f42 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f42:	b480      	push	{r7}
 8000f44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f46:	e7fe      	b.n	8000f46 <MemManage_Handler+0x4>

08000f48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f4c:	e7fe      	b.n	8000f4c <BusFault_Handler+0x4>

08000f4e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f4e:	b480      	push	{r7}
 8000f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f52:	e7fe      	b.n	8000f52 <UsageFault_Handler+0x4>

08000f54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f58:	bf00      	nop
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
	...

08000f64 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f68:	4802      	ldr	r0, [pc, #8]	; (8000f74 <TIM1_UP_IRQHandler+0x10>)
 8000f6a:	f000 fe41 	bl	8001bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	24000364 	.word	0x24000364

08000f78 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13) != RESET)
 8000f7c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000f80:	f7ff ffb4 	bl	8000eec <LL_EXTI_IsActiveFlag_0_31>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d007      	beq.n	8000f9a <EXTI15_10_IRQHandler+0x22>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 8000f8a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000f8e:	f7ff ffc3 	bl	8000f18 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_13 */

    HAL_GPIO_EXTI_Callback(LL_EXTI_LINE_13);
 8000f92:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000f96:	f7ff feff 	bl	8000d98 <HAL_GPIO_EXTI_Callback>
    /* USER CODE END LL_EXTI_LINE_13 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000f9a:	bf00      	nop
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b086      	sub	sp, #24
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	60f8      	str	r0, [r7, #12]
 8000fa6:	60b9      	str	r1, [r7, #8]
 8000fa8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000faa:	2300      	movs	r3, #0
 8000fac:	617b      	str	r3, [r7, #20]
 8000fae:	e00a      	b.n	8000fc6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000fb0:	f3af 8000 	nop.w
 8000fb4:	4601      	mov	r1, r0
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	1c5a      	adds	r2, r3, #1
 8000fba:	60ba      	str	r2, [r7, #8]
 8000fbc:	b2ca      	uxtb	r2, r1
 8000fbe:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	617b      	str	r3, [r7, #20]
 8000fc6:	697a      	ldr	r2, [r7, #20]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	dbf0      	blt.n	8000fb0 <_read+0x12>
	}

return len;
 8000fce:	687b      	ldr	r3, [r7, #4]
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3718      	adds	r7, #24
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
	return -1;
 8000fe0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001000:	605a      	str	r2, [r3, #4]
	return 0;
 8001002:	2300      	movs	r3, #0
}
 8001004:	4618      	mov	r0, r3
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr

08001010 <_isatty>:

int _isatty(int file)
{
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
	return 1;
 8001018:	2301      	movs	r3, #1
}
 800101a:	4618      	mov	r0, r3
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr

08001026 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001026:	b480      	push	{r7}
 8001028:	b085      	sub	sp, #20
 800102a:	af00      	add	r7, sp, #0
 800102c:	60f8      	str	r0, [r7, #12]
 800102e:	60b9      	str	r1, [r7, #8]
 8001030:	607a      	str	r2, [r7, #4]
	return 0;
 8001032:	2300      	movs	r3, #0
}
 8001034:	4618      	mov	r0, r3
 8001036:	3714      	adds	r7, #20
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr

08001040 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001048:	4a14      	ldr	r2, [pc, #80]	; (800109c <_sbrk+0x5c>)
 800104a:	4b15      	ldr	r3, [pc, #84]	; (80010a0 <_sbrk+0x60>)
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001054:	4b13      	ldr	r3, [pc, #76]	; (80010a4 <_sbrk+0x64>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d102      	bne.n	8001062 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800105c:	4b11      	ldr	r3, [pc, #68]	; (80010a4 <_sbrk+0x64>)
 800105e:	4a12      	ldr	r2, [pc, #72]	; (80010a8 <_sbrk+0x68>)
 8001060:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001062:	4b10      	ldr	r3, [pc, #64]	; (80010a4 <_sbrk+0x64>)
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4413      	add	r3, r2
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	429a      	cmp	r2, r3
 800106e:	d207      	bcs.n	8001080 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001070:	f003 fd34 	bl	8004adc <__errno>
 8001074:	4603      	mov	r3, r0
 8001076:	220c      	movs	r2, #12
 8001078:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800107a:	f04f 33ff 	mov.w	r3, #4294967295
 800107e:	e009      	b.n	8001094 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001080:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <_sbrk+0x64>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001086:	4b07      	ldr	r3, [pc, #28]	; (80010a4 <_sbrk+0x64>)
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4413      	add	r3, r2
 800108e:	4a05      	ldr	r2, [pc, #20]	; (80010a4 <_sbrk+0x64>)
 8001090:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001092:	68fb      	ldr	r3, [r7, #12]
}
 8001094:	4618      	mov	r0, r3
 8001096:	3718      	adds	r7, #24
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	24080000 	.word	0x24080000
 80010a0:	00000400 	.word	0x00000400
 80010a4:	240003b0 	.word	0x240003b0
 80010a8:	24004128 	.word	0x24004128

080010ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80010b0:	4b37      	ldr	r3, [pc, #220]	; (8001190 <SystemInit+0xe4>)
 80010b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010b6:	4a36      	ldr	r2, [pc, #216]	; (8001190 <SystemInit+0xe4>)
 80010b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80010c0:	4b34      	ldr	r3, [pc, #208]	; (8001194 <SystemInit+0xe8>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f003 030f 	and.w	r3, r3, #15
 80010c8:	2b06      	cmp	r3, #6
 80010ca:	d807      	bhi.n	80010dc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010cc:	4b31      	ldr	r3, [pc, #196]	; (8001194 <SystemInit+0xe8>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f023 030f 	bic.w	r3, r3, #15
 80010d4:	4a2f      	ldr	r2, [pc, #188]	; (8001194 <SystemInit+0xe8>)
 80010d6:	f043 0307 	orr.w	r3, r3, #7
 80010da:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80010dc:	4b2e      	ldr	r3, [pc, #184]	; (8001198 <SystemInit+0xec>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a2d      	ldr	r2, [pc, #180]	; (8001198 <SystemInit+0xec>)
 80010e2:	f043 0301 	orr.w	r3, r3, #1
 80010e6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80010e8:	4b2b      	ldr	r3, [pc, #172]	; (8001198 <SystemInit+0xec>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80010ee:	4b2a      	ldr	r3, [pc, #168]	; (8001198 <SystemInit+0xec>)
 80010f0:	681a      	ldr	r2, [r3, #0]
 80010f2:	4929      	ldr	r1, [pc, #164]	; (8001198 <SystemInit+0xec>)
 80010f4:	4b29      	ldr	r3, [pc, #164]	; (800119c <SystemInit+0xf0>)
 80010f6:	4013      	ands	r3, r2
 80010f8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80010fa:	4b26      	ldr	r3, [pc, #152]	; (8001194 <SystemInit+0xe8>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f003 0308 	and.w	r3, r3, #8
 8001102:	2b00      	cmp	r3, #0
 8001104:	d007      	beq.n	8001116 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001106:	4b23      	ldr	r3, [pc, #140]	; (8001194 <SystemInit+0xe8>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f023 030f 	bic.w	r3, r3, #15
 800110e:	4a21      	ldr	r2, [pc, #132]	; (8001194 <SystemInit+0xe8>)
 8001110:	f043 0307 	orr.w	r3, r3, #7
 8001114:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001116:	4b20      	ldr	r3, [pc, #128]	; (8001198 <SystemInit+0xec>)
 8001118:	2200      	movs	r2, #0
 800111a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800111c:	4b1e      	ldr	r3, [pc, #120]	; (8001198 <SystemInit+0xec>)
 800111e:	2200      	movs	r2, #0
 8001120:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001122:	4b1d      	ldr	r3, [pc, #116]	; (8001198 <SystemInit+0xec>)
 8001124:	2200      	movs	r2, #0
 8001126:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001128:	4b1b      	ldr	r3, [pc, #108]	; (8001198 <SystemInit+0xec>)
 800112a:	4a1d      	ldr	r2, [pc, #116]	; (80011a0 <SystemInit+0xf4>)
 800112c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800112e:	4b1a      	ldr	r3, [pc, #104]	; (8001198 <SystemInit+0xec>)
 8001130:	4a1c      	ldr	r2, [pc, #112]	; (80011a4 <SystemInit+0xf8>)
 8001132:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001134:	4b18      	ldr	r3, [pc, #96]	; (8001198 <SystemInit+0xec>)
 8001136:	4a1c      	ldr	r2, [pc, #112]	; (80011a8 <SystemInit+0xfc>)
 8001138:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800113a:	4b17      	ldr	r3, [pc, #92]	; (8001198 <SystemInit+0xec>)
 800113c:	2200      	movs	r2, #0
 800113e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001140:	4b15      	ldr	r3, [pc, #84]	; (8001198 <SystemInit+0xec>)
 8001142:	4a19      	ldr	r2, [pc, #100]	; (80011a8 <SystemInit+0xfc>)
 8001144:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001146:	4b14      	ldr	r3, [pc, #80]	; (8001198 <SystemInit+0xec>)
 8001148:	2200      	movs	r2, #0
 800114a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800114c:	4b12      	ldr	r3, [pc, #72]	; (8001198 <SystemInit+0xec>)
 800114e:	4a16      	ldr	r2, [pc, #88]	; (80011a8 <SystemInit+0xfc>)
 8001150:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001152:	4b11      	ldr	r3, [pc, #68]	; (8001198 <SystemInit+0xec>)
 8001154:	2200      	movs	r2, #0
 8001156:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001158:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <SystemInit+0xec>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a0e      	ldr	r2, [pc, #56]	; (8001198 <SystemInit+0xec>)
 800115e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001162:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001164:	4b0c      	ldr	r3, [pc, #48]	; (8001198 <SystemInit+0xec>)
 8001166:	2200      	movs	r2, #0
 8001168:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800116a:	4b10      	ldr	r3, [pc, #64]	; (80011ac <SystemInit+0x100>)
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	4b10      	ldr	r3, [pc, #64]	; (80011b0 <SystemInit+0x104>)
 8001170:	4013      	ands	r3, r2
 8001172:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001176:	d202      	bcs.n	800117e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001178:	4b0e      	ldr	r3, [pc, #56]	; (80011b4 <SystemInit+0x108>)
 800117a:	2201      	movs	r2, #1
 800117c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800117e:	4b0e      	ldr	r3, [pc, #56]	; (80011b8 <SystemInit+0x10c>)
 8001180:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001184:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001186:	bf00      	nop
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr
 8001190:	e000ed00 	.word	0xe000ed00
 8001194:	52002000 	.word	0x52002000
 8001198:	58024400 	.word	0x58024400
 800119c:	eaf6ed7f 	.word	0xeaf6ed7f
 80011a0:	02020200 	.word	0x02020200
 80011a4:	01ff0000 	.word	0x01ff0000
 80011a8:	01010280 	.word	0x01010280
 80011ac:	5c001000 	.word	0x5c001000
 80011b0:	ffff0000 	.word	0xffff0000
 80011b4:	51008108 	.word	0x51008108
 80011b8:	52004000 	.word	0x52004000

080011bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80011bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011f4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80011c0:	f7ff ff74 	bl	80010ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011c4:	480c      	ldr	r0, [pc, #48]	; (80011f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011c6:	490d      	ldr	r1, [pc, #52]	; (80011fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011c8:	4a0d      	ldr	r2, [pc, #52]	; (8001200 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011cc:	e002      	b.n	80011d4 <LoopCopyDataInit>

080011ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011d2:	3304      	adds	r3, #4

080011d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011d8:	d3f9      	bcc.n	80011ce <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011da:	4a0a      	ldr	r2, [pc, #40]	; (8001204 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011dc:	4c0a      	ldr	r4, [pc, #40]	; (8001208 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011e0:	e001      	b.n	80011e6 <LoopFillZerobss>

080011e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011e4:	3204      	adds	r2, #4

080011e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011e8:	d3fb      	bcc.n	80011e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011ea:	f003 fd73 	bl	8004cd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011ee:	f7ff fb95 	bl	800091c <main>
  bx  lr
 80011f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80011f4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80011f8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80011fc:	24000078 	.word	0x24000078
  ldr r2, =_sidata
 8001200:	08005e54 	.word	0x08005e54
  ldr r2, =_sbss
 8001204:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 8001208:	24004124 	.word	0x24004124

0800120c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800120c:	e7fe      	b.n	800120c <ADC3_IRQHandler>

0800120e <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 800120e:	b580      	push	{r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d104      	bne.n	8001226 <stm32_lock_init+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 800121c:	b672      	cpsid	i
}
 800121e:	bf00      	nop
 8001220:	f7ff fde0 	bl	8000de4 <Error_Handler>
 8001224:	e7fe      	b.n	8001224 <stm32_lock_init+0x16>
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}

0800122e <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	b084      	sub	sp, #16
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d104      	bne.n	8001246 <stm32_lock_acquire+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 800123c:	b672      	cpsid	i
}
 800123e:	bf00      	nop
 8001240:	f7ff fdd0 	bl	8000de4 <Error_Handler>
 8001244:	e7fe      	b.n	8001244 <stm32_lock_acquire+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001246:	f3ef 8305 	mrs	r3, IPSR
 800124a:	60fb      	str	r3, [r7, #12]
  return(result);
 800124c:	68fb      	ldr	r3, [r7, #12]
  STM32_LOCK_BLOCK_IF_INTERRUPT_CONTEXT();
 800124e:	2b00      	cmp	r3, #0
 8001250:	d004      	beq.n	800125c <stm32_lock_acquire+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 8001252:	b672      	cpsid	i
}
 8001254:	bf00      	nop
 8001256:	f7ff fdc5 	bl	8000de4 <Error_Handler>
 800125a:	e7fe      	b.n	800125a <stm32_lock_acquire+0x2c>
  vTaskSuspendAll();
 800125c:	f002 fa7c 	bl	8003758 <vTaskSuspendAll>
}
 8001260:	bf00      	nop
 8001262:	3710      	adds	r7, #16
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}

08001268 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d104      	bne.n	8001280 <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001276:	b672      	cpsid	i
}
 8001278:	bf00      	nop
 800127a:	f7ff fdb3 	bl	8000de4 <Error_Handler>
 800127e:	e7fe      	b.n	800127e <stm32_lock_release+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001280:	f3ef 8305 	mrs	r3, IPSR
 8001284:	60fb      	str	r3, [r7, #12]
  return(result);
 8001286:	68fb      	ldr	r3, [r7, #12]
  STM32_LOCK_BLOCK_IF_INTERRUPT_CONTEXT();
 8001288:	2b00      	cmp	r3, #0
 800128a:	d004      	beq.n	8001296 <stm32_lock_release+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 800128c:	b672      	cpsid	i
}
 800128e:	bf00      	nop
 8001290:	f7ff fda8 	bl	8000de4 <Error_Handler>
 8001294:	e7fe      	b.n	8001294 <stm32_lock_release+0x2c>
  xTaskResumeAll();
 8001296:	f002 fa6d 	bl	8003774 <xTaskResumeAll>
}
 800129a:	bf00      	nop
 800129c:	3710      	adds	r7, #16
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b082      	sub	sp, #8
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d105      	bne.n	80012bc <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 80012b0:	f003 fc14 	bl	8004adc <__errno>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2216      	movs	r2, #22
 80012b8:	601a      	str	r2, [r3, #0]
    return;
 80012ba:	e015      	b.n	80012e8 <__retarget_lock_init_recursive+0x46>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 80012bc:	2001      	movs	r0, #1
 80012be:	f003 fd2d 	bl	8004d1c <malloc>
 80012c2:	4603      	mov	r3, r0
 80012c4:	461a      	mov	r2, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d005      	beq.n	80012de <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff ff99 	bl	800120e <stm32_lock_init>
    return;
 80012dc:	e004      	b.n	80012e8 <__retarget_lock_init_recursive+0x46>
  __ASM volatile ("cpsid i" : : : "memory");
 80012de:	b672      	cpsid	i
}
 80012e0:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 80012e2:	f7ff fd7f 	bl	8000de4 <Error_Handler>
 80012e6:	e7fe      	b.n	80012e6 <__retarget_lock_init_recursive+0x44>
}
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}

080012ee <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 80012ee:	b580      	push	{r7, lr}
 80012f0:	b082      	sub	sp, #8
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d104      	bne.n	8001306 <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80012fc:	b672      	cpsid	i
}
 80012fe:	bf00      	nop
 8001300:	f7ff fd70 	bl	8000de4 <Error_Handler>
 8001304:	e7fe      	b.n	8001304 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff ff90 	bl	800122e <stm32_lock_acquire>
}
 800130e:	bf00      	nop
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}

08001316 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8001316:	b580      	push	{r7, lr}
 8001318:	b082      	sub	sp, #8
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d104      	bne.n	800132e <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001324:	b672      	cpsid	i
}
 8001326:	bf00      	nop
 8001328:	f7ff fd5c 	bl	8000de4 <Error_Handler>
 800132c:	e7fe      	b.n	800132c <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff ff99 	bl	8001268 <stm32_lock_release>
}
 8001336:	bf00      	nop
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
	...

08001340 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001346:	2003      	movs	r0, #3
 8001348:	f000 f8f7 	bl	800153a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800134c:	f000 f974 	bl	8001638 <HAL_RCC_GetSysClockFreq>
 8001350:	4602      	mov	r2, r0
 8001352:	4b15      	ldr	r3, [pc, #84]	; (80013a8 <HAL_Init+0x68>)
 8001354:	699b      	ldr	r3, [r3, #24]
 8001356:	0a1b      	lsrs	r3, r3, #8
 8001358:	f003 030f 	and.w	r3, r3, #15
 800135c:	4913      	ldr	r1, [pc, #76]	; (80013ac <HAL_Init+0x6c>)
 800135e:	5ccb      	ldrb	r3, [r1, r3]
 8001360:	f003 031f 	and.w	r3, r3, #31
 8001364:	fa22 f303 	lsr.w	r3, r2, r3
 8001368:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800136a:	4b0f      	ldr	r3, [pc, #60]	; (80013a8 <HAL_Init+0x68>)
 800136c:	699b      	ldr	r3, [r3, #24]
 800136e:	f003 030f 	and.w	r3, r3, #15
 8001372:	4a0e      	ldr	r2, [pc, #56]	; (80013ac <HAL_Init+0x6c>)
 8001374:	5cd3      	ldrb	r3, [r2, r3]
 8001376:	f003 031f 	and.w	r3, r3, #31
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	fa22 f303 	lsr.w	r3, r2, r3
 8001380:	4a0b      	ldr	r2, [pc, #44]	; (80013b0 <HAL_Init+0x70>)
 8001382:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001384:	4a0b      	ldr	r2, [pc, #44]	; (80013b4 <HAL_Init+0x74>)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800138a:	200f      	movs	r0, #15
 800138c:	f7ff fd4e 	bl	8000e2c <HAL_InitTick>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e002      	b.n	80013a0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800139a:	f7ff fd29 	bl	8000df0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800139e:	2300      	movs	r3, #0
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	58024400 	.word	0x58024400
 80013ac:	08005da4 	.word	0x08005da4
 80013b0:	24000004 	.word	0x24000004
 80013b4:	24000000 	.word	0x24000000

080013b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013bc:	4b06      	ldr	r3, [pc, #24]	; (80013d8 <HAL_IncTick+0x20>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	461a      	mov	r2, r3
 80013c2:	4b06      	ldr	r3, [pc, #24]	; (80013dc <HAL_IncTick+0x24>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4413      	add	r3, r2
 80013c8:	4a04      	ldr	r2, [pc, #16]	; (80013dc <HAL_IncTick+0x24>)
 80013ca:	6013      	str	r3, [r2, #0]
}
 80013cc:	bf00      	nop
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	2400000c 	.word	0x2400000c
 80013dc:	240003c0 	.word	0x240003c0

080013e0 <__NVIC_SetPriorityGrouping>:
{
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f003 0307 	and.w	r3, r3, #7
 80013ee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013f0:	4b0b      	ldr	r3, [pc, #44]	; (8001420 <__NVIC_SetPriorityGrouping+0x40>)
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013f6:	68ba      	ldr	r2, [r7, #8]
 80013f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013fc:	4013      	ands	r3, r2
 80013fe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001408:	4b06      	ldr	r3, [pc, #24]	; (8001424 <__NVIC_SetPriorityGrouping+0x44>)
 800140a:	4313      	orrs	r3, r2
 800140c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800140e:	4a04      	ldr	r2, [pc, #16]	; (8001420 <__NVIC_SetPriorityGrouping+0x40>)
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	60d3      	str	r3, [r2, #12]
}
 8001414:	bf00      	nop
 8001416:	3714      	adds	r7, #20
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	e000ed00 	.word	0xe000ed00
 8001424:	05fa0000 	.word	0x05fa0000

08001428 <__NVIC_GetPriorityGrouping>:
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800142c:	4b04      	ldr	r3, [pc, #16]	; (8001440 <__NVIC_GetPriorityGrouping+0x18>)
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	0a1b      	lsrs	r3, r3, #8
 8001432:	f003 0307 	and.w	r3, r3, #7
}
 8001436:	4618      	mov	r0, r3
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr
 8001440:	e000ed00 	.word	0xe000ed00

08001444 <__NVIC_EnableIRQ>:
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800144e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001452:	2b00      	cmp	r3, #0
 8001454:	db0b      	blt.n	800146e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001456:	88fb      	ldrh	r3, [r7, #6]
 8001458:	f003 021f 	and.w	r2, r3, #31
 800145c:	4907      	ldr	r1, [pc, #28]	; (800147c <__NVIC_EnableIRQ+0x38>)
 800145e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001462:	095b      	lsrs	r3, r3, #5
 8001464:	2001      	movs	r0, #1
 8001466:	fa00 f202 	lsl.w	r2, r0, r2
 800146a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800146e:	bf00      	nop
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	e000e100 	.word	0xe000e100

08001480 <__NVIC_SetPriority>:
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	6039      	str	r1, [r7, #0]
 800148a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800148c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001490:	2b00      	cmp	r3, #0
 8001492:	db0a      	blt.n	80014aa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	b2da      	uxtb	r2, r3
 8001498:	490c      	ldr	r1, [pc, #48]	; (80014cc <__NVIC_SetPriority+0x4c>)
 800149a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800149e:	0112      	lsls	r2, r2, #4
 80014a0:	b2d2      	uxtb	r2, r2
 80014a2:	440b      	add	r3, r1
 80014a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80014a8:	e00a      	b.n	80014c0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	b2da      	uxtb	r2, r3
 80014ae:	4908      	ldr	r1, [pc, #32]	; (80014d0 <__NVIC_SetPriority+0x50>)
 80014b0:	88fb      	ldrh	r3, [r7, #6]
 80014b2:	f003 030f 	and.w	r3, r3, #15
 80014b6:	3b04      	subs	r3, #4
 80014b8:	0112      	lsls	r2, r2, #4
 80014ba:	b2d2      	uxtb	r2, r2
 80014bc:	440b      	add	r3, r1
 80014be:	761a      	strb	r2, [r3, #24]
}
 80014c0:	bf00      	nop
 80014c2:	370c      	adds	r7, #12
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr
 80014cc:	e000e100 	.word	0xe000e100
 80014d0:	e000ed00 	.word	0xe000ed00

080014d4 <NVIC_EncodePriority>:
{
 80014d4:	b480      	push	{r7}
 80014d6:	b089      	sub	sp, #36	; 0x24
 80014d8:	af00      	add	r7, sp, #0
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	f003 0307 	and.w	r3, r3, #7
 80014e6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	f1c3 0307 	rsb	r3, r3, #7
 80014ee:	2b04      	cmp	r3, #4
 80014f0:	bf28      	it	cs
 80014f2:	2304      	movcs	r3, #4
 80014f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014f6:	69fb      	ldr	r3, [r7, #28]
 80014f8:	3304      	adds	r3, #4
 80014fa:	2b06      	cmp	r3, #6
 80014fc:	d902      	bls.n	8001504 <NVIC_EncodePriority+0x30>
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	3b03      	subs	r3, #3
 8001502:	e000      	b.n	8001506 <NVIC_EncodePriority+0x32>
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001508:	f04f 32ff 	mov.w	r2, #4294967295
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	fa02 f303 	lsl.w	r3, r2, r3
 8001512:	43da      	mvns	r2, r3
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	401a      	ands	r2, r3
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800151c:	f04f 31ff 	mov.w	r1, #4294967295
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	fa01 f303 	lsl.w	r3, r1, r3
 8001526:	43d9      	mvns	r1, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800152c:	4313      	orrs	r3, r2
}
 800152e:	4618      	mov	r0, r3
 8001530:	3724      	adds	r7, #36	; 0x24
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800153a:	b580      	push	{r7, lr}
 800153c:	b082      	sub	sp, #8
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001542:	6878      	ldr	r0, [r7, #4]
 8001544:	f7ff ff4c 	bl	80013e0 <__NVIC_SetPriorityGrouping>
}
 8001548:	bf00      	nop
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}

08001550 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b086      	sub	sp, #24
 8001554:	af00      	add	r7, sp, #0
 8001556:	4603      	mov	r3, r0
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
 800155c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800155e:	f7ff ff63 	bl	8001428 <__NVIC_GetPriorityGrouping>
 8001562:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001564:	687a      	ldr	r2, [r7, #4]
 8001566:	68b9      	ldr	r1, [r7, #8]
 8001568:	6978      	ldr	r0, [r7, #20]
 800156a:	f7ff ffb3 	bl	80014d4 <NVIC_EncodePriority>
 800156e:	4602      	mov	r2, r0
 8001570:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001574:	4611      	mov	r1, r2
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff ff82 	bl	8001480 <__NVIC_SetPriority>
}
 800157c:	bf00      	nop
 800157e:	3718      	adds	r7, #24
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}

08001584 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	4603      	mov	r3, r0
 800158c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800158e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001592:	4618      	mov	r0, r3
 8001594:	f7ff ff56 	bl	8001444 <__NVIC_EnableIRQ>
}
 8001598:	bf00      	nop
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	460b      	mov	r3, r1
 80015aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	691a      	ldr	r2, [r3, #16]
 80015b0:	887b      	ldrh	r3, [r7, #2]
 80015b2:	4013      	ands	r3, r2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d002      	beq.n	80015be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80015b8:	2301      	movs	r3, #1
 80015ba:	73fb      	strb	r3, [r7, #15]
 80015bc:	e001      	b.n	80015c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80015be:	2300      	movs	r3, #0
 80015c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80015c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3714      	adds	r7, #20
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	460b      	mov	r3, r1
 80015da:	807b      	strh	r3, [r7, #2]
 80015dc:	4613      	mov	r3, r2
 80015de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015e0:	787b      	ldrb	r3, [r7, #1]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d003      	beq.n	80015ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015e6:	887a      	ldrh	r2, [r7, #2]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80015ec:	e003      	b.n	80015f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80015ee:	887b      	ldrh	r3, [r7, #2]
 80015f0:	041a      	lsls	r2, r3, #16
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	619a      	str	r2, [r3, #24]
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001602:	b480      	push	{r7}
 8001604:	b085      	sub	sp, #20
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
 800160a:	460b      	mov	r3, r1
 800160c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	695b      	ldr	r3, [r3, #20]
 8001612:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001614:	887a      	ldrh	r2, [r7, #2]
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	4013      	ands	r3, r2
 800161a:	041a      	lsls	r2, r3, #16
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	43d9      	mvns	r1, r3
 8001620:	887b      	ldrh	r3, [r7, #2]
 8001622:	400b      	ands	r3, r1
 8001624:	431a      	orrs	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	619a      	str	r2, [r3, #24]
}
 800162a:	bf00      	nop
 800162c:	3714      	adds	r7, #20
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
	...

08001638 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001638:	b480      	push	{r7}
 800163a:	b089      	sub	sp, #36	; 0x24
 800163c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800163e:	4bb3      	ldr	r3, [pc, #716]	; (800190c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001640:	691b      	ldr	r3, [r3, #16]
 8001642:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001646:	2b18      	cmp	r3, #24
 8001648:	f200 8155 	bhi.w	80018f6 <HAL_RCC_GetSysClockFreq+0x2be>
 800164c:	a201      	add	r2, pc, #4	; (adr r2, 8001654 <HAL_RCC_GetSysClockFreq+0x1c>)
 800164e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001652:	bf00      	nop
 8001654:	080016b9 	.word	0x080016b9
 8001658:	080018f7 	.word	0x080018f7
 800165c:	080018f7 	.word	0x080018f7
 8001660:	080018f7 	.word	0x080018f7
 8001664:	080018f7 	.word	0x080018f7
 8001668:	080018f7 	.word	0x080018f7
 800166c:	080018f7 	.word	0x080018f7
 8001670:	080018f7 	.word	0x080018f7
 8001674:	080016df 	.word	0x080016df
 8001678:	080018f7 	.word	0x080018f7
 800167c:	080018f7 	.word	0x080018f7
 8001680:	080018f7 	.word	0x080018f7
 8001684:	080018f7 	.word	0x080018f7
 8001688:	080018f7 	.word	0x080018f7
 800168c:	080018f7 	.word	0x080018f7
 8001690:	080018f7 	.word	0x080018f7
 8001694:	080016e5 	.word	0x080016e5
 8001698:	080018f7 	.word	0x080018f7
 800169c:	080018f7 	.word	0x080018f7
 80016a0:	080018f7 	.word	0x080018f7
 80016a4:	080018f7 	.word	0x080018f7
 80016a8:	080018f7 	.word	0x080018f7
 80016ac:	080018f7 	.word	0x080018f7
 80016b0:	080018f7 	.word	0x080018f7
 80016b4:	080016eb 	.word	0x080016eb
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80016b8:	4b94      	ldr	r3, [pc, #592]	; (800190c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 0320 	and.w	r3, r3, #32
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d009      	beq.n	80016d8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80016c4:	4b91      	ldr	r3, [pc, #580]	; (800190c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	08db      	lsrs	r3, r3, #3
 80016ca:	f003 0303 	and.w	r3, r3, #3
 80016ce:	4a90      	ldr	r2, [pc, #576]	; (8001910 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80016d0:	fa22 f303 	lsr.w	r3, r2, r3
 80016d4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80016d6:	e111      	b.n	80018fc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80016d8:	4b8d      	ldr	r3, [pc, #564]	; (8001910 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80016da:	61bb      	str	r3, [r7, #24]
    break;
 80016dc:	e10e      	b.n	80018fc <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80016de:	4b8d      	ldr	r3, [pc, #564]	; (8001914 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80016e0:	61bb      	str	r3, [r7, #24]
    break;
 80016e2:	e10b      	b.n	80018fc <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80016e4:	4b8c      	ldr	r3, [pc, #560]	; (8001918 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80016e6:	61bb      	str	r3, [r7, #24]
    break;
 80016e8:	e108      	b.n	80018fc <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80016ea:	4b88      	ldr	r3, [pc, #544]	; (800190c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80016ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ee:	f003 0303 	and.w	r3, r3, #3
 80016f2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80016f4:	4b85      	ldr	r3, [pc, #532]	; (800190c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80016f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016f8:	091b      	lsrs	r3, r3, #4
 80016fa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80016fe:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001700:	4b82      	ldr	r3, [pc, #520]	; (800190c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800170a:	4b80      	ldr	r3, [pc, #512]	; (800190c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800170c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800170e:	08db      	lsrs	r3, r3, #3
 8001710:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001714:	68fa      	ldr	r2, [r7, #12]
 8001716:	fb02 f303 	mul.w	r3, r2, r3
 800171a:	ee07 3a90 	vmov	s15, r3
 800171e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001722:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	2b00      	cmp	r3, #0
 800172a:	f000 80e1 	beq.w	80018f0 <HAL_RCC_GetSysClockFreq+0x2b8>
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	2b02      	cmp	r3, #2
 8001732:	f000 8083 	beq.w	800183c <HAL_RCC_GetSysClockFreq+0x204>
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	2b02      	cmp	r3, #2
 800173a:	f200 80a1 	bhi.w	8001880 <HAL_RCC_GetSysClockFreq+0x248>
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d003      	beq.n	800174c <HAL_RCC_GetSysClockFreq+0x114>
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	2b01      	cmp	r3, #1
 8001748:	d056      	beq.n	80017f8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800174a:	e099      	b.n	8001880 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800174c:	4b6f      	ldr	r3, [pc, #444]	; (800190c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f003 0320 	and.w	r3, r3, #32
 8001754:	2b00      	cmp	r3, #0
 8001756:	d02d      	beq.n	80017b4 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001758:	4b6c      	ldr	r3, [pc, #432]	; (800190c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	08db      	lsrs	r3, r3, #3
 800175e:	f003 0303 	and.w	r3, r3, #3
 8001762:	4a6b      	ldr	r2, [pc, #428]	; (8001910 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001764:	fa22 f303 	lsr.w	r3, r2, r3
 8001768:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	ee07 3a90 	vmov	s15, r3
 8001770:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001774:	693b      	ldr	r3, [r7, #16]
 8001776:	ee07 3a90 	vmov	s15, r3
 800177a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800177e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001782:	4b62      	ldr	r3, [pc, #392]	; (800190c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800178a:	ee07 3a90 	vmov	s15, r3
 800178e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001792:	ed97 6a02 	vldr	s12, [r7, #8]
 8001796:	eddf 5a61 	vldr	s11, [pc, #388]	; 800191c <HAL_RCC_GetSysClockFreq+0x2e4>
 800179a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800179e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80017a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80017a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80017aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017ae:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80017b2:	e087      	b.n	80018c4 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	ee07 3a90 	vmov	s15, r3
 80017ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017be:	eddf 6a58 	vldr	s13, [pc, #352]	; 8001920 <HAL_RCC_GetSysClockFreq+0x2e8>
 80017c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80017c6:	4b51      	ldr	r3, [pc, #324]	; (800190c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017ce:	ee07 3a90 	vmov	s15, r3
 80017d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80017d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80017da:	eddf 5a50 	vldr	s11, [pc, #320]	; 800191c <HAL_RCC_GetSysClockFreq+0x2e4>
 80017de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80017e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80017e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80017ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80017ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80017f6:	e065      	b.n	80018c4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	ee07 3a90 	vmov	s15, r3
 80017fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001802:	eddf 6a48 	vldr	s13, [pc, #288]	; 8001924 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001806:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800180a:	4b40      	ldr	r3, [pc, #256]	; (800190c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001812:	ee07 3a90 	vmov	s15, r3
 8001816:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800181a:	ed97 6a02 	vldr	s12, [r7, #8]
 800181e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800191c <HAL_RCC_GetSysClockFreq+0x2e4>
 8001822:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001826:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800182a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800182e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001832:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001836:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800183a:	e043      	b.n	80018c4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	ee07 3a90 	vmov	s15, r3
 8001842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001846:	eddf 6a38 	vldr	s13, [pc, #224]	; 8001928 <HAL_RCC_GetSysClockFreq+0x2f0>
 800184a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800184e:	4b2f      	ldr	r3, [pc, #188]	; (800190c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001852:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001856:	ee07 3a90 	vmov	s15, r3
 800185a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800185e:	ed97 6a02 	vldr	s12, [r7, #8]
 8001862:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800191c <HAL_RCC_GetSysClockFreq+0x2e4>
 8001866:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800186a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800186e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001872:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001876:	ee67 7a27 	vmul.f32	s15, s14, s15
 800187a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800187e:	e021      	b.n	80018c4 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	ee07 3a90 	vmov	s15, r3
 8001886:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800188a:	eddf 6a26 	vldr	s13, [pc, #152]	; 8001924 <HAL_RCC_GetSysClockFreq+0x2ec>
 800188e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001892:	4b1e      	ldr	r3, [pc, #120]	; (800190c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001896:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800189a:	ee07 3a90 	vmov	s15, r3
 800189e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80018a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80018a6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800191c <HAL_RCC_GetSysClockFreq+0x2e4>
 80018aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80018ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80018b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80018b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80018ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80018c2:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80018c4:	4b11      	ldr	r3, [pc, #68]	; (800190c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80018c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c8:	0a5b      	lsrs	r3, r3, #9
 80018ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80018ce:	3301      	adds	r3, #1
 80018d0:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	ee07 3a90 	vmov	s15, r3
 80018d8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018dc:	edd7 6a07 	vldr	s13, [r7, #28]
 80018e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018e8:	ee17 3a90 	vmov	r3, s15
 80018ec:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80018ee:	e005      	b.n	80018fc <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61bb      	str	r3, [r7, #24]
    break;
 80018f4:	e002      	b.n	80018fc <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80018f6:	4b07      	ldr	r3, [pc, #28]	; (8001914 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80018f8:	61bb      	str	r3, [r7, #24]
    break;
 80018fa:	bf00      	nop
  }

  return sysclockfreq;
 80018fc:	69bb      	ldr	r3, [r7, #24]
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3724      	adds	r7, #36	; 0x24
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	58024400 	.word	0x58024400
 8001910:	03d09000 	.word	0x03d09000
 8001914:	003d0900 	.word	0x003d0900
 8001918:	007a1200 	.word	0x007a1200
 800191c:	46000000 	.word	0x46000000
 8001920:	4c742400 	.word	0x4c742400
 8001924:	4a742400 	.word	0x4a742400
 8001928:	4af42400 	.word	0x4af42400

0800192c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8001932:	f7ff fe81 	bl	8001638 <HAL_RCC_GetSysClockFreq>
 8001936:	4602      	mov	r2, r0
 8001938:	4b10      	ldr	r3, [pc, #64]	; (800197c <HAL_RCC_GetHCLKFreq+0x50>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	0a1b      	lsrs	r3, r3, #8
 800193e:	f003 030f 	and.w	r3, r3, #15
 8001942:	490f      	ldr	r1, [pc, #60]	; (8001980 <HAL_RCC_GetHCLKFreq+0x54>)
 8001944:	5ccb      	ldrb	r3, [r1, r3]
 8001946:	f003 031f 	and.w	r3, r3, #31
 800194a:	fa22 f303 	lsr.w	r3, r2, r3
 800194e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001950:	4b0a      	ldr	r3, [pc, #40]	; (800197c <HAL_RCC_GetHCLKFreq+0x50>)
 8001952:	699b      	ldr	r3, [r3, #24]
 8001954:	f003 030f 	and.w	r3, r3, #15
 8001958:	4a09      	ldr	r2, [pc, #36]	; (8001980 <HAL_RCC_GetHCLKFreq+0x54>)
 800195a:	5cd3      	ldrb	r3, [r2, r3]
 800195c:	f003 031f 	and.w	r3, r3, #31
 8001960:	687a      	ldr	r2, [r7, #4]
 8001962:	fa22 f303 	lsr.w	r3, r2, r3
 8001966:	4a07      	ldr	r2, [pc, #28]	; (8001984 <HAL_RCC_GetHCLKFreq+0x58>)
 8001968:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800196a:	4a07      	ldr	r2, [pc, #28]	; (8001988 <HAL_RCC_GetHCLKFreq+0x5c>)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8001970:	4b04      	ldr	r3, [pc, #16]	; (8001984 <HAL_RCC_GetHCLKFreq+0x58>)
 8001972:	681b      	ldr	r3, [r3, #0]
}
 8001974:	4618      	mov	r0, r3
 8001976:	3708      	adds	r7, #8
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	58024400 	.word	0x58024400
 8001980:	08005da4 	.word	0x08005da4
 8001984:	24000004 	.word	0x24000004
 8001988:	24000000 	.word	0x24000000

0800198c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8001990:	f7ff ffcc 	bl	800192c <HAL_RCC_GetHCLKFreq>
 8001994:	4602      	mov	r2, r0
 8001996:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001998:	69db      	ldr	r3, [r3, #28]
 800199a:	0a1b      	lsrs	r3, r3, #8
 800199c:	f003 0307 	and.w	r3, r3, #7
 80019a0:	4904      	ldr	r1, [pc, #16]	; (80019b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80019a2:	5ccb      	ldrb	r3, [r1, r3]
 80019a4:	f003 031f 	and.w	r3, r3, #31
 80019a8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	58024400 	.word	0x58024400
 80019b4:	08005da4 	.word	0x08005da4

080019b8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	223f      	movs	r2, #63	; 0x3f
 80019c6:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80019c8:	4b1a      	ldr	r3, [pc, #104]	; (8001a34 <HAL_RCC_GetClockConfig+0x7c>)
 80019ca:	691b      	ldr	r3, [r3, #16]
 80019cc:	f003 0207 	and.w	r2, r3, #7
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80019d4:	4b17      	ldr	r3, [pc, #92]	; (8001a34 <HAL_RCC_GetClockConfig+0x7c>)
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80019e0:	4b14      	ldr	r3, [pc, #80]	; (8001a34 <HAL_RCC_GetClockConfig+0x7c>)
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	f003 020f 	and.w	r2, r3, #15
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80019ec:	4b11      	ldr	r3, [pc, #68]	; (8001a34 <HAL_RCC_GetClockConfig+0x7c>)
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80019f8:	4b0e      	ldr	r3, [pc, #56]	; (8001a34 <HAL_RCC_GetClockConfig+0x7c>)
 80019fa:	69db      	ldr	r3, [r3, #28]
 80019fc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8001a04:	4b0b      	ldr	r3, [pc, #44]	; (8001a34 <HAL_RCC_GetClockConfig+0x7c>)
 8001a06:	69db      	ldr	r3, [r3, #28]
 8001a08:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8001a10:	4b08      	ldr	r3, [pc, #32]	; (8001a34 <HAL_RCC_GetClockConfig+0x7c>)
 8001a12:	6a1b      	ldr	r3, [r3, #32]
 8001a14:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001a1c:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <HAL_RCC_GetClockConfig+0x80>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 020f 	and.w	r2, r3, #15
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	601a      	str	r2, [r3, #0]
}
 8001a28:	bf00      	nop
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr
 8001a34:	58024400 	.word	0x58024400
 8001a38:	52002000 	.word	0x52002000

08001a3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d101      	bne.n	8001a4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e049      	b.n	8001ae2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d106      	bne.n	8001a68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f000 f841 	bl	8001aea <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	3304      	adds	r3, #4
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4610      	mov	r0, r2
 8001a7c:	f000 fa00 	bl	8001e80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2201      	movs	r2, #1
 8001a84:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2201      	movs	r2, #1
 8001a94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2201      	movs	r2, #1
 8001aac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2201      	movs	r2, #1
 8001abc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2201      	movs	r2, #1
 8001acc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2201      	movs	r2, #1
 8001adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001aea:	b480      	push	{r7}
 8001aec:	b083      	sub	sp, #12
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001af2:	bf00      	nop
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
	...

08001b00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b085      	sub	sp, #20
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d001      	beq.n	8001b18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e054      	b.n	8001bc2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2202      	movs	r2, #2
 8001b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	68da      	ldr	r2, [r3, #12]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f042 0201 	orr.w	r2, r2, #1
 8001b2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a26      	ldr	r2, [pc, #152]	; (8001bd0 <HAL_TIM_Base_Start_IT+0xd0>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d022      	beq.n	8001b80 <HAL_TIM_Base_Start_IT+0x80>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b42:	d01d      	beq.n	8001b80 <HAL_TIM_Base_Start_IT+0x80>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a22      	ldr	r2, [pc, #136]	; (8001bd4 <HAL_TIM_Base_Start_IT+0xd4>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d018      	beq.n	8001b80 <HAL_TIM_Base_Start_IT+0x80>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a21      	ldr	r2, [pc, #132]	; (8001bd8 <HAL_TIM_Base_Start_IT+0xd8>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d013      	beq.n	8001b80 <HAL_TIM_Base_Start_IT+0x80>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a1f      	ldr	r2, [pc, #124]	; (8001bdc <HAL_TIM_Base_Start_IT+0xdc>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d00e      	beq.n	8001b80 <HAL_TIM_Base_Start_IT+0x80>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a1e      	ldr	r2, [pc, #120]	; (8001be0 <HAL_TIM_Base_Start_IT+0xe0>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d009      	beq.n	8001b80 <HAL_TIM_Base_Start_IT+0x80>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a1c      	ldr	r2, [pc, #112]	; (8001be4 <HAL_TIM_Base_Start_IT+0xe4>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d004      	beq.n	8001b80 <HAL_TIM_Base_Start_IT+0x80>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a1b      	ldr	r2, [pc, #108]	; (8001be8 <HAL_TIM_Base_Start_IT+0xe8>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d115      	bne.n	8001bac <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	689a      	ldr	r2, [r3, #8]
 8001b86:	4b19      	ldr	r3, [pc, #100]	; (8001bec <HAL_TIM_Base_Start_IT+0xec>)
 8001b88:	4013      	ands	r3, r2
 8001b8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2b06      	cmp	r3, #6
 8001b90:	d015      	beq.n	8001bbe <HAL_TIM_Base_Start_IT+0xbe>
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b98:	d011      	beq.n	8001bbe <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f042 0201 	orr.w	r2, r2, #1
 8001ba8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001baa:	e008      	b.n	8001bbe <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f042 0201 	orr.w	r2, r2, #1
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	e000      	b.n	8001bc0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bbe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3714      	adds	r7, #20
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	40010000 	.word	0x40010000
 8001bd4:	40000400 	.word	0x40000400
 8001bd8:	40000800 	.word	0x40000800
 8001bdc:	40000c00 	.word	0x40000c00
 8001be0:	40010400 	.word	0x40010400
 8001be4:	40001800 	.word	0x40001800
 8001be8:	40014000 	.word	0x40014000
 8001bec:	00010007 	.word	0x00010007

08001bf0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	691b      	ldr	r3, [r3, #16]
 8001bfe:	f003 0302 	and.w	r3, r3, #2
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d122      	bne.n	8001c4c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	f003 0302 	and.w	r3, r3, #2
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d11b      	bne.n	8001c4c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f06f 0202 	mvn.w	r2, #2
 8001c1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2201      	movs	r2, #1
 8001c22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	f003 0303 	and.w	r3, r3, #3
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d003      	beq.n	8001c3a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f000 f905 	bl	8001e42 <HAL_TIM_IC_CaptureCallback>
 8001c38:	e005      	b.n	8001c46 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f000 f8f7 	bl	8001e2e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f000 f908 	bl	8001e56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	691b      	ldr	r3, [r3, #16]
 8001c52:	f003 0304 	and.w	r3, r3, #4
 8001c56:	2b04      	cmp	r3, #4
 8001c58:	d122      	bne.n	8001ca0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	f003 0304 	and.w	r3, r3, #4
 8001c64:	2b04      	cmp	r3, #4
 8001c66:	d11b      	bne.n	8001ca0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f06f 0204 	mvn.w	r2, #4
 8001c70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2202      	movs	r2, #2
 8001c76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	699b      	ldr	r3, [r3, #24]
 8001c7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d003      	beq.n	8001c8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f000 f8db 	bl	8001e42 <HAL_TIM_IC_CaptureCallback>
 8001c8c:	e005      	b.n	8001c9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f000 f8cd 	bl	8001e2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f000 f8de 	bl	8001e56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	691b      	ldr	r3, [r3, #16]
 8001ca6:	f003 0308 	and.w	r3, r3, #8
 8001caa:	2b08      	cmp	r3, #8
 8001cac:	d122      	bne.n	8001cf4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	f003 0308 	and.w	r3, r3, #8
 8001cb8:	2b08      	cmp	r3, #8
 8001cba:	d11b      	bne.n	8001cf4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f06f 0208 	mvn.w	r2, #8
 8001cc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2204      	movs	r2, #4
 8001cca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	69db      	ldr	r3, [r3, #28]
 8001cd2:	f003 0303 	and.w	r3, r3, #3
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d003      	beq.n	8001ce2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f000 f8b1 	bl	8001e42 <HAL_TIM_IC_CaptureCallback>
 8001ce0:	e005      	b.n	8001cee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f000 f8a3 	bl	8001e2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f000 f8b4 	bl	8001e56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	691b      	ldr	r3, [r3, #16]
 8001cfa:	f003 0310 	and.w	r3, r3, #16
 8001cfe:	2b10      	cmp	r3, #16
 8001d00:	d122      	bne.n	8001d48 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	f003 0310 	and.w	r3, r3, #16
 8001d0c:	2b10      	cmp	r3, #16
 8001d0e:	d11b      	bne.n	8001d48 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f06f 0210 	mvn.w	r2, #16
 8001d18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2208      	movs	r2, #8
 8001d1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	69db      	ldr	r3, [r3, #28]
 8001d26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d003      	beq.n	8001d36 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f000 f887 	bl	8001e42 <HAL_TIM_IC_CaptureCallback>
 8001d34:	e005      	b.n	8001d42 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d36:	6878      	ldr	r0, [r7, #4]
 8001d38:	f000 f879 	bl	8001e2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	f000 f88a 	bl	8001e56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2200      	movs	r2, #0
 8001d46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	691b      	ldr	r3, [r3, #16]
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d10e      	bne.n	8001d74 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	f003 0301 	and.w	r3, r3, #1
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d107      	bne.n	8001d74 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f06f 0201 	mvn.w	r2, #1
 8001d6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f7ff f826 	bl	8000dc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	691b      	ldr	r3, [r3, #16]
 8001d7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d7e:	2b80      	cmp	r3, #128	; 0x80
 8001d80:	d10e      	bne.n	8001da0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d8c:	2b80      	cmp	r3, #128	; 0x80
 8001d8e:	d107      	bne.n	8001da0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001d98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	f000 f914 	bl	8001fc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	691b      	ldr	r3, [r3, #16]
 8001da6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001daa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001dae:	d10e      	bne.n	8001dce <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	68db      	ldr	r3, [r3, #12]
 8001db6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dba:	2b80      	cmp	r3, #128	; 0x80
 8001dbc:	d107      	bne.n	8001dce <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001dc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f000 f907 	bl	8001fdc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	691b      	ldr	r3, [r3, #16]
 8001dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dd8:	2b40      	cmp	r3, #64	; 0x40
 8001dda:	d10e      	bne.n	8001dfa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	68db      	ldr	r3, [r3, #12]
 8001de2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001de6:	2b40      	cmp	r3, #64	; 0x40
 8001de8:	d107      	bne.n	8001dfa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001df2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	f000 f838 	bl	8001e6a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	691b      	ldr	r3, [r3, #16]
 8001e00:	f003 0320 	and.w	r3, r3, #32
 8001e04:	2b20      	cmp	r3, #32
 8001e06:	d10e      	bne.n	8001e26 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	f003 0320 	and.w	r3, r3, #32
 8001e12:	2b20      	cmp	r3, #32
 8001e14:	d107      	bne.n	8001e26 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f06f 0220 	mvn.w	r2, #32
 8001e1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f000 f8c7 	bl	8001fb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e26:	bf00      	nop
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e2e:	b480      	push	{r7}
 8001e30:	b083      	sub	sp, #12
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e36:	bf00      	nop
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr

08001e42 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e42:	b480      	push	{r7}
 8001e44:	b083      	sub	sp, #12
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e4a:	bf00      	nop
 8001e4c:	370c      	adds	r7, #12
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr

08001e56 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e56:	b480      	push	{r7}
 8001e58:	b083      	sub	sp, #12
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e5e:	bf00      	nop
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr

08001e6a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	b083      	sub	sp, #12
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
	...

08001e80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a40      	ldr	r2, [pc, #256]	; (8001f94 <TIM_Base_SetConfig+0x114>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d013      	beq.n	8001ec0 <TIM_Base_SetConfig+0x40>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e9e:	d00f      	beq.n	8001ec0 <TIM_Base_SetConfig+0x40>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4a3d      	ldr	r2, [pc, #244]	; (8001f98 <TIM_Base_SetConfig+0x118>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d00b      	beq.n	8001ec0 <TIM_Base_SetConfig+0x40>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4a3c      	ldr	r2, [pc, #240]	; (8001f9c <TIM_Base_SetConfig+0x11c>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d007      	beq.n	8001ec0 <TIM_Base_SetConfig+0x40>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a3b      	ldr	r2, [pc, #236]	; (8001fa0 <TIM_Base_SetConfig+0x120>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d003      	beq.n	8001ec0 <TIM_Base_SetConfig+0x40>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	4a3a      	ldr	r2, [pc, #232]	; (8001fa4 <TIM_Base_SetConfig+0x124>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d108      	bne.n	8001ed2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ec6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	68fa      	ldr	r2, [r7, #12]
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a2f      	ldr	r2, [pc, #188]	; (8001f94 <TIM_Base_SetConfig+0x114>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d01f      	beq.n	8001f1a <TIM_Base_SetConfig+0x9a>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ee0:	d01b      	beq.n	8001f1a <TIM_Base_SetConfig+0x9a>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a2c      	ldr	r2, [pc, #176]	; (8001f98 <TIM_Base_SetConfig+0x118>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d017      	beq.n	8001f1a <TIM_Base_SetConfig+0x9a>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a2b      	ldr	r2, [pc, #172]	; (8001f9c <TIM_Base_SetConfig+0x11c>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d013      	beq.n	8001f1a <TIM_Base_SetConfig+0x9a>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a2a      	ldr	r2, [pc, #168]	; (8001fa0 <TIM_Base_SetConfig+0x120>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d00f      	beq.n	8001f1a <TIM_Base_SetConfig+0x9a>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a29      	ldr	r2, [pc, #164]	; (8001fa4 <TIM_Base_SetConfig+0x124>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d00b      	beq.n	8001f1a <TIM_Base_SetConfig+0x9a>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a28      	ldr	r2, [pc, #160]	; (8001fa8 <TIM_Base_SetConfig+0x128>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d007      	beq.n	8001f1a <TIM_Base_SetConfig+0x9a>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a27      	ldr	r2, [pc, #156]	; (8001fac <TIM_Base_SetConfig+0x12c>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d003      	beq.n	8001f1a <TIM_Base_SetConfig+0x9a>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a26      	ldr	r2, [pc, #152]	; (8001fb0 <TIM_Base_SetConfig+0x130>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d108      	bne.n	8001f2c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	68fa      	ldr	r2, [r7, #12]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	695b      	ldr	r3, [r3, #20]
 8001f36:	4313      	orrs	r3, r2
 8001f38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	68fa      	ldr	r2, [r7, #12]
 8001f3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	689a      	ldr	r2, [r3, #8]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	4a10      	ldr	r2, [pc, #64]	; (8001f94 <TIM_Base_SetConfig+0x114>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d00f      	beq.n	8001f78 <TIM_Base_SetConfig+0xf8>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a12      	ldr	r2, [pc, #72]	; (8001fa4 <TIM_Base_SetConfig+0x124>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d00b      	beq.n	8001f78 <TIM_Base_SetConfig+0xf8>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	4a11      	ldr	r2, [pc, #68]	; (8001fa8 <TIM_Base_SetConfig+0x128>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d007      	beq.n	8001f78 <TIM_Base_SetConfig+0xf8>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	4a10      	ldr	r2, [pc, #64]	; (8001fac <TIM_Base_SetConfig+0x12c>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d003      	beq.n	8001f78 <TIM_Base_SetConfig+0xf8>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	4a0f      	ldr	r2, [pc, #60]	; (8001fb0 <TIM_Base_SetConfig+0x130>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d103      	bne.n	8001f80 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	691a      	ldr	r2, [r3, #16]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	615a      	str	r2, [r3, #20]
}
 8001f86:	bf00      	nop
 8001f88:	3714      	adds	r7, #20
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	40010000 	.word	0x40010000
 8001f98:	40000400 	.word	0x40000400
 8001f9c:	40000800 	.word	0x40000800
 8001fa0:	40000c00 	.word	0x40000c00
 8001fa4:	40010400 	.word	0x40010400
 8001fa8:	40014000 	.word	0x40014000
 8001fac:	40014400 	.word	0x40014400
 8001fb0:	40014800 	.word	0x40014800

08001fb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001fbc:	bf00      	nop
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8001fe4:	bf00      	nop
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <LL_EXTI_EnableIT_0_31>:
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001ff8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ffc:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002000:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	4313      	orrs	r3, r2
 8002008:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 800200c:	bf00      	nop
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <LL_EXTI_EnableIT_32_63>:
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8002020:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002024:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002028:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4313      	orrs	r3, r2
 8002030:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <LL_EXTI_EnableIT_64_95>:
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR3, ExtiLine);
 8002048:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800204c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8002050:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	4313      	orrs	r3, r2
 8002058:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
}
 800205c:	bf00      	nop
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <LL_EXTI_DisableIT_0_31>:
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8002070:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002074:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	43db      	mvns	r3, r3
 800207c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002080:	4013      	ands	r3, r2
 8002082:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8002086:	bf00      	nop
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr

08002092 <LL_EXTI_DisableIT_32_63>:
{
 8002092:	b480      	push	{r7}
 8002094:	b083      	sub	sp, #12
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800209a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800209e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	43db      	mvns	r3, r3
 80020a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80020aa:	4013      	ands	r3, r2
 80020ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <LL_EXTI_DisableIT_64_95>:
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR3, ExtiLine);
 80020c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020c8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	43db      	mvns	r3, r3
 80020d0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80020d4:	4013      	ands	r3, r2
 80020d6:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
}
 80020da:	bf00      	nop
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <LL_EXTI_EnableEvent_0_31>:
{
 80020e6:	b480      	push	{r7}
 80020e8:	b083      	sub	sp, #12
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80020ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020f2:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80020f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
}
 8002102:	bf00      	nop
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr

0800210e <LL_EXTI_EnableEvent_32_63>:
{
 800210e:	b480      	push	{r7}
 8002110:	b083      	sub	sp, #12
 8002112:	af00      	add	r7, sp, #0
 8002114:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8002116:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800211a:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800211e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4313      	orrs	r3, r2
 8002126:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 800212a:	bf00      	nop
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <LL_EXTI_EnableEvent_64_95>:
{
 8002136:	b480      	push	{r7}
 8002138:	b083      	sub	sp, #12
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR3, ExtiLine);
 800213e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002142:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8002146:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4313      	orrs	r3, r2
 800214e:	f8c1 30a4 	str.w	r3, [r1, #164]	; 0xa4
}
 8002152:	bf00      	nop
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <LL_EXTI_DisableEvent_0_31>:
{
 800215e:	b480      	push	{r7}
 8002160:	b083      	sub	sp, #12
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8002166:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800216a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	43db      	mvns	r3, r3
 8002172:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002176:	4013      	ands	r3, r2
 8002178:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
}
 800217c:	bf00      	nop
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <LL_EXTI_DisableEvent_32_63>:
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8002190:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002194:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	43db      	mvns	r3, r3
 800219c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021a0:	4013      	ands	r3, r2
 80021a2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 80021a6:	bf00      	nop
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr

080021b2 <LL_EXTI_DisableEvent_64_95>:
{
 80021b2:	b480      	push	{r7}
 80021b4:	b083      	sub	sp, #12
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR3, ExtiLine);
 80021ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021be:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	43db      	mvns	r3, r3
 80021c6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021ca:	4013      	ands	r3, r2
 80021cc:	f8c1 30a4 	str.w	r3, [r1, #164]	; 0xa4
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <LL_EXTI_EnableRisingTrig_0_31>:
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80021e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4313      	orrs	r3, r2
 80021f2:	600b      	str	r3, [r1, #0]
}
 80021f4:	bf00      	nop
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8002208:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800220c:	6a1a      	ldr	r2, [r3, #32]
 800220e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4313      	orrs	r3, r2
 8002216:	620b      	str	r3, [r1, #32]
}
 8002218:	bf00      	nop
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <LL_EXTI_EnableRisingTrig_64_95>:
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR3, ExtiLine);
 800222c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002230:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002232:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4313      	orrs	r3, r2
 800223a:	640b      	str	r3, [r1, #64]	; 0x40
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8002250:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	43db      	mvns	r3, r3
 800225a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800225e:	4013      	ands	r3, r2
 8002260:	600b      	str	r3, [r1, #0]
}
 8002262:	bf00      	nop
 8002264:	370c      	adds	r7, #12
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr

0800226e <LL_EXTI_DisableRisingTrig_32_63>:
{
 800226e:	b480      	push	{r7}
 8002270:	b083      	sub	sp, #12
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8002276:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800227a:	6a1a      	ldr	r2, [r3, #32]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	43db      	mvns	r3, r3
 8002280:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002284:	4013      	ands	r3, r2
 8002286:	620b      	str	r3, [r1, #32]
}
 8002288:	bf00      	nop
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <LL_EXTI_DisableRisingTrig_64_95>:
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR3, ExtiLine);
 800229c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	43db      	mvns	r3, r3
 80022a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80022aa:	4013      	ands	r3, r2
 80022ac:	640b      	str	r3, [r1, #64]	; 0x40
}
 80022ae:	bf00      	nop
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr

080022ba <LL_EXTI_EnableFallingTrig_0_31>:
{
 80022ba:	b480      	push	{r7}
 80022bc:	b083      	sub	sp, #12
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80022c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022c6:	685a      	ldr	r2, [r3, #4]
 80022c8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	604b      	str	r3, [r1, #4]
}
 80022d2:	bf00      	nop
 80022d4:	370c      	adds	r7, #12
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr

080022de <LL_EXTI_EnableFallingTrig_32_63>:
{
 80022de:	b480      	push	{r7}
 80022e0:	b083      	sub	sp, #12
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 80022e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	624b      	str	r3, [r1, #36]	; 0x24
}
 80022f6:	bf00      	nop
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr

08002302 <LL_EXTI_EnableFallingTrig_64_95>:
{
 8002302:	b480      	push	{r7}
 8002304:	b083      	sub	sp, #12
 8002306:	af00      	add	r7, sp, #0
 8002308:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR3, ExtiLine);
 800230a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800230e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002310:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	4313      	orrs	r3, r2
 8002318:	644b      	str	r3, [r1, #68]	; 0x44
}
 800231a:	bf00      	nop
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr

08002326 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8002326:	b480      	push	{r7}
 8002328:	b083      	sub	sp, #12
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800232e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002332:	685a      	ldr	r2, [r3, #4]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	43db      	mvns	r3, r3
 8002338:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800233c:	4013      	ands	r3, r2
 800233e:	604b      	str	r3, [r1, #4]
}
 8002340:	bf00      	nop
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <LL_EXTI_DisableFallingTrig_32_63>:
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8002354:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002358:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	43db      	mvns	r3, r3
 800235e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002362:	4013      	ands	r3, r2
 8002364:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002366:	bf00      	nop
 8002368:	370c      	adds	r7, #12
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr

08002372 <LL_EXTI_DisableFallingTrig_64_95>:
{
 8002372:	b480      	push	{r7}
 8002374:	b083      	sub	sp, #12
 8002376:	af00      	add	r7, sp, #0
 8002378:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR3, ExtiLine);
 800237a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800237e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	43db      	mvns	r3, r3
 8002384:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002388:	4013      	ands	r3, r2
 800238a:	644b      	str	r3, [r1, #68]	; 0x44
}
 800238c:	bf00      	nop
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80023a0:	2300      	movs	r3, #0
 80023a2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_64_95(EXTI_InitStruct->Line_64_95));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	7b1b      	ldrb	r3, [r3, #12]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	f000 810d 	beq.w	80025c8 <LL_EXTI_Init+0x230>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d054      	beq.n	8002460 <LL_EXTI_Init+0xc8>
    {
      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_IT) == LL_EXTI_MODE_IT)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	7b5b      	ldrb	r3, [r3, #13]
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d005      	beq.n	80023ce <LL_EXTI_Init+0x36>
      {
        /* Enable IT on provided Lines for Cortex-M7*/
        LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7ff fe12 	bl	8001ff0 <LL_EXTI_EnableIT_0_31>
 80023cc:	e004      	b.n	80023d8 <LL_EXTI_Init+0x40>
      }
      else
      {
        /* Disable IT on provided Lines for Cortex-M7*/
        LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7ff fe48 	bl	8002068 <LL_EXTI_DisableIT_0_31>
      }

      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_EVENT) == LL_EXTI_MODE_EVENT)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	7b5b      	ldrb	r3, [r3, #13]
 80023dc:	f003 0302 	and.w	r3, r3, #2
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d005      	beq.n	80023f0 <LL_EXTI_Init+0x58>
      {
        /* Enable event on provided Lines for Cortex-M7 */
        LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7ff fe7c 	bl	80020e6 <LL_EXTI_EnableEvent_0_31>
 80023ee:	e004      	b.n	80023fa <LL_EXTI_Init+0x62>
      }
      else
      {
        /* Disable event on provided Lines for Cortex-M7 */
        LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff feb2 	bl	800215e <LL_EXTI_DisableEvent_0_31>
        /* Disable event on provided Lines for Cortex-M4*/
        LL_C2_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
      }
#endif /* DUAL_CORE */

      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	7b9b      	ldrb	r3, [r3, #14]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d02e      	beq.n	8002460 <LL_EXTI_Init+0xc8>
      {
        switch (EXTI_InitStruct->Trigger)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	7b9b      	ldrb	r3, [r3, #14]
 8002406:	2b03      	cmp	r3, #3
 8002408:	d01c      	beq.n	8002444 <LL_EXTI_Init+0xac>
 800240a:	2b03      	cmp	r3, #3
 800240c:	dc25      	bgt.n	800245a <LL_EXTI_Init+0xc2>
 800240e:	2b01      	cmp	r3, #1
 8002410:	d002      	beq.n	8002418 <LL_EXTI_Init+0x80>
 8002412:	2b02      	cmp	r3, #2
 8002414:	d00b      	beq.n	800242e <LL_EXTI_Init+0x96>
 8002416:	e020      	b.n	800245a <LL_EXTI_Init+0xc2>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff ff82 	bl	8002326 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4618      	mov	r0, r3
 8002428:	f7ff fed8 	bl	80021dc <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800242c:	e019      	b.n	8002462 <LL_EXTI_Init+0xca>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4618      	mov	r0, r3
 8002434:	f7ff ff08 	bl	8002248 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4618      	mov	r0, r3
 800243e:	f7ff ff3c 	bl	80022ba <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002442:	e00e      	b.n	8002462 <LL_EXTI_Init+0xca>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4618      	mov	r0, r3
 800244a:	f7ff fec7 	bl	80021dc <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4618      	mov	r0, r3
 8002454:	f7ff ff31 	bl	80022ba <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002458:	e003      	b.n	8002462 <LL_EXTI_Init+0xca>
          default:
            status = ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	73fb      	strb	r3, [r7, #15]
            break;
 800245e:	e000      	b.n	8002462 <LL_EXTI_Init+0xca>
        }
      }
 8002460:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d054      	beq.n	8002514 <LL_EXTI_Init+0x17c>
    {
      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_IT) == LL_EXTI_MODE_IT)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	7b5b      	ldrb	r3, [r3, #13]
 800246e:	f003 0301 	and.w	r3, r3, #1
 8002472:	2b00      	cmp	r3, #0
 8002474:	d005      	beq.n	8002482 <LL_EXTI_Init+0xea>
      {
        /* Enable IT on provided Lines for Cortex-M7*/
        LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	4618      	mov	r0, r3
 800247c:	f7ff fdcc 	bl	8002018 <LL_EXTI_EnableIT_32_63>
 8002480:	e004      	b.n	800248c <LL_EXTI_Init+0xf4>
      }
      else
      {
        /* Disable IT on provided Lines for Cortex-M7*/
        LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff fe03 	bl	8002092 <LL_EXTI_DisableIT_32_63>
      }

      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_EVENT) == LL_EXTI_MODE_EVENT)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	7b5b      	ldrb	r3, [r3, #13]
 8002490:	f003 0302 	and.w	r3, r3, #2
 8002494:	2b00      	cmp	r3, #0
 8002496:	d005      	beq.n	80024a4 <LL_EXTI_Init+0x10c>
      {
        /* Enable event on provided Lines for Cortex-M7 */
        LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff fe36 	bl	800210e <LL_EXTI_EnableEvent_32_63>
 80024a2:	e004      	b.n	80024ae <LL_EXTI_Init+0x116>
      }
      else
      {
        /* Disable event on provided Lines for Cortex-M7 */
        LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7ff fe6d 	bl	8002188 <LL_EXTI_DisableEvent_32_63>
        /* Disable event on provided Lines for Cortex-M4 */
        LL_C2_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
      }
#endif /* DUAL_CORE */

      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	7b9b      	ldrb	r3, [r3, #14]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d02e      	beq.n	8002514 <LL_EXTI_Init+0x17c>
      {
        switch (EXTI_InitStruct->Trigger)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	7b9b      	ldrb	r3, [r3, #14]
 80024ba:	2b03      	cmp	r3, #3
 80024bc:	d01c      	beq.n	80024f8 <LL_EXTI_Init+0x160>
 80024be:	2b03      	cmp	r3, #3
 80024c0:	dc25      	bgt.n	800250e <LL_EXTI_Init+0x176>
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d002      	beq.n	80024cc <LL_EXTI_Init+0x134>
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d00b      	beq.n	80024e2 <LL_EXTI_Init+0x14a>
 80024ca:	e020      	b.n	800250e <LL_EXTI_Init+0x176>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff ff3b 	bl	800234c <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	4618      	mov	r0, r3
 80024dc:	f7ff fe90 	bl	8002200 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 80024e0:	e019      	b.n	8002516 <LL_EXTI_Init+0x17e>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff fec1 	bl	800226e <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff fef4 	bl	80022de <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80024f6:	e00e      	b.n	8002516 <LL_EXTI_Init+0x17e>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7ff fe7f 	bl	8002200 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	4618      	mov	r0, r3
 8002508:	f7ff fee9 	bl	80022de <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800250c:	e003      	b.n	8002516 <LL_EXTI_Init+0x17e>
          default:
            status = ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	73fb      	strb	r3, [r7, #15]
            break;
 8002512:	e000      	b.n	8002516 <LL_EXTI_Init+0x17e>
        }
      }
 8002514:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 64 to 95 */
    if (EXTI_InitStruct->Line_64_95 != LL_EXTI_LINE_NONE)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d073      	beq.n	8002606 <LL_EXTI_Init+0x26e>
    {
      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_IT) == LL_EXTI_MODE_IT)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	7b5b      	ldrb	r3, [r3, #13]
 8002522:	f003 0301 	and.w	r3, r3, #1
 8002526:	2b00      	cmp	r3, #0
 8002528:	d005      	beq.n	8002536 <LL_EXTI_Init+0x19e>
      {
        /* Enable IT on provided Lines for Cortex-M7*/
        LL_EXTI_EnableIT_64_95(EXTI_InitStruct->Line_64_95);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff fd86 	bl	8002040 <LL_EXTI_EnableIT_64_95>
 8002534:	e004      	b.n	8002540 <LL_EXTI_Init+0x1a8>
      }
      else
      {
        /* Disable IT on provided Lines for Cortex-M7*/
        LL_EXTI_DisableIT_64_95(EXTI_InitStruct->Line_64_95);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	4618      	mov	r0, r3
 800253c:	f7ff fdbe 	bl	80020bc <LL_EXTI_DisableIT_64_95>
      }

      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_EVENT) == LL_EXTI_MODE_EVENT)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	7b5b      	ldrb	r3, [r3, #13]
 8002544:	f003 0302 	and.w	r3, r3, #2
 8002548:	2b00      	cmp	r3, #0
 800254a:	d005      	beq.n	8002558 <LL_EXTI_Init+0x1c0>
      {
        /* Enable event on provided Lines for Cortex-M7 */
        LL_EXTI_EnableEvent_64_95(EXTI_InitStruct->Line_64_95);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	4618      	mov	r0, r3
 8002552:	f7ff fdf0 	bl	8002136 <LL_EXTI_EnableEvent_64_95>
 8002556:	e004      	b.n	8002562 <LL_EXTI_Init+0x1ca>
      }
      else
      {
        /* Disable event on provided Lines for Cortex-M7 */
        LL_EXTI_DisableEvent_64_95(EXTI_InitStruct->Line_64_95);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	4618      	mov	r0, r3
 800255e:	f7ff fe28 	bl	80021b2 <LL_EXTI_DisableEvent_64_95>
        /* Disable event on provided Lines for Cortex-M4 */
        LL_C2_EXTI_DisableEvent_64_95(EXTI_InitStruct->Line_64_95);
      }
#endif /* DUAL_CORE */

      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	7b9b      	ldrb	r3, [r3, #14]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d04d      	beq.n	8002606 <LL_EXTI_Init+0x26e>
      {
        switch (EXTI_InitStruct->Trigger)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	7b9b      	ldrb	r3, [r3, #14]
 800256e:	2b03      	cmp	r3, #3
 8002570:	d01c      	beq.n	80025ac <LL_EXTI_Init+0x214>
 8002572:	2b03      	cmp	r3, #3
 8002574:	dc25      	bgt.n	80025c2 <LL_EXTI_Init+0x22a>
 8002576:	2b01      	cmp	r3, #1
 8002578:	d002      	beq.n	8002580 <LL_EXTI_Init+0x1e8>
 800257a:	2b02      	cmp	r3, #2
 800257c:	d00b      	beq.n	8002596 <LL_EXTI_Init+0x1fe>
 800257e:	e020      	b.n	80025c2 <LL_EXTI_Init+0x22a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_64_95(EXTI_InitStruct->Line_64_95);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	4618      	mov	r0, r3
 8002586:	f7ff fef4 	bl	8002372 <LL_EXTI_DisableFallingTrig_64_95>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_64_95(EXTI_InitStruct->Line_64_95);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff fe48 	bl	8002224 <LL_EXTI_EnableRisingTrig_64_95>
            break;
 8002594:	e038      	b.n	8002608 <LL_EXTI_Init+0x270>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_64_95(EXTI_InitStruct->Line_64_95);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	4618      	mov	r0, r3
 800259c:	f7ff fe7a 	bl	8002294 <LL_EXTI_DisableRisingTrig_64_95>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_64_95(EXTI_InitStruct->Line_64_95);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7ff feac 	bl	8002302 <LL_EXTI_EnableFallingTrig_64_95>
            break;
 80025aa:	e02d      	b.n	8002608 <LL_EXTI_Init+0x270>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_64_95(EXTI_InitStruct->Line_64_95);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7ff fe37 	bl	8002224 <LL_EXTI_EnableRisingTrig_64_95>
            LL_EXTI_EnableFallingTrig_64_95(EXTI_InitStruct->Line_64_95);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7ff fea1 	bl	8002302 <LL_EXTI_EnableFallingTrig_64_95>
            break;
 80025c0:	e022      	b.n	8002608 <LL_EXTI_Init+0x270>
          default:
            status = ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	73fb      	strb	r3, [r7, #15]
            break;
 80025c6:	e01f      	b.n	8002608 <LL_EXTI_Init+0x270>
    }
  }
  else /* DISABLE LineCommand */
  {
    /* Disable IT on provided Lines for Cortex-M7*/
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff fd4b 	bl	8002068 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7ff fd5b 	bl	8002092 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableIT_64_95(EXTI_InitStruct->Line_64_95);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	4618      	mov	r0, r3
 80025e2:	f7ff fd6b 	bl	80020bc <LL_EXTI_DisableIT_64_95>

    /* Disable event on provided Lines for Cortex-M7 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7ff fdb7 	bl	800215e <LL_EXTI_DisableEvent_0_31>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7ff fdc7 	bl	8002188 <LL_EXTI_DisableEvent_32_63>
    LL_EXTI_DisableEvent_64_95(EXTI_InitStruct->Line_64_95);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	4618      	mov	r0, r3
 8002600:	f7ff fdd7 	bl	80021b2 <LL_EXTI_DisableEvent_64_95>
 8002604:	e000      	b.n	8002608 <LL_EXTI_Init+0x270>
      }
 8002606:	bf00      	nop
    LL_C2_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
    LL_C2_EXTI_DisableEvent_64_95(EXTI_InitStruct->Line_64_95);
#endif /* DUAL_CORE */
  }

  return status;
 8002608:	7bfb      	ldrb	r3, [r7, #15]
}
 800260a:	4618      	mov	r0, r3
 800260c:	3710      	adds	r7, #16
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <LL_GPIO_SetPinMode>:
{
 8002612:	b480      	push	{r7}
 8002614:	b085      	sub	sp, #20
 8002616:	af00      	add	r7, sp, #0
 8002618:	60f8      	str	r0, [r7, #12]
 800261a:	60b9      	str	r1, [r7, #8]
 800261c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	6819      	ldr	r1, [r3, #0]
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	fb03 f203 	mul.w	r2, r3, r3
 8002628:	4613      	mov	r3, r2
 800262a:	005b      	lsls	r3, r3, #1
 800262c:	4413      	add	r3, r2
 800262e:	43db      	mvns	r3, r3
 8002630:	ea01 0203 	and.w	r2, r1, r3
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	fb03 f303 	mul.w	r3, r3, r3
 800263a:	6879      	ldr	r1, [r7, #4]
 800263c:	fb01 f303 	mul.w	r3, r1, r3
 8002640:	431a      	orrs	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	601a      	str	r2, [r3, #0]
}
 8002646:	bf00      	nop
 8002648:	3714      	adds	r7, #20
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr

08002652 <LL_GPIO_SetPinOutputType>:
{
 8002652:	b480      	push	{r7}
 8002654:	b085      	sub	sp, #20
 8002656:	af00      	add	r7, sp, #0
 8002658:	60f8      	str	r0, [r7, #12]
 800265a:	60b9      	str	r1, [r7, #8]
 800265c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	685a      	ldr	r2, [r3, #4]
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	43db      	mvns	r3, r3
 8002666:	401a      	ands	r2, r3
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	6879      	ldr	r1, [r7, #4]
 800266c:	fb01 f303 	mul.w	r3, r1, r3
 8002670:	431a      	orrs	r2, r3
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	605a      	str	r2, [r3, #4]
}
 8002676:	bf00      	nop
 8002678:	3714      	adds	r7, #20
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr

08002682 <LL_GPIO_SetPinSpeed>:
{
 8002682:	b480      	push	{r7}
 8002684:	b085      	sub	sp, #20
 8002686:	af00      	add	r7, sp, #0
 8002688:	60f8      	str	r0, [r7, #12]
 800268a:	60b9      	str	r1, [r7, #8]
 800268c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	6899      	ldr	r1, [r3, #8]
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	fb03 f203 	mul.w	r2, r3, r3
 8002698:	4613      	mov	r3, r2
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	4413      	add	r3, r2
 800269e:	43db      	mvns	r3, r3
 80026a0:	ea01 0203 	and.w	r2, r1, r3
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	fb03 f303 	mul.w	r3, r3, r3
 80026aa:	6879      	ldr	r1, [r7, #4]
 80026ac:	fb01 f303 	mul.w	r3, r1, r3
 80026b0:	431a      	orrs	r2, r3
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	609a      	str	r2, [r3, #8]
}
 80026b6:	bf00      	nop
 80026b8:	3714      	adds	r7, #20
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr

080026c2 <LL_GPIO_SetPinPull>:
{
 80026c2:	b480      	push	{r7}
 80026c4:	b085      	sub	sp, #20
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	60f8      	str	r0, [r7, #12]
 80026ca:	60b9      	str	r1, [r7, #8]
 80026cc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	68d9      	ldr	r1, [r3, #12]
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	fb03 f203 	mul.w	r2, r3, r3
 80026d8:	4613      	mov	r3, r2
 80026da:	005b      	lsls	r3, r3, #1
 80026dc:	4413      	add	r3, r2
 80026de:	43db      	mvns	r3, r3
 80026e0:	ea01 0203 	and.w	r2, r1, r3
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	fb03 f303 	mul.w	r3, r3, r3
 80026ea:	6879      	ldr	r1, [r7, #4]
 80026ec:	fb01 f303 	mul.w	r3, r1, r3
 80026f0:	431a      	orrs	r2, r3
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	60da      	str	r2, [r3, #12]
}
 80026f6:	bf00      	nop
 80026f8:	3714      	adds	r7, #20
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <LL_GPIO_SetAFPin_0_7>:
{
 8002702:	b480      	push	{r7}
 8002704:	b085      	sub	sp, #20
 8002706:	af00      	add	r7, sp, #0
 8002708:	60f8      	str	r0, [r7, #12]
 800270a:	60b9      	str	r1, [r7, #8]
 800270c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	6a19      	ldr	r1, [r3, #32]
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	fb03 f303 	mul.w	r3, r3, r3
 8002718:	68ba      	ldr	r2, [r7, #8]
 800271a:	fb02 f303 	mul.w	r3, r2, r3
 800271e:	68ba      	ldr	r2, [r7, #8]
 8002720:	fb03 f202 	mul.w	r2, r3, r2
 8002724:	4613      	mov	r3, r2
 8002726:	011b      	lsls	r3, r3, #4
 8002728:	1a9b      	subs	r3, r3, r2
 800272a:	43db      	mvns	r3, r3
 800272c:	ea01 0203 	and.w	r2, r1, r3
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	fb03 f303 	mul.w	r3, r3, r3
 8002736:	68b9      	ldr	r1, [r7, #8]
 8002738:	fb01 f303 	mul.w	r3, r1, r3
 800273c:	68b9      	ldr	r1, [r7, #8]
 800273e:	fb01 f303 	mul.w	r3, r1, r3
 8002742:	6879      	ldr	r1, [r7, #4]
 8002744:	fb01 f303 	mul.w	r3, r1, r3
 8002748:	431a      	orrs	r2, r3
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	621a      	str	r2, [r3, #32]
}
 800274e:	bf00      	nop
 8002750:	3714      	adds	r7, #20
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr

0800275a <LL_GPIO_SetAFPin_8_15>:
{
 800275a:	b480      	push	{r7}
 800275c:	b085      	sub	sp, #20
 800275e:	af00      	add	r7, sp, #0
 8002760:	60f8      	str	r0, [r7, #12]
 8002762:	60b9      	str	r1, [r7, #8]
 8002764:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	0a1b      	lsrs	r3, r3, #8
 800276e:	68ba      	ldr	r2, [r7, #8]
 8002770:	0a12      	lsrs	r2, r2, #8
 8002772:	fb02 f303 	mul.w	r3, r2, r3
 8002776:	68ba      	ldr	r2, [r7, #8]
 8002778:	0a12      	lsrs	r2, r2, #8
 800277a:	fb02 f303 	mul.w	r3, r2, r3
 800277e:	68ba      	ldr	r2, [r7, #8]
 8002780:	0a12      	lsrs	r2, r2, #8
 8002782:	fb03 f202 	mul.w	r2, r3, r2
 8002786:	4613      	mov	r3, r2
 8002788:	011b      	lsls	r3, r3, #4
 800278a:	1a9b      	subs	r3, r3, r2
 800278c:	43db      	mvns	r3, r3
 800278e:	ea01 0203 	and.w	r2, r1, r3
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	0a1b      	lsrs	r3, r3, #8
 8002796:	68b9      	ldr	r1, [r7, #8]
 8002798:	0a09      	lsrs	r1, r1, #8
 800279a:	fb01 f303 	mul.w	r3, r1, r3
 800279e:	68b9      	ldr	r1, [r7, #8]
 80027a0:	0a09      	lsrs	r1, r1, #8
 80027a2:	fb01 f303 	mul.w	r3, r1, r3
 80027a6:	68b9      	ldr	r1, [r7, #8]
 80027a8:	0a09      	lsrs	r1, r1, #8
 80027aa:	fb01 f303 	mul.w	r3, r1, r3
 80027ae:	6879      	ldr	r1, [r7, #4]
 80027b0:	fb01 f303 	mul.w	r3, r1, r3
 80027b4:	431a      	orrs	r2, r3
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80027ba:	bf00      	nop
 80027bc:	3714      	adds	r7, #20
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr

080027c6 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b088      	sub	sp, #32
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
 80027ce:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	fa93 f3a3 	rbit	r3, r3
 80027dc:	60fb      	str	r3, [r7, #12]
  return result;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d101      	bne.n	80027ec <LL_GPIO_Init+0x26>
    return 32U;
 80027e8:	2320      	movs	r3, #32
 80027ea:	e003      	b.n	80027f4 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	fab3 f383 	clz	r3, r3
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80027f6:	e048      	b.n	800288a <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	2101      	movs	r1, #1
 80027fe:	69fb      	ldr	r3, [r7, #28]
 8002800:	fa01 f303 	lsl.w	r3, r1, r3
 8002804:	4013      	ands	r3, r2
 8002806:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00000000U)
 8002808:	69bb      	ldr	r3, [r7, #24]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d03a      	beq.n	8002884 <LL_GPIO_Init+0xbe>
    {

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	2b01      	cmp	r3, #1
 8002814:	d003      	beq.n	800281e <LL_GPIO_Init+0x58>
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	2b02      	cmp	r3, #2
 800281c:	d10e      	bne.n	800283c <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	461a      	mov	r2, r3
 8002824:	69b9      	ldr	r1, [r7, #24]
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f7ff ff2b 	bl	8002682 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	6819      	ldr	r1, [r3, #0]
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	461a      	mov	r2, r3
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f7ff ff0b 	bl	8002652 <LL_GPIO_SetPinOutputType>

      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	691b      	ldr	r3, [r3, #16]
 8002840:	461a      	mov	r2, r3
 8002842:	69b9      	ldr	r1, [r7, #24]
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f7ff ff3c 	bl	80026c2 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	2b02      	cmp	r3, #2
 8002850:	d111      	bne.n	8002876 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8002852:	69bb      	ldr	r3, [r7, #24]
 8002854:	2bff      	cmp	r3, #255	; 0xff
 8002856:	d807      	bhi.n	8002868 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	695b      	ldr	r3, [r3, #20]
 800285c:	461a      	mov	r2, r3
 800285e:	69b9      	ldr	r1, [r7, #24]
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	f7ff ff4e 	bl	8002702 <LL_GPIO_SetAFPin_0_7>
 8002866:	e006      	b.n	8002876 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	695b      	ldr	r3, [r3, #20]
 800286c:	461a      	mov	r2, r3
 800286e:	69b9      	ldr	r1, [r7, #24]
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f7ff ff72 	bl	800275a <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	461a      	mov	r2, r3
 800287c:	69b9      	ldr	r1, [r7, #24]
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f7ff fec7 	bl	8002612 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	3301      	adds	r3, #1
 8002888:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	fa22 f303 	lsr.w	r3, r2, r3
 8002894:	2b00      	cmp	r3, #0
 8002896:	d1af      	bne.n	80027f8 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3720      	adds	r7, #32
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
	...

080028a4 <LL_SetSystemCoreClock>:
  *         @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
#endif /* DUAL_CORE */
void LL_SetSystemCoreClock(uint32_t CPU_Frequency)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = CPU_Frequency;
 80028ac:	4a04      	ldr	r2, [pc, #16]	; (80028c0 <LL_SetSystemCoreClock+0x1c>)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6013      	str	r3, [r2, #0]
}
 80028b2:	bf00      	nop
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	24000000 	.word	0x24000000

080028c4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b085      	sub	sp, #20
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4603      	mov	r3, r0
 80028cc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80028ce:	2300      	movs	r3, #0
 80028d0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80028d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80028d6:	2b84      	cmp	r3, #132	; 0x84
 80028d8:	d005      	beq.n	80028e6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80028da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	4413      	add	r3, r2
 80028e2:	3303      	adds	r3, #3
 80028e4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80028e6:	68fb      	ldr	r3, [r7, #12]
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3714      	adds	r7, #20
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr

080028f4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80028f8:	f000 fec4 	bl	8003684 <vTaskStartScheduler>
  
  return osOK;
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	bd80      	pop	{r7, pc}

08002902 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002902:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002904:	b089      	sub	sp, #36	; 0x24
 8002906:	af04      	add	r7, sp, #16
 8002908:	6078      	str	r0, [r7, #4]
 800290a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	695b      	ldr	r3, [r3, #20]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d020      	beq.n	8002956 <osThreadCreate+0x54>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d01c      	beq.n	8002956 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685c      	ldr	r4, [r3, #4]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681d      	ldr	r5, [r3, #0]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	691e      	ldr	r6, [r3, #16]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff ffc8 	bl	80028c4 <makeFreeRtosPriority>
 8002934:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	695b      	ldr	r3, [r3, #20]
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800293e:	9202      	str	r2, [sp, #8]
 8002940:	9301      	str	r3, [sp, #4]
 8002942:	9100      	str	r1, [sp, #0]
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	4632      	mov	r2, r6
 8002948:	4629      	mov	r1, r5
 800294a:	4620      	mov	r0, r4
 800294c:	f000 fcbc 	bl	80032c8 <xTaskCreateStatic>
 8002950:	4603      	mov	r3, r0
 8002952:	60fb      	str	r3, [r7, #12]
 8002954:	e01c      	b.n	8002990 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	685c      	ldr	r4, [r3, #4]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002962:	b29e      	uxth	r6, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800296a:	4618      	mov	r0, r3
 800296c:	f7ff ffaa 	bl	80028c4 <makeFreeRtosPriority>
 8002970:	4602      	mov	r2, r0
 8002972:	f107 030c 	add.w	r3, r7, #12
 8002976:	9301      	str	r3, [sp, #4]
 8002978:	9200      	str	r2, [sp, #0]
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	4632      	mov	r2, r6
 800297e:	4629      	mov	r1, r5
 8002980:	4620      	mov	r0, r4
 8002982:	f000 fcfe 	bl	8003382 <xTaskCreate>
 8002986:	4603      	mov	r3, r0
 8002988:	2b01      	cmp	r3, #1
 800298a:	d001      	beq.n	8002990 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800298c:	2300      	movs	r3, #0
 800298e:	e000      	b.n	8002992 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002990:	68fb      	ldr	r3, [r7, #12]
}
 8002992:	4618      	mov	r0, r3
 8002994:	3714      	adds	r7, #20
 8002996:	46bd      	mov	sp, r7
 8002998:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800299a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800299a:	b580      	push	{r7, lr}
 800299c:	b084      	sub	sp, #16
 800299e:	af00      	add	r7, sp, #0
 80029a0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d001      	beq.n	80029b0 <osDelay+0x16>
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	e000      	b.n	80029b2 <osDelay+0x18>
 80029b0:	2301      	movs	r3, #1
 80029b2:	4618      	mov	r0, r3
 80029b4:	f000 fe32 	bl	800361c <vTaskDelay>
  
  return osOK;
 80029b8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3710      	adds	r7, #16
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}

080029c2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80029c2:	b480      	push	{r7}
 80029c4:	b083      	sub	sp, #12
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f103 0208 	add.w	r2, r3, #8
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f04f 32ff 	mov.w	r2, #4294967295
 80029da:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f103 0208 	add.w	r2, r3, #8
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f103 0208 	add.w	r2, r3, #8
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80029f6:	bf00      	nop
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr

08002a02 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002a02:	b480      	push	{r7}
 8002a04:	b083      	sub	sp, #12
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002a10:	bf00      	nop
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b085      	sub	sp, #20
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	68fa      	ldr	r2, [r7, #12]
 8002a30:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	689a      	ldr	r2, [r3, #8]
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	683a      	ldr	r2, [r7, #0]
 8002a40:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	683a      	ldr	r2, [r7, #0]
 8002a46:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	1c5a      	adds	r2, r3, #1
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	601a      	str	r2, [r3, #0]
}
 8002a58:	bf00      	nop
 8002a5a:	3714      	adds	r7, #20
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002a64:	b480      	push	{r7}
 8002a66:	b085      	sub	sp, #20
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a7a:	d103      	bne.n	8002a84 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	691b      	ldr	r3, [r3, #16]
 8002a80:	60fb      	str	r3, [r7, #12]
 8002a82:	e00c      	b.n	8002a9e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	3308      	adds	r3, #8
 8002a88:	60fb      	str	r3, [r7, #12]
 8002a8a:	e002      	b.n	8002a92 <vListInsert+0x2e>
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	60fb      	str	r3, [r7, #12]
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	68ba      	ldr	r2, [r7, #8]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d2f6      	bcs.n	8002a8c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	685a      	ldr	r2, [r3, #4]
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	683a      	ldr	r2, [r7, #0]
 8002aac:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	68fa      	ldr	r2, [r7, #12]
 8002ab2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	683a      	ldr	r2, [r7, #0]
 8002ab8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	687a      	ldr	r2, [r7, #4]
 8002abe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	1c5a      	adds	r2, r3, #1
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	601a      	str	r2, [r3, #0]
}
 8002aca:	bf00      	nop
 8002acc:	3714      	adds	r7, #20
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr

08002ad6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b085      	sub	sp, #20
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	691b      	ldr	r3, [r3, #16]
 8002ae2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	6892      	ldr	r2, [r2, #8]
 8002aec:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	6852      	ldr	r2, [r2, #4]
 8002af6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d103      	bne.n	8002b0a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	689a      	ldr	r2, [r3, #8]
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	1e5a      	subs	r2, r3, #1
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3714      	adds	r7, #20
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
	...

08002b2c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d10a      	bne.n	8002b56 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b44:	f383 8811 	msr	BASEPRI, r3
 8002b48:	f3bf 8f6f 	isb	sy
 8002b4c:	f3bf 8f4f 	dsb	sy
 8002b50:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002b52:	bf00      	nop
 8002b54:	e7fe      	b.n	8002b54 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002b56:	f001 fcf5 	bl	8004544 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b62:	68f9      	ldr	r1, [r7, #12]
 8002b64:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002b66:	fb01 f303 	mul.w	r3, r1, r3
 8002b6a:	441a      	add	r2, r3
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b86:	3b01      	subs	r3, #1
 8002b88:	68f9      	ldr	r1, [r7, #12]
 8002b8a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002b8c:	fb01 f303 	mul.w	r3, r1, r3
 8002b90:	441a      	add	r2, r3
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	22ff      	movs	r2, #255	; 0xff
 8002b9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	22ff      	movs	r2, #255	; 0xff
 8002ba2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d114      	bne.n	8002bd6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	691b      	ldr	r3, [r3, #16]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d01a      	beq.n	8002bea <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	3310      	adds	r3, #16
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f000 ffb5 	bl	8003b28 <xTaskRemoveFromEventList>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d012      	beq.n	8002bea <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002bc4:	4b0c      	ldr	r3, [pc, #48]	; (8002bf8 <xQueueGenericReset+0xcc>)
 8002bc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002bca:	601a      	str	r2, [r3, #0]
 8002bcc:	f3bf 8f4f 	dsb	sy
 8002bd0:	f3bf 8f6f 	isb	sy
 8002bd4:	e009      	b.n	8002bea <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	3310      	adds	r3, #16
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7ff fef1 	bl	80029c2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	3324      	adds	r3, #36	; 0x24
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7ff feec 	bl	80029c2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002bea:	f001 fcdb 	bl	80045a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002bee:	2301      	movs	r3, #1
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3710      	adds	r7, #16
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	e000ed04 	.word	0xe000ed04

08002bfc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b08a      	sub	sp, #40	; 0x28
 8002c00:	af02      	add	r7, sp, #8
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	60b9      	str	r1, [r7, #8]
 8002c06:	4613      	mov	r3, r2
 8002c08:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d10a      	bne.n	8002c26 <xQueueGenericCreate+0x2a>
	__asm volatile
 8002c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c14:	f383 8811 	msr	BASEPRI, r3
 8002c18:	f3bf 8f6f 	isb	sy
 8002c1c:	f3bf 8f4f 	dsb	sy
 8002c20:	613b      	str	r3, [r7, #16]
}
 8002c22:	bf00      	nop
 8002c24:	e7fe      	b.n	8002c24 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	68ba      	ldr	r2, [r7, #8]
 8002c2a:	fb02 f303 	mul.w	r3, r2, r3
 8002c2e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	3348      	adds	r3, #72	; 0x48
 8002c34:	4618      	mov	r0, r3
 8002c36:	f001 fd67 	bl	8004708 <pvPortMalloc>
 8002c3a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002c3c:	69bb      	ldr	r3, [r7, #24]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d011      	beq.n	8002c66 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	3348      	adds	r3, #72	; 0x48
 8002c4a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002c54:	79fa      	ldrb	r2, [r7, #7]
 8002c56:	69bb      	ldr	r3, [r7, #24]
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	697a      	ldr	r2, [r7, #20]
 8002c5e:	68b9      	ldr	r1, [r7, #8]
 8002c60:	68f8      	ldr	r0, [r7, #12]
 8002c62:	f000 f805 	bl	8002c70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002c66:	69bb      	ldr	r3, [r7, #24]
	}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3720      	adds	r7, #32
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
 8002c7c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d103      	bne.n	8002c8c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002c84:	69bb      	ldr	r3, [r7, #24]
 8002c86:	69ba      	ldr	r2, [r7, #24]
 8002c88:	601a      	str	r2, [r3, #0]
 8002c8a:	e002      	b.n	8002c92 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002c92:	69bb      	ldr	r3, [r7, #24]
 8002c94:	68fa      	ldr	r2, [r7, #12]
 8002c96:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	68ba      	ldr	r2, [r7, #8]
 8002c9c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002c9e:	2101      	movs	r1, #1
 8002ca0:	69b8      	ldr	r0, [r7, #24]
 8002ca2:	f7ff ff43 	bl	8002b2c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002ca6:	bf00      	nop
 8002ca8:	3710      	adds	r7, #16
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
	...

08002cb0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b08e      	sub	sp, #56	; 0x38
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
 8002cbc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d10a      	bne.n	8002ce2 <xQueueGenericSend+0x32>
	__asm volatile
 8002ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cd0:	f383 8811 	msr	BASEPRI, r3
 8002cd4:	f3bf 8f6f 	isb	sy
 8002cd8:	f3bf 8f4f 	dsb	sy
 8002cdc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002cde:	bf00      	nop
 8002ce0:	e7fe      	b.n	8002ce0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d103      	bne.n	8002cf0 <xQueueGenericSend+0x40>
 8002ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d101      	bne.n	8002cf4 <xQueueGenericSend+0x44>
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e000      	b.n	8002cf6 <xQueueGenericSend+0x46>
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d10a      	bne.n	8002d10 <xQueueGenericSend+0x60>
	__asm volatile
 8002cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cfe:	f383 8811 	msr	BASEPRI, r3
 8002d02:	f3bf 8f6f 	isb	sy
 8002d06:	f3bf 8f4f 	dsb	sy
 8002d0a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002d0c:	bf00      	nop
 8002d0e:	e7fe      	b.n	8002d0e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d103      	bne.n	8002d1e <xQueueGenericSend+0x6e>
 8002d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d101      	bne.n	8002d22 <xQueueGenericSend+0x72>
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e000      	b.n	8002d24 <xQueueGenericSend+0x74>
 8002d22:	2300      	movs	r3, #0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d10a      	bne.n	8002d3e <xQueueGenericSend+0x8e>
	__asm volatile
 8002d28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d2c:	f383 8811 	msr	BASEPRI, r3
 8002d30:	f3bf 8f6f 	isb	sy
 8002d34:	f3bf 8f4f 	dsb	sy
 8002d38:	623b      	str	r3, [r7, #32]
}
 8002d3a:	bf00      	nop
 8002d3c:	e7fe      	b.n	8002d3c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002d3e:	f001 f8b3 	bl	8003ea8 <xTaskGetSchedulerState>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d102      	bne.n	8002d4e <xQueueGenericSend+0x9e>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d101      	bne.n	8002d52 <xQueueGenericSend+0xa2>
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e000      	b.n	8002d54 <xQueueGenericSend+0xa4>
 8002d52:	2300      	movs	r3, #0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d10a      	bne.n	8002d6e <xQueueGenericSend+0xbe>
	__asm volatile
 8002d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d5c:	f383 8811 	msr	BASEPRI, r3
 8002d60:	f3bf 8f6f 	isb	sy
 8002d64:	f3bf 8f4f 	dsb	sy
 8002d68:	61fb      	str	r3, [r7, #28]
}
 8002d6a:	bf00      	nop
 8002d6c:	e7fe      	b.n	8002d6c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002d6e:	f001 fbe9 	bl	8004544 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d302      	bcc.n	8002d84 <xQueueGenericSend+0xd4>
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	2b02      	cmp	r3, #2
 8002d82:	d129      	bne.n	8002dd8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002d84:	683a      	ldr	r2, [r7, #0]
 8002d86:	68b9      	ldr	r1, [r7, #8]
 8002d88:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d8a:	f000 f9b3 	bl	80030f4 <prvCopyDataToQueue>
 8002d8e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d010      	beq.n	8002dba <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d9a:	3324      	adds	r3, #36	; 0x24
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f000 fec3 	bl	8003b28 <xTaskRemoveFromEventList>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d013      	beq.n	8002dd0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002da8:	4b3f      	ldr	r3, [pc, #252]	; (8002ea8 <xQueueGenericSend+0x1f8>)
 8002daa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002dae:	601a      	str	r2, [r3, #0]
 8002db0:	f3bf 8f4f 	dsb	sy
 8002db4:	f3bf 8f6f 	isb	sy
 8002db8:	e00a      	b.n	8002dd0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002dba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d007      	beq.n	8002dd0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002dc0:	4b39      	ldr	r3, [pc, #228]	; (8002ea8 <xQueueGenericSend+0x1f8>)
 8002dc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002dc6:	601a      	str	r2, [r3, #0]
 8002dc8:	f3bf 8f4f 	dsb	sy
 8002dcc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002dd0:	f001 fbe8 	bl	80045a4 <vPortExitCritical>
				return pdPASS;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e063      	b.n	8002ea0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d103      	bne.n	8002de6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002dde:	f001 fbe1 	bl	80045a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002de2:	2300      	movs	r3, #0
 8002de4:	e05c      	b.n	8002ea0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002de6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d106      	bne.n	8002dfa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002dec:	f107 0314 	add.w	r3, r7, #20
 8002df0:	4618      	mov	r0, r3
 8002df2:	f000 fefb 	bl	8003bec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002df6:	2301      	movs	r3, #1
 8002df8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002dfa:	f001 fbd3 	bl	80045a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002dfe:	f000 fcab 	bl	8003758 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002e02:	f001 fb9f 	bl	8004544 <vPortEnterCritical>
 8002e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e08:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e0c:	b25b      	sxtb	r3, r3
 8002e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e12:	d103      	bne.n	8002e1c <xQueueGenericSend+0x16c>
 8002e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e16:	2200      	movs	r2, #0
 8002e18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e22:	b25b      	sxtb	r3, r3
 8002e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e28:	d103      	bne.n	8002e32 <xQueueGenericSend+0x182>
 8002e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002e32:	f001 fbb7 	bl	80045a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002e36:	1d3a      	adds	r2, r7, #4
 8002e38:	f107 0314 	add.w	r3, r7, #20
 8002e3c:	4611      	mov	r1, r2
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f000 feea 	bl	8003c18 <xTaskCheckForTimeOut>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d124      	bne.n	8002e94 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002e4a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e4c:	f000 fa24 	bl	8003298 <prvIsQueueFull>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d018      	beq.n	8002e88 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e58:	3310      	adds	r3, #16
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	4611      	mov	r1, r2
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f000 fe3e 	bl	8003ae0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002e64:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e66:	f000 f9af 	bl	80031c8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002e6a:	f000 fc83 	bl	8003774 <xTaskResumeAll>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	f47f af7c 	bne.w	8002d6e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002e76:	4b0c      	ldr	r3, [pc, #48]	; (8002ea8 <xQueueGenericSend+0x1f8>)
 8002e78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e7c:	601a      	str	r2, [r3, #0]
 8002e7e:	f3bf 8f4f 	dsb	sy
 8002e82:	f3bf 8f6f 	isb	sy
 8002e86:	e772      	b.n	8002d6e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002e88:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e8a:	f000 f99d 	bl	80031c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002e8e:	f000 fc71 	bl	8003774 <xTaskResumeAll>
 8002e92:	e76c      	b.n	8002d6e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002e94:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e96:	f000 f997 	bl	80031c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002e9a:	f000 fc6b 	bl	8003774 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002e9e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3738      	adds	r7, #56	; 0x38
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	e000ed04 	.word	0xe000ed04

08002eac <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b08e      	sub	sp, #56	; 0x38
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d10a      	bne.n	8002ede <xQueueSemaphoreTake+0x32>
	__asm volatile
 8002ec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ecc:	f383 8811 	msr	BASEPRI, r3
 8002ed0:	f3bf 8f6f 	isb	sy
 8002ed4:	f3bf 8f4f 	dsb	sy
 8002ed8:	623b      	str	r3, [r7, #32]
}
 8002eda:	bf00      	nop
 8002edc:	e7fe      	b.n	8002edc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d00a      	beq.n	8002efc <xQueueSemaphoreTake+0x50>
	__asm volatile
 8002ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eea:	f383 8811 	msr	BASEPRI, r3
 8002eee:	f3bf 8f6f 	isb	sy
 8002ef2:	f3bf 8f4f 	dsb	sy
 8002ef6:	61fb      	str	r3, [r7, #28]
}
 8002ef8:	bf00      	nop
 8002efa:	e7fe      	b.n	8002efa <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002efc:	f000 ffd4 	bl	8003ea8 <xTaskGetSchedulerState>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d102      	bne.n	8002f0c <xQueueSemaphoreTake+0x60>
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d101      	bne.n	8002f10 <xQueueSemaphoreTake+0x64>
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e000      	b.n	8002f12 <xQueueSemaphoreTake+0x66>
 8002f10:	2300      	movs	r3, #0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d10a      	bne.n	8002f2c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8002f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f1a:	f383 8811 	msr	BASEPRI, r3
 8002f1e:	f3bf 8f6f 	isb	sy
 8002f22:	f3bf 8f4f 	dsb	sy
 8002f26:	61bb      	str	r3, [r7, #24]
}
 8002f28:	bf00      	nop
 8002f2a:	e7fe      	b.n	8002f2a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002f2c:	f001 fb0a 	bl	8004544 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8002f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f34:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8002f36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d024      	beq.n	8002f86 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8002f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f3e:	1e5a      	subs	r2, r3, #1
 8002f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f42:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d104      	bne.n	8002f56 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8002f4c:	f001 f954 	bl	80041f8 <pvTaskIncrementMutexHeldCount>
 8002f50:	4602      	mov	r2, r0
 8002f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f54:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f58:	691b      	ldr	r3, [r3, #16]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d00f      	beq.n	8002f7e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f60:	3310      	adds	r3, #16
 8002f62:	4618      	mov	r0, r3
 8002f64:	f000 fde0 	bl	8003b28 <xTaskRemoveFromEventList>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d007      	beq.n	8002f7e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002f6e:	4b54      	ldr	r3, [pc, #336]	; (80030c0 <xQueueSemaphoreTake+0x214>)
 8002f70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f74:	601a      	str	r2, [r3, #0]
 8002f76:	f3bf 8f4f 	dsb	sy
 8002f7a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002f7e:	f001 fb11 	bl	80045a4 <vPortExitCritical>
				return pdPASS;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e097      	b.n	80030b6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d111      	bne.n	8002fb0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8002f8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d00a      	beq.n	8002fa8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8002f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f96:	f383 8811 	msr	BASEPRI, r3
 8002f9a:	f3bf 8f6f 	isb	sy
 8002f9e:	f3bf 8f4f 	dsb	sy
 8002fa2:	617b      	str	r3, [r7, #20]
}
 8002fa4:	bf00      	nop
 8002fa6:	e7fe      	b.n	8002fa6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8002fa8:	f001 fafc 	bl	80045a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002fac:	2300      	movs	r3, #0
 8002fae:	e082      	b.n	80030b6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002fb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d106      	bne.n	8002fc4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002fb6:	f107 030c 	add.w	r3, r7, #12
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f000 fe16 	bl	8003bec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002fc4:	f001 faee 	bl	80045a4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002fc8:	f000 fbc6 	bl	8003758 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002fcc:	f001 faba 	bl	8004544 <vPortEnterCritical>
 8002fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fd2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002fd6:	b25b      	sxtb	r3, r3
 8002fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fdc:	d103      	bne.n	8002fe6 <xQueueSemaphoreTake+0x13a>
 8002fde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fe8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002fec:	b25b      	sxtb	r3, r3
 8002fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ff2:	d103      	bne.n	8002ffc <xQueueSemaphoreTake+0x150>
 8002ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ffc:	f001 fad2 	bl	80045a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003000:	463a      	mov	r2, r7
 8003002:	f107 030c 	add.w	r3, r7, #12
 8003006:	4611      	mov	r1, r2
 8003008:	4618      	mov	r0, r3
 800300a:	f000 fe05 	bl	8003c18 <xTaskCheckForTimeOut>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d132      	bne.n	800307a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003014:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003016:	f000 f929 	bl	800326c <prvIsQueueEmpty>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d026      	beq.n	800306e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d109      	bne.n	800303c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8003028:	f001 fa8c 	bl	8004544 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800302c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	4618      	mov	r0, r3
 8003032:	f000 ff57 	bl	8003ee4 <xTaskPriorityInherit>
 8003036:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8003038:	f001 fab4 	bl	80045a4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800303c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800303e:	3324      	adds	r3, #36	; 0x24
 8003040:	683a      	ldr	r2, [r7, #0]
 8003042:	4611      	mov	r1, r2
 8003044:	4618      	mov	r0, r3
 8003046:	f000 fd4b 	bl	8003ae0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800304a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800304c:	f000 f8bc 	bl	80031c8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003050:	f000 fb90 	bl	8003774 <xTaskResumeAll>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	f47f af68 	bne.w	8002f2c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800305c:	4b18      	ldr	r3, [pc, #96]	; (80030c0 <xQueueSemaphoreTake+0x214>)
 800305e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003062:	601a      	str	r2, [r3, #0]
 8003064:	f3bf 8f4f 	dsb	sy
 8003068:	f3bf 8f6f 	isb	sy
 800306c:	e75e      	b.n	8002f2c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800306e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003070:	f000 f8aa 	bl	80031c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003074:	f000 fb7e 	bl	8003774 <xTaskResumeAll>
 8003078:	e758      	b.n	8002f2c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800307a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800307c:	f000 f8a4 	bl	80031c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003080:	f000 fb78 	bl	8003774 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003084:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003086:	f000 f8f1 	bl	800326c <prvIsQueueEmpty>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	f43f af4d 	beq.w	8002f2c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8003092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003094:	2b00      	cmp	r3, #0
 8003096:	d00d      	beq.n	80030b4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8003098:	f001 fa54 	bl	8004544 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800309c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800309e:	f000 f811 	bl	80030c4 <prvGetDisinheritPriorityAfterTimeout>
 80030a2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80030a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80030aa:	4618      	mov	r0, r3
 80030ac:	f001 f816 	bl	80040dc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80030b0:	f001 fa78 	bl	80045a4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80030b4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3738      	adds	r7, #56	; 0x38
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	e000ed04 	.word	0xe000ed04

080030c4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80030c4:	b480      	push	{r7}
 80030c6:	b085      	sub	sp, #20
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d006      	beq.n	80030e2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f1c3 0307 	rsb	r3, r3, #7
 80030de:	60fb      	str	r3, [r7, #12]
 80030e0:	e001      	b.n	80030e6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80030e2:	2300      	movs	r3, #0
 80030e4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80030e6:	68fb      	ldr	r3, [r7, #12]
	}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3714      	adds	r7, #20
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr

080030f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b086      	sub	sp, #24
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	60b9      	str	r1, [r7, #8]
 80030fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003100:	2300      	movs	r3, #0
 8003102:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003108:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310e:	2b00      	cmp	r3, #0
 8003110:	d10d      	bne.n	800312e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d14d      	bne.n	80031b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	4618      	mov	r0, r3
 8003120:	f000 ff56 	bl	8003fd0 <xTaskPriorityDisinherit>
 8003124:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2200      	movs	r2, #0
 800312a:	609a      	str	r2, [r3, #8]
 800312c:	e043      	b.n	80031b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d119      	bne.n	8003168 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6858      	ldr	r0, [r3, #4]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313c:	461a      	mov	r2, r3
 800313e:	68b9      	ldr	r1, [r7, #8]
 8003140:	f001 fdf4 	bl	8004d2c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	685a      	ldr	r2, [r3, #4]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314c:	441a      	add	r2, r3
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	685a      	ldr	r2, [r3, #4]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	429a      	cmp	r2, r3
 800315c:	d32b      	bcc.n	80031b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	605a      	str	r2, [r3, #4]
 8003166:	e026      	b.n	80031b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	68d8      	ldr	r0, [r3, #12]
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003170:	461a      	mov	r2, r3
 8003172:	68b9      	ldr	r1, [r7, #8]
 8003174:	f001 fdda 	bl	8004d2c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	68da      	ldr	r2, [r3, #12]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003180:	425b      	negs	r3, r3
 8003182:	441a      	add	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	68da      	ldr	r2, [r3, #12]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	429a      	cmp	r2, r3
 8003192:	d207      	bcs.n	80031a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	689a      	ldr	r2, [r3, #8]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319c:	425b      	negs	r3, r3
 800319e:	441a      	add	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d105      	bne.n	80031b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d002      	beq.n	80031b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	3b01      	subs	r3, #1
 80031b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	1c5a      	adds	r2, r3, #1
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80031be:	697b      	ldr	r3, [r7, #20]
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3718      	adds	r7, #24
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}

080031c8 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80031d0:	f001 f9b8 	bl	8004544 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80031da:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80031dc:	e011      	b.n	8003202 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d012      	beq.n	800320c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	3324      	adds	r3, #36	; 0x24
 80031ea:	4618      	mov	r0, r3
 80031ec:	f000 fc9c 	bl	8003b28 <xTaskRemoveFromEventList>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80031f6:	f000 fd71 	bl	8003cdc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80031fa:	7bfb      	ldrb	r3, [r7, #15]
 80031fc:	3b01      	subs	r3, #1
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003202:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003206:	2b00      	cmp	r3, #0
 8003208:	dce9      	bgt.n	80031de <prvUnlockQueue+0x16>
 800320a:	e000      	b.n	800320e <prvUnlockQueue+0x46>
					break;
 800320c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	22ff      	movs	r2, #255	; 0xff
 8003212:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003216:	f001 f9c5 	bl	80045a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800321a:	f001 f993 	bl	8004544 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003224:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003226:	e011      	b.n	800324c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	691b      	ldr	r3, [r3, #16]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d012      	beq.n	8003256 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	3310      	adds	r3, #16
 8003234:	4618      	mov	r0, r3
 8003236:	f000 fc77 	bl	8003b28 <xTaskRemoveFromEventList>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003240:	f000 fd4c 	bl	8003cdc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003244:	7bbb      	ldrb	r3, [r7, #14]
 8003246:	3b01      	subs	r3, #1
 8003248:	b2db      	uxtb	r3, r3
 800324a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800324c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003250:	2b00      	cmp	r3, #0
 8003252:	dce9      	bgt.n	8003228 <prvUnlockQueue+0x60>
 8003254:	e000      	b.n	8003258 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003256:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	22ff      	movs	r2, #255	; 0xff
 800325c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003260:	f001 f9a0 	bl	80045a4 <vPortExitCritical>
}
 8003264:	bf00      	nop
 8003266:	3710      	adds	r7, #16
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003274:	f001 f966 	bl	8004544 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800327c:	2b00      	cmp	r3, #0
 800327e:	d102      	bne.n	8003286 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003280:	2301      	movs	r3, #1
 8003282:	60fb      	str	r3, [r7, #12]
 8003284:	e001      	b.n	800328a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003286:	2300      	movs	r3, #0
 8003288:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800328a:	f001 f98b 	bl	80045a4 <vPortExitCritical>

	return xReturn;
 800328e:	68fb      	ldr	r3, [r7, #12]
}
 8003290:	4618      	mov	r0, r3
 8003292:	3710      	adds	r7, #16
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}

08003298 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80032a0:	f001 f950 	bl	8004544 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d102      	bne.n	80032b6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80032b0:	2301      	movs	r3, #1
 80032b2:	60fb      	str	r3, [r7, #12]
 80032b4:	e001      	b.n	80032ba <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80032b6:	2300      	movs	r3, #0
 80032b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80032ba:	f001 f973 	bl	80045a4 <vPortExitCritical>

	return xReturn;
 80032be:	68fb      	ldr	r3, [r7, #12]
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3710      	adds	r7, #16
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b08e      	sub	sp, #56	; 0x38
 80032cc:	af04      	add	r7, sp, #16
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	60b9      	str	r1, [r7, #8]
 80032d2:	607a      	str	r2, [r7, #4]
 80032d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80032d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d10a      	bne.n	80032f2 <xTaskCreateStatic+0x2a>
	__asm volatile
 80032dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032e0:	f383 8811 	msr	BASEPRI, r3
 80032e4:	f3bf 8f6f 	isb	sy
 80032e8:	f3bf 8f4f 	dsb	sy
 80032ec:	623b      	str	r3, [r7, #32]
}
 80032ee:	bf00      	nop
 80032f0:	e7fe      	b.n	80032f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80032f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d10a      	bne.n	800330e <xTaskCreateStatic+0x46>
	__asm volatile
 80032f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032fc:	f383 8811 	msr	BASEPRI, r3
 8003300:	f3bf 8f6f 	isb	sy
 8003304:	f3bf 8f4f 	dsb	sy
 8003308:	61fb      	str	r3, [r7, #28]
}
 800330a:	bf00      	nop
 800330c:	e7fe      	b.n	800330c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800330e:	23b4      	movs	r3, #180	; 0xb4
 8003310:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	2bb4      	cmp	r3, #180	; 0xb4
 8003316:	d00a      	beq.n	800332e <xTaskCreateStatic+0x66>
	__asm volatile
 8003318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800331c:	f383 8811 	msr	BASEPRI, r3
 8003320:	f3bf 8f6f 	isb	sy
 8003324:	f3bf 8f4f 	dsb	sy
 8003328:	61bb      	str	r3, [r7, #24]
}
 800332a:	bf00      	nop
 800332c:	e7fe      	b.n	800332c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800332e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003332:	2b00      	cmp	r3, #0
 8003334:	d01e      	beq.n	8003374 <xTaskCreateStatic+0xac>
 8003336:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003338:	2b00      	cmp	r3, #0
 800333a:	d01b      	beq.n	8003374 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800333c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800333e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003342:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003344:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003348:	2202      	movs	r2, #2
 800334a:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800334e:	2300      	movs	r3, #0
 8003350:	9303      	str	r3, [sp, #12]
 8003352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003354:	9302      	str	r3, [sp, #8]
 8003356:	f107 0314 	add.w	r3, r7, #20
 800335a:	9301      	str	r3, [sp, #4]
 800335c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	68b9      	ldr	r1, [r7, #8]
 8003366:	68f8      	ldr	r0, [r7, #12]
 8003368:	f000 f850 	bl	800340c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800336c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800336e:	f000 f8eb 	bl	8003548 <prvAddNewTaskToReadyList>
 8003372:	e001      	b.n	8003378 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003374:	2300      	movs	r3, #0
 8003376:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003378:	697b      	ldr	r3, [r7, #20]
	}
 800337a:	4618      	mov	r0, r3
 800337c:	3728      	adds	r7, #40	; 0x28
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}

08003382 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003382:	b580      	push	{r7, lr}
 8003384:	b08c      	sub	sp, #48	; 0x30
 8003386:	af04      	add	r7, sp, #16
 8003388:	60f8      	str	r0, [r7, #12]
 800338a:	60b9      	str	r1, [r7, #8]
 800338c:	603b      	str	r3, [r7, #0]
 800338e:	4613      	mov	r3, r2
 8003390:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003392:	88fb      	ldrh	r3, [r7, #6]
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	4618      	mov	r0, r3
 8003398:	f001 f9b6 	bl	8004708 <pvPortMalloc>
 800339c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d00e      	beq.n	80033c2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80033a4:	20b4      	movs	r0, #180	; 0xb4
 80033a6:	f001 f9af 	bl	8004708 <pvPortMalloc>
 80033aa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d003      	beq.n	80033ba <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	697a      	ldr	r2, [r7, #20]
 80033b6:	631a      	str	r2, [r3, #48]	; 0x30
 80033b8:	e005      	b.n	80033c6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80033ba:	6978      	ldr	r0, [r7, #20]
 80033bc:	f001 fa70 	bl	80048a0 <vPortFree>
 80033c0:	e001      	b.n	80033c6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80033c2:	2300      	movs	r3, #0
 80033c4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d017      	beq.n	80033fc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	2200      	movs	r2, #0
 80033d0:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80033d4:	88fa      	ldrh	r2, [r7, #6]
 80033d6:	2300      	movs	r3, #0
 80033d8:	9303      	str	r3, [sp, #12]
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	9302      	str	r3, [sp, #8]
 80033de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033e0:	9301      	str	r3, [sp, #4]
 80033e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033e4:	9300      	str	r3, [sp, #0]
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	68b9      	ldr	r1, [r7, #8]
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f000 f80e 	bl	800340c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80033f0:	69f8      	ldr	r0, [r7, #28]
 80033f2:	f000 f8a9 	bl	8003548 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80033f6:	2301      	movs	r3, #1
 80033f8:	61bb      	str	r3, [r7, #24]
 80033fa:	e002      	b.n	8003402 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80033fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003400:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003402:	69bb      	ldr	r3, [r7, #24]
	}
 8003404:	4618      	mov	r0, r3
 8003406:	3720      	adds	r7, #32
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}

0800340c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b088      	sub	sp, #32
 8003410:	af00      	add	r7, sp, #0
 8003412:	60f8      	str	r0, [r7, #12]
 8003414:	60b9      	str	r1, [r7, #8]
 8003416:	607a      	str	r2, [r7, #4]
 8003418:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800341a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800341c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800341e:	6879      	ldr	r1, [r7, #4]
 8003420:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8003424:	440b      	add	r3, r1
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	4413      	add	r3, r2
 800342a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800342c:	69bb      	ldr	r3, [r7, #24]
 800342e:	f023 0307 	bic.w	r3, r3, #7
 8003432:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003434:	69bb      	ldr	r3, [r7, #24]
 8003436:	f003 0307 	and.w	r3, r3, #7
 800343a:	2b00      	cmp	r3, #0
 800343c:	d00a      	beq.n	8003454 <prvInitialiseNewTask+0x48>
	__asm volatile
 800343e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003442:	f383 8811 	msr	BASEPRI, r3
 8003446:	f3bf 8f6f 	isb	sy
 800344a:	f3bf 8f4f 	dsb	sy
 800344e:	617b      	str	r3, [r7, #20]
}
 8003450:	bf00      	nop
 8003452:	e7fe      	b.n	8003452 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d01f      	beq.n	800349a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800345a:	2300      	movs	r3, #0
 800345c:	61fb      	str	r3, [r7, #28]
 800345e:	e012      	b.n	8003486 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003460:	68ba      	ldr	r2, [r7, #8]
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	4413      	add	r3, r2
 8003466:	7819      	ldrb	r1, [r3, #0]
 8003468:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	4413      	add	r3, r2
 800346e:	3334      	adds	r3, #52	; 0x34
 8003470:	460a      	mov	r2, r1
 8003472:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003474:	68ba      	ldr	r2, [r7, #8]
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	4413      	add	r3, r2
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d006      	beq.n	800348e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	3301      	adds	r3, #1
 8003484:	61fb      	str	r3, [r7, #28]
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	2b0f      	cmp	r3, #15
 800348a:	d9e9      	bls.n	8003460 <prvInitialiseNewTask+0x54>
 800348c:	e000      	b.n	8003490 <prvInitialiseNewTask+0x84>
			{
				break;
 800348e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003492:	2200      	movs	r2, #0
 8003494:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003498:	e003      	b.n	80034a2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800349a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800349c:	2200      	movs	r2, #0
 800349e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80034a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034a4:	2b06      	cmp	r3, #6
 80034a6:	d901      	bls.n	80034ac <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80034a8:	2306      	movs	r3, #6
 80034aa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80034ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034b0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80034b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034b6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80034b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ba:	2200      	movs	r2, #0
 80034bc:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80034be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034c0:	3304      	adds	r3, #4
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7ff fa9d 	bl	8002a02 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80034c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ca:	3318      	adds	r3, #24
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7ff fa98 	bl	8002a02 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80034d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034d6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034da:	f1c3 0207 	rsb	r2, r3, #7
 80034de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034e0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80034e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034e6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80034e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ea:	2200      	movs	r2, #0
 80034ec:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80034f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80034f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034fa:	334c      	adds	r3, #76	; 0x4c
 80034fc:	2260      	movs	r2, #96	; 0x60
 80034fe:	2100      	movs	r1, #0
 8003500:	4618      	mov	r0, r3
 8003502:	f001 fc21 	bl	8004d48 <memset>
 8003506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003508:	4a0c      	ldr	r2, [pc, #48]	; (800353c <prvInitialiseNewTask+0x130>)
 800350a:	651a      	str	r2, [r3, #80]	; 0x50
 800350c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800350e:	4a0c      	ldr	r2, [pc, #48]	; (8003540 <prvInitialiseNewTask+0x134>)
 8003510:	655a      	str	r2, [r3, #84]	; 0x54
 8003512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003514:	4a0b      	ldr	r2, [pc, #44]	; (8003544 <prvInitialiseNewTask+0x138>)
 8003516:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003518:	683a      	ldr	r2, [r7, #0]
 800351a:	68f9      	ldr	r1, [r7, #12]
 800351c:	69b8      	ldr	r0, [r7, #24]
 800351e:	f000 fee5 	bl	80042ec <pxPortInitialiseStack>
 8003522:	4602      	mov	r2, r0
 8003524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003526:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800352a:	2b00      	cmp	r3, #0
 800352c:	d002      	beq.n	8003534 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800352e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003530:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003532:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003534:	bf00      	nop
 8003536:	3720      	adds	r7, #32
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}
 800353c:	08005dd4 	.word	0x08005dd4
 8003540:	08005df4 	.word	0x08005df4
 8003544:	08005db4 	.word	0x08005db4

08003548 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003550:	f000 fff8 	bl	8004544 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003554:	4b2a      	ldr	r3, [pc, #168]	; (8003600 <prvAddNewTaskToReadyList+0xb8>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	3301      	adds	r3, #1
 800355a:	4a29      	ldr	r2, [pc, #164]	; (8003600 <prvAddNewTaskToReadyList+0xb8>)
 800355c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800355e:	4b29      	ldr	r3, [pc, #164]	; (8003604 <prvAddNewTaskToReadyList+0xbc>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d109      	bne.n	800357a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003566:	4a27      	ldr	r2, [pc, #156]	; (8003604 <prvAddNewTaskToReadyList+0xbc>)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800356c:	4b24      	ldr	r3, [pc, #144]	; (8003600 <prvAddNewTaskToReadyList+0xb8>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2b01      	cmp	r3, #1
 8003572:	d110      	bne.n	8003596 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003574:	f000 fbd6 	bl	8003d24 <prvInitialiseTaskLists>
 8003578:	e00d      	b.n	8003596 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800357a:	4b23      	ldr	r3, [pc, #140]	; (8003608 <prvAddNewTaskToReadyList+0xc0>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d109      	bne.n	8003596 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003582:	4b20      	ldr	r3, [pc, #128]	; (8003604 <prvAddNewTaskToReadyList+0xbc>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800358c:	429a      	cmp	r2, r3
 800358e:	d802      	bhi.n	8003596 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003590:	4a1c      	ldr	r2, [pc, #112]	; (8003604 <prvAddNewTaskToReadyList+0xbc>)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003596:	4b1d      	ldr	r3, [pc, #116]	; (800360c <prvAddNewTaskToReadyList+0xc4>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	3301      	adds	r3, #1
 800359c:	4a1b      	ldr	r2, [pc, #108]	; (800360c <prvAddNewTaskToReadyList+0xc4>)
 800359e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a4:	2201      	movs	r2, #1
 80035a6:	409a      	lsls	r2, r3
 80035a8:	4b19      	ldr	r3, [pc, #100]	; (8003610 <prvAddNewTaskToReadyList+0xc8>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	4a18      	ldr	r2, [pc, #96]	; (8003610 <prvAddNewTaskToReadyList+0xc8>)
 80035b0:	6013      	str	r3, [r2, #0]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035b6:	4613      	mov	r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	4413      	add	r3, r2
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	4a15      	ldr	r2, [pc, #84]	; (8003614 <prvAddNewTaskToReadyList+0xcc>)
 80035c0:	441a      	add	r2, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	3304      	adds	r3, #4
 80035c6:	4619      	mov	r1, r3
 80035c8:	4610      	mov	r0, r2
 80035ca:	f7ff fa27 	bl	8002a1c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80035ce:	f000 ffe9 	bl	80045a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80035d2:	4b0d      	ldr	r3, [pc, #52]	; (8003608 <prvAddNewTaskToReadyList+0xc0>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d00e      	beq.n	80035f8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80035da:	4b0a      	ldr	r3, [pc, #40]	; (8003604 <prvAddNewTaskToReadyList+0xbc>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d207      	bcs.n	80035f8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80035e8:	4b0b      	ldr	r3, [pc, #44]	; (8003618 <prvAddNewTaskToReadyList+0xd0>)
 80035ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035ee:	601a      	str	r2, [r3, #0]
 80035f0:	f3bf 8f4f 	dsb	sy
 80035f4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80035f8:	bf00      	nop
 80035fa:	3708      	adds	r7, #8
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	240004c4 	.word	0x240004c4
 8003604:	240003c4 	.word	0x240003c4
 8003608:	240004d0 	.word	0x240004d0
 800360c:	240004e0 	.word	0x240004e0
 8003610:	240004cc 	.word	0x240004cc
 8003614:	240003c8 	.word	0x240003c8
 8003618:	e000ed04 	.word	0xe000ed04

0800361c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003624:	2300      	movs	r3, #0
 8003626:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d017      	beq.n	800365e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800362e:	4b13      	ldr	r3, [pc, #76]	; (800367c <vTaskDelay+0x60>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d00a      	beq.n	800364c <vTaskDelay+0x30>
	__asm volatile
 8003636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800363a:	f383 8811 	msr	BASEPRI, r3
 800363e:	f3bf 8f6f 	isb	sy
 8003642:	f3bf 8f4f 	dsb	sy
 8003646:	60bb      	str	r3, [r7, #8]
}
 8003648:	bf00      	nop
 800364a:	e7fe      	b.n	800364a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800364c:	f000 f884 	bl	8003758 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003650:	2100      	movs	r1, #0
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f000 fde4 	bl	8004220 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003658:	f000 f88c 	bl	8003774 <xTaskResumeAll>
 800365c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d107      	bne.n	8003674 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003664:	4b06      	ldr	r3, [pc, #24]	; (8003680 <vTaskDelay+0x64>)
 8003666:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800366a:	601a      	str	r2, [r3, #0]
 800366c:	f3bf 8f4f 	dsb	sy
 8003670:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003674:	bf00      	nop
 8003676:	3710      	adds	r7, #16
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	240004ec 	.word	0x240004ec
 8003680:	e000ed04 	.word	0xe000ed04

08003684 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b08a      	sub	sp, #40	; 0x28
 8003688:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800368a:	2300      	movs	r3, #0
 800368c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800368e:	2300      	movs	r3, #0
 8003690:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003692:	463a      	mov	r2, r7
 8003694:	1d39      	adds	r1, r7, #4
 8003696:	f107 0308 	add.w	r3, r7, #8
 800369a:	4618      	mov	r0, r3
 800369c:	f7fc fe70 	bl	8000380 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80036a0:	6839      	ldr	r1, [r7, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	68ba      	ldr	r2, [r7, #8]
 80036a6:	9202      	str	r2, [sp, #8]
 80036a8:	9301      	str	r3, [sp, #4]
 80036aa:	2300      	movs	r3, #0
 80036ac:	9300      	str	r3, [sp, #0]
 80036ae:	2300      	movs	r3, #0
 80036b0:	460a      	mov	r2, r1
 80036b2:	4921      	ldr	r1, [pc, #132]	; (8003738 <vTaskStartScheduler+0xb4>)
 80036b4:	4821      	ldr	r0, [pc, #132]	; (800373c <vTaskStartScheduler+0xb8>)
 80036b6:	f7ff fe07 	bl	80032c8 <xTaskCreateStatic>
 80036ba:	4603      	mov	r3, r0
 80036bc:	4a20      	ldr	r2, [pc, #128]	; (8003740 <vTaskStartScheduler+0xbc>)
 80036be:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80036c0:	4b1f      	ldr	r3, [pc, #124]	; (8003740 <vTaskStartScheduler+0xbc>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d002      	beq.n	80036ce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80036c8:	2301      	movs	r3, #1
 80036ca:	617b      	str	r3, [r7, #20]
 80036cc:	e001      	b.n	80036d2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80036ce:	2300      	movs	r3, #0
 80036d0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d11b      	bne.n	8003710 <vTaskStartScheduler+0x8c>
	__asm volatile
 80036d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036dc:	f383 8811 	msr	BASEPRI, r3
 80036e0:	f3bf 8f6f 	isb	sy
 80036e4:	f3bf 8f4f 	dsb	sy
 80036e8:	613b      	str	r3, [r7, #16]
}
 80036ea:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80036ec:	4b15      	ldr	r3, [pc, #84]	; (8003744 <vTaskStartScheduler+0xc0>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	334c      	adds	r3, #76	; 0x4c
 80036f2:	4a15      	ldr	r2, [pc, #84]	; (8003748 <vTaskStartScheduler+0xc4>)
 80036f4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80036f6:	4b15      	ldr	r3, [pc, #84]	; (800374c <vTaskStartScheduler+0xc8>)
 80036f8:	f04f 32ff 	mov.w	r2, #4294967295
 80036fc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80036fe:	4b14      	ldr	r3, [pc, #80]	; (8003750 <vTaskStartScheduler+0xcc>)
 8003700:	2201      	movs	r2, #1
 8003702:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003704:	4b13      	ldr	r3, [pc, #76]	; (8003754 <vTaskStartScheduler+0xd0>)
 8003706:	2200      	movs	r2, #0
 8003708:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800370a:	f000 fe79 	bl	8004400 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800370e:	e00e      	b.n	800372e <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003716:	d10a      	bne.n	800372e <vTaskStartScheduler+0xaa>
	__asm volatile
 8003718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800371c:	f383 8811 	msr	BASEPRI, r3
 8003720:	f3bf 8f6f 	isb	sy
 8003724:	f3bf 8f4f 	dsb	sy
 8003728:	60fb      	str	r3, [r7, #12]
}
 800372a:	bf00      	nop
 800372c:	e7fe      	b.n	800372c <vTaskStartScheduler+0xa8>
}
 800372e:	bf00      	nop
 8003730:	3718      	adds	r7, #24
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	08005d9c 	.word	0x08005d9c
 800373c:	08003cf5 	.word	0x08003cf5
 8003740:	240004e8 	.word	0x240004e8
 8003744:	240003c4 	.word	0x240003c4
 8003748:	24000014 	.word	0x24000014
 800374c:	240004e4 	.word	0x240004e4
 8003750:	240004d0 	.word	0x240004d0
 8003754:	240004c8 	.word	0x240004c8

08003758 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800375c:	4b04      	ldr	r3, [pc, #16]	; (8003770 <vTaskSuspendAll+0x18>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	3301      	adds	r3, #1
 8003762:	4a03      	ldr	r2, [pc, #12]	; (8003770 <vTaskSuspendAll+0x18>)
 8003764:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003766:	bf00      	nop
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr
 8003770:	240004ec 	.word	0x240004ec

08003774 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800377a:	2300      	movs	r3, #0
 800377c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800377e:	2300      	movs	r3, #0
 8003780:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003782:	4b41      	ldr	r3, [pc, #260]	; (8003888 <xTaskResumeAll+0x114>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d10a      	bne.n	80037a0 <xTaskResumeAll+0x2c>
	__asm volatile
 800378a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800378e:	f383 8811 	msr	BASEPRI, r3
 8003792:	f3bf 8f6f 	isb	sy
 8003796:	f3bf 8f4f 	dsb	sy
 800379a:	603b      	str	r3, [r7, #0]
}
 800379c:	bf00      	nop
 800379e:	e7fe      	b.n	800379e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80037a0:	f000 fed0 	bl	8004544 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80037a4:	4b38      	ldr	r3, [pc, #224]	; (8003888 <xTaskResumeAll+0x114>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	3b01      	subs	r3, #1
 80037aa:	4a37      	ldr	r2, [pc, #220]	; (8003888 <xTaskResumeAll+0x114>)
 80037ac:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80037ae:	4b36      	ldr	r3, [pc, #216]	; (8003888 <xTaskResumeAll+0x114>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d161      	bne.n	800387a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80037b6:	4b35      	ldr	r3, [pc, #212]	; (800388c <xTaskResumeAll+0x118>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d05d      	beq.n	800387a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80037be:	e02e      	b.n	800381e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037c0:	4b33      	ldr	r3, [pc, #204]	; (8003890 <xTaskResumeAll+0x11c>)
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	3318      	adds	r3, #24
 80037cc:	4618      	mov	r0, r3
 80037ce:	f7ff f982 	bl	8002ad6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	3304      	adds	r3, #4
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7ff f97d 	bl	8002ad6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e0:	2201      	movs	r2, #1
 80037e2:	409a      	lsls	r2, r3
 80037e4:	4b2b      	ldr	r3, [pc, #172]	; (8003894 <xTaskResumeAll+0x120>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4313      	orrs	r3, r2
 80037ea:	4a2a      	ldr	r2, [pc, #168]	; (8003894 <xTaskResumeAll+0x120>)
 80037ec:	6013      	str	r3, [r2, #0]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037f2:	4613      	mov	r3, r2
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	4413      	add	r3, r2
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	4a27      	ldr	r2, [pc, #156]	; (8003898 <xTaskResumeAll+0x124>)
 80037fc:	441a      	add	r2, r3
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	3304      	adds	r3, #4
 8003802:	4619      	mov	r1, r3
 8003804:	4610      	mov	r0, r2
 8003806:	f7ff f909 	bl	8002a1c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800380e:	4b23      	ldr	r3, [pc, #140]	; (800389c <xTaskResumeAll+0x128>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003814:	429a      	cmp	r2, r3
 8003816:	d302      	bcc.n	800381e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003818:	4b21      	ldr	r3, [pc, #132]	; (80038a0 <xTaskResumeAll+0x12c>)
 800381a:	2201      	movs	r2, #1
 800381c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800381e:	4b1c      	ldr	r3, [pc, #112]	; (8003890 <xTaskResumeAll+0x11c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d1cc      	bne.n	80037c0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d001      	beq.n	8003830 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800382c:	f000 fb1c 	bl	8003e68 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003830:	4b1c      	ldr	r3, [pc, #112]	; (80038a4 <xTaskResumeAll+0x130>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d010      	beq.n	800385e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800383c:	f000 f836 	bl	80038ac <xTaskIncrementTick>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d002      	beq.n	800384c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003846:	4b16      	ldr	r3, [pc, #88]	; (80038a0 <xTaskResumeAll+0x12c>)
 8003848:	2201      	movs	r2, #1
 800384a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	3b01      	subs	r3, #1
 8003850:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1f1      	bne.n	800383c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8003858:	4b12      	ldr	r3, [pc, #72]	; (80038a4 <xTaskResumeAll+0x130>)
 800385a:	2200      	movs	r2, #0
 800385c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800385e:	4b10      	ldr	r3, [pc, #64]	; (80038a0 <xTaskResumeAll+0x12c>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d009      	beq.n	800387a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003866:	2301      	movs	r3, #1
 8003868:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800386a:	4b0f      	ldr	r3, [pc, #60]	; (80038a8 <xTaskResumeAll+0x134>)
 800386c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003870:	601a      	str	r2, [r3, #0]
 8003872:	f3bf 8f4f 	dsb	sy
 8003876:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800387a:	f000 fe93 	bl	80045a4 <vPortExitCritical>

	return xAlreadyYielded;
 800387e:	68bb      	ldr	r3, [r7, #8]
}
 8003880:	4618      	mov	r0, r3
 8003882:	3710      	adds	r7, #16
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	240004ec 	.word	0x240004ec
 800388c:	240004c4 	.word	0x240004c4
 8003890:	24000484 	.word	0x24000484
 8003894:	240004cc 	.word	0x240004cc
 8003898:	240003c8 	.word	0x240003c8
 800389c:	240003c4 	.word	0x240003c4
 80038a0:	240004d8 	.word	0x240004d8
 80038a4:	240004d4 	.word	0x240004d4
 80038a8:	e000ed04 	.word	0xe000ed04

080038ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b086      	sub	sp, #24
 80038b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80038b2:	2300      	movs	r3, #0
 80038b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038b6:	4b4e      	ldr	r3, [pc, #312]	; (80039f0 <xTaskIncrementTick+0x144>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	f040 808e 	bne.w	80039dc <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80038c0:	4b4c      	ldr	r3, [pc, #304]	; (80039f4 <xTaskIncrementTick+0x148>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	3301      	adds	r3, #1
 80038c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80038c8:	4a4a      	ldr	r2, [pc, #296]	; (80039f4 <xTaskIncrementTick+0x148>)
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d120      	bne.n	8003916 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80038d4:	4b48      	ldr	r3, [pc, #288]	; (80039f8 <xTaskIncrementTick+0x14c>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d00a      	beq.n	80038f4 <xTaskIncrementTick+0x48>
	__asm volatile
 80038de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038e2:	f383 8811 	msr	BASEPRI, r3
 80038e6:	f3bf 8f6f 	isb	sy
 80038ea:	f3bf 8f4f 	dsb	sy
 80038ee:	603b      	str	r3, [r7, #0]
}
 80038f0:	bf00      	nop
 80038f2:	e7fe      	b.n	80038f2 <xTaskIncrementTick+0x46>
 80038f4:	4b40      	ldr	r3, [pc, #256]	; (80039f8 <xTaskIncrementTick+0x14c>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	60fb      	str	r3, [r7, #12]
 80038fa:	4b40      	ldr	r3, [pc, #256]	; (80039fc <xTaskIncrementTick+0x150>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a3e      	ldr	r2, [pc, #248]	; (80039f8 <xTaskIncrementTick+0x14c>)
 8003900:	6013      	str	r3, [r2, #0]
 8003902:	4a3e      	ldr	r2, [pc, #248]	; (80039fc <xTaskIncrementTick+0x150>)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6013      	str	r3, [r2, #0]
 8003908:	4b3d      	ldr	r3, [pc, #244]	; (8003a00 <xTaskIncrementTick+0x154>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	3301      	adds	r3, #1
 800390e:	4a3c      	ldr	r2, [pc, #240]	; (8003a00 <xTaskIncrementTick+0x154>)
 8003910:	6013      	str	r3, [r2, #0]
 8003912:	f000 faa9 	bl	8003e68 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003916:	4b3b      	ldr	r3, [pc, #236]	; (8003a04 <xTaskIncrementTick+0x158>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	429a      	cmp	r2, r3
 800391e:	d348      	bcc.n	80039b2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003920:	4b35      	ldr	r3, [pc, #212]	; (80039f8 <xTaskIncrementTick+0x14c>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d104      	bne.n	8003934 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800392a:	4b36      	ldr	r3, [pc, #216]	; (8003a04 <xTaskIncrementTick+0x158>)
 800392c:	f04f 32ff 	mov.w	r2, #4294967295
 8003930:	601a      	str	r2, [r3, #0]
					break;
 8003932:	e03e      	b.n	80039b2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003934:	4b30      	ldr	r3, [pc, #192]	; (80039f8 <xTaskIncrementTick+0x14c>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003944:	693a      	ldr	r2, [r7, #16]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	429a      	cmp	r2, r3
 800394a:	d203      	bcs.n	8003954 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800394c:	4a2d      	ldr	r2, [pc, #180]	; (8003a04 <xTaskIncrementTick+0x158>)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003952:	e02e      	b.n	80039b2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	3304      	adds	r3, #4
 8003958:	4618      	mov	r0, r3
 800395a:	f7ff f8bc 	bl	8002ad6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003962:	2b00      	cmp	r3, #0
 8003964:	d004      	beq.n	8003970 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	3318      	adds	r3, #24
 800396a:	4618      	mov	r0, r3
 800396c:	f7ff f8b3 	bl	8002ad6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003974:	2201      	movs	r2, #1
 8003976:	409a      	lsls	r2, r3
 8003978:	4b23      	ldr	r3, [pc, #140]	; (8003a08 <xTaskIncrementTick+0x15c>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4313      	orrs	r3, r2
 800397e:	4a22      	ldr	r2, [pc, #136]	; (8003a08 <xTaskIncrementTick+0x15c>)
 8003980:	6013      	str	r3, [r2, #0]
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003986:	4613      	mov	r3, r2
 8003988:	009b      	lsls	r3, r3, #2
 800398a:	4413      	add	r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	4a1f      	ldr	r2, [pc, #124]	; (8003a0c <xTaskIncrementTick+0x160>)
 8003990:	441a      	add	r2, r3
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	3304      	adds	r3, #4
 8003996:	4619      	mov	r1, r3
 8003998:	4610      	mov	r0, r2
 800399a:	f7ff f83f 	bl	8002a1c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039a2:	4b1b      	ldr	r3, [pc, #108]	; (8003a10 <xTaskIncrementTick+0x164>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d3b9      	bcc.n	8003920 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80039ac:	2301      	movs	r3, #1
 80039ae:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80039b0:	e7b6      	b.n	8003920 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80039b2:	4b17      	ldr	r3, [pc, #92]	; (8003a10 <xTaskIncrementTick+0x164>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039b8:	4914      	ldr	r1, [pc, #80]	; (8003a0c <xTaskIncrementTick+0x160>)
 80039ba:	4613      	mov	r3, r2
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	4413      	add	r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	440b      	add	r3, r1
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d901      	bls.n	80039ce <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80039ca:	2301      	movs	r3, #1
 80039cc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80039ce:	4b11      	ldr	r3, [pc, #68]	; (8003a14 <xTaskIncrementTick+0x168>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d007      	beq.n	80039e6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80039d6:	2301      	movs	r3, #1
 80039d8:	617b      	str	r3, [r7, #20]
 80039da:	e004      	b.n	80039e6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80039dc:	4b0e      	ldr	r3, [pc, #56]	; (8003a18 <xTaskIncrementTick+0x16c>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	3301      	adds	r3, #1
 80039e2:	4a0d      	ldr	r2, [pc, #52]	; (8003a18 <xTaskIncrementTick+0x16c>)
 80039e4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80039e6:	697b      	ldr	r3, [r7, #20]
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3718      	adds	r7, #24
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	240004ec 	.word	0x240004ec
 80039f4:	240004c8 	.word	0x240004c8
 80039f8:	2400047c 	.word	0x2400047c
 80039fc:	24000480 	.word	0x24000480
 8003a00:	240004dc 	.word	0x240004dc
 8003a04:	240004e4 	.word	0x240004e4
 8003a08:	240004cc 	.word	0x240004cc
 8003a0c:	240003c8 	.word	0x240003c8
 8003a10:	240003c4 	.word	0x240003c4
 8003a14:	240004d8 	.word	0x240004d8
 8003a18:	240004d4 	.word	0x240004d4

08003a1c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b087      	sub	sp, #28
 8003a20:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003a22:	4b29      	ldr	r3, [pc, #164]	; (8003ac8 <vTaskSwitchContext+0xac>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d003      	beq.n	8003a32 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003a2a:	4b28      	ldr	r3, [pc, #160]	; (8003acc <vTaskSwitchContext+0xb0>)
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003a30:	e044      	b.n	8003abc <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8003a32:	4b26      	ldr	r3, [pc, #152]	; (8003acc <vTaskSwitchContext+0xb0>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a38:	4b25      	ldr	r3, [pc, #148]	; (8003ad0 <vTaskSwitchContext+0xb4>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	fab3 f383 	clz	r3, r3
 8003a44:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003a46:	7afb      	ldrb	r3, [r7, #11]
 8003a48:	f1c3 031f 	rsb	r3, r3, #31
 8003a4c:	617b      	str	r3, [r7, #20]
 8003a4e:	4921      	ldr	r1, [pc, #132]	; (8003ad4 <vTaskSwitchContext+0xb8>)
 8003a50:	697a      	ldr	r2, [r7, #20]
 8003a52:	4613      	mov	r3, r2
 8003a54:	009b      	lsls	r3, r3, #2
 8003a56:	4413      	add	r3, r2
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	440b      	add	r3, r1
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d10a      	bne.n	8003a78 <vTaskSwitchContext+0x5c>
	__asm volatile
 8003a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a66:	f383 8811 	msr	BASEPRI, r3
 8003a6a:	f3bf 8f6f 	isb	sy
 8003a6e:	f3bf 8f4f 	dsb	sy
 8003a72:	607b      	str	r3, [r7, #4]
}
 8003a74:	bf00      	nop
 8003a76:	e7fe      	b.n	8003a76 <vTaskSwitchContext+0x5a>
 8003a78:	697a      	ldr	r2, [r7, #20]
 8003a7a:	4613      	mov	r3, r2
 8003a7c:	009b      	lsls	r3, r3, #2
 8003a7e:	4413      	add	r3, r2
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	4a14      	ldr	r2, [pc, #80]	; (8003ad4 <vTaskSwitchContext+0xb8>)
 8003a84:	4413      	add	r3, r2
 8003a86:	613b      	str	r3, [r7, #16]
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	685a      	ldr	r2, [r3, #4]
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	605a      	str	r2, [r3, #4]
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	685a      	ldr	r2, [r3, #4]
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	3308      	adds	r3, #8
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d104      	bne.n	8003aa8 <vTaskSwitchContext+0x8c>
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	685a      	ldr	r2, [r3, #4]
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	605a      	str	r2, [r3, #4]
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	4a0a      	ldr	r2, [pc, #40]	; (8003ad8 <vTaskSwitchContext+0xbc>)
 8003ab0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003ab2:	4b09      	ldr	r3, [pc, #36]	; (8003ad8 <vTaskSwitchContext+0xbc>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	334c      	adds	r3, #76	; 0x4c
 8003ab8:	4a08      	ldr	r2, [pc, #32]	; (8003adc <vTaskSwitchContext+0xc0>)
 8003aba:	6013      	str	r3, [r2, #0]
}
 8003abc:	bf00      	nop
 8003abe:	371c      	adds	r7, #28
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr
 8003ac8:	240004ec 	.word	0x240004ec
 8003acc:	240004d8 	.word	0x240004d8
 8003ad0:	240004cc 	.word	0x240004cc
 8003ad4:	240003c8 	.word	0x240003c8
 8003ad8:	240003c4 	.word	0x240003c4
 8003adc:	24000014 	.word	0x24000014

08003ae0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d10a      	bne.n	8003b06 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003af4:	f383 8811 	msr	BASEPRI, r3
 8003af8:	f3bf 8f6f 	isb	sy
 8003afc:	f3bf 8f4f 	dsb	sy
 8003b00:	60fb      	str	r3, [r7, #12]
}
 8003b02:	bf00      	nop
 8003b04:	e7fe      	b.n	8003b04 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b06:	4b07      	ldr	r3, [pc, #28]	; (8003b24 <vTaskPlaceOnEventList+0x44>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	3318      	adds	r3, #24
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f7fe ffa8 	bl	8002a64 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003b14:	2101      	movs	r1, #1
 8003b16:	6838      	ldr	r0, [r7, #0]
 8003b18:	f000 fb82 	bl	8004220 <prvAddCurrentTaskToDelayedList>
}
 8003b1c:	bf00      	nop
 8003b1e:	3710      	adds	r7, #16
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	240003c4 	.word	0x240003c4

08003b28 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b086      	sub	sp, #24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d10a      	bne.n	8003b54 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b42:	f383 8811 	msr	BASEPRI, r3
 8003b46:	f3bf 8f6f 	isb	sy
 8003b4a:	f3bf 8f4f 	dsb	sy
 8003b4e:	60fb      	str	r3, [r7, #12]
}
 8003b50:	bf00      	nop
 8003b52:	e7fe      	b.n	8003b52 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	3318      	adds	r3, #24
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f7fe ffbc 	bl	8002ad6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b5e:	4b1d      	ldr	r3, [pc, #116]	; (8003bd4 <xTaskRemoveFromEventList+0xac>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d11c      	bne.n	8003ba0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	3304      	adds	r3, #4
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f7fe ffb3 	bl	8002ad6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b74:	2201      	movs	r2, #1
 8003b76:	409a      	lsls	r2, r3
 8003b78:	4b17      	ldr	r3, [pc, #92]	; (8003bd8 <xTaskRemoveFromEventList+0xb0>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	4a16      	ldr	r2, [pc, #88]	; (8003bd8 <xTaskRemoveFromEventList+0xb0>)
 8003b80:	6013      	str	r3, [r2, #0]
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b86:	4613      	mov	r3, r2
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	4413      	add	r3, r2
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	4a13      	ldr	r2, [pc, #76]	; (8003bdc <xTaskRemoveFromEventList+0xb4>)
 8003b90:	441a      	add	r2, r3
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	3304      	adds	r3, #4
 8003b96:	4619      	mov	r1, r3
 8003b98:	4610      	mov	r0, r2
 8003b9a:	f7fe ff3f 	bl	8002a1c <vListInsertEnd>
 8003b9e:	e005      	b.n	8003bac <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	3318      	adds	r3, #24
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	480e      	ldr	r0, [pc, #56]	; (8003be0 <xTaskRemoveFromEventList+0xb8>)
 8003ba8:	f7fe ff38 	bl	8002a1c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bb0:	4b0c      	ldr	r3, [pc, #48]	; (8003be4 <xTaskRemoveFromEventList+0xbc>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d905      	bls.n	8003bc6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003bbe:	4b0a      	ldr	r3, [pc, #40]	; (8003be8 <xTaskRemoveFromEventList+0xc0>)
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	601a      	str	r2, [r3, #0]
 8003bc4:	e001      	b.n	8003bca <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003bca:	697b      	ldr	r3, [r7, #20]
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3718      	adds	r7, #24
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	240004ec 	.word	0x240004ec
 8003bd8:	240004cc 	.word	0x240004cc
 8003bdc:	240003c8 	.word	0x240003c8
 8003be0:	24000484 	.word	0x24000484
 8003be4:	240003c4 	.word	0x240003c4
 8003be8:	240004d8 	.word	0x240004d8

08003bec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003bec:	b480      	push	{r7}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003bf4:	4b06      	ldr	r3, [pc, #24]	; (8003c10 <vTaskInternalSetTimeOutState+0x24>)
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003bfc:	4b05      	ldr	r3, [pc, #20]	; (8003c14 <vTaskInternalSetTimeOutState+0x28>)
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	605a      	str	r2, [r3, #4]
}
 8003c04:	bf00      	nop
 8003c06:	370c      	adds	r7, #12
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr
 8003c10:	240004dc 	.word	0x240004dc
 8003c14:	240004c8 	.word	0x240004c8

08003c18 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b088      	sub	sp, #32
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
 8003c20:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d10a      	bne.n	8003c3e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c2c:	f383 8811 	msr	BASEPRI, r3
 8003c30:	f3bf 8f6f 	isb	sy
 8003c34:	f3bf 8f4f 	dsb	sy
 8003c38:	613b      	str	r3, [r7, #16]
}
 8003c3a:	bf00      	nop
 8003c3c:	e7fe      	b.n	8003c3c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d10a      	bne.n	8003c5a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c48:	f383 8811 	msr	BASEPRI, r3
 8003c4c:	f3bf 8f6f 	isb	sy
 8003c50:	f3bf 8f4f 	dsb	sy
 8003c54:	60fb      	str	r3, [r7, #12]
}
 8003c56:	bf00      	nop
 8003c58:	e7fe      	b.n	8003c58 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003c5a:	f000 fc73 	bl	8004544 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003c5e:	4b1d      	ldr	r3, [pc, #116]	; (8003cd4 <xTaskCheckForTimeOut+0xbc>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	69ba      	ldr	r2, [r7, #24]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c76:	d102      	bne.n	8003c7e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	61fb      	str	r3, [r7, #28]
 8003c7c:	e023      	b.n	8003cc6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	4b15      	ldr	r3, [pc, #84]	; (8003cd8 <xTaskCheckForTimeOut+0xc0>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d007      	beq.n	8003c9a <xTaskCheckForTimeOut+0x82>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	69ba      	ldr	r2, [r7, #24]
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d302      	bcc.n	8003c9a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003c94:	2301      	movs	r3, #1
 8003c96:	61fb      	str	r3, [r7, #28]
 8003c98:	e015      	b.n	8003cc6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d20b      	bcs.n	8003cbc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	1ad2      	subs	r2, r2, r3
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f7ff ff9b 	bl	8003bec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	61fb      	str	r3, [r7, #28]
 8003cba:	e004      	b.n	8003cc6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003cc6:	f000 fc6d 	bl	80045a4 <vPortExitCritical>

	return xReturn;
 8003cca:	69fb      	ldr	r3, [r7, #28]
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3720      	adds	r7, #32
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	240004c8 	.word	0x240004c8
 8003cd8:	240004dc 	.word	0x240004dc

08003cdc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003cdc:	b480      	push	{r7}
 8003cde:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003ce0:	4b03      	ldr	r3, [pc, #12]	; (8003cf0 <vTaskMissedYield+0x14>)
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	601a      	str	r2, [r3, #0]
}
 8003ce6:	bf00      	nop
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr
 8003cf0:	240004d8 	.word	0x240004d8

08003cf4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003cfc:	f000 f852 	bl	8003da4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003d00:	4b06      	ldr	r3, [pc, #24]	; (8003d1c <prvIdleTask+0x28>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d9f9      	bls.n	8003cfc <prvIdleTask+0x8>
			{
				taskYIELD();
 8003d08:	4b05      	ldr	r3, [pc, #20]	; (8003d20 <prvIdleTask+0x2c>)
 8003d0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d0e:	601a      	str	r2, [r3, #0]
 8003d10:	f3bf 8f4f 	dsb	sy
 8003d14:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003d18:	e7f0      	b.n	8003cfc <prvIdleTask+0x8>
 8003d1a:	bf00      	nop
 8003d1c:	240003c8 	.word	0x240003c8
 8003d20:	e000ed04 	.word	0xe000ed04

08003d24 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b082      	sub	sp, #8
 8003d28:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	607b      	str	r3, [r7, #4]
 8003d2e:	e00c      	b.n	8003d4a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	4613      	mov	r3, r2
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	4413      	add	r3, r2
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	4a12      	ldr	r2, [pc, #72]	; (8003d84 <prvInitialiseTaskLists+0x60>)
 8003d3c:	4413      	add	r3, r2
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f7fe fe3f 	bl	80029c2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	3301      	adds	r3, #1
 8003d48:	607b      	str	r3, [r7, #4]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2b06      	cmp	r3, #6
 8003d4e:	d9ef      	bls.n	8003d30 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003d50:	480d      	ldr	r0, [pc, #52]	; (8003d88 <prvInitialiseTaskLists+0x64>)
 8003d52:	f7fe fe36 	bl	80029c2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003d56:	480d      	ldr	r0, [pc, #52]	; (8003d8c <prvInitialiseTaskLists+0x68>)
 8003d58:	f7fe fe33 	bl	80029c2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003d5c:	480c      	ldr	r0, [pc, #48]	; (8003d90 <prvInitialiseTaskLists+0x6c>)
 8003d5e:	f7fe fe30 	bl	80029c2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003d62:	480c      	ldr	r0, [pc, #48]	; (8003d94 <prvInitialiseTaskLists+0x70>)
 8003d64:	f7fe fe2d 	bl	80029c2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003d68:	480b      	ldr	r0, [pc, #44]	; (8003d98 <prvInitialiseTaskLists+0x74>)
 8003d6a:	f7fe fe2a 	bl	80029c2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003d6e:	4b0b      	ldr	r3, [pc, #44]	; (8003d9c <prvInitialiseTaskLists+0x78>)
 8003d70:	4a05      	ldr	r2, [pc, #20]	; (8003d88 <prvInitialiseTaskLists+0x64>)
 8003d72:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003d74:	4b0a      	ldr	r3, [pc, #40]	; (8003da0 <prvInitialiseTaskLists+0x7c>)
 8003d76:	4a05      	ldr	r2, [pc, #20]	; (8003d8c <prvInitialiseTaskLists+0x68>)
 8003d78:	601a      	str	r2, [r3, #0]
}
 8003d7a:	bf00      	nop
 8003d7c:	3708      	adds	r7, #8
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	240003c8 	.word	0x240003c8
 8003d88:	24000454 	.word	0x24000454
 8003d8c:	24000468 	.word	0x24000468
 8003d90:	24000484 	.word	0x24000484
 8003d94:	24000498 	.word	0x24000498
 8003d98:	240004b0 	.word	0x240004b0
 8003d9c:	2400047c 	.word	0x2400047c
 8003da0:	24000480 	.word	0x24000480

08003da4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b082      	sub	sp, #8
 8003da8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003daa:	e019      	b.n	8003de0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003dac:	f000 fbca 	bl	8004544 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003db0:	4b10      	ldr	r3, [pc, #64]	; (8003df4 <prvCheckTasksWaitingTermination+0x50>)
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	3304      	adds	r3, #4
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7fe fe8a 	bl	8002ad6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003dc2:	4b0d      	ldr	r3, [pc, #52]	; (8003df8 <prvCheckTasksWaitingTermination+0x54>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	4a0b      	ldr	r2, [pc, #44]	; (8003df8 <prvCheckTasksWaitingTermination+0x54>)
 8003dca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003dcc:	4b0b      	ldr	r3, [pc, #44]	; (8003dfc <prvCheckTasksWaitingTermination+0x58>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	3b01      	subs	r3, #1
 8003dd2:	4a0a      	ldr	r2, [pc, #40]	; (8003dfc <prvCheckTasksWaitingTermination+0x58>)
 8003dd4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003dd6:	f000 fbe5 	bl	80045a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f000 f810 	bl	8003e00 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003de0:	4b06      	ldr	r3, [pc, #24]	; (8003dfc <prvCheckTasksWaitingTermination+0x58>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d1e1      	bne.n	8003dac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003de8:	bf00      	nop
 8003dea:	bf00      	nop
 8003dec:	3708      	adds	r7, #8
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	24000498 	.word	0x24000498
 8003df8:	240004c4 	.word	0x240004c4
 8003dfc:	240004ac 	.word	0x240004ac

08003e00 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	334c      	adds	r3, #76	; 0x4c
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f001 f91f 	bl	8005050 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d108      	bne.n	8003e2e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e20:	4618      	mov	r0, r3
 8003e22:	f000 fd3d 	bl	80048a0 <vPortFree>
				vPortFree( pxTCB );
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f000 fd3a 	bl	80048a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003e2c:	e018      	b.n	8003e60 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d103      	bne.n	8003e40 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8003e38:	6878      	ldr	r0, [r7, #4]
 8003e3a:	f000 fd31 	bl	80048a0 <vPortFree>
	}
 8003e3e:	e00f      	b.n	8003e60 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d00a      	beq.n	8003e60 <prvDeleteTCB+0x60>
	__asm volatile
 8003e4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e4e:	f383 8811 	msr	BASEPRI, r3
 8003e52:	f3bf 8f6f 	isb	sy
 8003e56:	f3bf 8f4f 	dsb	sy
 8003e5a:	60fb      	str	r3, [r7, #12]
}
 8003e5c:	bf00      	nop
 8003e5e:	e7fe      	b.n	8003e5e <prvDeleteTCB+0x5e>
	}
 8003e60:	bf00      	nop
 8003e62:	3710      	adds	r7, #16
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e6e:	4b0c      	ldr	r3, [pc, #48]	; (8003ea0 <prvResetNextTaskUnblockTime+0x38>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d104      	bne.n	8003e82 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003e78:	4b0a      	ldr	r3, [pc, #40]	; (8003ea4 <prvResetNextTaskUnblockTime+0x3c>)
 8003e7a:	f04f 32ff 	mov.w	r2, #4294967295
 8003e7e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003e80:	e008      	b.n	8003e94 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e82:	4b07      	ldr	r3, [pc, #28]	; (8003ea0 <prvResetNextTaskUnblockTime+0x38>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	68db      	ldr	r3, [r3, #12]
 8003e8a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	4a04      	ldr	r2, [pc, #16]	; (8003ea4 <prvResetNextTaskUnblockTime+0x3c>)
 8003e92:	6013      	str	r3, [r2, #0]
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr
 8003ea0:	2400047c 	.word	0x2400047c
 8003ea4:	240004e4 	.word	0x240004e4

08003ea8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003eae:	4b0b      	ldr	r3, [pc, #44]	; (8003edc <xTaskGetSchedulerState+0x34>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d102      	bne.n	8003ebc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	607b      	str	r3, [r7, #4]
 8003eba:	e008      	b.n	8003ece <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ebc:	4b08      	ldr	r3, [pc, #32]	; (8003ee0 <xTaskGetSchedulerState+0x38>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d102      	bne.n	8003eca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003ec4:	2302      	movs	r3, #2
 8003ec6:	607b      	str	r3, [r7, #4]
 8003ec8:	e001      	b.n	8003ece <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003ece:	687b      	ldr	r3, [r7, #4]
	}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr
 8003edc:	240004d0 	.word	0x240004d0
 8003ee0:	240004ec 	.word	0x240004ec

08003ee4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b084      	sub	sp, #16
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d05e      	beq.n	8003fb8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003efe:	4b31      	ldr	r3, [pc, #196]	; (8003fc4 <xTaskPriorityInherit+0xe0>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d24e      	bcs.n	8003fa6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	699b      	ldr	r3, [r3, #24]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	db06      	blt.n	8003f1e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f10:	4b2c      	ldr	r3, [pc, #176]	; (8003fc4 <xTaskPriorityInherit+0xe0>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f16:	f1c3 0207 	rsb	r2, r3, #7
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	6959      	ldr	r1, [r3, #20]
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f26:	4613      	mov	r3, r2
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	4413      	add	r3, r2
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	4a26      	ldr	r2, [pc, #152]	; (8003fc8 <xTaskPriorityInherit+0xe4>)
 8003f30:	4413      	add	r3, r2
 8003f32:	4299      	cmp	r1, r3
 8003f34:	d12f      	bne.n	8003f96 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	3304      	adds	r3, #4
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f7fe fdcb 	bl	8002ad6 <uxListRemove>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d10a      	bne.n	8003f5c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f50:	43da      	mvns	r2, r3
 8003f52:	4b1e      	ldr	r3, [pc, #120]	; (8003fcc <xTaskPriorityInherit+0xe8>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4013      	ands	r3, r2
 8003f58:	4a1c      	ldr	r2, [pc, #112]	; (8003fcc <xTaskPriorityInherit+0xe8>)
 8003f5a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003f5c:	4b19      	ldr	r3, [pc, #100]	; (8003fc4 <xTaskPriorityInherit+0xe0>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	409a      	lsls	r2, r3
 8003f6e:	4b17      	ldr	r3, [pc, #92]	; (8003fcc <xTaskPriorityInherit+0xe8>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	4a15      	ldr	r2, [pc, #84]	; (8003fcc <xTaskPriorityInherit+0xe8>)
 8003f76:	6013      	str	r3, [r2, #0]
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	4413      	add	r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	4a10      	ldr	r2, [pc, #64]	; (8003fc8 <xTaskPriorityInherit+0xe4>)
 8003f86:	441a      	add	r2, r3
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	3304      	adds	r3, #4
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	4610      	mov	r0, r2
 8003f90:	f7fe fd44 	bl	8002a1c <vListInsertEnd>
 8003f94:	e004      	b.n	8003fa0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003f96:	4b0b      	ldr	r3, [pc, #44]	; (8003fc4 <xTaskPriorityInherit+0xe0>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	60fb      	str	r3, [r7, #12]
 8003fa4:	e008      	b.n	8003fb8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003faa:	4b06      	ldr	r3, [pc, #24]	; (8003fc4 <xTaskPriorityInherit+0xe0>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d201      	bcs.n	8003fb8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
	}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	240003c4 	.word	0x240003c4
 8003fc8:	240003c8 	.word	0x240003c8
 8003fcc:	240004cc 	.word	0x240004cc

08003fd0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d06e      	beq.n	80040c4 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003fe6:	4b3a      	ldr	r3, [pc, #232]	; (80040d0 <xTaskPriorityDisinherit+0x100>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	693a      	ldr	r2, [r7, #16]
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d00a      	beq.n	8004006 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8003ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ff4:	f383 8811 	msr	BASEPRI, r3
 8003ff8:	f3bf 8f6f 	isb	sy
 8003ffc:	f3bf 8f4f 	dsb	sy
 8004000:	60fb      	str	r3, [r7, #12]
}
 8004002:	bf00      	nop
 8004004:	e7fe      	b.n	8004004 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800400a:	2b00      	cmp	r3, #0
 800400c:	d10a      	bne.n	8004024 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800400e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004012:	f383 8811 	msr	BASEPRI, r3
 8004016:	f3bf 8f6f 	isb	sy
 800401a:	f3bf 8f4f 	dsb	sy
 800401e:	60bb      	str	r3, [r7, #8]
}
 8004020:	bf00      	nop
 8004022:	e7fe      	b.n	8004022 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004028:	1e5a      	subs	r2, r3, #1
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004036:	429a      	cmp	r2, r3
 8004038:	d044      	beq.n	80040c4 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800403e:	2b00      	cmp	r3, #0
 8004040:	d140      	bne.n	80040c4 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	3304      	adds	r3, #4
 8004046:	4618      	mov	r0, r3
 8004048:	f7fe fd45 	bl	8002ad6 <uxListRemove>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d115      	bne.n	800407e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004056:	491f      	ldr	r1, [pc, #124]	; (80040d4 <xTaskPriorityDisinherit+0x104>)
 8004058:	4613      	mov	r3, r2
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	4413      	add	r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	440b      	add	r3, r1
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d10a      	bne.n	800407e <xTaskPriorityDisinherit+0xae>
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800406c:	2201      	movs	r2, #1
 800406e:	fa02 f303 	lsl.w	r3, r2, r3
 8004072:	43da      	mvns	r2, r3
 8004074:	4b18      	ldr	r3, [pc, #96]	; (80040d8 <xTaskPriorityDisinherit+0x108>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4013      	ands	r3, r2
 800407a:	4a17      	ldr	r2, [pc, #92]	; (80040d8 <xTaskPriorityDisinherit+0x108>)
 800407c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800408a:	f1c3 0207 	rsb	r2, r3, #7
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004096:	2201      	movs	r2, #1
 8004098:	409a      	lsls	r2, r3
 800409a:	4b0f      	ldr	r3, [pc, #60]	; (80040d8 <xTaskPriorityDisinherit+0x108>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4313      	orrs	r3, r2
 80040a0:	4a0d      	ldr	r2, [pc, #52]	; (80040d8 <xTaskPriorityDisinherit+0x108>)
 80040a2:	6013      	str	r3, [r2, #0]
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040a8:	4613      	mov	r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	4413      	add	r3, r2
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	4a08      	ldr	r2, [pc, #32]	; (80040d4 <xTaskPriorityDisinherit+0x104>)
 80040b2:	441a      	add	r2, r3
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	3304      	adds	r3, #4
 80040b8:	4619      	mov	r1, r3
 80040ba:	4610      	mov	r0, r2
 80040bc:	f7fe fcae 	bl	8002a1c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80040c0:	2301      	movs	r3, #1
 80040c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80040c4:	697b      	ldr	r3, [r7, #20]
	}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3718      	adds	r7, #24
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	240003c4 	.word	0x240003c4
 80040d4:	240003c8 	.word	0x240003c8
 80040d8:	240004cc 	.word	0x240004cc

080040dc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b088      	sub	sp, #32
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80040ea:	2301      	movs	r3, #1
 80040ec:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d077      	beq.n	80041e4 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d10a      	bne.n	8004112 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80040fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004100:	f383 8811 	msr	BASEPRI, r3
 8004104:	f3bf 8f6f 	isb	sy
 8004108:	f3bf 8f4f 	dsb	sy
 800410c:	60fb      	str	r3, [r7, #12]
}
 800410e:	bf00      	nop
 8004110:	e7fe      	b.n	8004110 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004116:	683a      	ldr	r2, [r7, #0]
 8004118:	429a      	cmp	r2, r3
 800411a:	d902      	bls.n	8004122 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	61fb      	str	r3, [r7, #28]
 8004120:	e002      	b.n	8004128 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004126:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004128:	69bb      	ldr	r3, [r7, #24]
 800412a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800412c:	69fa      	ldr	r2, [r7, #28]
 800412e:	429a      	cmp	r2, r3
 8004130:	d058      	beq.n	80041e4 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004132:	69bb      	ldr	r3, [r7, #24]
 8004134:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004136:	697a      	ldr	r2, [r7, #20]
 8004138:	429a      	cmp	r2, r3
 800413a:	d153      	bne.n	80041e4 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800413c:	4b2b      	ldr	r3, [pc, #172]	; (80041ec <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	69ba      	ldr	r2, [r7, #24]
 8004142:	429a      	cmp	r2, r3
 8004144:	d10a      	bne.n	800415c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8004146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800414a:	f383 8811 	msr	BASEPRI, r3
 800414e:	f3bf 8f6f 	isb	sy
 8004152:	f3bf 8f4f 	dsb	sy
 8004156:	60bb      	str	r3, [r7, #8]
}
 8004158:	bf00      	nop
 800415a:	e7fe      	b.n	800415a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800415c:	69bb      	ldr	r3, [r7, #24]
 800415e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004160:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	69fa      	ldr	r2, [r7, #28]
 8004166:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	699b      	ldr	r3, [r3, #24]
 800416c:	2b00      	cmp	r3, #0
 800416e:	db04      	blt.n	800417a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004170:	69fb      	ldr	r3, [r7, #28]
 8004172:	f1c3 0207 	rsb	r2, r3, #7
 8004176:	69bb      	ldr	r3, [r7, #24]
 8004178:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800417a:	69bb      	ldr	r3, [r7, #24]
 800417c:	6959      	ldr	r1, [r3, #20]
 800417e:	693a      	ldr	r2, [r7, #16]
 8004180:	4613      	mov	r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	4413      	add	r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	4a19      	ldr	r2, [pc, #100]	; (80041f0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800418a:	4413      	add	r3, r2
 800418c:	4299      	cmp	r1, r3
 800418e:	d129      	bne.n	80041e4 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004190:	69bb      	ldr	r3, [r7, #24]
 8004192:	3304      	adds	r3, #4
 8004194:	4618      	mov	r0, r3
 8004196:	f7fe fc9e 	bl	8002ad6 <uxListRemove>
 800419a:	4603      	mov	r3, r0
 800419c:	2b00      	cmp	r3, #0
 800419e:	d10a      	bne.n	80041b6 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80041a0:	69bb      	ldr	r3, [r7, #24]
 80041a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a4:	2201      	movs	r2, #1
 80041a6:	fa02 f303 	lsl.w	r3, r2, r3
 80041aa:	43da      	mvns	r2, r3
 80041ac:	4b11      	ldr	r3, [pc, #68]	; (80041f4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4013      	ands	r3, r2
 80041b2:	4a10      	ldr	r2, [pc, #64]	; (80041f4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80041b4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ba:	2201      	movs	r2, #1
 80041bc:	409a      	lsls	r2, r3
 80041be:	4b0d      	ldr	r3, [pc, #52]	; (80041f4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	4a0b      	ldr	r2, [pc, #44]	; (80041f4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80041c6:	6013      	str	r3, [r2, #0]
 80041c8:	69bb      	ldr	r3, [r7, #24]
 80041ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041cc:	4613      	mov	r3, r2
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	4413      	add	r3, r2
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	4a06      	ldr	r2, [pc, #24]	; (80041f0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80041d6:	441a      	add	r2, r3
 80041d8:	69bb      	ldr	r3, [r7, #24]
 80041da:	3304      	adds	r3, #4
 80041dc:	4619      	mov	r1, r3
 80041de:	4610      	mov	r0, r2
 80041e0:	f7fe fc1c 	bl	8002a1c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80041e4:	bf00      	nop
 80041e6:	3720      	adds	r7, #32
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	240003c4 	.word	0x240003c4
 80041f0:	240003c8 	.word	0x240003c8
 80041f4:	240004cc 	.word	0x240004cc

080041f8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80041f8:	b480      	push	{r7}
 80041fa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80041fc:	4b07      	ldr	r3, [pc, #28]	; (800421c <pvTaskIncrementMutexHeldCount+0x24>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d004      	beq.n	800420e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004204:	4b05      	ldr	r3, [pc, #20]	; (800421c <pvTaskIncrementMutexHeldCount+0x24>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800420a:	3201      	adds	r2, #1
 800420c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800420e:	4b03      	ldr	r3, [pc, #12]	; (800421c <pvTaskIncrementMutexHeldCount+0x24>)
 8004210:	681b      	ldr	r3, [r3, #0]
	}
 8004212:	4618      	mov	r0, r3
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr
 800421c:	240003c4 	.word	0x240003c4

08004220 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800422a:	4b29      	ldr	r3, [pc, #164]	; (80042d0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004230:	4b28      	ldr	r3, [pc, #160]	; (80042d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	3304      	adds	r3, #4
 8004236:	4618      	mov	r0, r3
 8004238:	f7fe fc4d 	bl	8002ad6 <uxListRemove>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d10b      	bne.n	800425a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004242:	4b24      	ldr	r3, [pc, #144]	; (80042d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004248:	2201      	movs	r2, #1
 800424a:	fa02 f303 	lsl.w	r3, r2, r3
 800424e:	43da      	mvns	r2, r3
 8004250:	4b21      	ldr	r3, [pc, #132]	; (80042d8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4013      	ands	r3, r2
 8004256:	4a20      	ldr	r2, [pc, #128]	; (80042d8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004258:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004260:	d10a      	bne.n	8004278 <prvAddCurrentTaskToDelayedList+0x58>
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d007      	beq.n	8004278 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004268:	4b1a      	ldr	r3, [pc, #104]	; (80042d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	3304      	adds	r3, #4
 800426e:	4619      	mov	r1, r3
 8004270:	481a      	ldr	r0, [pc, #104]	; (80042dc <prvAddCurrentTaskToDelayedList+0xbc>)
 8004272:	f7fe fbd3 	bl	8002a1c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004276:	e026      	b.n	80042c6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004278:	68fa      	ldr	r2, [r7, #12]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4413      	add	r3, r2
 800427e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004280:	4b14      	ldr	r3, [pc, #80]	; (80042d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68ba      	ldr	r2, [r7, #8]
 8004286:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004288:	68ba      	ldr	r2, [r7, #8]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	429a      	cmp	r2, r3
 800428e:	d209      	bcs.n	80042a4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004290:	4b13      	ldr	r3, [pc, #76]	; (80042e0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	4b0f      	ldr	r3, [pc, #60]	; (80042d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	3304      	adds	r3, #4
 800429a:	4619      	mov	r1, r3
 800429c:	4610      	mov	r0, r2
 800429e:	f7fe fbe1 	bl	8002a64 <vListInsert>
}
 80042a2:	e010      	b.n	80042c6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042a4:	4b0f      	ldr	r3, [pc, #60]	; (80042e4 <prvAddCurrentTaskToDelayedList+0xc4>)
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	4b0a      	ldr	r3, [pc, #40]	; (80042d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	3304      	adds	r3, #4
 80042ae:	4619      	mov	r1, r3
 80042b0:	4610      	mov	r0, r2
 80042b2:	f7fe fbd7 	bl	8002a64 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80042b6:	4b0c      	ldr	r3, [pc, #48]	; (80042e8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68ba      	ldr	r2, [r7, #8]
 80042bc:	429a      	cmp	r2, r3
 80042be:	d202      	bcs.n	80042c6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80042c0:	4a09      	ldr	r2, [pc, #36]	; (80042e8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	6013      	str	r3, [r2, #0]
}
 80042c6:	bf00      	nop
 80042c8:	3710      	adds	r7, #16
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	240004c8 	.word	0x240004c8
 80042d4:	240003c4 	.word	0x240003c4
 80042d8:	240004cc 	.word	0x240004cc
 80042dc:	240004b0 	.word	0x240004b0
 80042e0:	24000480 	.word	0x24000480
 80042e4:	2400047c 	.word	0x2400047c
 80042e8:	240004e4 	.word	0x240004e4

080042ec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80042ec:	b480      	push	{r7}
 80042ee:	b085      	sub	sp, #20
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	60b9      	str	r1, [r7, #8]
 80042f6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	3b04      	subs	r3, #4
 80042fc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004304:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	3b04      	subs	r3, #4
 800430a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	f023 0201 	bic.w	r2, r3, #1
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	3b04      	subs	r3, #4
 800431a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800431c:	4a0c      	ldr	r2, [pc, #48]	; (8004350 <pxPortInitialiseStack+0x64>)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	3b14      	subs	r3, #20
 8004326:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	3b04      	subs	r3, #4
 8004332:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f06f 0202 	mvn.w	r2, #2
 800433a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	3b20      	subs	r3, #32
 8004340:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004342:	68fb      	ldr	r3, [r7, #12]
}
 8004344:	4618      	mov	r0, r3
 8004346:	3714      	adds	r7, #20
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr
 8004350:	08004355 	.word	0x08004355

08004354 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004354:	b480      	push	{r7}
 8004356:	b085      	sub	sp, #20
 8004358:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800435a:	2300      	movs	r3, #0
 800435c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800435e:	4b12      	ldr	r3, [pc, #72]	; (80043a8 <prvTaskExitError+0x54>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004366:	d00a      	beq.n	800437e <prvTaskExitError+0x2a>
	__asm volatile
 8004368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800436c:	f383 8811 	msr	BASEPRI, r3
 8004370:	f3bf 8f6f 	isb	sy
 8004374:	f3bf 8f4f 	dsb	sy
 8004378:	60fb      	str	r3, [r7, #12]
}
 800437a:	bf00      	nop
 800437c:	e7fe      	b.n	800437c <prvTaskExitError+0x28>
	__asm volatile
 800437e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004382:	f383 8811 	msr	BASEPRI, r3
 8004386:	f3bf 8f6f 	isb	sy
 800438a:	f3bf 8f4f 	dsb	sy
 800438e:	60bb      	str	r3, [r7, #8]
}
 8004390:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004392:	bf00      	nop
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d0fc      	beq.n	8004394 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800439a:	bf00      	nop
 800439c:	bf00      	nop
 800439e:	3714      	adds	r7, #20
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr
 80043a8:	24000010 	.word	0x24000010
 80043ac:	00000000 	.word	0x00000000

080043b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80043b0:	4b07      	ldr	r3, [pc, #28]	; (80043d0 <pxCurrentTCBConst2>)
 80043b2:	6819      	ldr	r1, [r3, #0]
 80043b4:	6808      	ldr	r0, [r1, #0]
 80043b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043ba:	f380 8809 	msr	PSP, r0
 80043be:	f3bf 8f6f 	isb	sy
 80043c2:	f04f 0000 	mov.w	r0, #0
 80043c6:	f380 8811 	msr	BASEPRI, r0
 80043ca:	4770      	bx	lr
 80043cc:	f3af 8000 	nop.w

080043d0 <pxCurrentTCBConst2>:
 80043d0:	240003c4 	.word	0x240003c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80043d4:	bf00      	nop
 80043d6:	bf00      	nop

080043d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80043d8:	4808      	ldr	r0, [pc, #32]	; (80043fc <prvPortStartFirstTask+0x24>)
 80043da:	6800      	ldr	r0, [r0, #0]
 80043dc:	6800      	ldr	r0, [r0, #0]
 80043de:	f380 8808 	msr	MSP, r0
 80043e2:	f04f 0000 	mov.w	r0, #0
 80043e6:	f380 8814 	msr	CONTROL, r0
 80043ea:	b662      	cpsie	i
 80043ec:	b661      	cpsie	f
 80043ee:	f3bf 8f4f 	dsb	sy
 80043f2:	f3bf 8f6f 	isb	sy
 80043f6:	df00      	svc	0
 80043f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80043fa:	bf00      	nop
 80043fc:	e000ed08 	.word	0xe000ed08

08004400 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b086      	sub	sp, #24
 8004404:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004406:	4b46      	ldr	r3, [pc, #280]	; (8004520 <xPortStartScheduler+0x120>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a46      	ldr	r2, [pc, #280]	; (8004524 <xPortStartScheduler+0x124>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d10a      	bne.n	8004426 <xPortStartScheduler+0x26>
	__asm volatile
 8004410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004414:	f383 8811 	msr	BASEPRI, r3
 8004418:	f3bf 8f6f 	isb	sy
 800441c:	f3bf 8f4f 	dsb	sy
 8004420:	613b      	str	r3, [r7, #16]
}
 8004422:	bf00      	nop
 8004424:	e7fe      	b.n	8004424 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004426:	4b3e      	ldr	r3, [pc, #248]	; (8004520 <xPortStartScheduler+0x120>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a3f      	ldr	r2, [pc, #252]	; (8004528 <xPortStartScheduler+0x128>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d10a      	bne.n	8004446 <xPortStartScheduler+0x46>
	__asm volatile
 8004430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004434:	f383 8811 	msr	BASEPRI, r3
 8004438:	f3bf 8f6f 	isb	sy
 800443c:	f3bf 8f4f 	dsb	sy
 8004440:	60fb      	str	r3, [r7, #12]
}
 8004442:	bf00      	nop
 8004444:	e7fe      	b.n	8004444 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004446:	4b39      	ldr	r3, [pc, #228]	; (800452c <xPortStartScheduler+0x12c>)
 8004448:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	b2db      	uxtb	r3, r3
 8004450:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	22ff      	movs	r2, #255	; 0xff
 8004456:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	781b      	ldrb	r3, [r3, #0]
 800445c:	b2db      	uxtb	r3, r3
 800445e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004460:	78fb      	ldrb	r3, [r7, #3]
 8004462:	b2db      	uxtb	r3, r3
 8004464:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004468:	b2da      	uxtb	r2, r3
 800446a:	4b31      	ldr	r3, [pc, #196]	; (8004530 <xPortStartScheduler+0x130>)
 800446c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800446e:	4b31      	ldr	r3, [pc, #196]	; (8004534 <xPortStartScheduler+0x134>)
 8004470:	2207      	movs	r2, #7
 8004472:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004474:	e009      	b.n	800448a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004476:	4b2f      	ldr	r3, [pc, #188]	; (8004534 <xPortStartScheduler+0x134>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	3b01      	subs	r3, #1
 800447c:	4a2d      	ldr	r2, [pc, #180]	; (8004534 <xPortStartScheduler+0x134>)
 800447e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004480:	78fb      	ldrb	r3, [r7, #3]
 8004482:	b2db      	uxtb	r3, r3
 8004484:	005b      	lsls	r3, r3, #1
 8004486:	b2db      	uxtb	r3, r3
 8004488:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800448a:	78fb      	ldrb	r3, [r7, #3]
 800448c:	b2db      	uxtb	r3, r3
 800448e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004492:	2b80      	cmp	r3, #128	; 0x80
 8004494:	d0ef      	beq.n	8004476 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004496:	4b27      	ldr	r3, [pc, #156]	; (8004534 <xPortStartScheduler+0x134>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f1c3 0307 	rsb	r3, r3, #7
 800449e:	2b04      	cmp	r3, #4
 80044a0:	d00a      	beq.n	80044b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80044a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a6:	f383 8811 	msr	BASEPRI, r3
 80044aa:	f3bf 8f6f 	isb	sy
 80044ae:	f3bf 8f4f 	dsb	sy
 80044b2:	60bb      	str	r3, [r7, #8]
}
 80044b4:	bf00      	nop
 80044b6:	e7fe      	b.n	80044b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80044b8:	4b1e      	ldr	r3, [pc, #120]	; (8004534 <xPortStartScheduler+0x134>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	021b      	lsls	r3, r3, #8
 80044be:	4a1d      	ldr	r2, [pc, #116]	; (8004534 <xPortStartScheduler+0x134>)
 80044c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80044c2:	4b1c      	ldr	r3, [pc, #112]	; (8004534 <xPortStartScheduler+0x134>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80044ca:	4a1a      	ldr	r2, [pc, #104]	; (8004534 <xPortStartScheduler+0x134>)
 80044cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	b2da      	uxtb	r2, r3
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80044d6:	4b18      	ldr	r3, [pc, #96]	; (8004538 <xPortStartScheduler+0x138>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a17      	ldr	r2, [pc, #92]	; (8004538 <xPortStartScheduler+0x138>)
 80044dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80044e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80044e2:	4b15      	ldr	r3, [pc, #84]	; (8004538 <xPortStartScheduler+0x138>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a14      	ldr	r2, [pc, #80]	; (8004538 <xPortStartScheduler+0x138>)
 80044e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80044ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80044ee:	f000 f8dd 	bl	80046ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80044f2:	4b12      	ldr	r3, [pc, #72]	; (800453c <xPortStartScheduler+0x13c>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80044f8:	f000 f8fc 	bl	80046f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80044fc:	4b10      	ldr	r3, [pc, #64]	; (8004540 <xPortStartScheduler+0x140>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a0f      	ldr	r2, [pc, #60]	; (8004540 <xPortStartScheduler+0x140>)
 8004502:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004506:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004508:	f7ff ff66 	bl	80043d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800450c:	f7ff fa86 	bl	8003a1c <vTaskSwitchContext>
	prvTaskExitError();
 8004510:	f7ff ff20 	bl	8004354 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004514:	2300      	movs	r3, #0
}
 8004516:	4618      	mov	r0, r3
 8004518:	3718      	adds	r7, #24
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop
 8004520:	e000ed00 	.word	0xe000ed00
 8004524:	410fc271 	.word	0x410fc271
 8004528:	410fc270 	.word	0x410fc270
 800452c:	e000e400 	.word	0xe000e400
 8004530:	240004f0 	.word	0x240004f0
 8004534:	240004f4 	.word	0x240004f4
 8004538:	e000ed20 	.word	0xe000ed20
 800453c:	24000010 	.word	0x24000010
 8004540:	e000ef34 	.word	0xe000ef34

08004544 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
	__asm volatile
 800454a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800454e:	f383 8811 	msr	BASEPRI, r3
 8004552:	f3bf 8f6f 	isb	sy
 8004556:	f3bf 8f4f 	dsb	sy
 800455a:	607b      	str	r3, [r7, #4]
}
 800455c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800455e:	4b0f      	ldr	r3, [pc, #60]	; (800459c <vPortEnterCritical+0x58>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	3301      	adds	r3, #1
 8004564:	4a0d      	ldr	r2, [pc, #52]	; (800459c <vPortEnterCritical+0x58>)
 8004566:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004568:	4b0c      	ldr	r3, [pc, #48]	; (800459c <vPortEnterCritical+0x58>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2b01      	cmp	r3, #1
 800456e:	d10f      	bne.n	8004590 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004570:	4b0b      	ldr	r3, [pc, #44]	; (80045a0 <vPortEnterCritical+0x5c>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	b2db      	uxtb	r3, r3
 8004576:	2b00      	cmp	r3, #0
 8004578:	d00a      	beq.n	8004590 <vPortEnterCritical+0x4c>
	__asm volatile
 800457a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800457e:	f383 8811 	msr	BASEPRI, r3
 8004582:	f3bf 8f6f 	isb	sy
 8004586:	f3bf 8f4f 	dsb	sy
 800458a:	603b      	str	r3, [r7, #0]
}
 800458c:	bf00      	nop
 800458e:	e7fe      	b.n	800458e <vPortEnterCritical+0x4a>
	}
}
 8004590:	bf00      	nop
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr
 800459c:	24000010 	.word	0x24000010
 80045a0:	e000ed04 	.word	0xe000ed04

080045a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80045aa:	4b12      	ldr	r3, [pc, #72]	; (80045f4 <vPortExitCritical+0x50>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d10a      	bne.n	80045c8 <vPortExitCritical+0x24>
	__asm volatile
 80045b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045b6:	f383 8811 	msr	BASEPRI, r3
 80045ba:	f3bf 8f6f 	isb	sy
 80045be:	f3bf 8f4f 	dsb	sy
 80045c2:	607b      	str	r3, [r7, #4]
}
 80045c4:	bf00      	nop
 80045c6:	e7fe      	b.n	80045c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80045c8:	4b0a      	ldr	r3, [pc, #40]	; (80045f4 <vPortExitCritical+0x50>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	3b01      	subs	r3, #1
 80045ce:	4a09      	ldr	r2, [pc, #36]	; (80045f4 <vPortExitCritical+0x50>)
 80045d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80045d2:	4b08      	ldr	r3, [pc, #32]	; (80045f4 <vPortExitCritical+0x50>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d105      	bne.n	80045e6 <vPortExitCritical+0x42>
 80045da:	2300      	movs	r3, #0
 80045dc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80045e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80045e6:	bf00      	nop
 80045e8:	370c      	adds	r7, #12
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr
 80045f2:	bf00      	nop
 80045f4:	24000010 	.word	0x24000010
	...

08004600 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004600:	f3ef 8009 	mrs	r0, PSP
 8004604:	f3bf 8f6f 	isb	sy
 8004608:	4b15      	ldr	r3, [pc, #84]	; (8004660 <pxCurrentTCBConst>)
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	f01e 0f10 	tst.w	lr, #16
 8004610:	bf08      	it	eq
 8004612:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004616:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800461a:	6010      	str	r0, [r2, #0]
 800461c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004620:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004624:	f380 8811 	msr	BASEPRI, r0
 8004628:	f3bf 8f4f 	dsb	sy
 800462c:	f3bf 8f6f 	isb	sy
 8004630:	f7ff f9f4 	bl	8003a1c <vTaskSwitchContext>
 8004634:	f04f 0000 	mov.w	r0, #0
 8004638:	f380 8811 	msr	BASEPRI, r0
 800463c:	bc09      	pop	{r0, r3}
 800463e:	6819      	ldr	r1, [r3, #0]
 8004640:	6808      	ldr	r0, [r1, #0]
 8004642:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004646:	f01e 0f10 	tst.w	lr, #16
 800464a:	bf08      	it	eq
 800464c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004650:	f380 8809 	msr	PSP, r0
 8004654:	f3bf 8f6f 	isb	sy
 8004658:	4770      	bx	lr
 800465a:	bf00      	nop
 800465c:	f3af 8000 	nop.w

08004660 <pxCurrentTCBConst>:
 8004660:	240003c4 	.word	0x240003c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004664:	bf00      	nop
 8004666:	bf00      	nop

08004668 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b082      	sub	sp, #8
 800466c:	af00      	add	r7, sp, #0
	__asm volatile
 800466e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004672:	f383 8811 	msr	BASEPRI, r3
 8004676:	f3bf 8f6f 	isb	sy
 800467a:	f3bf 8f4f 	dsb	sy
 800467e:	607b      	str	r3, [r7, #4]
}
 8004680:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004682:	f7ff f913 	bl	80038ac <xTaskIncrementTick>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d003      	beq.n	8004694 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800468c:	4b06      	ldr	r3, [pc, #24]	; (80046a8 <SysTick_Handler+0x40>)
 800468e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004692:	601a      	str	r2, [r3, #0]
 8004694:	2300      	movs	r3, #0
 8004696:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	f383 8811 	msr	BASEPRI, r3
}
 800469e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80046a0:	bf00      	nop
 80046a2:	3708      	adds	r7, #8
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	e000ed04 	.word	0xe000ed04

080046ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80046ac:	b480      	push	{r7}
 80046ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80046b0:	4b0b      	ldr	r3, [pc, #44]	; (80046e0 <vPortSetupTimerInterrupt+0x34>)
 80046b2:	2200      	movs	r2, #0
 80046b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80046b6:	4b0b      	ldr	r3, [pc, #44]	; (80046e4 <vPortSetupTimerInterrupt+0x38>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80046bc:	4b0a      	ldr	r3, [pc, #40]	; (80046e8 <vPortSetupTimerInterrupt+0x3c>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a0a      	ldr	r2, [pc, #40]	; (80046ec <vPortSetupTimerInterrupt+0x40>)
 80046c2:	fba2 2303 	umull	r2, r3, r2, r3
 80046c6:	099b      	lsrs	r3, r3, #6
 80046c8:	4a09      	ldr	r2, [pc, #36]	; (80046f0 <vPortSetupTimerInterrupt+0x44>)
 80046ca:	3b01      	subs	r3, #1
 80046cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80046ce:	4b04      	ldr	r3, [pc, #16]	; (80046e0 <vPortSetupTimerInterrupt+0x34>)
 80046d0:	2207      	movs	r2, #7
 80046d2:	601a      	str	r2, [r3, #0]
}
 80046d4:	bf00      	nop
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	e000e010 	.word	0xe000e010
 80046e4:	e000e018 	.word	0xe000e018
 80046e8:	24000000 	.word	0x24000000
 80046ec:	10624dd3 	.word	0x10624dd3
 80046f0:	e000e014 	.word	0xe000e014

080046f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80046f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004704 <vPortEnableVFP+0x10>
 80046f8:	6801      	ldr	r1, [r0, #0]
 80046fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80046fe:	6001      	str	r1, [r0, #0]
 8004700:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004702:	bf00      	nop
 8004704:	e000ed88 	.word	0xe000ed88

08004708 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b08a      	sub	sp, #40	; 0x28
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004710:	2300      	movs	r3, #0
 8004712:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004714:	f7ff f820 	bl	8003758 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004718:	4b5b      	ldr	r3, [pc, #364]	; (8004888 <pvPortMalloc+0x180>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d101      	bne.n	8004724 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004720:	f000 f920 	bl	8004964 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004724:	4b59      	ldr	r3, [pc, #356]	; (800488c <pvPortMalloc+0x184>)
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4013      	ands	r3, r2
 800472c:	2b00      	cmp	r3, #0
 800472e:	f040 8093 	bne.w	8004858 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d01d      	beq.n	8004774 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004738:	2208      	movs	r2, #8
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4413      	add	r3, r2
 800473e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f003 0307 	and.w	r3, r3, #7
 8004746:	2b00      	cmp	r3, #0
 8004748:	d014      	beq.n	8004774 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	f023 0307 	bic.w	r3, r3, #7
 8004750:	3308      	adds	r3, #8
 8004752:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	f003 0307 	and.w	r3, r3, #7
 800475a:	2b00      	cmp	r3, #0
 800475c:	d00a      	beq.n	8004774 <pvPortMalloc+0x6c>
	__asm volatile
 800475e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004762:	f383 8811 	msr	BASEPRI, r3
 8004766:	f3bf 8f6f 	isb	sy
 800476a:	f3bf 8f4f 	dsb	sy
 800476e:	617b      	str	r3, [r7, #20]
}
 8004770:	bf00      	nop
 8004772:	e7fe      	b.n	8004772 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d06e      	beq.n	8004858 <pvPortMalloc+0x150>
 800477a:	4b45      	ldr	r3, [pc, #276]	; (8004890 <pvPortMalloc+0x188>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	429a      	cmp	r2, r3
 8004782:	d869      	bhi.n	8004858 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004784:	4b43      	ldr	r3, [pc, #268]	; (8004894 <pvPortMalloc+0x18c>)
 8004786:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004788:	4b42      	ldr	r3, [pc, #264]	; (8004894 <pvPortMalloc+0x18c>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800478e:	e004      	b.n	800479a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004792:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800479a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d903      	bls.n	80047ac <pvPortMalloc+0xa4>
 80047a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d1f1      	bne.n	8004790 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80047ac:	4b36      	ldr	r3, [pc, #216]	; (8004888 <pvPortMalloc+0x180>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d050      	beq.n	8004858 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80047b6:	6a3b      	ldr	r3, [r7, #32]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	2208      	movs	r2, #8
 80047bc:	4413      	add	r3, r2
 80047be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80047c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	6a3b      	ldr	r3, [r7, #32]
 80047c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80047c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ca:	685a      	ldr	r2, [r3, #4]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	1ad2      	subs	r2, r2, r3
 80047d0:	2308      	movs	r3, #8
 80047d2:	005b      	lsls	r3, r3, #1
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d91f      	bls.n	8004818 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80047d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4413      	add	r3, r2
 80047de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80047e0:	69bb      	ldr	r3, [r7, #24]
 80047e2:	f003 0307 	and.w	r3, r3, #7
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d00a      	beq.n	8004800 <pvPortMalloc+0xf8>
	__asm volatile
 80047ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ee:	f383 8811 	msr	BASEPRI, r3
 80047f2:	f3bf 8f6f 	isb	sy
 80047f6:	f3bf 8f4f 	dsb	sy
 80047fa:	613b      	str	r3, [r7, #16]
}
 80047fc:	bf00      	nop
 80047fe:	e7fe      	b.n	80047fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004802:	685a      	ldr	r2, [r3, #4]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	1ad2      	subs	r2, r2, r3
 8004808:	69bb      	ldr	r3, [r7, #24]
 800480a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800480c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004812:	69b8      	ldr	r0, [r7, #24]
 8004814:	f000 f908 	bl	8004a28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004818:	4b1d      	ldr	r3, [pc, #116]	; (8004890 <pvPortMalloc+0x188>)
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	4a1b      	ldr	r2, [pc, #108]	; (8004890 <pvPortMalloc+0x188>)
 8004824:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004826:	4b1a      	ldr	r3, [pc, #104]	; (8004890 <pvPortMalloc+0x188>)
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	4b1b      	ldr	r3, [pc, #108]	; (8004898 <pvPortMalloc+0x190>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	429a      	cmp	r2, r3
 8004830:	d203      	bcs.n	800483a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004832:	4b17      	ldr	r3, [pc, #92]	; (8004890 <pvPortMalloc+0x188>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a18      	ldr	r2, [pc, #96]	; (8004898 <pvPortMalloc+0x190>)
 8004838:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800483a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483c:	685a      	ldr	r2, [r3, #4]
 800483e:	4b13      	ldr	r3, [pc, #76]	; (800488c <pvPortMalloc+0x184>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	431a      	orrs	r2, r3
 8004844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004846:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484a:	2200      	movs	r2, #0
 800484c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800484e:	4b13      	ldr	r3, [pc, #76]	; (800489c <pvPortMalloc+0x194>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	3301      	adds	r3, #1
 8004854:	4a11      	ldr	r2, [pc, #68]	; (800489c <pvPortMalloc+0x194>)
 8004856:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004858:	f7fe ff8c 	bl	8003774 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	f003 0307 	and.w	r3, r3, #7
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00a      	beq.n	800487c <pvPortMalloc+0x174>
	__asm volatile
 8004866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800486a:	f383 8811 	msr	BASEPRI, r3
 800486e:	f3bf 8f6f 	isb	sy
 8004872:	f3bf 8f4f 	dsb	sy
 8004876:	60fb      	str	r3, [r7, #12]
}
 8004878:	bf00      	nop
 800487a:	e7fe      	b.n	800487a <pvPortMalloc+0x172>
	return pvReturn;
 800487c:	69fb      	ldr	r3, [r7, #28]
}
 800487e:	4618      	mov	r0, r3
 8004880:	3728      	adds	r7, #40	; 0x28
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
 8004886:	bf00      	nop
 8004888:	24004100 	.word	0x24004100
 800488c:	24004114 	.word	0x24004114
 8004890:	24004104 	.word	0x24004104
 8004894:	240040f8 	.word	0x240040f8
 8004898:	24004108 	.word	0x24004108
 800489c:	2400410c 	.word	0x2400410c

080048a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b086      	sub	sp, #24
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d04d      	beq.n	800494e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80048b2:	2308      	movs	r3, #8
 80048b4:	425b      	negs	r3, r3
 80048b6:	697a      	ldr	r2, [r7, #20]
 80048b8:	4413      	add	r3, r2
 80048ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	685a      	ldr	r2, [r3, #4]
 80048c4:	4b24      	ldr	r3, [pc, #144]	; (8004958 <vPortFree+0xb8>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4013      	ands	r3, r2
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d10a      	bne.n	80048e4 <vPortFree+0x44>
	__asm volatile
 80048ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048d2:	f383 8811 	msr	BASEPRI, r3
 80048d6:	f3bf 8f6f 	isb	sy
 80048da:	f3bf 8f4f 	dsb	sy
 80048de:	60fb      	str	r3, [r7, #12]
}
 80048e0:	bf00      	nop
 80048e2:	e7fe      	b.n	80048e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d00a      	beq.n	8004902 <vPortFree+0x62>
	__asm volatile
 80048ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048f0:	f383 8811 	msr	BASEPRI, r3
 80048f4:	f3bf 8f6f 	isb	sy
 80048f8:	f3bf 8f4f 	dsb	sy
 80048fc:	60bb      	str	r3, [r7, #8]
}
 80048fe:	bf00      	nop
 8004900:	e7fe      	b.n	8004900 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	685a      	ldr	r2, [r3, #4]
 8004906:	4b14      	ldr	r3, [pc, #80]	; (8004958 <vPortFree+0xb8>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4013      	ands	r3, r2
 800490c:	2b00      	cmp	r3, #0
 800490e:	d01e      	beq.n	800494e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d11a      	bne.n	800494e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	685a      	ldr	r2, [r3, #4]
 800491c:	4b0e      	ldr	r3, [pc, #56]	; (8004958 <vPortFree+0xb8>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	43db      	mvns	r3, r3
 8004922:	401a      	ands	r2, r3
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004928:	f7fe ff16 	bl	8003758 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	685a      	ldr	r2, [r3, #4]
 8004930:	4b0a      	ldr	r3, [pc, #40]	; (800495c <vPortFree+0xbc>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4413      	add	r3, r2
 8004936:	4a09      	ldr	r2, [pc, #36]	; (800495c <vPortFree+0xbc>)
 8004938:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800493a:	6938      	ldr	r0, [r7, #16]
 800493c:	f000 f874 	bl	8004a28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004940:	4b07      	ldr	r3, [pc, #28]	; (8004960 <vPortFree+0xc0>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	3301      	adds	r3, #1
 8004946:	4a06      	ldr	r2, [pc, #24]	; (8004960 <vPortFree+0xc0>)
 8004948:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800494a:	f7fe ff13 	bl	8003774 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800494e:	bf00      	nop
 8004950:	3718      	adds	r7, #24
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}
 8004956:	bf00      	nop
 8004958:	24004114 	.word	0x24004114
 800495c:	24004104 	.word	0x24004104
 8004960:	24004110 	.word	0x24004110

08004964 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004964:	b480      	push	{r7}
 8004966:	b085      	sub	sp, #20
 8004968:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800496a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800496e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004970:	4b27      	ldr	r3, [pc, #156]	; (8004a10 <prvHeapInit+0xac>)
 8004972:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f003 0307 	and.w	r3, r3, #7
 800497a:	2b00      	cmp	r3, #0
 800497c:	d00c      	beq.n	8004998 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	3307      	adds	r3, #7
 8004982:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f023 0307 	bic.w	r3, r3, #7
 800498a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800498c:	68ba      	ldr	r2, [r7, #8]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	4a1f      	ldr	r2, [pc, #124]	; (8004a10 <prvHeapInit+0xac>)
 8004994:	4413      	add	r3, r2
 8004996:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800499c:	4a1d      	ldr	r2, [pc, #116]	; (8004a14 <prvHeapInit+0xb0>)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80049a2:	4b1c      	ldr	r3, [pc, #112]	; (8004a14 <prvHeapInit+0xb0>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	68ba      	ldr	r2, [r7, #8]
 80049ac:	4413      	add	r3, r2
 80049ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80049b0:	2208      	movs	r2, #8
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	1a9b      	subs	r3, r3, r2
 80049b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f023 0307 	bic.w	r3, r3, #7
 80049be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	4a15      	ldr	r2, [pc, #84]	; (8004a18 <prvHeapInit+0xb4>)
 80049c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80049c6:	4b14      	ldr	r3, [pc, #80]	; (8004a18 <prvHeapInit+0xb4>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	2200      	movs	r2, #0
 80049cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80049ce:	4b12      	ldr	r3, [pc, #72]	; (8004a18 <prvHeapInit+0xb4>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	2200      	movs	r2, #0
 80049d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	68fa      	ldr	r2, [r7, #12]
 80049de:	1ad2      	subs	r2, r2, r3
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80049e4:	4b0c      	ldr	r3, [pc, #48]	; (8004a18 <prvHeapInit+0xb4>)
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	4a0a      	ldr	r2, [pc, #40]	; (8004a1c <prvHeapInit+0xb8>)
 80049f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	4a09      	ldr	r2, [pc, #36]	; (8004a20 <prvHeapInit+0xbc>)
 80049fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80049fc:	4b09      	ldr	r3, [pc, #36]	; (8004a24 <prvHeapInit+0xc0>)
 80049fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004a02:	601a      	str	r2, [r3, #0]
}
 8004a04:	bf00      	nop
 8004a06:	3714      	adds	r7, #20
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr
 8004a10:	240004f8 	.word	0x240004f8
 8004a14:	240040f8 	.word	0x240040f8
 8004a18:	24004100 	.word	0x24004100
 8004a1c:	24004108 	.word	0x24004108
 8004a20:	24004104 	.word	0x24004104
 8004a24:	24004114 	.word	0x24004114

08004a28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b085      	sub	sp, #20
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004a30:	4b28      	ldr	r3, [pc, #160]	; (8004ad4 <prvInsertBlockIntoFreeList+0xac>)
 8004a32:	60fb      	str	r3, [r7, #12]
 8004a34:	e002      	b.n	8004a3c <prvInsertBlockIntoFreeList+0x14>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	60fb      	str	r3, [r7, #12]
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d8f7      	bhi.n	8004a36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	68ba      	ldr	r2, [r7, #8]
 8004a50:	4413      	add	r3, r2
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d108      	bne.n	8004a6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	685a      	ldr	r2, [r3, #4]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	441a      	add	r2, r3
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	68ba      	ldr	r2, [r7, #8]
 8004a74:	441a      	add	r2, r3
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	d118      	bne.n	8004ab0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	4b15      	ldr	r3, [pc, #84]	; (8004ad8 <prvInsertBlockIntoFreeList+0xb0>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d00d      	beq.n	8004aa6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	685a      	ldr	r2, [r3, #4]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	441a      	add	r2, r3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	601a      	str	r2, [r3, #0]
 8004aa4:	e008      	b.n	8004ab8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004aa6:	4b0c      	ldr	r3, [pc, #48]	; (8004ad8 <prvInsertBlockIntoFreeList+0xb0>)
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	601a      	str	r2, [r3, #0]
 8004aae:	e003      	b.n	8004ab8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004ab8:	68fa      	ldr	r2, [r7, #12]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d002      	beq.n	8004ac6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ac6:	bf00      	nop
 8004ac8:	3714      	adds	r7, #20
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	240040f8 	.word	0x240040f8
 8004ad8:	24004100 	.word	0x24004100

08004adc <__errno>:
 8004adc:	4b01      	ldr	r3, [pc, #4]	; (8004ae4 <__errno+0x8>)
 8004ade:	6818      	ldr	r0, [r3, #0]
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	24000014 	.word	0x24000014

08004ae8 <std>:
 8004ae8:	2300      	movs	r3, #0
 8004aea:	b510      	push	{r4, lr}
 8004aec:	4604      	mov	r4, r0
 8004aee:	e9c0 3300 	strd	r3, r3, [r0]
 8004af2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004af6:	6083      	str	r3, [r0, #8]
 8004af8:	8181      	strh	r1, [r0, #12]
 8004afa:	6643      	str	r3, [r0, #100]	; 0x64
 8004afc:	81c2      	strh	r2, [r0, #14]
 8004afe:	6183      	str	r3, [r0, #24]
 8004b00:	4619      	mov	r1, r3
 8004b02:	2208      	movs	r2, #8
 8004b04:	305c      	adds	r0, #92	; 0x5c
 8004b06:	f000 f91f 	bl	8004d48 <memset>
 8004b0a:	4b05      	ldr	r3, [pc, #20]	; (8004b20 <std+0x38>)
 8004b0c:	6263      	str	r3, [r4, #36]	; 0x24
 8004b0e:	4b05      	ldr	r3, [pc, #20]	; (8004b24 <std+0x3c>)
 8004b10:	62a3      	str	r3, [r4, #40]	; 0x28
 8004b12:	4b05      	ldr	r3, [pc, #20]	; (8004b28 <std+0x40>)
 8004b14:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004b16:	4b05      	ldr	r3, [pc, #20]	; (8004b2c <std+0x44>)
 8004b18:	6224      	str	r4, [r4, #32]
 8004b1a:	6323      	str	r3, [r4, #48]	; 0x30
 8004b1c:	bd10      	pop	{r4, pc}
 8004b1e:	bf00      	nop
 8004b20:	08005129 	.word	0x08005129
 8004b24:	0800514b 	.word	0x0800514b
 8004b28:	08005183 	.word	0x08005183
 8004b2c:	080051a7 	.word	0x080051a7

08004b30 <_cleanup_r>:
 8004b30:	4901      	ldr	r1, [pc, #4]	; (8004b38 <_cleanup_r+0x8>)
 8004b32:	f000 b8af 	b.w	8004c94 <_fwalk_reent>
 8004b36:	bf00      	nop
 8004b38:	08005481 	.word	0x08005481

08004b3c <__sfmoreglue>:
 8004b3c:	b570      	push	{r4, r5, r6, lr}
 8004b3e:	2268      	movs	r2, #104	; 0x68
 8004b40:	1e4d      	subs	r5, r1, #1
 8004b42:	4355      	muls	r5, r2
 8004b44:	460e      	mov	r6, r1
 8004b46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004b4a:	f000 f971 	bl	8004e30 <_malloc_r>
 8004b4e:	4604      	mov	r4, r0
 8004b50:	b140      	cbz	r0, 8004b64 <__sfmoreglue+0x28>
 8004b52:	2100      	movs	r1, #0
 8004b54:	e9c0 1600 	strd	r1, r6, [r0]
 8004b58:	300c      	adds	r0, #12
 8004b5a:	60a0      	str	r0, [r4, #8]
 8004b5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004b60:	f000 f8f2 	bl	8004d48 <memset>
 8004b64:	4620      	mov	r0, r4
 8004b66:	bd70      	pop	{r4, r5, r6, pc}

08004b68 <__sfp_lock_acquire>:
 8004b68:	4801      	ldr	r0, [pc, #4]	; (8004b70 <__sfp_lock_acquire+0x8>)
 8004b6a:	f7fc bbc0 	b.w	80012ee <__retarget_lock_acquire_recursive>
 8004b6e:	bf00      	nop
 8004b70:	240003b8 	.word	0x240003b8

08004b74 <__sfp_lock_release>:
 8004b74:	4801      	ldr	r0, [pc, #4]	; (8004b7c <__sfp_lock_release+0x8>)
 8004b76:	f7fc bbce 	b.w	8001316 <__retarget_lock_release_recursive>
 8004b7a:	bf00      	nop
 8004b7c:	240003b8 	.word	0x240003b8

08004b80 <__sinit_lock_acquire>:
 8004b80:	4801      	ldr	r0, [pc, #4]	; (8004b88 <__sinit_lock_acquire+0x8>)
 8004b82:	f7fc bbb4 	b.w	80012ee <__retarget_lock_acquire_recursive>
 8004b86:	bf00      	nop
 8004b88:	240003b4 	.word	0x240003b4

08004b8c <__sinit_lock_release>:
 8004b8c:	4801      	ldr	r0, [pc, #4]	; (8004b94 <__sinit_lock_release+0x8>)
 8004b8e:	f7fc bbc2 	b.w	8001316 <__retarget_lock_release_recursive>
 8004b92:	bf00      	nop
 8004b94:	240003b4 	.word	0x240003b4

08004b98 <__sinit>:
 8004b98:	b510      	push	{r4, lr}
 8004b9a:	4604      	mov	r4, r0
 8004b9c:	f7ff fff0 	bl	8004b80 <__sinit_lock_acquire>
 8004ba0:	69a3      	ldr	r3, [r4, #24]
 8004ba2:	b11b      	cbz	r3, 8004bac <__sinit+0x14>
 8004ba4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ba8:	f7ff bff0 	b.w	8004b8c <__sinit_lock_release>
 8004bac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004bb0:	6523      	str	r3, [r4, #80]	; 0x50
 8004bb2:	4b13      	ldr	r3, [pc, #76]	; (8004c00 <__sinit+0x68>)
 8004bb4:	4a13      	ldr	r2, [pc, #76]	; (8004c04 <__sinit+0x6c>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	62a2      	str	r2, [r4, #40]	; 0x28
 8004bba:	42a3      	cmp	r3, r4
 8004bbc:	bf04      	itt	eq
 8004bbe:	2301      	moveq	r3, #1
 8004bc0:	61a3      	streq	r3, [r4, #24]
 8004bc2:	4620      	mov	r0, r4
 8004bc4:	f000 f820 	bl	8004c08 <__sfp>
 8004bc8:	6060      	str	r0, [r4, #4]
 8004bca:	4620      	mov	r0, r4
 8004bcc:	f000 f81c 	bl	8004c08 <__sfp>
 8004bd0:	60a0      	str	r0, [r4, #8]
 8004bd2:	4620      	mov	r0, r4
 8004bd4:	f000 f818 	bl	8004c08 <__sfp>
 8004bd8:	2200      	movs	r2, #0
 8004bda:	60e0      	str	r0, [r4, #12]
 8004bdc:	2104      	movs	r1, #4
 8004bde:	6860      	ldr	r0, [r4, #4]
 8004be0:	f7ff ff82 	bl	8004ae8 <std>
 8004be4:	68a0      	ldr	r0, [r4, #8]
 8004be6:	2201      	movs	r2, #1
 8004be8:	2109      	movs	r1, #9
 8004bea:	f7ff ff7d 	bl	8004ae8 <std>
 8004bee:	68e0      	ldr	r0, [r4, #12]
 8004bf0:	2202      	movs	r2, #2
 8004bf2:	2112      	movs	r1, #18
 8004bf4:	f7ff ff78 	bl	8004ae8 <std>
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	61a3      	str	r3, [r4, #24]
 8004bfc:	e7d2      	b.n	8004ba4 <__sinit+0xc>
 8004bfe:	bf00      	nop
 8004c00:	08005e14 	.word	0x08005e14
 8004c04:	08004b31 	.word	0x08004b31

08004c08 <__sfp>:
 8004c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c0a:	4607      	mov	r7, r0
 8004c0c:	f7ff ffac 	bl	8004b68 <__sfp_lock_acquire>
 8004c10:	4b1e      	ldr	r3, [pc, #120]	; (8004c8c <__sfp+0x84>)
 8004c12:	681e      	ldr	r6, [r3, #0]
 8004c14:	69b3      	ldr	r3, [r6, #24]
 8004c16:	b913      	cbnz	r3, 8004c1e <__sfp+0x16>
 8004c18:	4630      	mov	r0, r6
 8004c1a:	f7ff ffbd 	bl	8004b98 <__sinit>
 8004c1e:	3648      	adds	r6, #72	; 0x48
 8004c20:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004c24:	3b01      	subs	r3, #1
 8004c26:	d503      	bpl.n	8004c30 <__sfp+0x28>
 8004c28:	6833      	ldr	r3, [r6, #0]
 8004c2a:	b30b      	cbz	r3, 8004c70 <__sfp+0x68>
 8004c2c:	6836      	ldr	r6, [r6, #0]
 8004c2e:	e7f7      	b.n	8004c20 <__sfp+0x18>
 8004c30:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004c34:	b9d5      	cbnz	r5, 8004c6c <__sfp+0x64>
 8004c36:	4b16      	ldr	r3, [pc, #88]	; (8004c90 <__sfp+0x88>)
 8004c38:	60e3      	str	r3, [r4, #12]
 8004c3a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004c3e:	6665      	str	r5, [r4, #100]	; 0x64
 8004c40:	f7fc fb2f 	bl	80012a2 <__retarget_lock_init_recursive>
 8004c44:	f7ff ff96 	bl	8004b74 <__sfp_lock_release>
 8004c48:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004c4c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004c50:	6025      	str	r5, [r4, #0]
 8004c52:	61a5      	str	r5, [r4, #24]
 8004c54:	2208      	movs	r2, #8
 8004c56:	4629      	mov	r1, r5
 8004c58:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004c5c:	f000 f874 	bl	8004d48 <memset>
 8004c60:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004c64:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004c68:	4620      	mov	r0, r4
 8004c6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c6c:	3468      	adds	r4, #104	; 0x68
 8004c6e:	e7d9      	b.n	8004c24 <__sfp+0x1c>
 8004c70:	2104      	movs	r1, #4
 8004c72:	4638      	mov	r0, r7
 8004c74:	f7ff ff62 	bl	8004b3c <__sfmoreglue>
 8004c78:	4604      	mov	r4, r0
 8004c7a:	6030      	str	r0, [r6, #0]
 8004c7c:	2800      	cmp	r0, #0
 8004c7e:	d1d5      	bne.n	8004c2c <__sfp+0x24>
 8004c80:	f7ff ff78 	bl	8004b74 <__sfp_lock_release>
 8004c84:	230c      	movs	r3, #12
 8004c86:	603b      	str	r3, [r7, #0]
 8004c88:	e7ee      	b.n	8004c68 <__sfp+0x60>
 8004c8a:	bf00      	nop
 8004c8c:	08005e14 	.word	0x08005e14
 8004c90:	ffff0001 	.word	0xffff0001

08004c94 <_fwalk_reent>:
 8004c94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c98:	4606      	mov	r6, r0
 8004c9a:	4688      	mov	r8, r1
 8004c9c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004ca0:	2700      	movs	r7, #0
 8004ca2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004ca6:	f1b9 0901 	subs.w	r9, r9, #1
 8004caa:	d505      	bpl.n	8004cb8 <_fwalk_reent+0x24>
 8004cac:	6824      	ldr	r4, [r4, #0]
 8004cae:	2c00      	cmp	r4, #0
 8004cb0:	d1f7      	bne.n	8004ca2 <_fwalk_reent+0xe>
 8004cb2:	4638      	mov	r0, r7
 8004cb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004cb8:	89ab      	ldrh	r3, [r5, #12]
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d907      	bls.n	8004cce <_fwalk_reent+0x3a>
 8004cbe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004cc2:	3301      	adds	r3, #1
 8004cc4:	d003      	beq.n	8004cce <_fwalk_reent+0x3a>
 8004cc6:	4629      	mov	r1, r5
 8004cc8:	4630      	mov	r0, r6
 8004cca:	47c0      	blx	r8
 8004ccc:	4307      	orrs	r7, r0
 8004cce:	3568      	adds	r5, #104	; 0x68
 8004cd0:	e7e9      	b.n	8004ca6 <_fwalk_reent+0x12>
	...

08004cd4 <__libc_init_array>:
 8004cd4:	b570      	push	{r4, r5, r6, lr}
 8004cd6:	4d0d      	ldr	r5, [pc, #52]	; (8004d0c <__libc_init_array+0x38>)
 8004cd8:	4c0d      	ldr	r4, [pc, #52]	; (8004d10 <__libc_init_array+0x3c>)
 8004cda:	1b64      	subs	r4, r4, r5
 8004cdc:	10a4      	asrs	r4, r4, #2
 8004cde:	2600      	movs	r6, #0
 8004ce0:	42a6      	cmp	r6, r4
 8004ce2:	d109      	bne.n	8004cf8 <__libc_init_array+0x24>
 8004ce4:	4d0b      	ldr	r5, [pc, #44]	; (8004d14 <__libc_init_array+0x40>)
 8004ce6:	4c0c      	ldr	r4, [pc, #48]	; (8004d18 <__libc_init_array+0x44>)
 8004ce8:	f000 ffac 	bl	8005c44 <_init>
 8004cec:	1b64      	subs	r4, r4, r5
 8004cee:	10a4      	asrs	r4, r4, #2
 8004cf0:	2600      	movs	r6, #0
 8004cf2:	42a6      	cmp	r6, r4
 8004cf4:	d105      	bne.n	8004d02 <__libc_init_array+0x2e>
 8004cf6:	bd70      	pop	{r4, r5, r6, pc}
 8004cf8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cfc:	4798      	blx	r3
 8004cfe:	3601      	adds	r6, #1
 8004d00:	e7ee      	b.n	8004ce0 <__libc_init_array+0xc>
 8004d02:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d06:	4798      	blx	r3
 8004d08:	3601      	adds	r6, #1
 8004d0a:	e7f2      	b.n	8004cf2 <__libc_init_array+0x1e>
 8004d0c:	08005e4c 	.word	0x08005e4c
 8004d10:	08005e4c 	.word	0x08005e4c
 8004d14:	08005e4c 	.word	0x08005e4c
 8004d18:	08005e50 	.word	0x08005e50

08004d1c <malloc>:
 8004d1c:	4b02      	ldr	r3, [pc, #8]	; (8004d28 <malloc+0xc>)
 8004d1e:	4601      	mov	r1, r0
 8004d20:	6818      	ldr	r0, [r3, #0]
 8004d22:	f000 b885 	b.w	8004e30 <_malloc_r>
 8004d26:	bf00      	nop
 8004d28:	24000014 	.word	0x24000014

08004d2c <memcpy>:
 8004d2c:	440a      	add	r2, r1
 8004d2e:	4291      	cmp	r1, r2
 8004d30:	f100 33ff 	add.w	r3, r0, #4294967295
 8004d34:	d100      	bne.n	8004d38 <memcpy+0xc>
 8004d36:	4770      	bx	lr
 8004d38:	b510      	push	{r4, lr}
 8004d3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d42:	4291      	cmp	r1, r2
 8004d44:	d1f9      	bne.n	8004d3a <memcpy+0xe>
 8004d46:	bd10      	pop	{r4, pc}

08004d48 <memset>:
 8004d48:	4402      	add	r2, r0
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d100      	bne.n	8004d52 <memset+0xa>
 8004d50:	4770      	bx	lr
 8004d52:	f803 1b01 	strb.w	r1, [r3], #1
 8004d56:	e7f9      	b.n	8004d4c <memset+0x4>

08004d58 <_free_r>:
 8004d58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004d5a:	2900      	cmp	r1, #0
 8004d5c:	d044      	beq.n	8004de8 <_free_r+0x90>
 8004d5e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d62:	9001      	str	r0, [sp, #4]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	f1a1 0404 	sub.w	r4, r1, #4
 8004d6a:	bfb8      	it	lt
 8004d6c:	18e4      	addlt	r4, r4, r3
 8004d6e:	f000 fc3b 	bl	80055e8 <__malloc_lock>
 8004d72:	4a1e      	ldr	r2, [pc, #120]	; (8004dec <_free_r+0x94>)
 8004d74:	9801      	ldr	r0, [sp, #4]
 8004d76:	6813      	ldr	r3, [r2, #0]
 8004d78:	b933      	cbnz	r3, 8004d88 <_free_r+0x30>
 8004d7a:	6063      	str	r3, [r4, #4]
 8004d7c:	6014      	str	r4, [r2, #0]
 8004d7e:	b003      	add	sp, #12
 8004d80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004d84:	f000 bc36 	b.w	80055f4 <__malloc_unlock>
 8004d88:	42a3      	cmp	r3, r4
 8004d8a:	d908      	bls.n	8004d9e <_free_r+0x46>
 8004d8c:	6825      	ldr	r5, [r4, #0]
 8004d8e:	1961      	adds	r1, r4, r5
 8004d90:	428b      	cmp	r3, r1
 8004d92:	bf01      	itttt	eq
 8004d94:	6819      	ldreq	r1, [r3, #0]
 8004d96:	685b      	ldreq	r3, [r3, #4]
 8004d98:	1949      	addeq	r1, r1, r5
 8004d9a:	6021      	streq	r1, [r4, #0]
 8004d9c:	e7ed      	b.n	8004d7a <_free_r+0x22>
 8004d9e:	461a      	mov	r2, r3
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	b10b      	cbz	r3, 8004da8 <_free_r+0x50>
 8004da4:	42a3      	cmp	r3, r4
 8004da6:	d9fa      	bls.n	8004d9e <_free_r+0x46>
 8004da8:	6811      	ldr	r1, [r2, #0]
 8004daa:	1855      	adds	r5, r2, r1
 8004dac:	42a5      	cmp	r5, r4
 8004dae:	d10b      	bne.n	8004dc8 <_free_r+0x70>
 8004db0:	6824      	ldr	r4, [r4, #0]
 8004db2:	4421      	add	r1, r4
 8004db4:	1854      	adds	r4, r2, r1
 8004db6:	42a3      	cmp	r3, r4
 8004db8:	6011      	str	r1, [r2, #0]
 8004dba:	d1e0      	bne.n	8004d7e <_free_r+0x26>
 8004dbc:	681c      	ldr	r4, [r3, #0]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	6053      	str	r3, [r2, #4]
 8004dc2:	4421      	add	r1, r4
 8004dc4:	6011      	str	r1, [r2, #0]
 8004dc6:	e7da      	b.n	8004d7e <_free_r+0x26>
 8004dc8:	d902      	bls.n	8004dd0 <_free_r+0x78>
 8004dca:	230c      	movs	r3, #12
 8004dcc:	6003      	str	r3, [r0, #0]
 8004dce:	e7d6      	b.n	8004d7e <_free_r+0x26>
 8004dd0:	6825      	ldr	r5, [r4, #0]
 8004dd2:	1961      	adds	r1, r4, r5
 8004dd4:	428b      	cmp	r3, r1
 8004dd6:	bf04      	itt	eq
 8004dd8:	6819      	ldreq	r1, [r3, #0]
 8004dda:	685b      	ldreq	r3, [r3, #4]
 8004ddc:	6063      	str	r3, [r4, #4]
 8004dde:	bf04      	itt	eq
 8004de0:	1949      	addeq	r1, r1, r5
 8004de2:	6021      	streq	r1, [r4, #0]
 8004de4:	6054      	str	r4, [r2, #4]
 8004de6:	e7ca      	b.n	8004d7e <_free_r+0x26>
 8004de8:	b003      	add	sp, #12
 8004dea:	bd30      	pop	{r4, r5, pc}
 8004dec:	24004118 	.word	0x24004118

08004df0 <sbrk_aligned>:
 8004df0:	b570      	push	{r4, r5, r6, lr}
 8004df2:	4e0e      	ldr	r6, [pc, #56]	; (8004e2c <sbrk_aligned+0x3c>)
 8004df4:	460c      	mov	r4, r1
 8004df6:	6831      	ldr	r1, [r6, #0]
 8004df8:	4605      	mov	r5, r0
 8004dfa:	b911      	cbnz	r1, 8004e02 <sbrk_aligned+0x12>
 8004dfc:	f000 f984 	bl	8005108 <_sbrk_r>
 8004e00:	6030      	str	r0, [r6, #0]
 8004e02:	4621      	mov	r1, r4
 8004e04:	4628      	mov	r0, r5
 8004e06:	f000 f97f 	bl	8005108 <_sbrk_r>
 8004e0a:	1c43      	adds	r3, r0, #1
 8004e0c:	d00a      	beq.n	8004e24 <sbrk_aligned+0x34>
 8004e0e:	1cc4      	adds	r4, r0, #3
 8004e10:	f024 0403 	bic.w	r4, r4, #3
 8004e14:	42a0      	cmp	r0, r4
 8004e16:	d007      	beq.n	8004e28 <sbrk_aligned+0x38>
 8004e18:	1a21      	subs	r1, r4, r0
 8004e1a:	4628      	mov	r0, r5
 8004e1c:	f000 f974 	bl	8005108 <_sbrk_r>
 8004e20:	3001      	adds	r0, #1
 8004e22:	d101      	bne.n	8004e28 <sbrk_aligned+0x38>
 8004e24:	f04f 34ff 	mov.w	r4, #4294967295
 8004e28:	4620      	mov	r0, r4
 8004e2a:	bd70      	pop	{r4, r5, r6, pc}
 8004e2c:	2400411c 	.word	0x2400411c

08004e30 <_malloc_r>:
 8004e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e34:	1ccd      	adds	r5, r1, #3
 8004e36:	f025 0503 	bic.w	r5, r5, #3
 8004e3a:	3508      	adds	r5, #8
 8004e3c:	2d0c      	cmp	r5, #12
 8004e3e:	bf38      	it	cc
 8004e40:	250c      	movcc	r5, #12
 8004e42:	2d00      	cmp	r5, #0
 8004e44:	4607      	mov	r7, r0
 8004e46:	db01      	blt.n	8004e4c <_malloc_r+0x1c>
 8004e48:	42a9      	cmp	r1, r5
 8004e4a:	d905      	bls.n	8004e58 <_malloc_r+0x28>
 8004e4c:	230c      	movs	r3, #12
 8004e4e:	603b      	str	r3, [r7, #0]
 8004e50:	2600      	movs	r6, #0
 8004e52:	4630      	mov	r0, r6
 8004e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e58:	4e2e      	ldr	r6, [pc, #184]	; (8004f14 <_malloc_r+0xe4>)
 8004e5a:	f000 fbc5 	bl	80055e8 <__malloc_lock>
 8004e5e:	6833      	ldr	r3, [r6, #0]
 8004e60:	461c      	mov	r4, r3
 8004e62:	bb34      	cbnz	r4, 8004eb2 <_malloc_r+0x82>
 8004e64:	4629      	mov	r1, r5
 8004e66:	4638      	mov	r0, r7
 8004e68:	f7ff ffc2 	bl	8004df0 <sbrk_aligned>
 8004e6c:	1c43      	adds	r3, r0, #1
 8004e6e:	4604      	mov	r4, r0
 8004e70:	d14d      	bne.n	8004f0e <_malloc_r+0xde>
 8004e72:	6834      	ldr	r4, [r6, #0]
 8004e74:	4626      	mov	r6, r4
 8004e76:	2e00      	cmp	r6, #0
 8004e78:	d140      	bne.n	8004efc <_malloc_r+0xcc>
 8004e7a:	6823      	ldr	r3, [r4, #0]
 8004e7c:	4631      	mov	r1, r6
 8004e7e:	4638      	mov	r0, r7
 8004e80:	eb04 0803 	add.w	r8, r4, r3
 8004e84:	f000 f940 	bl	8005108 <_sbrk_r>
 8004e88:	4580      	cmp	r8, r0
 8004e8a:	d13a      	bne.n	8004f02 <_malloc_r+0xd2>
 8004e8c:	6821      	ldr	r1, [r4, #0]
 8004e8e:	3503      	adds	r5, #3
 8004e90:	1a6d      	subs	r5, r5, r1
 8004e92:	f025 0503 	bic.w	r5, r5, #3
 8004e96:	3508      	adds	r5, #8
 8004e98:	2d0c      	cmp	r5, #12
 8004e9a:	bf38      	it	cc
 8004e9c:	250c      	movcc	r5, #12
 8004e9e:	4629      	mov	r1, r5
 8004ea0:	4638      	mov	r0, r7
 8004ea2:	f7ff ffa5 	bl	8004df0 <sbrk_aligned>
 8004ea6:	3001      	adds	r0, #1
 8004ea8:	d02b      	beq.n	8004f02 <_malloc_r+0xd2>
 8004eaa:	6823      	ldr	r3, [r4, #0]
 8004eac:	442b      	add	r3, r5
 8004eae:	6023      	str	r3, [r4, #0]
 8004eb0:	e00e      	b.n	8004ed0 <_malloc_r+0xa0>
 8004eb2:	6822      	ldr	r2, [r4, #0]
 8004eb4:	1b52      	subs	r2, r2, r5
 8004eb6:	d41e      	bmi.n	8004ef6 <_malloc_r+0xc6>
 8004eb8:	2a0b      	cmp	r2, #11
 8004eba:	d916      	bls.n	8004eea <_malloc_r+0xba>
 8004ebc:	1961      	adds	r1, r4, r5
 8004ebe:	42a3      	cmp	r3, r4
 8004ec0:	6025      	str	r5, [r4, #0]
 8004ec2:	bf18      	it	ne
 8004ec4:	6059      	strne	r1, [r3, #4]
 8004ec6:	6863      	ldr	r3, [r4, #4]
 8004ec8:	bf08      	it	eq
 8004eca:	6031      	streq	r1, [r6, #0]
 8004ecc:	5162      	str	r2, [r4, r5]
 8004ece:	604b      	str	r3, [r1, #4]
 8004ed0:	4638      	mov	r0, r7
 8004ed2:	f104 060b 	add.w	r6, r4, #11
 8004ed6:	f000 fb8d 	bl	80055f4 <__malloc_unlock>
 8004eda:	f026 0607 	bic.w	r6, r6, #7
 8004ede:	1d23      	adds	r3, r4, #4
 8004ee0:	1af2      	subs	r2, r6, r3
 8004ee2:	d0b6      	beq.n	8004e52 <_malloc_r+0x22>
 8004ee4:	1b9b      	subs	r3, r3, r6
 8004ee6:	50a3      	str	r3, [r4, r2]
 8004ee8:	e7b3      	b.n	8004e52 <_malloc_r+0x22>
 8004eea:	6862      	ldr	r2, [r4, #4]
 8004eec:	42a3      	cmp	r3, r4
 8004eee:	bf0c      	ite	eq
 8004ef0:	6032      	streq	r2, [r6, #0]
 8004ef2:	605a      	strne	r2, [r3, #4]
 8004ef4:	e7ec      	b.n	8004ed0 <_malloc_r+0xa0>
 8004ef6:	4623      	mov	r3, r4
 8004ef8:	6864      	ldr	r4, [r4, #4]
 8004efa:	e7b2      	b.n	8004e62 <_malloc_r+0x32>
 8004efc:	4634      	mov	r4, r6
 8004efe:	6876      	ldr	r6, [r6, #4]
 8004f00:	e7b9      	b.n	8004e76 <_malloc_r+0x46>
 8004f02:	230c      	movs	r3, #12
 8004f04:	603b      	str	r3, [r7, #0]
 8004f06:	4638      	mov	r0, r7
 8004f08:	f000 fb74 	bl	80055f4 <__malloc_unlock>
 8004f0c:	e7a1      	b.n	8004e52 <_malloc_r+0x22>
 8004f0e:	6025      	str	r5, [r4, #0]
 8004f10:	e7de      	b.n	8004ed0 <_malloc_r+0xa0>
 8004f12:	bf00      	nop
 8004f14:	24004118 	.word	0x24004118

08004f18 <iprintf>:
 8004f18:	b40f      	push	{r0, r1, r2, r3}
 8004f1a:	4b0a      	ldr	r3, [pc, #40]	; (8004f44 <iprintf+0x2c>)
 8004f1c:	b513      	push	{r0, r1, r4, lr}
 8004f1e:	681c      	ldr	r4, [r3, #0]
 8004f20:	b124      	cbz	r4, 8004f2c <iprintf+0x14>
 8004f22:	69a3      	ldr	r3, [r4, #24]
 8004f24:	b913      	cbnz	r3, 8004f2c <iprintf+0x14>
 8004f26:	4620      	mov	r0, r4
 8004f28:	f7ff fe36 	bl	8004b98 <__sinit>
 8004f2c:	ab05      	add	r3, sp, #20
 8004f2e:	9a04      	ldr	r2, [sp, #16]
 8004f30:	68a1      	ldr	r1, [r4, #8]
 8004f32:	9301      	str	r3, [sp, #4]
 8004f34:	4620      	mov	r0, r4
 8004f36:	f000 fb8d 	bl	8005654 <_vfiprintf_r>
 8004f3a:	b002      	add	sp, #8
 8004f3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f40:	b004      	add	sp, #16
 8004f42:	4770      	bx	lr
 8004f44:	24000014 	.word	0x24000014

08004f48 <_puts_r>:
 8004f48:	b570      	push	{r4, r5, r6, lr}
 8004f4a:	460e      	mov	r6, r1
 8004f4c:	4605      	mov	r5, r0
 8004f4e:	b118      	cbz	r0, 8004f58 <_puts_r+0x10>
 8004f50:	6983      	ldr	r3, [r0, #24]
 8004f52:	b90b      	cbnz	r3, 8004f58 <_puts_r+0x10>
 8004f54:	f7ff fe20 	bl	8004b98 <__sinit>
 8004f58:	69ab      	ldr	r3, [r5, #24]
 8004f5a:	68ac      	ldr	r4, [r5, #8]
 8004f5c:	b913      	cbnz	r3, 8004f64 <_puts_r+0x1c>
 8004f5e:	4628      	mov	r0, r5
 8004f60:	f7ff fe1a 	bl	8004b98 <__sinit>
 8004f64:	4b2c      	ldr	r3, [pc, #176]	; (8005018 <_puts_r+0xd0>)
 8004f66:	429c      	cmp	r4, r3
 8004f68:	d120      	bne.n	8004fac <_puts_r+0x64>
 8004f6a:	686c      	ldr	r4, [r5, #4]
 8004f6c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004f6e:	07db      	lsls	r3, r3, #31
 8004f70:	d405      	bmi.n	8004f7e <_puts_r+0x36>
 8004f72:	89a3      	ldrh	r3, [r4, #12]
 8004f74:	0598      	lsls	r0, r3, #22
 8004f76:	d402      	bmi.n	8004f7e <_puts_r+0x36>
 8004f78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004f7a:	f7fc f9b8 	bl	80012ee <__retarget_lock_acquire_recursive>
 8004f7e:	89a3      	ldrh	r3, [r4, #12]
 8004f80:	0719      	lsls	r1, r3, #28
 8004f82:	d51d      	bpl.n	8004fc0 <_puts_r+0x78>
 8004f84:	6923      	ldr	r3, [r4, #16]
 8004f86:	b1db      	cbz	r3, 8004fc0 <_puts_r+0x78>
 8004f88:	3e01      	subs	r6, #1
 8004f8a:	68a3      	ldr	r3, [r4, #8]
 8004f8c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004f90:	3b01      	subs	r3, #1
 8004f92:	60a3      	str	r3, [r4, #8]
 8004f94:	bb39      	cbnz	r1, 8004fe6 <_puts_r+0x9e>
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	da38      	bge.n	800500c <_puts_r+0xc4>
 8004f9a:	4622      	mov	r2, r4
 8004f9c:	210a      	movs	r1, #10
 8004f9e:	4628      	mov	r0, r5
 8004fa0:	f000 f906 	bl	80051b0 <__swbuf_r>
 8004fa4:	3001      	adds	r0, #1
 8004fa6:	d011      	beq.n	8004fcc <_puts_r+0x84>
 8004fa8:	250a      	movs	r5, #10
 8004faa:	e011      	b.n	8004fd0 <_puts_r+0x88>
 8004fac:	4b1b      	ldr	r3, [pc, #108]	; (800501c <_puts_r+0xd4>)
 8004fae:	429c      	cmp	r4, r3
 8004fb0:	d101      	bne.n	8004fb6 <_puts_r+0x6e>
 8004fb2:	68ac      	ldr	r4, [r5, #8]
 8004fb4:	e7da      	b.n	8004f6c <_puts_r+0x24>
 8004fb6:	4b1a      	ldr	r3, [pc, #104]	; (8005020 <_puts_r+0xd8>)
 8004fb8:	429c      	cmp	r4, r3
 8004fba:	bf08      	it	eq
 8004fbc:	68ec      	ldreq	r4, [r5, #12]
 8004fbe:	e7d5      	b.n	8004f6c <_puts_r+0x24>
 8004fc0:	4621      	mov	r1, r4
 8004fc2:	4628      	mov	r0, r5
 8004fc4:	f000 f958 	bl	8005278 <__swsetup_r>
 8004fc8:	2800      	cmp	r0, #0
 8004fca:	d0dd      	beq.n	8004f88 <_puts_r+0x40>
 8004fcc:	f04f 35ff 	mov.w	r5, #4294967295
 8004fd0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004fd2:	07da      	lsls	r2, r3, #31
 8004fd4:	d405      	bmi.n	8004fe2 <_puts_r+0x9a>
 8004fd6:	89a3      	ldrh	r3, [r4, #12]
 8004fd8:	059b      	lsls	r3, r3, #22
 8004fda:	d402      	bmi.n	8004fe2 <_puts_r+0x9a>
 8004fdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004fde:	f7fc f99a 	bl	8001316 <__retarget_lock_release_recursive>
 8004fe2:	4628      	mov	r0, r5
 8004fe4:	bd70      	pop	{r4, r5, r6, pc}
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	da04      	bge.n	8004ff4 <_puts_r+0xac>
 8004fea:	69a2      	ldr	r2, [r4, #24]
 8004fec:	429a      	cmp	r2, r3
 8004fee:	dc06      	bgt.n	8004ffe <_puts_r+0xb6>
 8004ff0:	290a      	cmp	r1, #10
 8004ff2:	d004      	beq.n	8004ffe <_puts_r+0xb6>
 8004ff4:	6823      	ldr	r3, [r4, #0]
 8004ff6:	1c5a      	adds	r2, r3, #1
 8004ff8:	6022      	str	r2, [r4, #0]
 8004ffa:	7019      	strb	r1, [r3, #0]
 8004ffc:	e7c5      	b.n	8004f8a <_puts_r+0x42>
 8004ffe:	4622      	mov	r2, r4
 8005000:	4628      	mov	r0, r5
 8005002:	f000 f8d5 	bl	80051b0 <__swbuf_r>
 8005006:	3001      	adds	r0, #1
 8005008:	d1bf      	bne.n	8004f8a <_puts_r+0x42>
 800500a:	e7df      	b.n	8004fcc <_puts_r+0x84>
 800500c:	6823      	ldr	r3, [r4, #0]
 800500e:	250a      	movs	r5, #10
 8005010:	1c5a      	adds	r2, r3, #1
 8005012:	6022      	str	r2, [r4, #0]
 8005014:	701d      	strb	r5, [r3, #0]
 8005016:	e7db      	b.n	8004fd0 <_puts_r+0x88>
 8005018:	08005dd4 	.word	0x08005dd4
 800501c:	08005df4 	.word	0x08005df4
 8005020:	08005db4 	.word	0x08005db4

08005024 <puts>:
 8005024:	4b02      	ldr	r3, [pc, #8]	; (8005030 <puts+0xc>)
 8005026:	4601      	mov	r1, r0
 8005028:	6818      	ldr	r0, [r3, #0]
 800502a:	f7ff bf8d 	b.w	8004f48 <_puts_r>
 800502e:	bf00      	nop
 8005030:	24000014 	.word	0x24000014

08005034 <cleanup_glue>:
 8005034:	b538      	push	{r3, r4, r5, lr}
 8005036:	460c      	mov	r4, r1
 8005038:	6809      	ldr	r1, [r1, #0]
 800503a:	4605      	mov	r5, r0
 800503c:	b109      	cbz	r1, 8005042 <cleanup_glue+0xe>
 800503e:	f7ff fff9 	bl	8005034 <cleanup_glue>
 8005042:	4621      	mov	r1, r4
 8005044:	4628      	mov	r0, r5
 8005046:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800504a:	f7ff be85 	b.w	8004d58 <_free_r>
	...

08005050 <_reclaim_reent>:
 8005050:	4b2c      	ldr	r3, [pc, #176]	; (8005104 <_reclaim_reent+0xb4>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4283      	cmp	r3, r0
 8005056:	b570      	push	{r4, r5, r6, lr}
 8005058:	4604      	mov	r4, r0
 800505a:	d051      	beq.n	8005100 <_reclaim_reent+0xb0>
 800505c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800505e:	b143      	cbz	r3, 8005072 <_reclaim_reent+0x22>
 8005060:	68db      	ldr	r3, [r3, #12]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d14a      	bne.n	80050fc <_reclaim_reent+0xac>
 8005066:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005068:	6819      	ldr	r1, [r3, #0]
 800506a:	b111      	cbz	r1, 8005072 <_reclaim_reent+0x22>
 800506c:	4620      	mov	r0, r4
 800506e:	f7ff fe73 	bl	8004d58 <_free_r>
 8005072:	6961      	ldr	r1, [r4, #20]
 8005074:	b111      	cbz	r1, 800507c <_reclaim_reent+0x2c>
 8005076:	4620      	mov	r0, r4
 8005078:	f7ff fe6e 	bl	8004d58 <_free_r>
 800507c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800507e:	b111      	cbz	r1, 8005086 <_reclaim_reent+0x36>
 8005080:	4620      	mov	r0, r4
 8005082:	f7ff fe69 	bl	8004d58 <_free_r>
 8005086:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005088:	b111      	cbz	r1, 8005090 <_reclaim_reent+0x40>
 800508a:	4620      	mov	r0, r4
 800508c:	f7ff fe64 	bl	8004d58 <_free_r>
 8005090:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005092:	b111      	cbz	r1, 800509a <_reclaim_reent+0x4a>
 8005094:	4620      	mov	r0, r4
 8005096:	f7ff fe5f 	bl	8004d58 <_free_r>
 800509a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800509c:	b111      	cbz	r1, 80050a4 <_reclaim_reent+0x54>
 800509e:	4620      	mov	r0, r4
 80050a0:	f7ff fe5a 	bl	8004d58 <_free_r>
 80050a4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80050a6:	b111      	cbz	r1, 80050ae <_reclaim_reent+0x5e>
 80050a8:	4620      	mov	r0, r4
 80050aa:	f7ff fe55 	bl	8004d58 <_free_r>
 80050ae:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80050b0:	b111      	cbz	r1, 80050b8 <_reclaim_reent+0x68>
 80050b2:	4620      	mov	r0, r4
 80050b4:	f7ff fe50 	bl	8004d58 <_free_r>
 80050b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80050ba:	b111      	cbz	r1, 80050c2 <_reclaim_reent+0x72>
 80050bc:	4620      	mov	r0, r4
 80050be:	f7ff fe4b 	bl	8004d58 <_free_r>
 80050c2:	69a3      	ldr	r3, [r4, #24]
 80050c4:	b1e3      	cbz	r3, 8005100 <_reclaim_reent+0xb0>
 80050c6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80050c8:	4620      	mov	r0, r4
 80050ca:	4798      	blx	r3
 80050cc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80050ce:	b1b9      	cbz	r1, 8005100 <_reclaim_reent+0xb0>
 80050d0:	4620      	mov	r0, r4
 80050d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80050d6:	f7ff bfad 	b.w	8005034 <cleanup_glue>
 80050da:	5949      	ldr	r1, [r1, r5]
 80050dc:	b941      	cbnz	r1, 80050f0 <_reclaim_reent+0xa0>
 80050de:	3504      	adds	r5, #4
 80050e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80050e2:	2d80      	cmp	r5, #128	; 0x80
 80050e4:	68d9      	ldr	r1, [r3, #12]
 80050e6:	d1f8      	bne.n	80050da <_reclaim_reent+0x8a>
 80050e8:	4620      	mov	r0, r4
 80050ea:	f7ff fe35 	bl	8004d58 <_free_r>
 80050ee:	e7ba      	b.n	8005066 <_reclaim_reent+0x16>
 80050f0:	680e      	ldr	r6, [r1, #0]
 80050f2:	4620      	mov	r0, r4
 80050f4:	f7ff fe30 	bl	8004d58 <_free_r>
 80050f8:	4631      	mov	r1, r6
 80050fa:	e7ef      	b.n	80050dc <_reclaim_reent+0x8c>
 80050fc:	2500      	movs	r5, #0
 80050fe:	e7ef      	b.n	80050e0 <_reclaim_reent+0x90>
 8005100:	bd70      	pop	{r4, r5, r6, pc}
 8005102:	bf00      	nop
 8005104:	24000014 	.word	0x24000014

08005108 <_sbrk_r>:
 8005108:	b538      	push	{r3, r4, r5, lr}
 800510a:	4d06      	ldr	r5, [pc, #24]	; (8005124 <_sbrk_r+0x1c>)
 800510c:	2300      	movs	r3, #0
 800510e:	4604      	mov	r4, r0
 8005110:	4608      	mov	r0, r1
 8005112:	602b      	str	r3, [r5, #0]
 8005114:	f7fb ff94 	bl	8001040 <_sbrk>
 8005118:	1c43      	adds	r3, r0, #1
 800511a:	d102      	bne.n	8005122 <_sbrk_r+0x1a>
 800511c:	682b      	ldr	r3, [r5, #0]
 800511e:	b103      	cbz	r3, 8005122 <_sbrk_r+0x1a>
 8005120:	6023      	str	r3, [r4, #0]
 8005122:	bd38      	pop	{r3, r4, r5, pc}
 8005124:	24004120 	.word	0x24004120

08005128 <__sread>:
 8005128:	b510      	push	{r4, lr}
 800512a:	460c      	mov	r4, r1
 800512c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005130:	f000 fd54 	bl	8005bdc <_read_r>
 8005134:	2800      	cmp	r0, #0
 8005136:	bfab      	itete	ge
 8005138:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800513a:	89a3      	ldrhlt	r3, [r4, #12]
 800513c:	181b      	addge	r3, r3, r0
 800513e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005142:	bfac      	ite	ge
 8005144:	6563      	strge	r3, [r4, #84]	; 0x54
 8005146:	81a3      	strhlt	r3, [r4, #12]
 8005148:	bd10      	pop	{r4, pc}

0800514a <__swrite>:
 800514a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800514e:	461f      	mov	r7, r3
 8005150:	898b      	ldrh	r3, [r1, #12]
 8005152:	05db      	lsls	r3, r3, #23
 8005154:	4605      	mov	r5, r0
 8005156:	460c      	mov	r4, r1
 8005158:	4616      	mov	r6, r2
 800515a:	d505      	bpl.n	8005168 <__swrite+0x1e>
 800515c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005160:	2302      	movs	r3, #2
 8005162:	2200      	movs	r2, #0
 8005164:	f000 f9c8 	bl	80054f8 <_lseek_r>
 8005168:	89a3      	ldrh	r3, [r4, #12]
 800516a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800516e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005172:	81a3      	strh	r3, [r4, #12]
 8005174:	4632      	mov	r2, r6
 8005176:	463b      	mov	r3, r7
 8005178:	4628      	mov	r0, r5
 800517a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800517e:	f000 b869 	b.w	8005254 <_write_r>

08005182 <__sseek>:
 8005182:	b510      	push	{r4, lr}
 8005184:	460c      	mov	r4, r1
 8005186:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800518a:	f000 f9b5 	bl	80054f8 <_lseek_r>
 800518e:	1c43      	adds	r3, r0, #1
 8005190:	89a3      	ldrh	r3, [r4, #12]
 8005192:	bf15      	itete	ne
 8005194:	6560      	strne	r0, [r4, #84]	; 0x54
 8005196:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800519a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800519e:	81a3      	strheq	r3, [r4, #12]
 80051a0:	bf18      	it	ne
 80051a2:	81a3      	strhne	r3, [r4, #12]
 80051a4:	bd10      	pop	{r4, pc}

080051a6 <__sclose>:
 80051a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051aa:	f000 b8d3 	b.w	8005354 <_close_r>
	...

080051b0 <__swbuf_r>:
 80051b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051b2:	460e      	mov	r6, r1
 80051b4:	4614      	mov	r4, r2
 80051b6:	4605      	mov	r5, r0
 80051b8:	b118      	cbz	r0, 80051c2 <__swbuf_r+0x12>
 80051ba:	6983      	ldr	r3, [r0, #24]
 80051bc:	b90b      	cbnz	r3, 80051c2 <__swbuf_r+0x12>
 80051be:	f7ff fceb 	bl	8004b98 <__sinit>
 80051c2:	4b21      	ldr	r3, [pc, #132]	; (8005248 <__swbuf_r+0x98>)
 80051c4:	429c      	cmp	r4, r3
 80051c6:	d12b      	bne.n	8005220 <__swbuf_r+0x70>
 80051c8:	686c      	ldr	r4, [r5, #4]
 80051ca:	69a3      	ldr	r3, [r4, #24]
 80051cc:	60a3      	str	r3, [r4, #8]
 80051ce:	89a3      	ldrh	r3, [r4, #12]
 80051d0:	071a      	lsls	r2, r3, #28
 80051d2:	d52f      	bpl.n	8005234 <__swbuf_r+0x84>
 80051d4:	6923      	ldr	r3, [r4, #16]
 80051d6:	b36b      	cbz	r3, 8005234 <__swbuf_r+0x84>
 80051d8:	6923      	ldr	r3, [r4, #16]
 80051da:	6820      	ldr	r0, [r4, #0]
 80051dc:	1ac0      	subs	r0, r0, r3
 80051de:	6963      	ldr	r3, [r4, #20]
 80051e0:	b2f6      	uxtb	r6, r6
 80051e2:	4283      	cmp	r3, r0
 80051e4:	4637      	mov	r7, r6
 80051e6:	dc04      	bgt.n	80051f2 <__swbuf_r+0x42>
 80051e8:	4621      	mov	r1, r4
 80051ea:	4628      	mov	r0, r5
 80051ec:	f000 f948 	bl	8005480 <_fflush_r>
 80051f0:	bb30      	cbnz	r0, 8005240 <__swbuf_r+0x90>
 80051f2:	68a3      	ldr	r3, [r4, #8]
 80051f4:	3b01      	subs	r3, #1
 80051f6:	60a3      	str	r3, [r4, #8]
 80051f8:	6823      	ldr	r3, [r4, #0]
 80051fa:	1c5a      	adds	r2, r3, #1
 80051fc:	6022      	str	r2, [r4, #0]
 80051fe:	701e      	strb	r6, [r3, #0]
 8005200:	6963      	ldr	r3, [r4, #20]
 8005202:	3001      	adds	r0, #1
 8005204:	4283      	cmp	r3, r0
 8005206:	d004      	beq.n	8005212 <__swbuf_r+0x62>
 8005208:	89a3      	ldrh	r3, [r4, #12]
 800520a:	07db      	lsls	r3, r3, #31
 800520c:	d506      	bpl.n	800521c <__swbuf_r+0x6c>
 800520e:	2e0a      	cmp	r6, #10
 8005210:	d104      	bne.n	800521c <__swbuf_r+0x6c>
 8005212:	4621      	mov	r1, r4
 8005214:	4628      	mov	r0, r5
 8005216:	f000 f933 	bl	8005480 <_fflush_r>
 800521a:	b988      	cbnz	r0, 8005240 <__swbuf_r+0x90>
 800521c:	4638      	mov	r0, r7
 800521e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005220:	4b0a      	ldr	r3, [pc, #40]	; (800524c <__swbuf_r+0x9c>)
 8005222:	429c      	cmp	r4, r3
 8005224:	d101      	bne.n	800522a <__swbuf_r+0x7a>
 8005226:	68ac      	ldr	r4, [r5, #8]
 8005228:	e7cf      	b.n	80051ca <__swbuf_r+0x1a>
 800522a:	4b09      	ldr	r3, [pc, #36]	; (8005250 <__swbuf_r+0xa0>)
 800522c:	429c      	cmp	r4, r3
 800522e:	bf08      	it	eq
 8005230:	68ec      	ldreq	r4, [r5, #12]
 8005232:	e7ca      	b.n	80051ca <__swbuf_r+0x1a>
 8005234:	4621      	mov	r1, r4
 8005236:	4628      	mov	r0, r5
 8005238:	f000 f81e 	bl	8005278 <__swsetup_r>
 800523c:	2800      	cmp	r0, #0
 800523e:	d0cb      	beq.n	80051d8 <__swbuf_r+0x28>
 8005240:	f04f 37ff 	mov.w	r7, #4294967295
 8005244:	e7ea      	b.n	800521c <__swbuf_r+0x6c>
 8005246:	bf00      	nop
 8005248:	08005dd4 	.word	0x08005dd4
 800524c:	08005df4 	.word	0x08005df4
 8005250:	08005db4 	.word	0x08005db4

08005254 <_write_r>:
 8005254:	b538      	push	{r3, r4, r5, lr}
 8005256:	4d07      	ldr	r5, [pc, #28]	; (8005274 <_write_r+0x20>)
 8005258:	4604      	mov	r4, r0
 800525a:	4608      	mov	r0, r1
 800525c:	4611      	mov	r1, r2
 800525e:	2200      	movs	r2, #0
 8005260:	602a      	str	r2, [r5, #0]
 8005262:	461a      	mov	r2, r3
 8005264:	f7fb fb3b 	bl	80008de <_write>
 8005268:	1c43      	adds	r3, r0, #1
 800526a:	d102      	bne.n	8005272 <_write_r+0x1e>
 800526c:	682b      	ldr	r3, [r5, #0]
 800526e:	b103      	cbz	r3, 8005272 <_write_r+0x1e>
 8005270:	6023      	str	r3, [r4, #0]
 8005272:	bd38      	pop	{r3, r4, r5, pc}
 8005274:	24004120 	.word	0x24004120

08005278 <__swsetup_r>:
 8005278:	4b32      	ldr	r3, [pc, #200]	; (8005344 <__swsetup_r+0xcc>)
 800527a:	b570      	push	{r4, r5, r6, lr}
 800527c:	681d      	ldr	r5, [r3, #0]
 800527e:	4606      	mov	r6, r0
 8005280:	460c      	mov	r4, r1
 8005282:	b125      	cbz	r5, 800528e <__swsetup_r+0x16>
 8005284:	69ab      	ldr	r3, [r5, #24]
 8005286:	b913      	cbnz	r3, 800528e <__swsetup_r+0x16>
 8005288:	4628      	mov	r0, r5
 800528a:	f7ff fc85 	bl	8004b98 <__sinit>
 800528e:	4b2e      	ldr	r3, [pc, #184]	; (8005348 <__swsetup_r+0xd0>)
 8005290:	429c      	cmp	r4, r3
 8005292:	d10f      	bne.n	80052b4 <__swsetup_r+0x3c>
 8005294:	686c      	ldr	r4, [r5, #4]
 8005296:	89a3      	ldrh	r3, [r4, #12]
 8005298:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800529c:	0719      	lsls	r1, r3, #28
 800529e:	d42c      	bmi.n	80052fa <__swsetup_r+0x82>
 80052a0:	06dd      	lsls	r5, r3, #27
 80052a2:	d411      	bmi.n	80052c8 <__swsetup_r+0x50>
 80052a4:	2309      	movs	r3, #9
 80052a6:	6033      	str	r3, [r6, #0]
 80052a8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80052ac:	81a3      	strh	r3, [r4, #12]
 80052ae:	f04f 30ff 	mov.w	r0, #4294967295
 80052b2:	e03e      	b.n	8005332 <__swsetup_r+0xba>
 80052b4:	4b25      	ldr	r3, [pc, #148]	; (800534c <__swsetup_r+0xd4>)
 80052b6:	429c      	cmp	r4, r3
 80052b8:	d101      	bne.n	80052be <__swsetup_r+0x46>
 80052ba:	68ac      	ldr	r4, [r5, #8]
 80052bc:	e7eb      	b.n	8005296 <__swsetup_r+0x1e>
 80052be:	4b24      	ldr	r3, [pc, #144]	; (8005350 <__swsetup_r+0xd8>)
 80052c0:	429c      	cmp	r4, r3
 80052c2:	bf08      	it	eq
 80052c4:	68ec      	ldreq	r4, [r5, #12]
 80052c6:	e7e6      	b.n	8005296 <__swsetup_r+0x1e>
 80052c8:	0758      	lsls	r0, r3, #29
 80052ca:	d512      	bpl.n	80052f2 <__swsetup_r+0x7a>
 80052cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80052ce:	b141      	cbz	r1, 80052e2 <__swsetup_r+0x6a>
 80052d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80052d4:	4299      	cmp	r1, r3
 80052d6:	d002      	beq.n	80052de <__swsetup_r+0x66>
 80052d8:	4630      	mov	r0, r6
 80052da:	f7ff fd3d 	bl	8004d58 <_free_r>
 80052de:	2300      	movs	r3, #0
 80052e0:	6363      	str	r3, [r4, #52]	; 0x34
 80052e2:	89a3      	ldrh	r3, [r4, #12]
 80052e4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80052e8:	81a3      	strh	r3, [r4, #12]
 80052ea:	2300      	movs	r3, #0
 80052ec:	6063      	str	r3, [r4, #4]
 80052ee:	6923      	ldr	r3, [r4, #16]
 80052f0:	6023      	str	r3, [r4, #0]
 80052f2:	89a3      	ldrh	r3, [r4, #12]
 80052f4:	f043 0308 	orr.w	r3, r3, #8
 80052f8:	81a3      	strh	r3, [r4, #12]
 80052fa:	6923      	ldr	r3, [r4, #16]
 80052fc:	b94b      	cbnz	r3, 8005312 <__swsetup_r+0x9a>
 80052fe:	89a3      	ldrh	r3, [r4, #12]
 8005300:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005304:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005308:	d003      	beq.n	8005312 <__swsetup_r+0x9a>
 800530a:	4621      	mov	r1, r4
 800530c:	4630      	mov	r0, r6
 800530e:	f000 f92b 	bl	8005568 <__smakebuf_r>
 8005312:	89a0      	ldrh	r0, [r4, #12]
 8005314:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005318:	f010 0301 	ands.w	r3, r0, #1
 800531c:	d00a      	beq.n	8005334 <__swsetup_r+0xbc>
 800531e:	2300      	movs	r3, #0
 8005320:	60a3      	str	r3, [r4, #8]
 8005322:	6963      	ldr	r3, [r4, #20]
 8005324:	425b      	negs	r3, r3
 8005326:	61a3      	str	r3, [r4, #24]
 8005328:	6923      	ldr	r3, [r4, #16]
 800532a:	b943      	cbnz	r3, 800533e <__swsetup_r+0xc6>
 800532c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005330:	d1ba      	bne.n	80052a8 <__swsetup_r+0x30>
 8005332:	bd70      	pop	{r4, r5, r6, pc}
 8005334:	0781      	lsls	r1, r0, #30
 8005336:	bf58      	it	pl
 8005338:	6963      	ldrpl	r3, [r4, #20]
 800533a:	60a3      	str	r3, [r4, #8]
 800533c:	e7f4      	b.n	8005328 <__swsetup_r+0xb0>
 800533e:	2000      	movs	r0, #0
 8005340:	e7f7      	b.n	8005332 <__swsetup_r+0xba>
 8005342:	bf00      	nop
 8005344:	24000014 	.word	0x24000014
 8005348:	08005dd4 	.word	0x08005dd4
 800534c:	08005df4 	.word	0x08005df4
 8005350:	08005db4 	.word	0x08005db4

08005354 <_close_r>:
 8005354:	b538      	push	{r3, r4, r5, lr}
 8005356:	4d06      	ldr	r5, [pc, #24]	; (8005370 <_close_r+0x1c>)
 8005358:	2300      	movs	r3, #0
 800535a:	4604      	mov	r4, r0
 800535c:	4608      	mov	r0, r1
 800535e:	602b      	str	r3, [r5, #0]
 8005360:	f7fb fe3a 	bl	8000fd8 <_close>
 8005364:	1c43      	adds	r3, r0, #1
 8005366:	d102      	bne.n	800536e <_close_r+0x1a>
 8005368:	682b      	ldr	r3, [r5, #0]
 800536a:	b103      	cbz	r3, 800536e <_close_r+0x1a>
 800536c:	6023      	str	r3, [r4, #0]
 800536e:	bd38      	pop	{r3, r4, r5, pc}
 8005370:	24004120 	.word	0x24004120

08005374 <__sflush_r>:
 8005374:	898a      	ldrh	r2, [r1, #12]
 8005376:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800537a:	4605      	mov	r5, r0
 800537c:	0710      	lsls	r0, r2, #28
 800537e:	460c      	mov	r4, r1
 8005380:	d458      	bmi.n	8005434 <__sflush_r+0xc0>
 8005382:	684b      	ldr	r3, [r1, #4]
 8005384:	2b00      	cmp	r3, #0
 8005386:	dc05      	bgt.n	8005394 <__sflush_r+0x20>
 8005388:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800538a:	2b00      	cmp	r3, #0
 800538c:	dc02      	bgt.n	8005394 <__sflush_r+0x20>
 800538e:	2000      	movs	r0, #0
 8005390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005394:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005396:	2e00      	cmp	r6, #0
 8005398:	d0f9      	beq.n	800538e <__sflush_r+0x1a>
 800539a:	2300      	movs	r3, #0
 800539c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80053a0:	682f      	ldr	r7, [r5, #0]
 80053a2:	602b      	str	r3, [r5, #0]
 80053a4:	d032      	beq.n	800540c <__sflush_r+0x98>
 80053a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80053a8:	89a3      	ldrh	r3, [r4, #12]
 80053aa:	075a      	lsls	r2, r3, #29
 80053ac:	d505      	bpl.n	80053ba <__sflush_r+0x46>
 80053ae:	6863      	ldr	r3, [r4, #4]
 80053b0:	1ac0      	subs	r0, r0, r3
 80053b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80053b4:	b10b      	cbz	r3, 80053ba <__sflush_r+0x46>
 80053b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80053b8:	1ac0      	subs	r0, r0, r3
 80053ba:	2300      	movs	r3, #0
 80053bc:	4602      	mov	r2, r0
 80053be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80053c0:	6a21      	ldr	r1, [r4, #32]
 80053c2:	4628      	mov	r0, r5
 80053c4:	47b0      	blx	r6
 80053c6:	1c43      	adds	r3, r0, #1
 80053c8:	89a3      	ldrh	r3, [r4, #12]
 80053ca:	d106      	bne.n	80053da <__sflush_r+0x66>
 80053cc:	6829      	ldr	r1, [r5, #0]
 80053ce:	291d      	cmp	r1, #29
 80053d0:	d82c      	bhi.n	800542c <__sflush_r+0xb8>
 80053d2:	4a2a      	ldr	r2, [pc, #168]	; (800547c <__sflush_r+0x108>)
 80053d4:	40ca      	lsrs	r2, r1
 80053d6:	07d6      	lsls	r6, r2, #31
 80053d8:	d528      	bpl.n	800542c <__sflush_r+0xb8>
 80053da:	2200      	movs	r2, #0
 80053dc:	6062      	str	r2, [r4, #4]
 80053de:	04d9      	lsls	r1, r3, #19
 80053e0:	6922      	ldr	r2, [r4, #16]
 80053e2:	6022      	str	r2, [r4, #0]
 80053e4:	d504      	bpl.n	80053f0 <__sflush_r+0x7c>
 80053e6:	1c42      	adds	r2, r0, #1
 80053e8:	d101      	bne.n	80053ee <__sflush_r+0x7a>
 80053ea:	682b      	ldr	r3, [r5, #0]
 80053ec:	b903      	cbnz	r3, 80053f0 <__sflush_r+0x7c>
 80053ee:	6560      	str	r0, [r4, #84]	; 0x54
 80053f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80053f2:	602f      	str	r7, [r5, #0]
 80053f4:	2900      	cmp	r1, #0
 80053f6:	d0ca      	beq.n	800538e <__sflush_r+0x1a>
 80053f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80053fc:	4299      	cmp	r1, r3
 80053fe:	d002      	beq.n	8005406 <__sflush_r+0x92>
 8005400:	4628      	mov	r0, r5
 8005402:	f7ff fca9 	bl	8004d58 <_free_r>
 8005406:	2000      	movs	r0, #0
 8005408:	6360      	str	r0, [r4, #52]	; 0x34
 800540a:	e7c1      	b.n	8005390 <__sflush_r+0x1c>
 800540c:	6a21      	ldr	r1, [r4, #32]
 800540e:	2301      	movs	r3, #1
 8005410:	4628      	mov	r0, r5
 8005412:	47b0      	blx	r6
 8005414:	1c41      	adds	r1, r0, #1
 8005416:	d1c7      	bne.n	80053a8 <__sflush_r+0x34>
 8005418:	682b      	ldr	r3, [r5, #0]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d0c4      	beq.n	80053a8 <__sflush_r+0x34>
 800541e:	2b1d      	cmp	r3, #29
 8005420:	d001      	beq.n	8005426 <__sflush_r+0xb2>
 8005422:	2b16      	cmp	r3, #22
 8005424:	d101      	bne.n	800542a <__sflush_r+0xb6>
 8005426:	602f      	str	r7, [r5, #0]
 8005428:	e7b1      	b.n	800538e <__sflush_r+0x1a>
 800542a:	89a3      	ldrh	r3, [r4, #12]
 800542c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005430:	81a3      	strh	r3, [r4, #12]
 8005432:	e7ad      	b.n	8005390 <__sflush_r+0x1c>
 8005434:	690f      	ldr	r7, [r1, #16]
 8005436:	2f00      	cmp	r7, #0
 8005438:	d0a9      	beq.n	800538e <__sflush_r+0x1a>
 800543a:	0793      	lsls	r3, r2, #30
 800543c:	680e      	ldr	r6, [r1, #0]
 800543e:	bf08      	it	eq
 8005440:	694b      	ldreq	r3, [r1, #20]
 8005442:	600f      	str	r7, [r1, #0]
 8005444:	bf18      	it	ne
 8005446:	2300      	movne	r3, #0
 8005448:	eba6 0807 	sub.w	r8, r6, r7
 800544c:	608b      	str	r3, [r1, #8]
 800544e:	f1b8 0f00 	cmp.w	r8, #0
 8005452:	dd9c      	ble.n	800538e <__sflush_r+0x1a>
 8005454:	6a21      	ldr	r1, [r4, #32]
 8005456:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005458:	4643      	mov	r3, r8
 800545a:	463a      	mov	r2, r7
 800545c:	4628      	mov	r0, r5
 800545e:	47b0      	blx	r6
 8005460:	2800      	cmp	r0, #0
 8005462:	dc06      	bgt.n	8005472 <__sflush_r+0xfe>
 8005464:	89a3      	ldrh	r3, [r4, #12]
 8005466:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800546a:	81a3      	strh	r3, [r4, #12]
 800546c:	f04f 30ff 	mov.w	r0, #4294967295
 8005470:	e78e      	b.n	8005390 <__sflush_r+0x1c>
 8005472:	4407      	add	r7, r0
 8005474:	eba8 0800 	sub.w	r8, r8, r0
 8005478:	e7e9      	b.n	800544e <__sflush_r+0xda>
 800547a:	bf00      	nop
 800547c:	20400001 	.word	0x20400001

08005480 <_fflush_r>:
 8005480:	b538      	push	{r3, r4, r5, lr}
 8005482:	690b      	ldr	r3, [r1, #16]
 8005484:	4605      	mov	r5, r0
 8005486:	460c      	mov	r4, r1
 8005488:	b913      	cbnz	r3, 8005490 <_fflush_r+0x10>
 800548a:	2500      	movs	r5, #0
 800548c:	4628      	mov	r0, r5
 800548e:	bd38      	pop	{r3, r4, r5, pc}
 8005490:	b118      	cbz	r0, 800549a <_fflush_r+0x1a>
 8005492:	6983      	ldr	r3, [r0, #24]
 8005494:	b90b      	cbnz	r3, 800549a <_fflush_r+0x1a>
 8005496:	f7ff fb7f 	bl	8004b98 <__sinit>
 800549a:	4b14      	ldr	r3, [pc, #80]	; (80054ec <_fflush_r+0x6c>)
 800549c:	429c      	cmp	r4, r3
 800549e:	d11b      	bne.n	80054d8 <_fflush_r+0x58>
 80054a0:	686c      	ldr	r4, [r5, #4]
 80054a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d0ef      	beq.n	800548a <_fflush_r+0xa>
 80054aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80054ac:	07d0      	lsls	r0, r2, #31
 80054ae:	d404      	bmi.n	80054ba <_fflush_r+0x3a>
 80054b0:	0599      	lsls	r1, r3, #22
 80054b2:	d402      	bmi.n	80054ba <_fflush_r+0x3a>
 80054b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80054b6:	f7fb ff1a 	bl	80012ee <__retarget_lock_acquire_recursive>
 80054ba:	4628      	mov	r0, r5
 80054bc:	4621      	mov	r1, r4
 80054be:	f7ff ff59 	bl	8005374 <__sflush_r>
 80054c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80054c4:	07da      	lsls	r2, r3, #31
 80054c6:	4605      	mov	r5, r0
 80054c8:	d4e0      	bmi.n	800548c <_fflush_r+0xc>
 80054ca:	89a3      	ldrh	r3, [r4, #12]
 80054cc:	059b      	lsls	r3, r3, #22
 80054ce:	d4dd      	bmi.n	800548c <_fflush_r+0xc>
 80054d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80054d2:	f7fb ff20 	bl	8001316 <__retarget_lock_release_recursive>
 80054d6:	e7d9      	b.n	800548c <_fflush_r+0xc>
 80054d8:	4b05      	ldr	r3, [pc, #20]	; (80054f0 <_fflush_r+0x70>)
 80054da:	429c      	cmp	r4, r3
 80054dc:	d101      	bne.n	80054e2 <_fflush_r+0x62>
 80054de:	68ac      	ldr	r4, [r5, #8]
 80054e0:	e7df      	b.n	80054a2 <_fflush_r+0x22>
 80054e2:	4b04      	ldr	r3, [pc, #16]	; (80054f4 <_fflush_r+0x74>)
 80054e4:	429c      	cmp	r4, r3
 80054e6:	bf08      	it	eq
 80054e8:	68ec      	ldreq	r4, [r5, #12]
 80054ea:	e7da      	b.n	80054a2 <_fflush_r+0x22>
 80054ec:	08005dd4 	.word	0x08005dd4
 80054f0:	08005df4 	.word	0x08005df4
 80054f4:	08005db4 	.word	0x08005db4

080054f8 <_lseek_r>:
 80054f8:	b538      	push	{r3, r4, r5, lr}
 80054fa:	4d07      	ldr	r5, [pc, #28]	; (8005518 <_lseek_r+0x20>)
 80054fc:	4604      	mov	r4, r0
 80054fe:	4608      	mov	r0, r1
 8005500:	4611      	mov	r1, r2
 8005502:	2200      	movs	r2, #0
 8005504:	602a      	str	r2, [r5, #0]
 8005506:	461a      	mov	r2, r3
 8005508:	f7fb fd8d 	bl	8001026 <_lseek>
 800550c:	1c43      	adds	r3, r0, #1
 800550e:	d102      	bne.n	8005516 <_lseek_r+0x1e>
 8005510:	682b      	ldr	r3, [r5, #0]
 8005512:	b103      	cbz	r3, 8005516 <_lseek_r+0x1e>
 8005514:	6023      	str	r3, [r4, #0]
 8005516:	bd38      	pop	{r3, r4, r5, pc}
 8005518:	24004120 	.word	0x24004120

0800551c <__swhatbuf_r>:
 800551c:	b570      	push	{r4, r5, r6, lr}
 800551e:	460e      	mov	r6, r1
 8005520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005524:	2900      	cmp	r1, #0
 8005526:	b096      	sub	sp, #88	; 0x58
 8005528:	4614      	mov	r4, r2
 800552a:	461d      	mov	r5, r3
 800552c:	da08      	bge.n	8005540 <__swhatbuf_r+0x24>
 800552e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005532:	2200      	movs	r2, #0
 8005534:	602a      	str	r2, [r5, #0]
 8005536:	061a      	lsls	r2, r3, #24
 8005538:	d410      	bmi.n	800555c <__swhatbuf_r+0x40>
 800553a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800553e:	e00e      	b.n	800555e <__swhatbuf_r+0x42>
 8005540:	466a      	mov	r2, sp
 8005542:	f000 fb5d 	bl	8005c00 <_fstat_r>
 8005546:	2800      	cmp	r0, #0
 8005548:	dbf1      	blt.n	800552e <__swhatbuf_r+0x12>
 800554a:	9a01      	ldr	r2, [sp, #4]
 800554c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005550:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005554:	425a      	negs	r2, r3
 8005556:	415a      	adcs	r2, r3
 8005558:	602a      	str	r2, [r5, #0]
 800555a:	e7ee      	b.n	800553a <__swhatbuf_r+0x1e>
 800555c:	2340      	movs	r3, #64	; 0x40
 800555e:	2000      	movs	r0, #0
 8005560:	6023      	str	r3, [r4, #0]
 8005562:	b016      	add	sp, #88	; 0x58
 8005564:	bd70      	pop	{r4, r5, r6, pc}
	...

08005568 <__smakebuf_r>:
 8005568:	898b      	ldrh	r3, [r1, #12]
 800556a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800556c:	079d      	lsls	r5, r3, #30
 800556e:	4606      	mov	r6, r0
 8005570:	460c      	mov	r4, r1
 8005572:	d507      	bpl.n	8005584 <__smakebuf_r+0x1c>
 8005574:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005578:	6023      	str	r3, [r4, #0]
 800557a:	6123      	str	r3, [r4, #16]
 800557c:	2301      	movs	r3, #1
 800557e:	6163      	str	r3, [r4, #20]
 8005580:	b002      	add	sp, #8
 8005582:	bd70      	pop	{r4, r5, r6, pc}
 8005584:	ab01      	add	r3, sp, #4
 8005586:	466a      	mov	r2, sp
 8005588:	f7ff ffc8 	bl	800551c <__swhatbuf_r>
 800558c:	9900      	ldr	r1, [sp, #0]
 800558e:	4605      	mov	r5, r0
 8005590:	4630      	mov	r0, r6
 8005592:	f7ff fc4d 	bl	8004e30 <_malloc_r>
 8005596:	b948      	cbnz	r0, 80055ac <__smakebuf_r+0x44>
 8005598:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800559c:	059a      	lsls	r2, r3, #22
 800559e:	d4ef      	bmi.n	8005580 <__smakebuf_r+0x18>
 80055a0:	f023 0303 	bic.w	r3, r3, #3
 80055a4:	f043 0302 	orr.w	r3, r3, #2
 80055a8:	81a3      	strh	r3, [r4, #12]
 80055aa:	e7e3      	b.n	8005574 <__smakebuf_r+0xc>
 80055ac:	4b0d      	ldr	r3, [pc, #52]	; (80055e4 <__smakebuf_r+0x7c>)
 80055ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80055b0:	89a3      	ldrh	r3, [r4, #12]
 80055b2:	6020      	str	r0, [r4, #0]
 80055b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055b8:	81a3      	strh	r3, [r4, #12]
 80055ba:	9b00      	ldr	r3, [sp, #0]
 80055bc:	6163      	str	r3, [r4, #20]
 80055be:	9b01      	ldr	r3, [sp, #4]
 80055c0:	6120      	str	r0, [r4, #16]
 80055c2:	b15b      	cbz	r3, 80055dc <__smakebuf_r+0x74>
 80055c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80055c8:	4630      	mov	r0, r6
 80055ca:	f000 fb2b 	bl	8005c24 <_isatty_r>
 80055ce:	b128      	cbz	r0, 80055dc <__smakebuf_r+0x74>
 80055d0:	89a3      	ldrh	r3, [r4, #12]
 80055d2:	f023 0303 	bic.w	r3, r3, #3
 80055d6:	f043 0301 	orr.w	r3, r3, #1
 80055da:	81a3      	strh	r3, [r4, #12]
 80055dc:	89a0      	ldrh	r0, [r4, #12]
 80055de:	4305      	orrs	r5, r0
 80055e0:	81a5      	strh	r5, [r4, #12]
 80055e2:	e7cd      	b.n	8005580 <__smakebuf_r+0x18>
 80055e4:	08004b31 	.word	0x08004b31

080055e8 <__malloc_lock>:
 80055e8:	4801      	ldr	r0, [pc, #4]	; (80055f0 <__malloc_lock+0x8>)
 80055ea:	f7fb be80 	b.w	80012ee <__retarget_lock_acquire_recursive>
 80055ee:	bf00      	nop
 80055f0:	240003bc 	.word	0x240003bc

080055f4 <__malloc_unlock>:
 80055f4:	4801      	ldr	r0, [pc, #4]	; (80055fc <__malloc_unlock+0x8>)
 80055f6:	f7fb be8e 	b.w	8001316 <__retarget_lock_release_recursive>
 80055fa:	bf00      	nop
 80055fc:	240003bc 	.word	0x240003bc

08005600 <__sfputc_r>:
 8005600:	6893      	ldr	r3, [r2, #8]
 8005602:	3b01      	subs	r3, #1
 8005604:	2b00      	cmp	r3, #0
 8005606:	b410      	push	{r4}
 8005608:	6093      	str	r3, [r2, #8]
 800560a:	da08      	bge.n	800561e <__sfputc_r+0x1e>
 800560c:	6994      	ldr	r4, [r2, #24]
 800560e:	42a3      	cmp	r3, r4
 8005610:	db01      	blt.n	8005616 <__sfputc_r+0x16>
 8005612:	290a      	cmp	r1, #10
 8005614:	d103      	bne.n	800561e <__sfputc_r+0x1e>
 8005616:	f85d 4b04 	ldr.w	r4, [sp], #4
 800561a:	f7ff bdc9 	b.w	80051b0 <__swbuf_r>
 800561e:	6813      	ldr	r3, [r2, #0]
 8005620:	1c58      	adds	r0, r3, #1
 8005622:	6010      	str	r0, [r2, #0]
 8005624:	7019      	strb	r1, [r3, #0]
 8005626:	4608      	mov	r0, r1
 8005628:	f85d 4b04 	ldr.w	r4, [sp], #4
 800562c:	4770      	bx	lr

0800562e <__sfputs_r>:
 800562e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005630:	4606      	mov	r6, r0
 8005632:	460f      	mov	r7, r1
 8005634:	4614      	mov	r4, r2
 8005636:	18d5      	adds	r5, r2, r3
 8005638:	42ac      	cmp	r4, r5
 800563a:	d101      	bne.n	8005640 <__sfputs_r+0x12>
 800563c:	2000      	movs	r0, #0
 800563e:	e007      	b.n	8005650 <__sfputs_r+0x22>
 8005640:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005644:	463a      	mov	r2, r7
 8005646:	4630      	mov	r0, r6
 8005648:	f7ff ffda 	bl	8005600 <__sfputc_r>
 800564c:	1c43      	adds	r3, r0, #1
 800564e:	d1f3      	bne.n	8005638 <__sfputs_r+0xa>
 8005650:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005654 <_vfiprintf_r>:
 8005654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005658:	460d      	mov	r5, r1
 800565a:	b09d      	sub	sp, #116	; 0x74
 800565c:	4614      	mov	r4, r2
 800565e:	4698      	mov	r8, r3
 8005660:	4606      	mov	r6, r0
 8005662:	b118      	cbz	r0, 800566c <_vfiprintf_r+0x18>
 8005664:	6983      	ldr	r3, [r0, #24]
 8005666:	b90b      	cbnz	r3, 800566c <_vfiprintf_r+0x18>
 8005668:	f7ff fa96 	bl	8004b98 <__sinit>
 800566c:	4b89      	ldr	r3, [pc, #548]	; (8005894 <_vfiprintf_r+0x240>)
 800566e:	429d      	cmp	r5, r3
 8005670:	d11b      	bne.n	80056aa <_vfiprintf_r+0x56>
 8005672:	6875      	ldr	r5, [r6, #4]
 8005674:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005676:	07d9      	lsls	r1, r3, #31
 8005678:	d405      	bmi.n	8005686 <_vfiprintf_r+0x32>
 800567a:	89ab      	ldrh	r3, [r5, #12]
 800567c:	059a      	lsls	r2, r3, #22
 800567e:	d402      	bmi.n	8005686 <_vfiprintf_r+0x32>
 8005680:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005682:	f7fb fe34 	bl	80012ee <__retarget_lock_acquire_recursive>
 8005686:	89ab      	ldrh	r3, [r5, #12]
 8005688:	071b      	lsls	r3, r3, #28
 800568a:	d501      	bpl.n	8005690 <_vfiprintf_r+0x3c>
 800568c:	692b      	ldr	r3, [r5, #16]
 800568e:	b9eb      	cbnz	r3, 80056cc <_vfiprintf_r+0x78>
 8005690:	4629      	mov	r1, r5
 8005692:	4630      	mov	r0, r6
 8005694:	f7ff fdf0 	bl	8005278 <__swsetup_r>
 8005698:	b1c0      	cbz	r0, 80056cc <_vfiprintf_r+0x78>
 800569a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800569c:	07dc      	lsls	r4, r3, #31
 800569e:	d50e      	bpl.n	80056be <_vfiprintf_r+0x6a>
 80056a0:	f04f 30ff 	mov.w	r0, #4294967295
 80056a4:	b01d      	add	sp, #116	; 0x74
 80056a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056aa:	4b7b      	ldr	r3, [pc, #492]	; (8005898 <_vfiprintf_r+0x244>)
 80056ac:	429d      	cmp	r5, r3
 80056ae:	d101      	bne.n	80056b4 <_vfiprintf_r+0x60>
 80056b0:	68b5      	ldr	r5, [r6, #8]
 80056b2:	e7df      	b.n	8005674 <_vfiprintf_r+0x20>
 80056b4:	4b79      	ldr	r3, [pc, #484]	; (800589c <_vfiprintf_r+0x248>)
 80056b6:	429d      	cmp	r5, r3
 80056b8:	bf08      	it	eq
 80056ba:	68f5      	ldreq	r5, [r6, #12]
 80056bc:	e7da      	b.n	8005674 <_vfiprintf_r+0x20>
 80056be:	89ab      	ldrh	r3, [r5, #12]
 80056c0:	0598      	lsls	r0, r3, #22
 80056c2:	d4ed      	bmi.n	80056a0 <_vfiprintf_r+0x4c>
 80056c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80056c6:	f7fb fe26 	bl	8001316 <__retarget_lock_release_recursive>
 80056ca:	e7e9      	b.n	80056a0 <_vfiprintf_r+0x4c>
 80056cc:	2300      	movs	r3, #0
 80056ce:	9309      	str	r3, [sp, #36]	; 0x24
 80056d0:	2320      	movs	r3, #32
 80056d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80056d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80056da:	2330      	movs	r3, #48	; 0x30
 80056dc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80058a0 <_vfiprintf_r+0x24c>
 80056e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80056e4:	f04f 0901 	mov.w	r9, #1
 80056e8:	4623      	mov	r3, r4
 80056ea:	469a      	mov	sl, r3
 80056ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056f0:	b10a      	cbz	r2, 80056f6 <_vfiprintf_r+0xa2>
 80056f2:	2a25      	cmp	r2, #37	; 0x25
 80056f4:	d1f9      	bne.n	80056ea <_vfiprintf_r+0x96>
 80056f6:	ebba 0b04 	subs.w	fp, sl, r4
 80056fa:	d00b      	beq.n	8005714 <_vfiprintf_r+0xc0>
 80056fc:	465b      	mov	r3, fp
 80056fe:	4622      	mov	r2, r4
 8005700:	4629      	mov	r1, r5
 8005702:	4630      	mov	r0, r6
 8005704:	f7ff ff93 	bl	800562e <__sfputs_r>
 8005708:	3001      	adds	r0, #1
 800570a:	f000 80aa 	beq.w	8005862 <_vfiprintf_r+0x20e>
 800570e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005710:	445a      	add	r2, fp
 8005712:	9209      	str	r2, [sp, #36]	; 0x24
 8005714:	f89a 3000 	ldrb.w	r3, [sl]
 8005718:	2b00      	cmp	r3, #0
 800571a:	f000 80a2 	beq.w	8005862 <_vfiprintf_r+0x20e>
 800571e:	2300      	movs	r3, #0
 8005720:	f04f 32ff 	mov.w	r2, #4294967295
 8005724:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005728:	f10a 0a01 	add.w	sl, sl, #1
 800572c:	9304      	str	r3, [sp, #16]
 800572e:	9307      	str	r3, [sp, #28]
 8005730:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005734:	931a      	str	r3, [sp, #104]	; 0x68
 8005736:	4654      	mov	r4, sl
 8005738:	2205      	movs	r2, #5
 800573a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800573e:	4858      	ldr	r0, [pc, #352]	; (80058a0 <_vfiprintf_r+0x24c>)
 8005740:	f7fa fdce 	bl	80002e0 <memchr>
 8005744:	9a04      	ldr	r2, [sp, #16]
 8005746:	b9d8      	cbnz	r0, 8005780 <_vfiprintf_r+0x12c>
 8005748:	06d1      	lsls	r1, r2, #27
 800574a:	bf44      	itt	mi
 800574c:	2320      	movmi	r3, #32
 800574e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005752:	0713      	lsls	r3, r2, #28
 8005754:	bf44      	itt	mi
 8005756:	232b      	movmi	r3, #43	; 0x2b
 8005758:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800575c:	f89a 3000 	ldrb.w	r3, [sl]
 8005760:	2b2a      	cmp	r3, #42	; 0x2a
 8005762:	d015      	beq.n	8005790 <_vfiprintf_r+0x13c>
 8005764:	9a07      	ldr	r2, [sp, #28]
 8005766:	4654      	mov	r4, sl
 8005768:	2000      	movs	r0, #0
 800576a:	f04f 0c0a 	mov.w	ip, #10
 800576e:	4621      	mov	r1, r4
 8005770:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005774:	3b30      	subs	r3, #48	; 0x30
 8005776:	2b09      	cmp	r3, #9
 8005778:	d94e      	bls.n	8005818 <_vfiprintf_r+0x1c4>
 800577a:	b1b0      	cbz	r0, 80057aa <_vfiprintf_r+0x156>
 800577c:	9207      	str	r2, [sp, #28]
 800577e:	e014      	b.n	80057aa <_vfiprintf_r+0x156>
 8005780:	eba0 0308 	sub.w	r3, r0, r8
 8005784:	fa09 f303 	lsl.w	r3, r9, r3
 8005788:	4313      	orrs	r3, r2
 800578a:	9304      	str	r3, [sp, #16]
 800578c:	46a2      	mov	sl, r4
 800578e:	e7d2      	b.n	8005736 <_vfiprintf_r+0xe2>
 8005790:	9b03      	ldr	r3, [sp, #12]
 8005792:	1d19      	adds	r1, r3, #4
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	9103      	str	r1, [sp, #12]
 8005798:	2b00      	cmp	r3, #0
 800579a:	bfbb      	ittet	lt
 800579c:	425b      	neglt	r3, r3
 800579e:	f042 0202 	orrlt.w	r2, r2, #2
 80057a2:	9307      	strge	r3, [sp, #28]
 80057a4:	9307      	strlt	r3, [sp, #28]
 80057a6:	bfb8      	it	lt
 80057a8:	9204      	strlt	r2, [sp, #16]
 80057aa:	7823      	ldrb	r3, [r4, #0]
 80057ac:	2b2e      	cmp	r3, #46	; 0x2e
 80057ae:	d10c      	bne.n	80057ca <_vfiprintf_r+0x176>
 80057b0:	7863      	ldrb	r3, [r4, #1]
 80057b2:	2b2a      	cmp	r3, #42	; 0x2a
 80057b4:	d135      	bne.n	8005822 <_vfiprintf_r+0x1ce>
 80057b6:	9b03      	ldr	r3, [sp, #12]
 80057b8:	1d1a      	adds	r2, r3, #4
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	9203      	str	r2, [sp, #12]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	bfb8      	it	lt
 80057c2:	f04f 33ff 	movlt.w	r3, #4294967295
 80057c6:	3402      	adds	r4, #2
 80057c8:	9305      	str	r3, [sp, #20]
 80057ca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80058b0 <_vfiprintf_r+0x25c>
 80057ce:	7821      	ldrb	r1, [r4, #0]
 80057d0:	2203      	movs	r2, #3
 80057d2:	4650      	mov	r0, sl
 80057d4:	f7fa fd84 	bl	80002e0 <memchr>
 80057d8:	b140      	cbz	r0, 80057ec <_vfiprintf_r+0x198>
 80057da:	2340      	movs	r3, #64	; 0x40
 80057dc:	eba0 000a 	sub.w	r0, r0, sl
 80057e0:	fa03 f000 	lsl.w	r0, r3, r0
 80057e4:	9b04      	ldr	r3, [sp, #16]
 80057e6:	4303      	orrs	r3, r0
 80057e8:	3401      	adds	r4, #1
 80057ea:	9304      	str	r3, [sp, #16]
 80057ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057f0:	482c      	ldr	r0, [pc, #176]	; (80058a4 <_vfiprintf_r+0x250>)
 80057f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80057f6:	2206      	movs	r2, #6
 80057f8:	f7fa fd72 	bl	80002e0 <memchr>
 80057fc:	2800      	cmp	r0, #0
 80057fe:	d03f      	beq.n	8005880 <_vfiprintf_r+0x22c>
 8005800:	4b29      	ldr	r3, [pc, #164]	; (80058a8 <_vfiprintf_r+0x254>)
 8005802:	bb1b      	cbnz	r3, 800584c <_vfiprintf_r+0x1f8>
 8005804:	9b03      	ldr	r3, [sp, #12]
 8005806:	3307      	adds	r3, #7
 8005808:	f023 0307 	bic.w	r3, r3, #7
 800580c:	3308      	adds	r3, #8
 800580e:	9303      	str	r3, [sp, #12]
 8005810:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005812:	443b      	add	r3, r7
 8005814:	9309      	str	r3, [sp, #36]	; 0x24
 8005816:	e767      	b.n	80056e8 <_vfiprintf_r+0x94>
 8005818:	fb0c 3202 	mla	r2, ip, r2, r3
 800581c:	460c      	mov	r4, r1
 800581e:	2001      	movs	r0, #1
 8005820:	e7a5      	b.n	800576e <_vfiprintf_r+0x11a>
 8005822:	2300      	movs	r3, #0
 8005824:	3401      	adds	r4, #1
 8005826:	9305      	str	r3, [sp, #20]
 8005828:	4619      	mov	r1, r3
 800582a:	f04f 0c0a 	mov.w	ip, #10
 800582e:	4620      	mov	r0, r4
 8005830:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005834:	3a30      	subs	r2, #48	; 0x30
 8005836:	2a09      	cmp	r2, #9
 8005838:	d903      	bls.n	8005842 <_vfiprintf_r+0x1ee>
 800583a:	2b00      	cmp	r3, #0
 800583c:	d0c5      	beq.n	80057ca <_vfiprintf_r+0x176>
 800583e:	9105      	str	r1, [sp, #20]
 8005840:	e7c3      	b.n	80057ca <_vfiprintf_r+0x176>
 8005842:	fb0c 2101 	mla	r1, ip, r1, r2
 8005846:	4604      	mov	r4, r0
 8005848:	2301      	movs	r3, #1
 800584a:	e7f0      	b.n	800582e <_vfiprintf_r+0x1da>
 800584c:	ab03      	add	r3, sp, #12
 800584e:	9300      	str	r3, [sp, #0]
 8005850:	462a      	mov	r2, r5
 8005852:	4b16      	ldr	r3, [pc, #88]	; (80058ac <_vfiprintf_r+0x258>)
 8005854:	a904      	add	r1, sp, #16
 8005856:	4630      	mov	r0, r6
 8005858:	f3af 8000 	nop.w
 800585c:	4607      	mov	r7, r0
 800585e:	1c78      	adds	r0, r7, #1
 8005860:	d1d6      	bne.n	8005810 <_vfiprintf_r+0x1bc>
 8005862:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005864:	07d9      	lsls	r1, r3, #31
 8005866:	d405      	bmi.n	8005874 <_vfiprintf_r+0x220>
 8005868:	89ab      	ldrh	r3, [r5, #12]
 800586a:	059a      	lsls	r2, r3, #22
 800586c:	d402      	bmi.n	8005874 <_vfiprintf_r+0x220>
 800586e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005870:	f7fb fd51 	bl	8001316 <__retarget_lock_release_recursive>
 8005874:	89ab      	ldrh	r3, [r5, #12]
 8005876:	065b      	lsls	r3, r3, #25
 8005878:	f53f af12 	bmi.w	80056a0 <_vfiprintf_r+0x4c>
 800587c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800587e:	e711      	b.n	80056a4 <_vfiprintf_r+0x50>
 8005880:	ab03      	add	r3, sp, #12
 8005882:	9300      	str	r3, [sp, #0]
 8005884:	462a      	mov	r2, r5
 8005886:	4b09      	ldr	r3, [pc, #36]	; (80058ac <_vfiprintf_r+0x258>)
 8005888:	a904      	add	r1, sp, #16
 800588a:	4630      	mov	r0, r6
 800588c:	f000 f880 	bl	8005990 <_printf_i>
 8005890:	e7e4      	b.n	800585c <_vfiprintf_r+0x208>
 8005892:	bf00      	nop
 8005894:	08005dd4 	.word	0x08005dd4
 8005898:	08005df4 	.word	0x08005df4
 800589c:	08005db4 	.word	0x08005db4
 80058a0:	08005e18 	.word	0x08005e18
 80058a4:	08005e22 	.word	0x08005e22
 80058a8:	00000000 	.word	0x00000000
 80058ac:	0800562f 	.word	0x0800562f
 80058b0:	08005e1e 	.word	0x08005e1e

080058b4 <_printf_common>:
 80058b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058b8:	4616      	mov	r6, r2
 80058ba:	4699      	mov	r9, r3
 80058bc:	688a      	ldr	r2, [r1, #8]
 80058be:	690b      	ldr	r3, [r1, #16]
 80058c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80058c4:	4293      	cmp	r3, r2
 80058c6:	bfb8      	it	lt
 80058c8:	4613      	movlt	r3, r2
 80058ca:	6033      	str	r3, [r6, #0]
 80058cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80058d0:	4607      	mov	r7, r0
 80058d2:	460c      	mov	r4, r1
 80058d4:	b10a      	cbz	r2, 80058da <_printf_common+0x26>
 80058d6:	3301      	adds	r3, #1
 80058d8:	6033      	str	r3, [r6, #0]
 80058da:	6823      	ldr	r3, [r4, #0]
 80058dc:	0699      	lsls	r1, r3, #26
 80058de:	bf42      	ittt	mi
 80058e0:	6833      	ldrmi	r3, [r6, #0]
 80058e2:	3302      	addmi	r3, #2
 80058e4:	6033      	strmi	r3, [r6, #0]
 80058e6:	6825      	ldr	r5, [r4, #0]
 80058e8:	f015 0506 	ands.w	r5, r5, #6
 80058ec:	d106      	bne.n	80058fc <_printf_common+0x48>
 80058ee:	f104 0a19 	add.w	sl, r4, #25
 80058f2:	68e3      	ldr	r3, [r4, #12]
 80058f4:	6832      	ldr	r2, [r6, #0]
 80058f6:	1a9b      	subs	r3, r3, r2
 80058f8:	42ab      	cmp	r3, r5
 80058fa:	dc26      	bgt.n	800594a <_printf_common+0x96>
 80058fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005900:	1e13      	subs	r3, r2, #0
 8005902:	6822      	ldr	r2, [r4, #0]
 8005904:	bf18      	it	ne
 8005906:	2301      	movne	r3, #1
 8005908:	0692      	lsls	r2, r2, #26
 800590a:	d42b      	bmi.n	8005964 <_printf_common+0xb0>
 800590c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005910:	4649      	mov	r1, r9
 8005912:	4638      	mov	r0, r7
 8005914:	47c0      	blx	r8
 8005916:	3001      	adds	r0, #1
 8005918:	d01e      	beq.n	8005958 <_printf_common+0xa4>
 800591a:	6823      	ldr	r3, [r4, #0]
 800591c:	68e5      	ldr	r5, [r4, #12]
 800591e:	6832      	ldr	r2, [r6, #0]
 8005920:	f003 0306 	and.w	r3, r3, #6
 8005924:	2b04      	cmp	r3, #4
 8005926:	bf08      	it	eq
 8005928:	1aad      	subeq	r5, r5, r2
 800592a:	68a3      	ldr	r3, [r4, #8]
 800592c:	6922      	ldr	r2, [r4, #16]
 800592e:	bf0c      	ite	eq
 8005930:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005934:	2500      	movne	r5, #0
 8005936:	4293      	cmp	r3, r2
 8005938:	bfc4      	itt	gt
 800593a:	1a9b      	subgt	r3, r3, r2
 800593c:	18ed      	addgt	r5, r5, r3
 800593e:	2600      	movs	r6, #0
 8005940:	341a      	adds	r4, #26
 8005942:	42b5      	cmp	r5, r6
 8005944:	d11a      	bne.n	800597c <_printf_common+0xc8>
 8005946:	2000      	movs	r0, #0
 8005948:	e008      	b.n	800595c <_printf_common+0xa8>
 800594a:	2301      	movs	r3, #1
 800594c:	4652      	mov	r2, sl
 800594e:	4649      	mov	r1, r9
 8005950:	4638      	mov	r0, r7
 8005952:	47c0      	blx	r8
 8005954:	3001      	adds	r0, #1
 8005956:	d103      	bne.n	8005960 <_printf_common+0xac>
 8005958:	f04f 30ff 	mov.w	r0, #4294967295
 800595c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005960:	3501      	adds	r5, #1
 8005962:	e7c6      	b.n	80058f2 <_printf_common+0x3e>
 8005964:	18e1      	adds	r1, r4, r3
 8005966:	1c5a      	adds	r2, r3, #1
 8005968:	2030      	movs	r0, #48	; 0x30
 800596a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800596e:	4422      	add	r2, r4
 8005970:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005974:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005978:	3302      	adds	r3, #2
 800597a:	e7c7      	b.n	800590c <_printf_common+0x58>
 800597c:	2301      	movs	r3, #1
 800597e:	4622      	mov	r2, r4
 8005980:	4649      	mov	r1, r9
 8005982:	4638      	mov	r0, r7
 8005984:	47c0      	blx	r8
 8005986:	3001      	adds	r0, #1
 8005988:	d0e6      	beq.n	8005958 <_printf_common+0xa4>
 800598a:	3601      	adds	r6, #1
 800598c:	e7d9      	b.n	8005942 <_printf_common+0x8e>
	...

08005990 <_printf_i>:
 8005990:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005994:	7e0f      	ldrb	r7, [r1, #24]
 8005996:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005998:	2f78      	cmp	r7, #120	; 0x78
 800599a:	4691      	mov	r9, r2
 800599c:	4680      	mov	r8, r0
 800599e:	460c      	mov	r4, r1
 80059a0:	469a      	mov	sl, r3
 80059a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80059a6:	d807      	bhi.n	80059b8 <_printf_i+0x28>
 80059a8:	2f62      	cmp	r7, #98	; 0x62
 80059aa:	d80a      	bhi.n	80059c2 <_printf_i+0x32>
 80059ac:	2f00      	cmp	r7, #0
 80059ae:	f000 80d8 	beq.w	8005b62 <_printf_i+0x1d2>
 80059b2:	2f58      	cmp	r7, #88	; 0x58
 80059b4:	f000 80a3 	beq.w	8005afe <_printf_i+0x16e>
 80059b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80059bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80059c0:	e03a      	b.n	8005a38 <_printf_i+0xa8>
 80059c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80059c6:	2b15      	cmp	r3, #21
 80059c8:	d8f6      	bhi.n	80059b8 <_printf_i+0x28>
 80059ca:	a101      	add	r1, pc, #4	; (adr r1, 80059d0 <_printf_i+0x40>)
 80059cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059d0:	08005a29 	.word	0x08005a29
 80059d4:	08005a3d 	.word	0x08005a3d
 80059d8:	080059b9 	.word	0x080059b9
 80059dc:	080059b9 	.word	0x080059b9
 80059e0:	080059b9 	.word	0x080059b9
 80059e4:	080059b9 	.word	0x080059b9
 80059e8:	08005a3d 	.word	0x08005a3d
 80059ec:	080059b9 	.word	0x080059b9
 80059f0:	080059b9 	.word	0x080059b9
 80059f4:	080059b9 	.word	0x080059b9
 80059f8:	080059b9 	.word	0x080059b9
 80059fc:	08005b49 	.word	0x08005b49
 8005a00:	08005a6d 	.word	0x08005a6d
 8005a04:	08005b2b 	.word	0x08005b2b
 8005a08:	080059b9 	.word	0x080059b9
 8005a0c:	080059b9 	.word	0x080059b9
 8005a10:	08005b6b 	.word	0x08005b6b
 8005a14:	080059b9 	.word	0x080059b9
 8005a18:	08005a6d 	.word	0x08005a6d
 8005a1c:	080059b9 	.word	0x080059b9
 8005a20:	080059b9 	.word	0x080059b9
 8005a24:	08005b33 	.word	0x08005b33
 8005a28:	682b      	ldr	r3, [r5, #0]
 8005a2a:	1d1a      	adds	r2, r3, #4
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	602a      	str	r2, [r5, #0]
 8005a30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e0a3      	b.n	8005b84 <_printf_i+0x1f4>
 8005a3c:	6820      	ldr	r0, [r4, #0]
 8005a3e:	6829      	ldr	r1, [r5, #0]
 8005a40:	0606      	lsls	r6, r0, #24
 8005a42:	f101 0304 	add.w	r3, r1, #4
 8005a46:	d50a      	bpl.n	8005a5e <_printf_i+0xce>
 8005a48:	680e      	ldr	r6, [r1, #0]
 8005a4a:	602b      	str	r3, [r5, #0]
 8005a4c:	2e00      	cmp	r6, #0
 8005a4e:	da03      	bge.n	8005a58 <_printf_i+0xc8>
 8005a50:	232d      	movs	r3, #45	; 0x2d
 8005a52:	4276      	negs	r6, r6
 8005a54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a58:	485e      	ldr	r0, [pc, #376]	; (8005bd4 <_printf_i+0x244>)
 8005a5a:	230a      	movs	r3, #10
 8005a5c:	e019      	b.n	8005a92 <_printf_i+0x102>
 8005a5e:	680e      	ldr	r6, [r1, #0]
 8005a60:	602b      	str	r3, [r5, #0]
 8005a62:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005a66:	bf18      	it	ne
 8005a68:	b236      	sxthne	r6, r6
 8005a6a:	e7ef      	b.n	8005a4c <_printf_i+0xbc>
 8005a6c:	682b      	ldr	r3, [r5, #0]
 8005a6e:	6820      	ldr	r0, [r4, #0]
 8005a70:	1d19      	adds	r1, r3, #4
 8005a72:	6029      	str	r1, [r5, #0]
 8005a74:	0601      	lsls	r1, r0, #24
 8005a76:	d501      	bpl.n	8005a7c <_printf_i+0xec>
 8005a78:	681e      	ldr	r6, [r3, #0]
 8005a7a:	e002      	b.n	8005a82 <_printf_i+0xf2>
 8005a7c:	0646      	lsls	r6, r0, #25
 8005a7e:	d5fb      	bpl.n	8005a78 <_printf_i+0xe8>
 8005a80:	881e      	ldrh	r6, [r3, #0]
 8005a82:	4854      	ldr	r0, [pc, #336]	; (8005bd4 <_printf_i+0x244>)
 8005a84:	2f6f      	cmp	r7, #111	; 0x6f
 8005a86:	bf0c      	ite	eq
 8005a88:	2308      	moveq	r3, #8
 8005a8a:	230a      	movne	r3, #10
 8005a8c:	2100      	movs	r1, #0
 8005a8e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005a92:	6865      	ldr	r5, [r4, #4]
 8005a94:	60a5      	str	r5, [r4, #8]
 8005a96:	2d00      	cmp	r5, #0
 8005a98:	bfa2      	ittt	ge
 8005a9a:	6821      	ldrge	r1, [r4, #0]
 8005a9c:	f021 0104 	bicge.w	r1, r1, #4
 8005aa0:	6021      	strge	r1, [r4, #0]
 8005aa2:	b90e      	cbnz	r6, 8005aa8 <_printf_i+0x118>
 8005aa4:	2d00      	cmp	r5, #0
 8005aa6:	d04d      	beq.n	8005b44 <_printf_i+0x1b4>
 8005aa8:	4615      	mov	r5, r2
 8005aaa:	fbb6 f1f3 	udiv	r1, r6, r3
 8005aae:	fb03 6711 	mls	r7, r3, r1, r6
 8005ab2:	5dc7      	ldrb	r7, [r0, r7]
 8005ab4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005ab8:	4637      	mov	r7, r6
 8005aba:	42bb      	cmp	r3, r7
 8005abc:	460e      	mov	r6, r1
 8005abe:	d9f4      	bls.n	8005aaa <_printf_i+0x11a>
 8005ac0:	2b08      	cmp	r3, #8
 8005ac2:	d10b      	bne.n	8005adc <_printf_i+0x14c>
 8005ac4:	6823      	ldr	r3, [r4, #0]
 8005ac6:	07de      	lsls	r6, r3, #31
 8005ac8:	d508      	bpl.n	8005adc <_printf_i+0x14c>
 8005aca:	6923      	ldr	r3, [r4, #16]
 8005acc:	6861      	ldr	r1, [r4, #4]
 8005ace:	4299      	cmp	r1, r3
 8005ad0:	bfde      	ittt	le
 8005ad2:	2330      	movle	r3, #48	; 0x30
 8005ad4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005ad8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005adc:	1b52      	subs	r2, r2, r5
 8005ade:	6122      	str	r2, [r4, #16]
 8005ae0:	f8cd a000 	str.w	sl, [sp]
 8005ae4:	464b      	mov	r3, r9
 8005ae6:	aa03      	add	r2, sp, #12
 8005ae8:	4621      	mov	r1, r4
 8005aea:	4640      	mov	r0, r8
 8005aec:	f7ff fee2 	bl	80058b4 <_printf_common>
 8005af0:	3001      	adds	r0, #1
 8005af2:	d14c      	bne.n	8005b8e <_printf_i+0x1fe>
 8005af4:	f04f 30ff 	mov.w	r0, #4294967295
 8005af8:	b004      	add	sp, #16
 8005afa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005afe:	4835      	ldr	r0, [pc, #212]	; (8005bd4 <_printf_i+0x244>)
 8005b00:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005b04:	6829      	ldr	r1, [r5, #0]
 8005b06:	6823      	ldr	r3, [r4, #0]
 8005b08:	f851 6b04 	ldr.w	r6, [r1], #4
 8005b0c:	6029      	str	r1, [r5, #0]
 8005b0e:	061d      	lsls	r5, r3, #24
 8005b10:	d514      	bpl.n	8005b3c <_printf_i+0x1ac>
 8005b12:	07df      	lsls	r7, r3, #31
 8005b14:	bf44      	itt	mi
 8005b16:	f043 0320 	orrmi.w	r3, r3, #32
 8005b1a:	6023      	strmi	r3, [r4, #0]
 8005b1c:	b91e      	cbnz	r6, 8005b26 <_printf_i+0x196>
 8005b1e:	6823      	ldr	r3, [r4, #0]
 8005b20:	f023 0320 	bic.w	r3, r3, #32
 8005b24:	6023      	str	r3, [r4, #0]
 8005b26:	2310      	movs	r3, #16
 8005b28:	e7b0      	b.n	8005a8c <_printf_i+0xfc>
 8005b2a:	6823      	ldr	r3, [r4, #0]
 8005b2c:	f043 0320 	orr.w	r3, r3, #32
 8005b30:	6023      	str	r3, [r4, #0]
 8005b32:	2378      	movs	r3, #120	; 0x78
 8005b34:	4828      	ldr	r0, [pc, #160]	; (8005bd8 <_printf_i+0x248>)
 8005b36:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005b3a:	e7e3      	b.n	8005b04 <_printf_i+0x174>
 8005b3c:	0659      	lsls	r1, r3, #25
 8005b3e:	bf48      	it	mi
 8005b40:	b2b6      	uxthmi	r6, r6
 8005b42:	e7e6      	b.n	8005b12 <_printf_i+0x182>
 8005b44:	4615      	mov	r5, r2
 8005b46:	e7bb      	b.n	8005ac0 <_printf_i+0x130>
 8005b48:	682b      	ldr	r3, [r5, #0]
 8005b4a:	6826      	ldr	r6, [r4, #0]
 8005b4c:	6961      	ldr	r1, [r4, #20]
 8005b4e:	1d18      	adds	r0, r3, #4
 8005b50:	6028      	str	r0, [r5, #0]
 8005b52:	0635      	lsls	r5, r6, #24
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	d501      	bpl.n	8005b5c <_printf_i+0x1cc>
 8005b58:	6019      	str	r1, [r3, #0]
 8005b5a:	e002      	b.n	8005b62 <_printf_i+0x1d2>
 8005b5c:	0670      	lsls	r0, r6, #25
 8005b5e:	d5fb      	bpl.n	8005b58 <_printf_i+0x1c8>
 8005b60:	8019      	strh	r1, [r3, #0]
 8005b62:	2300      	movs	r3, #0
 8005b64:	6123      	str	r3, [r4, #16]
 8005b66:	4615      	mov	r5, r2
 8005b68:	e7ba      	b.n	8005ae0 <_printf_i+0x150>
 8005b6a:	682b      	ldr	r3, [r5, #0]
 8005b6c:	1d1a      	adds	r2, r3, #4
 8005b6e:	602a      	str	r2, [r5, #0]
 8005b70:	681d      	ldr	r5, [r3, #0]
 8005b72:	6862      	ldr	r2, [r4, #4]
 8005b74:	2100      	movs	r1, #0
 8005b76:	4628      	mov	r0, r5
 8005b78:	f7fa fbb2 	bl	80002e0 <memchr>
 8005b7c:	b108      	cbz	r0, 8005b82 <_printf_i+0x1f2>
 8005b7e:	1b40      	subs	r0, r0, r5
 8005b80:	6060      	str	r0, [r4, #4]
 8005b82:	6863      	ldr	r3, [r4, #4]
 8005b84:	6123      	str	r3, [r4, #16]
 8005b86:	2300      	movs	r3, #0
 8005b88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b8c:	e7a8      	b.n	8005ae0 <_printf_i+0x150>
 8005b8e:	6923      	ldr	r3, [r4, #16]
 8005b90:	462a      	mov	r2, r5
 8005b92:	4649      	mov	r1, r9
 8005b94:	4640      	mov	r0, r8
 8005b96:	47d0      	blx	sl
 8005b98:	3001      	adds	r0, #1
 8005b9a:	d0ab      	beq.n	8005af4 <_printf_i+0x164>
 8005b9c:	6823      	ldr	r3, [r4, #0]
 8005b9e:	079b      	lsls	r3, r3, #30
 8005ba0:	d413      	bmi.n	8005bca <_printf_i+0x23a>
 8005ba2:	68e0      	ldr	r0, [r4, #12]
 8005ba4:	9b03      	ldr	r3, [sp, #12]
 8005ba6:	4298      	cmp	r0, r3
 8005ba8:	bfb8      	it	lt
 8005baa:	4618      	movlt	r0, r3
 8005bac:	e7a4      	b.n	8005af8 <_printf_i+0x168>
 8005bae:	2301      	movs	r3, #1
 8005bb0:	4632      	mov	r2, r6
 8005bb2:	4649      	mov	r1, r9
 8005bb4:	4640      	mov	r0, r8
 8005bb6:	47d0      	blx	sl
 8005bb8:	3001      	adds	r0, #1
 8005bba:	d09b      	beq.n	8005af4 <_printf_i+0x164>
 8005bbc:	3501      	adds	r5, #1
 8005bbe:	68e3      	ldr	r3, [r4, #12]
 8005bc0:	9903      	ldr	r1, [sp, #12]
 8005bc2:	1a5b      	subs	r3, r3, r1
 8005bc4:	42ab      	cmp	r3, r5
 8005bc6:	dcf2      	bgt.n	8005bae <_printf_i+0x21e>
 8005bc8:	e7eb      	b.n	8005ba2 <_printf_i+0x212>
 8005bca:	2500      	movs	r5, #0
 8005bcc:	f104 0619 	add.w	r6, r4, #25
 8005bd0:	e7f5      	b.n	8005bbe <_printf_i+0x22e>
 8005bd2:	bf00      	nop
 8005bd4:	08005e29 	.word	0x08005e29
 8005bd8:	08005e3a 	.word	0x08005e3a

08005bdc <_read_r>:
 8005bdc:	b538      	push	{r3, r4, r5, lr}
 8005bde:	4d07      	ldr	r5, [pc, #28]	; (8005bfc <_read_r+0x20>)
 8005be0:	4604      	mov	r4, r0
 8005be2:	4608      	mov	r0, r1
 8005be4:	4611      	mov	r1, r2
 8005be6:	2200      	movs	r2, #0
 8005be8:	602a      	str	r2, [r5, #0]
 8005bea:	461a      	mov	r2, r3
 8005bec:	f7fb f9d7 	bl	8000f9e <_read>
 8005bf0:	1c43      	adds	r3, r0, #1
 8005bf2:	d102      	bne.n	8005bfa <_read_r+0x1e>
 8005bf4:	682b      	ldr	r3, [r5, #0]
 8005bf6:	b103      	cbz	r3, 8005bfa <_read_r+0x1e>
 8005bf8:	6023      	str	r3, [r4, #0]
 8005bfa:	bd38      	pop	{r3, r4, r5, pc}
 8005bfc:	24004120 	.word	0x24004120

08005c00 <_fstat_r>:
 8005c00:	b538      	push	{r3, r4, r5, lr}
 8005c02:	4d07      	ldr	r5, [pc, #28]	; (8005c20 <_fstat_r+0x20>)
 8005c04:	2300      	movs	r3, #0
 8005c06:	4604      	mov	r4, r0
 8005c08:	4608      	mov	r0, r1
 8005c0a:	4611      	mov	r1, r2
 8005c0c:	602b      	str	r3, [r5, #0]
 8005c0e:	f7fb f9ef 	bl	8000ff0 <_fstat>
 8005c12:	1c43      	adds	r3, r0, #1
 8005c14:	d102      	bne.n	8005c1c <_fstat_r+0x1c>
 8005c16:	682b      	ldr	r3, [r5, #0]
 8005c18:	b103      	cbz	r3, 8005c1c <_fstat_r+0x1c>
 8005c1a:	6023      	str	r3, [r4, #0]
 8005c1c:	bd38      	pop	{r3, r4, r5, pc}
 8005c1e:	bf00      	nop
 8005c20:	24004120 	.word	0x24004120

08005c24 <_isatty_r>:
 8005c24:	b538      	push	{r3, r4, r5, lr}
 8005c26:	4d06      	ldr	r5, [pc, #24]	; (8005c40 <_isatty_r+0x1c>)
 8005c28:	2300      	movs	r3, #0
 8005c2a:	4604      	mov	r4, r0
 8005c2c:	4608      	mov	r0, r1
 8005c2e:	602b      	str	r3, [r5, #0]
 8005c30:	f7fb f9ee 	bl	8001010 <_isatty>
 8005c34:	1c43      	adds	r3, r0, #1
 8005c36:	d102      	bne.n	8005c3e <_isatty_r+0x1a>
 8005c38:	682b      	ldr	r3, [r5, #0]
 8005c3a:	b103      	cbz	r3, 8005c3e <_isatty_r+0x1a>
 8005c3c:	6023      	str	r3, [r4, #0]
 8005c3e:	bd38      	pop	{r3, r4, r5, pc}
 8005c40:	24004120 	.word	0x24004120

08005c44 <_init>:
 8005c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c46:	bf00      	nop
 8005c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c4a:	bc08      	pop	{r3}
 8005c4c:	469e      	mov	lr, r3
 8005c4e:	4770      	bx	lr

08005c50 <_fini>:
 8005c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c52:	bf00      	nop
 8005c54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c56:	bc08      	pop	{r3}
 8005c58:	469e      	mov	lr, r3
 8005c5a:	4770      	bx	lr
