library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

component ALU is

port(

	i_A			:	in std_logic_vector(31 downto 0);
	i_B			:	in std_logic_vector(31 downto 0);
	i_OPERATION	:	in std_logic_vector(2 downto 0);
	
	o_OUT			:	out std_logic_vector(31 downto 0);
	o_ZERO_FLAG	:	out std_logic
	
);

end component;