Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Nov 20 01:44:13 2021
| Host         : u-VirtualBox running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 39 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.404        0.000                      0                  105        0.049        0.000                      0                  105        3.000        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         13.404        0.000                      0                  105        0.213        0.000                      0                  105       19.363        0.000                       0                    41  
  clkfbout_clk_wiz_0                                                                                                                                                     38.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       13.420        0.000                      0                  105        0.213        0.000                      0                  105       19.363        0.000                       0                    41  
  clkfbout_clk_wiz_0_1                                                                                                                                                   38.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         13.404        0.000                      0                  105        0.049        0.000                      0                  105  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       13.404        0.000                      0                  105        0.049        0.000                      0                  105  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.404ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.618ns  (logic 12.057ns (47.065%)  route 13.561ns (52.935%))
  Logic Levels:           32  (CARRY4=21 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.031 r  vg_ape/ape_coe_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.031    vg_ape/ape_coe_i_18_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.250 f  vg_ape/ape_coe_i_17/O[0]
                         net (fo=1, routed)           0.556    29.807    vg_ape/addr[13]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.295    30.102 f  vg_ape/ape_coe_i_2/O
                         net (fo=4, routed)           0.941    31.043    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[13]
    SLICE_X61Y100        LUT2 (Prop_lut2_I1_O)        0.124    31.167 r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=1, routed)           0.704    31.871    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0_n_0
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.164    45.718    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    45.275    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.275    
                         arrival time                         -31.871    
  -------------------------------------------------------------------
                         slack                                 13.404    

Slack (MET) :             13.669ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.240ns  (logic 12.200ns (48.337%)  route 13.040ns (51.663%))
  Logic Levels:           32  (CARRY4=21 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.031 r  vg_ape/ape_coe_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.031    vg_ape/ape_coe_i_18_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.354 f  vg_ape/ape_coe_i_17/O[1]
                         net (fo=1, routed)           0.300    29.654    vg_ape/addr[14]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.306    29.960 f  vg_ape/ape_coe_i_1/O
                         net (fo=4, routed)           0.806    30.766    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2
    SLICE_X61Y97         LUT5 (Prop_lut5_I4_O)        0.152    30.918 f  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.574    31.492    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_2
    RAMB18_X1Y39         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y39         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.164    45.813    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    45.162    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.162    
                         arrival time                         -31.492    
  -------------------------------------------------------------------
                         slack                                 13.669    

Slack (MET) :             13.682ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.015ns  (logic 11.952ns (47.780%)  route 13.063ns (52.220%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.229 r  vg_ape/ape_coe_i_18/O[3]
                         net (fo=1, routed)           0.659    29.889    vg_ape/addr[12]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.335    30.223 r  vg_ape/ape_coe_i_3/O
                         net (fo=3, routed)           1.044    31.268    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[12]
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.164    45.718    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.768    44.950    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.950    
                         arrival time                         -31.268    
  -------------------------------------------------------------------
                         slack                                 13.682    

Slack (MET) :             13.818ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.082ns  (logic 11.842ns (47.214%)  route 13.240ns (52.786%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.153 r  vg_ape/ape_coe_i_18/O[2]
                         net (fo=1, routed)           0.812    29.965    vg_ape/addr[11]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.301    30.266 r  vg_ape/ape_coe_i_4/O
                         net (fo=3, routed)           1.069    31.334    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[11]
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.164    45.718    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    45.152    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.152    
                         arrival time                         -31.334    
  -------------------------------------------------------------------
                         slack                                 13.818    

Slack (MET) :             13.878ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.813ns  (logic 11.745ns (47.333%)  route 13.068ns (52.667%))
  Logic Levels:           29  (CARRY4=19 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.024 r  vg_ape/ape_coe_i_19/O[3]
                         net (fo=1, routed)           0.577    29.601    vg_ape/addr[8]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.333    29.934 r  vg_ape/ape_coe_i_7/O
                         net (fo=3, routed)           1.132    31.066    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[8]
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.164    45.718    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    44.944    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.944    
                         arrival time                         -31.066    
  -------------------------------------------------------------------
                         slack                                 13.878    

Slack (MET) :             13.903ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.214ns  (logic 12.172ns (48.275%)  route 13.042ns (51.725%))
  Logic Levels:           32  (CARRY4=21 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.031 r  vg_ape/ape_coe_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.031    vg_ape/ape_coe_i_18_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.354 f  vg_ape/ape_coe_i_17/O[1]
                         net (fo=1, routed)           0.300    29.654    vg_ape/addr[14]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.306    29.960 f  vg_ape/ape_coe_i_1/O
                         net (fo=4, routed)           0.806    30.766    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[14]
    SLICE_X61Y97         LUT5 (Prop_lut5_I4_O)        0.124    30.890 f  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.576    31.467    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_1
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.164    45.813    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    45.370    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.370    
                         arrival time                         -31.467    
  -------------------------------------------------------------------
                         slack                                 13.903    

Slack (MET) :             13.951ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.746ns  (logic 11.812ns (47.734%)  route 12.934ns (52.266%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.133 r  vg_ape/ape_coe_i_18/O[0]
                         net (fo=1, routed)           0.455    29.589    vg_ape/addr[9]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.291    29.880 r  vg_ape/ape_coe_i_6/O
                         net (fo=3, routed)           1.119    30.998    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.164    45.718    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.769    44.949    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.949    
                         arrival time                         -30.998    
  -------------------------------------------------------------------
                         slack                                 13.951    

Slack (MET) :             14.086ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.908ns  (logic 11.842ns (47.543%)  route 13.066ns (52.457%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.153 r  vg_ape/ape_coe_i_18/O[2]
                         net (fo=1, routed)           0.812    29.965    vg_ape/addr[11]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.301    30.266 r  vg_ape/ape_coe_i_4/O
                         net (fo=3, routed)           0.895    31.161    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.164    45.813    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    45.247    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.247    
                         arrival time                         -31.161    
  -------------------------------------------------------------------
                         slack                                 14.086    

Slack (MET) :             14.086ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.908ns  (logic 11.842ns (47.543%)  route 13.066ns (52.457%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.153 r  vg_ape/ape_coe_i_18/O[2]
                         net (fo=1, routed)           0.812    29.965    vg_ape/addr[11]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.301    30.266 r  vg_ape/ape_coe_i_4/O
                         net (fo=3, routed)           0.895    31.161    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[11]
    RAMB18_X1Y39         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y39         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.164    45.813    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    45.247    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.247    
                         arrival time                         -31.161    
  -------------------------------------------------------------------
                         slack                                 14.086    

Slack (MET) :             14.128ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.664ns  (logic 11.952ns (48.460%)  route 12.712ns (51.540%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.229 r  vg_ape/ape_coe_i_18/O[3]
                         net (fo=1, routed)           0.659    29.889    vg_ape/addr[12]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.335    30.223 r  vg_ape/ape_coe_i_3/O
                         net (fo=3, routed)           0.693    30.916    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[12]
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.164    45.813    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.768    45.045    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.045    
                         arrival time                         -30.916    
  -------------------------------------------------------------------
                         slack                                 14.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.149%)  route 0.164ns (46.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     1.830    vg_ape/CLK
    SLICE_X59Y96         FDRE                                         r  vg_ape/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  vg_ape/vcount_out_reg[2]/Q
                         net (fo=14, routed)          0.164     2.135    vg_ape/vcount[2]
    SLICE_X60Y97         LUT6 (Prop_lut6_I3_O)        0.045     2.180 r  vg_ape/vsync_out_i_1/O
                         net (fo=1, routed)           0.000     2.180    vg_ape/vsync_out_i_1_n_0
    SLICE_X60Y97         FDRE                                         r  vg_ape/vsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.838     2.381    vg_ape/CLK
    SLICE_X60Y97         FDRE                                         r  vg_ape/vsync_out_reg/C
                         clock pessimism             -0.533     1.847    
    SLICE_X60Y97         FDRE (Hold_fdre_C_D)         0.120     1.967    vg_ape/vsync_out_reg
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.924%)  route 0.182ns (49.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.182     2.156    vg_ape/hcount[0]
    SLICE_X69Y96         LUT5 (Prop_lut5_I2_O)        0.048     2.204 r  vg_ape/hcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.204    vg_ape/p_0_in[4]
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.840     2.383    vg_ape/CLK
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[4]/C
                         clock pessimism             -0.534     1.848    
    SLICE_X69Y96         FDRE (Hold_fdre_C_D)         0.107     1.955    vg_ape/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.525%)  route 0.182ns (49.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.182     2.156    vg_ape/hcount[0]
    SLICE_X69Y96         LUT4 (Prop_lut4_I1_O)        0.045     2.201 r  vg_ape/hcount_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.201    vg_ape/p_0_in[3]
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.840     2.383    vg_ape/CLK
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[3]/C
                         clock pessimism             -0.534     1.848    
    SLICE_X69Y96         FDRE (Hold_fdre_C_D)         0.091     1.939    vg_ape/hcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.388%)  route 0.183ns (49.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.183     2.157    vg_ape/hcount[0]
    SLICE_X69Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.202 r  vg_ape/hcount_out[5]_i_1/O
                         net (fo=1, routed)           0.000     2.202    vg_ape/p_0_in[5]
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.840     2.383    vg_ape/CLK
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[5]/C
                         clock pessimism             -0.534     1.848    
    SLICE_X69Y96         FDRE (Hold_fdre_C_D)         0.092     1.940    vg_ape/hcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.034%)  route 0.186ns (49.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.186     2.160    vg_ape/hcount[0]
    SLICE_X71Y98         LUT3 (Prop_lut3_I1_O)        0.045     2.205 r  vg_ape/hcount_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.205    vg_ape/p_0_in[2]
    SLICE_X71Y98         FDRE                                         r  vg_ape/hcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.841     2.384    vg_ape/CLK
    SLICE_X71Y98         FDRE                                         r  vg_ape/hcount_out_reg[2]/C
                         clock pessimism             -0.534     1.849    
    SLICE_X71Y98         FDRE (Hold_fdre_C_D)         0.091     1.940    vg_ape/hcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vcount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.895%)  route 0.191ns (51.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     1.830    vg_ape/CLK
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  vg_ape/vcount_out_reg[6]/Q
                         net (fo=11, routed)          0.191     2.163    vg_ape/vcount[6]
    SLICE_X61Y96         LUT3 (Prop_lut3_I0_O)        0.042     2.205 r  vg_ape/vcount_out[7]_i_1/O
                         net (fo=1, routed)           0.000     2.205    vg_ape/p_0_in__0[7]
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.837     2.380    vg_ape/CLK
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[7]/C
                         clock pessimism             -0.549     1.830    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.107     1.937    vg_ape/vcount_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vcount_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.334%)  route 0.204ns (52.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.567     1.831    vg_ape/CLK
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  vg_ape/vcount_out_reg[0]/Q
                         net (fo=14, routed)          0.204     2.176    vg_ape/vcount[0]
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.042     2.218 r  vg_ape/vcount_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.218    vg_ape/vcount_out[1]_i_1_n_0
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.838     2.381    vg_ape/CLK
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[1]/C
                         clock pessimism             -0.549     1.831    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.107     1.938    vg_ape/vcount_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.183ns (47.201%)  route 0.205ns (52.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.205     2.179    vg_ape/hcount[0]
    SLICE_X71Y97         LUT2 (Prop_lut2_I0_O)        0.042     2.221 r  vg_ape/hcount_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.221    vg_ape/p_0_in[1]
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.841     2.384    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
                         clock pessimism             -0.550     1.833    
    SLICE_X71Y97         FDRE (Hold_fdre_C_D)         0.107     1.940    vg_ape/hcount_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.227ns (60.545%)  route 0.148ns (39.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.567     1.831    vg_ape/CLK
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.128     1.959 r  vg_ape/vcount_out_reg[1]/Q
                         net (fo=15, routed)          0.148     2.107    vg_ape/vcount[1]
    SLICE_X59Y97         LUT6 (Prop_lut6_I4_O)        0.099     2.206 r  vg_ape/vcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.206    vg_ape/vcount_out[4]_i_1_n_0
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.838     2.381    vg_ape/CLK
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[4]/C
                         clock pessimism             -0.549     1.831    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.092     1.923    vg_ape/vcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vcount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.301%)  route 0.191ns (50.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     1.830    vg_ape/CLK
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  vg_ape/vcount_out_reg[6]/Q
                         net (fo=11, routed)          0.191     2.163    vg_ape/vcount[6]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.045     2.208 r  vg_ape/vcount_out[6]_i_1/O
                         net (fo=1, routed)           0.000     2.208    vg_ape/p_0_in__0[6]
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.837     2.380    vg_ape/CLK
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[6]/C
                         clock pessimism             -0.549     1.830    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.091     1.921    vg_ape/vcount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.725      37.149     RAMB18_X1Y38     ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.725      37.149     RAMB18_X1Y40     ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.725      37.149     RAMB18_X1Y39     ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   clkdivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X62Y100    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X62Y100    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X68Y99     hs_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X68Y101    rgb_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X68Y101    rgb_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X62Y100    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X62Y100    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X69Y96     vg_ape/hcount_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X69Y96     vg_ape/hcount_out_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X62Y100    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X62Y100    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y99     hs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y99     vg_ape/blank_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.420ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.618ns  (logic 12.057ns (47.065%)  route 13.561ns (52.935%))
  Logic Levels:           32  (CARRY4=21 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.031 r  vg_ape/ape_coe_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.031    vg_ape/ape_coe_i_18_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.250 f  vg_ape/ape_coe_i_17/O[0]
                         net (fo=1, routed)           0.556    29.807    vg_ape/addr[13]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.295    30.102 f  vg_ape/ape_coe_i_2/O
                         net (fo=4, routed)           0.941    31.043    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[13]
    SLICE_X61Y100        LUT2 (Prop_lut2_I1_O)        0.124    31.167 r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=1, routed)           0.704    31.871    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0_n_0
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.148    45.734    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    45.291    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.291    
                         arrival time                         -31.871    
  -------------------------------------------------------------------
                         slack                                 13.420    

Slack (MET) :             13.685ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.240ns  (logic 12.200ns (48.337%)  route 13.040ns (51.663%))
  Logic Levels:           32  (CARRY4=21 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.031 r  vg_ape/ape_coe_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.031    vg_ape/ape_coe_i_18_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.354 f  vg_ape/ape_coe_i_17/O[1]
                         net (fo=1, routed)           0.300    29.654    vg_ape/addr[14]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.306    29.960 f  vg_ape/ape_coe_i_1/O
                         net (fo=4, routed)           0.806    30.766    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2
    SLICE_X61Y97         LUT5 (Prop_lut5_I4_O)        0.152    30.918 f  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.574    31.492    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_2
    RAMB18_X1Y39         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y39         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.148    45.828    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    45.177    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.177    
                         arrival time                         -31.492    
  -------------------------------------------------------------------
                         slack                                 13.685    

Slack (MET) :             13.698ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.015ns  (logic 11.952ns (47.780%)  route 13.063ns (52.220%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.229 r  vg_ape/ape_coe_i_18/O[3]
                         net (fo=1, routed)           0.659    29.889    vg_ape/addr[12]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.335    30.223 r  vg_ape/ape_coe_i_3/O
                         net (fo=3, routed)           1.044    31.268    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[12]
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.148    45.734    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.768    44.966    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.966    
                         arrival time                         -31.268    
  -------------------------------------------------------------------
                         slack                                 13.698    

Slack (MET) :             13.833ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.082ns  (logic 11.842ns (47.214%)  route 13.240ns (52.786%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.153 r  vg_ape/ape_coe_i_18/O[2]
                         net (fo=1, routed)           0.812    29.965    vg_ape/addr[11]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.301    30.266 r  vg_ape/ape_coe_i_4/O
                         net (fo=3, routed)           1.069    31.334    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[11]
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.148    45.734    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    45.168    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.168    
                         arrival time                         -31.334    
  -------------------------------------------------------------------
                         slack                                 13.833    

Slack (MET) :             13.893ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.813ns  (logic 11.745ns (47.333%)  route 13.068ns (52.667%))
  Logic Levels:           29  (CARRY4=19 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.024 r  vg_ape/ape_coe_i_19/O[3]
                         net (fo=1, routed)           0.577    29.601    vg_ape/addr[8]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.333    29.934 r  vg_ape/ape_coe_i_7/O
                         net (fo=3, routed)           1.132    31.066    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[8]
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.148    45.734    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    44.960    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.960    
                         arrival time                         -31.066    
  -------------------------------------------------------------------
                         slack                                 13.893    

Slack (MET) :             13.919ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.214ns  (logic 12.172ns (48.275%)  route 13.042ns (51.725%))
  Logic Levels:           32  (CARRY4=21 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.031 r  vg_ape/ape_coe_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.031    vg_ape/ape_coe_i_18_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.354 f  vg_ape/ape_coe_i_17/O[1]
                         net (fo=1, routed)           0.300    29.654    vg_ape/addr[14]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.306    29.960 f  vg_ape/ape_coe_i_1/O
                         net (fo=4, routed)           0.806    30.766    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[14]
    SLICE_X61Y97         LUT5 (Prop_lut5_I4_O)        0.124    30.890 f  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.576    31.467    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_1
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.148    45.828    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    45.385    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.385    
                         arrival time                         -31.467    
  -------------------------------------------------------------------
                         slack                                 13.919    

Slack (MET) :             13.966ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.746ns  (logic 11.812ns (47.734%)  route 12.934ns (52.266%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.133 r  vg_ape/ape_coe_i_18/O[0]
                         net (fo=1, routed)           0.455    29.589    vg_ape/addr[9]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.291    29.880 r  vg_ape/ape_coe_i_6/O
                         net (fo=3, routed)           1.119    30.998    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.148    45.734    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.769    44.965    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.965    
                         arrival time                         -30.998    
  -------------------------------------------------------------------
                         slack                                 13.966    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.908ns  (logic 11.842ns (47.543%)  route 13.066ns (52.457%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.153 r  vg_ape/ape_coe_i_18/O[2]
                         net (fo=1, routed)           0.812    29.965    vg_ape/addr[11]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.301    30.266 r  vg_ape/ape_coe_i_4/O
                         net (fo=3, routed)           0.895    31.161    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.148    45.828    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    45.262    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.262    
                         arrival time                         -31.161    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.908ns  (logic 11.842ns (47.543%)  route 13.066ns (52.457%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.153 r  vg_ape/ape_coe_i_18/O[2]
                         net (fo=1, routed)           0.812    29.965    vg_ape/addr[11]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.301    30.266 r  vg_ape/ape_coe_i_4/O
                         net (fo=3, routed)           0.895    31.161    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[11]
    RAMB18_X1Y39         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y39         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.148    45.828    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    45.262    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.262    
                         arrival time                         -31.161    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.144ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.664ns  (logic 11.952ns (48.460%)  route 12.712ns (51.540%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.229 r  vg_ape/ape_coe_i_18/O[3]
                         net (fo=1, routed)           0.659    29.889    vg_ape/addr[12]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.335    30.223 r  vg_ape/ape_coe_i_3/O
                         net (fo=3, routed)           0.693    30.916    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[12]
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.148    45.828    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.768    45.060    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.060    
                         arrival time                         -30.916    
  -------------------------------------------------------------------
                         slack                                 14.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.149%)  route 0.164ns (46.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     1.830    vg_ape/CLK
    SLICE_X59Y96         FDRE                                         r  vg_ape/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  vg_ape/vcount_out_reg[2]/Q
                         net (fo=14, routed)          0.164     2.135    vg_ape/vcount[2]
    SLICE_X60Y97         LUT6 (Prop_lut6_I3_O)        0.045     2.180 r  vg_ape/vsync_out_i_1/O
                         net (fo=1, routed)           0.000     2.180    vg_ape/vsync_out_i_1_n_0
    SLICE_X60Y97         FDRE                                         r  vg_ape/vsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.838     2.381    vg_ape/CLK
    SLICE_X60Y97         FDRE                                         r  vg_ape/vsync_out_reg/C
                         clock pessimism             -0.533     1.847    
    SLICE_X60Y97         FDRE (Hold_fdre_C_D)         0.120     1.967    vg_ape/vsync_out_reg
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.924%)  route 0.182ns (49.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.182     2.156    vg_ape/hcount[0]
    SLICE_X69Y96         LUT5 (Prop_lut5_I2_O)        0.048     2.204 r  vg_ape/hcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.204    vg_ape/p_0_in[4]
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.840     2.383    vg_ape/CLK
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[4]/C
                         clock pessimism             -0.534     1.848    
    SLICE_X69Y96         FDRE (Hold_fdre_C_D)         0.107     1.955    vg_ape/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.525%)  route 0.182ns (49.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.182     2.156    vg_ape/hcount[0]
    SLICE_X69Y96         LUT4 (Prop_lut4_I1_O)        0.045     2.201 r  vg_ape/hcount_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.201    vg_ape/p_0_in[3]
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.840     2.383    vg_ape/CLK
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[3]/C
                         clock pessimism             -0.534     1.848    
    SLICE_X69Y96         FDRE (Hold_fdre_C_D)         0.091     1.939    vg_ape/hcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.388%)  route 0.183ns (49.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.183     2.157    vg_ape/hcount[0]
    SLICE_X69Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.202 r  vg_ape/hcount_out[5]_i_1/O
                         net (fo=1, routed)           0.000     2.202    vg_ape/p_0_in[5]
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.840     2.383    vg_ape/CLK
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[5]/C
                         clock pessimism             -0.534     1.848    
    SLICE_X69Y96         FDRE (Hold_fdre_C_D)         0.092     1.940    vg_ape/hcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.034%)  route 0.186ns (49.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.186     2.160    vg_ape/hcount[0]
    SLICE_X71Y98         LUT3 (Prop_lut3_I1_O)        0.045     2.205 r  vg_ape/hcount_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.205    vg_ape/p_0_in[2]
    SLICE_X71Y98         FDRE                                         r  vg_ape/hcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.841     2.384    vg_ape/CLK
    SLICE_X71Y98         FDRE                                         r  vg_ape/hcount_out_reg[2]/C
                         clock pessimism             -0.534     1.849    
    SLICE_X71Y98         FDRE (Hold_fdre_C_D)         0.091     1.940    vg_ape/hcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vcount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.895%)  route 0.191ns (51.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     1.830    vg_ape/CLK
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  vg_ape/vcount_out_reg[6]/Q
                         net (fo=11, routed)          0.191     2.163    vg_ape/vcount[6]
    SLICE_X61Y96         LUT3 (Prop_lut3_I0_O)        0.042     2.205 r  vg_ape/vcount_out[7]_i_1/O
                         net (fo=1, routed)           0.000     2.205    vg_ape/p_0_in__0[7]
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.837     2.380    vg_ape/CLK
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[7]/C
                         clock pessimism             -0.549     1.830    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.107     1.937    vg_ape/vcount_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vcount_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.334%)  route 0.204ns (52.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.567     1.831    vg_ape/CLK
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  vg_ape/vcount_out_reg[0]/Q
                         net (fo=14, routed)          0.204     2.176    vg_ape/vcount[0]
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.042     2.218 r  vg_ape/vcount_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.218    vg_ape/vcount_out[1]_i_1_n_0
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.838     2.381    vg_ape/CLK
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[1]/C
                         clock pessimism             -0.549     1.831    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.107     1.938    vg_ape/vcount_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.183ns (47.201%)  route 0.205ns (52.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.205     2.179    vg_ape/hcount[0]
    SLICE_X71Y97         LUT2 (Prop_lut2_I0_O)        0.042     2.221 r  vg_ape/hcount_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.221    vg_ape/p_0_in[1]
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.841     2.384    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
                         clock pessimism             -0.550     1.833    
    SLICE_X71Y97         FDRE (Hold_fdre_C_D)         0.107     1.940    vg_ape/hcount_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.227ns (60.545%)  route 0.148ns (39.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.567     1.831    vg_ape/CLK
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.128     1.959 r  vg_ape/vcount_out_reg[1]/Q
                         net (fo=15, routed)          0.148     2.107    vg_ape/vcount[1]
    SLICE_X59Y97         LUT6 (Prop_lut6_I4_O)        0.099     2.206 r  vg_ape/vcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.206    vg_ape/vcount_out[4]_i_1_n_0
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.838     2.381    vg_ape/CLK
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[4]/C
                         clock pessimism             -0.549     1.831    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.092     1.923    vg_ape/vcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vcount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.301%)  route 0.191ns (50.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     1.830    vg_ape/CLK
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  vg_ape/vcount_out_reg[6]/Q
                         net (fo=11, routed)          0.191     2.163    vg_ape/vcount[6]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.045     2.208 r  vg_ape/vcount_out[6]_i_1/O
                         net (fo=1, routed)           0.000     2.208    vg_ape/p_0_in__0[6]
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.837     2.380    vg_ape/CLK
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[6]/C
                         clock pessimism             -0.549     1.830    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.091     1.921    vg_ape/vcount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.725      37.149     RAMB18_X1Y38     ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.725      37.149     RAMB18_X1Y40     ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.725      37.149     RAMB18_X1Y39     ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   clkdivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X62Y100    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X62Y100    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X68Y99     hs_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X68Y101    rgb_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X68Y101    rgb_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X62Y100    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X62Y100    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X69Y96     vg_ape/hcount_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X69Y96     vg_ape/hcount_out_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X62Y100    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X62Y100    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y99     hs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y101    rgb_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y99     vg_ape/blank_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.404ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.618ns  (logic 12.057ns (47.065%)  route 13.561ns (52.935%))
  Logic Levels:           32  (CARRY4=21 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.031 r  vg_ape/ape_coe_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.031    vg_ape/ape_coe_i_18_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.250 f  vg_ape/ape_coe_i_17/O[0]
                         net (fo=1, routed)           0.556    29.807    vg_ape/addr[13]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.295    30.102 f  vg_ape/ape_coe_i_2/O
                         net (fo=4, routed)           0.941    31.043    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[13]
    SLICE_X61Y100        LUT2 (Prop_lut2_I1_O)        0.124    31.167 r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=1, routed)           0.704    31.871    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0_n_0
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.164    45.718    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    45.275    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.275    
                         arrival time                         -31.871    
  -------------------------------------------------------------------
                         slack                                 13.404    

Slack (MET) :             13.669ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.240ns  (logic 12.200ns (48.337%)  route 13.040ns (51.663%))
  Logic Levels:           32  (CARRY4=21 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.031 r  vg_ape/ape_coe_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.031    vg_ape/ape_coe_i_18_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.354 f  vg_ape/ape_coe_i_17/O[1]
                         net (fo=1, routed)           0.300    29.654    vg_ape/addr[14]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.306    29.960 f  vg_ape/ape_coe_i_1/O
                         net (fo=4, routed)           0.806    30.766    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2
    SLICE_X61Y97         LUT5 (Prop_lut5_I4_O)        0.152    30.918 f  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.574    31.492    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_2
    RAMB18_X1Y39         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y39         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.164    45.813    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    45.162    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.162    
                         arrival time                         -31.492    
  -------------------------------------------------------------------
                         slack                                 13.669    

Slack (MET) :             13.682ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.015ns  (logic 11.952ns (47.780%)  route 13.063ns (52.220%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.229 r  vg_ape/ape_coe_i_18/O[3]
                         net (fo=1, routed)           0.659    29.889    vg_ape/addr[12]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.335    30.223 r  vg_ape/ape_coe_i_3/O
                         net (fo=3, routed)           1.044    31.268    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[12]
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.164    45.718    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.768    44.950    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.950    
                         arrival time                         -31.268    
  -------------------------------------------------------------------
                         slack                                 13.682    

Slack (MET) :             13.818ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.082ns  (logic 11.842ns (47.214%)  route 13.240ns (52.786%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.153 r  vg_ape/ape_coe_i_18/O[2]
                         net (fo=1, routed)           0.812    29.965    vg_ape/addr[11]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.301    30.266 r  vg_ape/ape_coe_i_4/O
                         net (fo=3, routed)           1.069    31.334    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[11]
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.164    45.718    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    45.152    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.152    
                         arrival time                         -31.334    
  -------------------------------------------------------------------
                         slack                                 13.818    

Slack (MET) :             13.878ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.813ns  (logic 11.745ns (47.333%)  route 13.068ns (52.667%))
  Logic Levels:           29  (CARRY4=19 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.024 r  vg_ape/ape_coe_i_19/O[3]
                         net (fo=1, routed)           0.577    29.601    vg_ape/addr[8]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.333    29.934 r  vg_ape/ape_coe_i_7/O
                         net (fo=3, routed)           1.132    31.066    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[8]
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.164    45.718    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    44.944    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.944    
                         arrival time                         -31.066    
  -------------------------------------------------------------------
                         slack                                 13.878    

Slack (MET) :             13.903ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.214ns  (logic 12.172ns (48.275%)  route 13.042ns (51.725%))
  Logic Levels:           32  (CARRY4=21 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.031 r  vg_ape/ape_coe_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.031    vg_ape/ape_coe_i_18_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.354 f  vg_ape/ape_coe_i_17/O[1]
                         net (fo=1, routed)           0.300    29.654    vg_ape/addr[14]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.306    29.960 f  vg_ape/ape_coe_i_1/O
                         net (fo=4, routed)           0.806    30.766    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[14]
    SLICE_X61Y97         LUT5 (Prop_lut5_I4_O)        0.124    30.890 f  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.576    31.467    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_1
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.164    45.813    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    45.370    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.370    
                         arrival time                         -31.467    
  -------------------------------------------------------------------
                         slack                                 13.903    

Slack (MET) :             13.951ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.746ns  (logic 11.812ns (47.734%)  route 12.934ns (52.266%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.133 r  vg_ape/ape_coe_i_18/O[0]
                         net (fo=1, routed)           0.455    29.589    vg_ape/addr[9]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.291    29.880 r  vg_ape/ape_coe_i_6/O
                         net (fo=3, routed)           1.119    30.998    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.164    45.718    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.769    44.949    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.949    
                         arrival time                         -30.998    
  -------------------------------------------------------------------
                         slack                                 13.951    

Slack (MET) :             14.086ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.908ns  (logic 11.842ns (47.543%)  route 13.066ns (52.457%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.153 r  vg_ape/ape_coe_i_18/O[2]
                         net (fo=1, routed)           0.812    29.965    vg_ape/addr[11]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.301    30.266 r  vg_ape/ape_coe_i_4/O
                         net (fo=3, routed)           0.895    31.161    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.164    45.813    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    45.247    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.247    
                         arrival time                         -31.161    
  -------------------------------------------------------------------
                         slack                                 14.086    

Slack (MET) :             14.086ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.908ns  (logic 11.842ns (47.543%)  route 13.066ns (52.457%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.153 r  vg_ape/ape_coe_i_18/O[2]
                         net (fo=1, routed)           0.812    29.965    vg_ape/addr[11]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.301    30.266 r  vg_ape/ape_coe_i_4/O
                         net (fo=3, routed)           0.895    31.161    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[11]
    RAMB18_X1Y39         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y39         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.164    45.813    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    45.247    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.247    
                         arrival time                         -31.161    
  -------------------------------------------------------------------
                         slack                                 14.086    

Slack (MET) :             14.128ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.664ns  (logic 11.952ns (48.460%)  route 12.712ns (51.540%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.229 r  vg_ape/ape_coe_i_18/O[3]
                         net (fo=1, routed)           0.659    29.889    vg_ape/addr[12]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.335    30.223 r  vg_ape/ape_coe_i_3/O
                         net (fo=3, routed)           0.693    30.916    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[12]
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.164    45.813    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.768    45.045    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.045    
                         arrival time                         -30.916    
  -------------------------------------------------------------------
                         slack                                 14.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.149%)  route 0.164ns (46.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     1.830    vg_ape/CLK
    SLICE_X59Y96         FDRE                                         r  vg_ape/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  vg_ape/vcount_out_reg[2]/Q
                         net (fo=14, routed)          0.164     2.135    vg_ape/vcount[2]
    SLICE_X60Y97         LUT6 (Prop_lut6_I3_O)        0.045     2.180 r  vg_ape/vsync_out_i_1/O
                         net (fo=1, routed)           0.000     2.180    vg_ape/vsync_out_i_1_n_0
    SLICE_X60Y97         FDRE                                         r  vg_ape/vsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.838     2.381    vg_ape/CLK
    SLICE_X60Y97         FDRE                                         r  vg_ape/vsync_out_reg/C
                         clock pessimism             -0.533     1.847    
                         clock uncertainty            0.164     2.011    
    SLICE_X60Y97         FDRE (Hold_fdre_C_D)         0.120     2.131    vg_ape/vsync_out_reg
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.924%)  route 0.182ns (49.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.182     2.156    vg_ape/hcount[0]
    SLICE_X69Y96         LUT5 (Prop_lut5_I2_O)        0.048     2.204 r  vg_ape/hcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.204    vg_ape/p_0_in[4]
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.840     2.383    vg_ape/CLK
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[4]/C
                         clock pessimism             -0.534     1.848    
                         clock uncertainty            0.164     2.012    
    SLICE_X69Y96         FDRE (Hold_fdre_C_D)         0.107     2.119    vg_ape/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.525%)  route 0.182ns (49.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.182     2.156    vg_ape/hcount[0]
    SLICE_X69Y96         LUT4 (Prop_lut4_I1_O)        0.045     2.201 r  vg_ape/hcount_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.201    vg_ape/p_0_in[3]
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.840     2.383    vg_ape/CLK
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[3]/C
                         clock pessimism             -0.534     1.848    
                         clock uncertainty            0.164     2.012    
    SLICE_X69Y96         FDRE (Hold_fdre_C_D)         0.091     2.103    vg_ape/hcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.388%)  route 0.183ns (49.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.183     2.157    vg_ape/hcount[0]
    SLICE_X69Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.202 r  vg_ape/hcount_out[5]_i_1/O
                         net (fo=1, routed)           0.000     2.202    vg_ape/p_0_in[5]
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.840     2.383    vg_ape/CLK
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[5]/C
                         clock pessimism             -0.534     1.848    
                         clock uncertainty            0.164     2.012    
    SLICE_X69Y96         FDRE (Hold_fdre_C_D)         0.092     2.104    vg_ape/hcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.034%)  route 0.186ns (49.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.186     2.160    vg_ape/hcount[0]
    SLICE_X71Y98         LUT3 (Prop_lut3_I1_O)        0.045     2.205 r  vg_ape/hcount_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.205    vg_ape/p_0_in[2]
    SLICE_X71Y98         FDRE                                         r  vg_ape/hcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.841     2.384    vg_ape/CLK
    SLICE_X71Y98         FDRE                                         r  vg_ape/hcount_out_reg[2]/C
                         clock pessimism             -0.534     1.849    
                         clock uncertainty            0.164     2.013    
    SLICE_X71Y98         FDRE (Hold_fdre_C_D)         0.091     2.104    vg_ape/hcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vcount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.895%)  route 0.191ns (51.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     1.830    vg_ape/CLK
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  vg_ape/vcount_out_reg[6]/Q
                         net (fo=11, routed)          0.191     2.163    vg_ape/vcount[6]
    SLICE_X61Y96         LUT3 (Prop_lut3_I0_O)        0.042     2.205 r  vg_ape/vcount_out[7]_i_1/O
                         net (fo=1, routed)           0.000     2.205    vg_ape/p_0_in__0[7]
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.837     2.380    vg_ape/CLK
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[7]/C
                         clock pessimism             -0.549     1.830    
                         clock uncertainty            0.164     1.994    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.107     2.101    vg_ape/vcount_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vcount_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.334%)  route 0.204ns (52.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.567     1.831    vg_ape/CLK
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  vg_ape/vcount_out_reg[0]/Q
                         net (fo=14, routed)          0.204     2.176    vg_ape/vcount[0]
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.042     2.218 r  vg_ape/vcount_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.218    vg_ape/vcount_out[1]_i_1_n_0
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.838     2.381    vg_ape/CLK
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[1]/C
                         clock pessimism             -0.549     1.831    
                         clock uncertainty            0.164     1.995    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.107     2.102    vg_ape/vcount_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.183ns (47.201%)  route 0.205ns (52.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.205     2.179    vg_ape/hcount[0]
    SLICE_X71Y97         LUT2 (Prop_lut2_I0_O)        0.042     2.221 r  vg_ape/hcount_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.221    vg_ape/p_0_in[1]
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.841     2.384    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
                         clock pessimism             -0.550     1.833    
                         clock uncertainty            0.164     1.997    
    SLICE_X71Y97         FDRE (Hold_fdre_C_D)         0.107     2.104    vg_ape/hcount_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.227ns (60.545%)  route 0.148ns (39.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.567     1.831    vg_ape/CLK
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.128     1.959 r  vg_ape/vcount_out_reg[1]/Q
                         net (fo=15, routed)          0.148     2.107    vg_ape/vcount[1]
    SLICE_X59Y97         LUT6 (Prop_lut6_I4_O)        0.099     2.206 r  vg_ape/vcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.206    vg_ape/vcount_out[4]_i_1_n_0
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.838     2.381    vg_ape/CLK
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[4]/C
                         clock pessimism             -0.549     1.831    
                         clock uncertainty            0.164     1.995    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.092     2.087    vg_ape/vcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vcount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.301%)  route 0.191ns (50.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     1.830    vg_ape/CLK
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  vg_ape/vcount_out_reg[6]/Q
                         net (fo=11, routed)          0.191     2.163    vg_ape/vcount[6]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.045     2.208 r  vg_ape/vcount_out[6]_i_1/O
                         net (fo=1, routed)           0.000     2.208    vg_ape/p_0_in__0[6]
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.837     2.380    vg_ape/CLK
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[6]/C
                         clock pessimism             -0.549     1.830    
                         clock uncertainty            0.164     1.994    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.091     2.085    vg_ape/vcount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.404ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.618ns  (logic 12.057ns (47.065%)  route 13.561ns (52.935%))
  Logic Levels:           32  (CARRY4=21 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.031 r  vg_ape/ape_coe_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.031    vg_ape/ape_coe_i_18_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.250 f  vg_ape/ape_coe_i_17/O[0]
                         net (fo=1, routed)           0.556    29.807    vg_ape/addr[13]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.295    30.102 f  vg_ape/ape_coe_i_2/O
                         net (fo=4, routed)           0.941    31.043    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[13]
    SLICE_X61Y100        LUT2 (Prop_lut2_I1_O)        0.124    31.167 r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=1, routed)           0.704    31.871    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0_n_0
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.164    45.718    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    45.275    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.275    
                         arrival time                         -31.871    
  -------------------------------------------------------------------
                         slack                                 13.404    

Slack (MET) :             13.669ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.240ns  (logic 12.200ns (48.337%)  route 13.040ns (51.663%))
  Logic Levels:           32  (CARRY4=21 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.031 r  vg_ape/ape_coe_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.031    vg_ape/ape_coe_i_18_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.354 f  vg_ape/ape_coe_i_17/O[1]
                         net (fo=1, routed)           0.300    29.654    vg_ape/addr[14]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.306    29.960 f  vg_ape/ape_coe_i_1/O
                         net (fo=4, routed)           0.806    30.766    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2
    SLICE_X61Y97         LUT5 (Prop_lut5_I4_O)        0.152    30.918 f  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.574    31.492    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_2
    RAMB18_X1Y39         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y39         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.164    45.813    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    45.162    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.162    
                         arrival time                         -31.492    
  -------------------------------------------------------------------
                         slack                                 13.669    

Slack (MET) :             13.682ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.015ns  (logic 11.952ns (47.780%)  route 13.063ns (52.220%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.229 r  vg_ape/ape_coe_i_18/O[3]
                         net (fo=1, routed)           0.659    29.889    vg_ape/addr[12]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.335    30.223 r  vg_ape/ape_coe_i_3/O
                         net (fo=3, routed)           1.044    31.268    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[12]
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.164    45.718    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.768    44.950    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.950    
                         arrival time                         -31.268    
  -------------------------------------------------------------------
                         slack                                 13.682    

Slack (MET) :             13.818ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.082ns  (logic 11.842ns (47.214%)  route 13.240ns (52.786%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.153 r  vg_ape/ape_coe_i_18/O[2]
                         net (fo=1, routed)           0.812    29.965    vg_ape/addr[11]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.301    30.266 r  vg_ape/ape_coe_i_4/O
                         net (fo=3, routed)           1.069    31.334    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[11]
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.164    45.718    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    45.152    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.152    
                         arrival time                         -31.334    
  -------------------------------------------------------------------
                         slack                                 13.818    

Slack (MET) :             13.878ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.813ns  (logic 11.745ns (47.333%)  route 13.068ns (52.667%))
  Logic Levels:           29  (CARRY4=19 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.024 r  vg_ape/ape_coe_i_19/O[3]
                         net (fo=1, routed)           0.577    29.601    vg_ape/addr[8]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.333    29.934 r  vg_ape/ape_coe_i_7/O
                         net (fo=3, routed)           1.132    31.066    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[8]
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.164    45.718    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    44.944    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.944    
                         arrival time                         -31.066    
  -------------------------------------------------------------------
                         slack                                 13.878    

Slack (MET) :             13.903ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.214ns  (logic 12.172ns (48.275%)  route 13.042ns (51.725%))
  Logic Levels:           32  (CARRY4=21 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.031 r  vg_ape/ape_coe_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.031    vg_ape/ape_coe_i_18_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.354 f  vg_ape/ape_coe_i_17/O[1]
                         net (fo=1, routed)           0.300    29.654    vg_ape/addr[14]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.306    29.960 f  vg_ape/ape_coe_i_1/O
                         net (fo=4, routed)           0.806    30.766    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[14]
    SLICE_X61Y97         LUT5 (Prop_lut5_I4_O)        0.124    30.890 f  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.576    31.467    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_1
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.164    45.813    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    45.370    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.370    
                         arrival time                         -31.467    
  -------------------------------------------------------------------
                         slack                                 13.903    

Slack (MET) :             13.951ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.746ns  (logic 11.812ns (47.734%)  route 12.934ns (52.266%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 45.649 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.133 r  vg_ape/ape_coe_i_18/O[0]
                         net (fo=1, routed)           0.455    29.589    vg_ape/addr[9]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.291    29.880 r  vg_ape/ape_coe_i_6/O
                         net (fo=3, routed)           1.119    30.998    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.538    45.649    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.232    45.882    
                         clock uncertainty           -0.164    45.718    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.769    44.949    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.949    
                         arrival time                         -30.998    
  -------------------------------------------------------------------
                         slack                                 13.951    

Slack (MET) :             14.086ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.908ns  (logic 11.842ns (47.543%)  route 13.066ns (52.457%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.153 r  vg_ape/ape_coe_i_18/O[2]
                         net (fo=1, routed)           0.812    29.965    vg_ape/addr[11]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.301    30.266 r  vg_ape/ape_coe_i_4/O
                         net (fo=3, routed)           0.895    31.161    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.164    45.813    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    45.247    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.247    
                         arrival time                         -31.161    
  -------------------------------------------------------------------
                         slack                                 14.086    

Slack (MET) :             14.086ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.908ns  (logic 11.842ns (47.543%)  route 13.066ns (52.457%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.153 r  vg_ape/ape_coe_i_18/O[2]
                         net (fo=1, routed)           0.812    29.965    vg_ape/addr[11]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.301    30.266 r  vg_ape/ape_coe_i_4/O
                         net (fo=3, routed)           0.895    31.161    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[11]
    RAMB18_X1Y39         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y39         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.164    45.813    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    45.247    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.247    
                         arrival time                         -31.161    
  -------------------------------------------------------------------
                         slack                                 14.086    

Slack (MET) :             14.128ns  (required time - arrival time)
  Source:                 vg_ape/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.664ns  (logic 11.952ns (48.460%)  route 12.712ns (51.540%))
  Logic Levels:           30  (CARRY4=20 LUT1=2 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 45.665 - 39.725 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.634     6.253    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.419     6.672 f  vg_ape/hcount_out_reg[1]/Q
                         net (fo=14, routed)          0.869     7.541    vg_ape/hcount[1]
    SLICE_X69Y97         LUT1 (Prop_lut1_I0_O)        0.299     7.840 r  vg_ape/ape_coe_i_341/O
                         net (fo=1, routed)           0.000     7.840    vg_ape/ape_coe_i_341_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.390 r  vg_ape/ape_coe_i_238/CO[3]
                         net (fo=1, routed)           0.000     8.390    vg_ape/ape_coe_i_238_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 f  vg_ape/ape_coe_i_203/O[1]
                         net (fo=2, routed)           0.456     9.180    hcount_10[5]
    SLICE_X70Y97         LUT1 (Prop_lut1_I0_O)        0.303     9.483 r  ape_coe_i_205/O
                         net (fo=1, routed)           0.000     9.483    ape_coe_i_205_n_0
    SLICE_X70Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.016 r  ape_coe_i_114/CO[3]
                         net (fo=1, routed)           0.000    10.016    ape_coe_i_114_n_0
    SLICE_X70Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.339 r  ape_coe_i_57/O[1]
                         net (fo=45, routed)          2.054    12.392    x0[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.306    12.698 r  ape_coe_i_174/O
                         net (fo=3, routed)           0.644    13.342    ape_coe_i_174_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.738 r  ape_coe_i_435/CO[3]
                         net (fo=1, routed)           0.000    13.738    ape_coe_i_435_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  ape_coe_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.855    ape_coe_i_366_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  ape_coe_i_275/CO[3]
                         net (fo=28, routed)          1.024    14.997    ape_coe_i_275_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    15.589 r  ape_coe_i_274/CO[2]
                         net (fo=4, routed)           0.214    15.803    ape_coe_i_274_n_1
    SLICE_X68Y92         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    16.584 r  ape_coe_i_273/CO[2]
                         net (fo=3, routed)           0.366    16.950    ape_coe_i_273_n_1
    SLICE_X68Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    17.731 r  ape_coe_i_270/CO[2]
                         net (fo=44, routed)          0.728    18.459    ape_coe_i_270_n_1
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.313    18.772 r  ape_coe_i_286/O
                         net (fo=1, routed)           0.000    18.772    ape_coe_i_286_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  ape_coe_i_189/CO[3]
                         net (fo=1, routed)           0.000    19.322    ape_coe_i_189_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.656 r  ape_coe_i_466/O[1]
                         net (fo=2, routed)           0.999    20.655    ape_coe_i_466_n_6
    SLICE_X68Y95         LUT3 (Prop_lut3_I0_O)        0.331    20.986 r  ape_coe_i_459/O
                         net (fo=2, routed)           0.667    21.653    ape_coe_i_459_n_0
    SLICE_X64Y95         LUT4 (Prop_lut4_I3_O)        0.326    21.979 r  ape_coe_i_463/O
                         net (fo=1, routed)           0.000    21.979    vg_ape/ape_coe_i_381_0[2]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.377 r  vg_ape/ape_coe_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.377    vg_ape/ape_coe_i_382_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.616 r  vg_ape/ape_coe_i_302/O[2]
                         net (fo=3, routed)           0.982    23.598    vg_ape_n_57
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.302    23.900 r  ape_coe_i_306/O
                         net (fo=1, routed)           0.000    23.900    ape_coe_i_306_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.432 r  ape_coe_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.432    ape_coe_i_210_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.671 r  ape_coe_i_120/O[2]
                         net (fo=3, routed)           0.996    25.666    ape_coe_i_120_n_5
    SLICE_X62Y100        LUT3 (Prop_lut3_I0_O)        0.302    25.968 r  ape_coe_i_113/O
                         net (fo=1, routed)           0.000    25.968    ape_coe_i_113_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.481 r  ape_coe_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.481    ape_coe_i_50_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.710 r  ape_coe_i_24/CO[2]
                         net (fo=9, routed)           1.361    28.071    vg_ape/CO[0]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.310    28.381 r  vg_ape/ape_coe_i_35/O
                         net (fo=1, routed)           0.000    28.381    vg_ape/ape_coe_i_35_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.914 r  vg_ape/ape_coe_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.914    vg_ape/ape_coe_i_19_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.229 r  vg_ape/ape_coe_i_18/O[3]
                         net (fo=1, routed)           0.659    29.889    vg_ape/addr[12]
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.335    30.223 r  vg_ape/ape_coe_i_3/O
                         net (fo=3, routed)           0.693    30.916    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[12]
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.381 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.020    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.111 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          1.554    45.665    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.311    45.976    
                         clock uncertainty           -0.164    45.813    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.768    45.045    ape_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.045    
                         arrival time                         -30.916    
  -------------------------------------------------------------------
                         slack                                 14.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.149%)  route 0.164ns (46.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     1.830    vg_ape/CLK
    SLICE_X59Y96         FDRE                                         r  vg_ape/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  vg_ape/vcount_out_reg[2]/Q
                         net (fo=14, routed)          0.164     2.135    vg_ape/vcount[2]
    SLICE_X60Y97         LUT6 (Prop_lut6_I3_O)        0.045     2.180 r  vg_ape/vsync_out_i_1/O
                         net (fo=1, routed)           0.000     2.180    vg_ape/vsync_out_i_1_n_0
    SLICE_X60Y97         FDRE                                         r  vg_ape/vsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.838     2.381    vg_ape/CLK
    SLICE_X60Y97         FDRE                                         r  vg_ape/vsync_out_reg/C
                         clock pessimism             -0.533     1.847    
                         clock uncertainty            0.164     2.011    
    SLICE_X60Y97         FDRE (Hold_fdre_C_D)         0.120     2.131    vg_ape/vsync_out_reg
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.924%)  route 0.182ns (49.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.182     2.156    vg_ape/hcount[0]
    SLICE_X69Y96         LUT5 (Prop_lut5_I2_O)        0.048     2.204 r  vg_ape/hcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.204    vg_ape/p_0_in[4]
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.840     2.383    vg_ape/CLK
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[4]/C
                         clock pessimism             -0.534     1.848    
                         clock uncertainty            0.164     2.012    
    SLICE_X69Y96         FDRE (Hold_fdre_C_D)         0.107     2.119    vg_ape/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.525%)  route 0.182ns (49.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.182     2.156    vg_ape/hcount[0]
    SLICE_X69Y96         LUT4 (Prop_lut4_I1_O)        0.045     2.201 r  vg_ape/hcount_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.201    vg_ape/p_0_in[3]
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.840     2.383    vg_ape/CLK
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[3]/C
                         clock pessimism             -0.534     1.848    
                         clock uncertainty            0.164     2.012    
    SLICE_X69Y96         FDRE (Hold_fdre_C_D)         0.091     2.103    vg_ape/hcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.388%)  route 0.183ns (49.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.183     2.157    vg_ape/hcount[0]
    SLICE_X69Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.202 r  vg_ape/hcount_out[5]_i_1/O
                         net (fo=1, routed)           0.000     2.202    vg_ape/p_0_in[5]
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.840     2.383    vg_ape/CLK
    SLICE_X69Y96         FDRE                                         r  vg_ape/hcount_out_reg[5]/C
                         clock pessimism             -0.534     1.848    
                         clock uncertainty            0.164     2.012    
    SLICE_X69Y96         FDRE (Hold_fdre_C_D)         0.092     2.104    vg_ape/hcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.034%)  route 0.186ns (49.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.186     2.160    vg_ape/hcount[0]
    SLICE_X71Y98         LUT3 (Prop_lut3_I1_O)        0.045     2.205 r  vg_ape/hcount_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.205    vg_ape/p_0_in[2]
    SLICE_X71Y98         FDRE                                         r  vg_ape/hcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.841     2.384    vg_ape/CLK
    SLICE_X71Y98         FDRE                                         r  vg_ape/hcount_out_reg[2]/C
                         clock pessimism             -0.534     1.849    
                         clock uncertainty            0.164     2.013    
    SLICE_X71Y98         FDRE (Hold_fdre_C_D)         0.091     2.104    vg_ape/hcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vcount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.895%)  route 0.191ns (51.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     1.830    vg_ape/CLK
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  vg_ape/vcount_out_reg[6]/Q
                         net (fo=11, routed)          0.191     2.163    vg_ape/vcount[6]
    SLICE_X61Y96         LUT3 (Prop_lut3_I0_O)        0.042     2.205 r  vg_ape/vcount_out[7]_i_1/O
                         net (fo=1, routed)           0.000     2.205    vg_ape/p_0_in__0[7]
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.837     2.380    vg_ape/CLK
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[7]/C
                         clock pessimism             -0.549     1.830    
                         clock uncertainty            0.164     1.994    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.107     2.101    vg_ape/vcount_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vcount_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.334%)  route 0.204ns (52.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.567     1.831    vg_ape/CLK
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  vg_ape/vcount_out_reg[0]/Q
                         net (fo=14, routed)          0.204     2.176    vg_ape/vcount[0]
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.042     2.218 r  vg_ape/vcount_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.218    vg_ape/vcount_out[1]_i_1_n_0
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.838     2.381    vg_ape/CLK
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[1]/C
                         clock pessimism             -0.549     1.831    
                         clock uncertainty            0.164     1.995    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.107     2.102    vg_ape/vcount_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vg_ape/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/hcount_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.183ns (47.201%)  route 0.205ns (52.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.569     1.833    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  vg_ape/hcount_out_reg[0]/Q
                         net (fo=14, routed)          0.205     2.179    vg_ape/hcount[0]
    SLICE_X71Y97         LUT2 (Prop_lut2_I0_O)        0.042     2.221 r  vg_ape/hcount_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.221    vg_ape/p_0_in[1]
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.841     2.384    vg_ape/CLK
    SLICE_X71Y97         FDRE                                         r  vg_ape/hcount_out_reg[1]/C
                         clock pessimism             -0.550     1.833    
                         clock uncertainty            0.164     1.997    
    SLICE_X71Y97         FDRE (Hold_fdre_C_D)         0.107     2.104    vg_ape/hcount_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.227ns (60.545%)  route 0.148ns (39.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.567     1.831    vg_ape/CLK
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.128     1.959 r  vg_ape/vcount_out_reg[1]/Q
                         net (fo=15, routed)          0.148     2.107    vg_ape/vcount[1]
    SLICE_X59Y97         LUT6 (Prop_lut6_I4_O)        0.099     2.206 r  vg_ape/vcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.206    vg_ape/vcount_out[4]_i_1_n_0
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.838     2.381    vg_ape/CLK
    SLICE_X59Y97         FDRE                                         r  vg_ape/vcount_out_reg[4]/C
                         clock pessimism             -0.549     1.831    
                         clock uncertainty            0.164     1.995    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.092     2.087    vg_ape/vcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 vg_ape/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vg_ape/vcount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.301%)  route 0.191ns (50.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     1.830    vg_ape/CLK
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  vg_ape/vcount_out_reg[6]/Q
                         net (fo=11, routed)          0.191     2.163    vg_ape/vcount[6]
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.045     2.208 r  vg_ape/vcount_out[6]_i_1/O
                         net (fo=1, routed)           0.000     2.208    vg_ape/p_0_in__0[6]
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clkdivider/inst/clkout1_buf/O
                         net (fo=39, routed)          0.837     2.380    vg_ape/CLK
    SLICE_X61Y96         FDRE                                         r  vg_ape/vcount_out_reg[6]/C
                         clock pessimism             -0.549     1.830    
                         clock uncertainty            0.164     1.994    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.091     2.085    vg_ape/vcount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.123    





