vhdl work "TestPackage.vhd"
vhdl work "Test.vhd"
verilog work "to_1_2_10_100_1000Hz.vf"
verilog work "counter06.vf"
verilog work "main.vf"
