# UART_RTL_DESIGN_AND_VERIFICATION
System Verilog based RTL Design and Verification of UART design taken from FPGA Prototyping by Pong Chu.
