<?xml version="1.0"?>
<mapping>
	<map>
		<framework name="input_1" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/input/_0" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="input_1" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="input_1" output_port_id="input_1:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/input/_0" output_port_id="input_1:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="input_1" output_port_id="input_1:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/Conv2D" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/Conv2D/BatchToSpaceND:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/Conv2D/BatchToSpaceND" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/Conv2D/BatchToSpaceND:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/BiasAdd/Add" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/BiasAdd" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_8/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/Conv2D" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/Conv2D/BatchToSpaceND:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/Conv2D/BatchToSpaceND" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/Conv2D/BatchToSpaceND:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/BiasAdd/Add" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/BiasAdd" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_9/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/Conv2D" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/Conv2D/BatchToSpaceND:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/Conv2D/BatchToSpaceND" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/Conv2D/BatchToSpaceND:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="Func/StatefulPartitionedCall/output/_7:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_7" output_port_id="Func/StatefulPartitionedCall/output/_7:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="Func/StatefulPartitionedCall/output/_7:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="Func/StatefulPartitionedCall/output/_7:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd" output_port_id="Func/StatefulPartitionedCall/output/_7:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_7" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_7" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_7" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd" output_port_id="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/dilated_conv2d_stacked3/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
</mapping>
