$date
	Sat Aug 31 21:10:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module signext_tb $end
$var wire 32 ! y [31:0] $end
$var reg 16 " a [15:0] $end
$scope module uut $end
$var wire 16 # a [15:0] $end
$var wire 32 $ y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111111111111111111111110011 $
b1111111111110011 #
b1111111111110011 "
b11111111111111111111111111110011 !
$end
#1
b1001111 !
b1001111 $
b1001111 "
b1001111 #
#2
