cocci_test_suite() {
	uint16_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 855 */[6];
	enum test_pattern_mode cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 844 */;
	enum test_pattern_dyn_range cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 843 */;
	enum test_pattern_color_format cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 842 */;
	enum dc_color_depth cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 837 */;
	enum controller_dp_test_pattern cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 836 */;
	enum crtc_state cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 793 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 789 */(struct timing_generator *tg,
											       const struct dc_crtc_timing *timing);
	const enum signal_type cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 743 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 739 */;
	const struct dc_crtc_timing *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 738 */;
	const struct tg_color *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 703 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 702 */;
	struct crtc_position cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 643 */;
	const struct drr_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 545 */;
	enum trigger_source_select cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 307 */;
	const struct dcp_gsl_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 247 */;
	struct crtc_position *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 186 */;
	enum bp_result cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 138 */;
	const struct dce110_timing_generator_offsets *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 1244 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 1242 */;
	const struct timing_generator_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 1203 */;
	uint32_t *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 1177 */;
	const struct crc_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 1132 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 1097 */;
	struct dce110_timing_generator *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 1096 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 1094 */;
	struct timing_generator *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 1093 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 1092 */;
	enum signal_type cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c 104 */;
}
