
/*N3 Registers */
#define N3_PCIE_DEV_CTRL           0x00078
#define N3_COMPL_STATUS_SET        0x00000
#define N3_COMPL_STATUS_CLR        0x00008
#define N3_GEN_ERR_STATUS_SET      0x00010
#define N3_GEN_ERR_STATUS_CLR      0x00018
#define N3_COMP_ERR_STATUS_SET	   0x00020
#define N3_COMP_ERR_STATUS_CLR	   0x00028
#define N3_INT_PREVENT		   0x00030
#define N3_GEN_ERR_EN_SET   	   0x00040
#define N3_GEN_ERR_EN_CLR   	   0x00048
#define N3_COMP_ERR_EN_SET	   0x00050
#define N3_COMP_ERR_EN_CLR	   0x00058
#define N3_HSI_ERR_STAT_SET        0x00060
#define N3_HSI_ERR_STAT_CLR        0x00068
#define N3_HSI_ERR_EN_SET   	   0x00070
#define N3_HSI_ERR_EN_CLR	   0x00078
#define N3_CMD_REG                 0x00100
#define N3_UCODE_LOAD              0x00108
#define N3_ECC_ERR_ADDR		   0x00110
#define N3_ECC_ERR_SYN		   0x00118
#define N3_CPL_ERR_INFO		   0x00120
#define N3_CPL_TO_INFO		   0x00128
#define N3_OCC_CREDIT_CTRL         0x00130
#define N3_ECC_CTRL		   0x00138
#define N3_SERDES_TUNING	   0x00180
#define N3_PERF0_CTRL		   0x00200
#define N3_PERF0_CNT		   0x00240
#define N3_IQM0_CNT_THOLD          0x00C00
#define N3_IQM0_CMP_CNT            0x00C08
#define N3_IQM0_TIM_LD   	   0x00C10
#define N3_IQM0_TIM                0x00C18
#define N3_IQM0_CNT_SUB            0x00C20
#define N3_IQM0_DOOR_BELL_REG      0x30000
#define N3_IQM0_QSIZE              0x30008
#define N3_IQM0_BASE_ADDR_LO       0x30010
#define N3_IQM0_BASE_ADDR_HI       0x30018
#define N3_IQM0_NXT_ADDR_LO        0x30020
#define N3_IQM0_NXT_ADDR_HI        0x30028
#define N3_IQM0_CMD_CNT_LO	   0x30030
#define N3_IQM0_CMD_CNT_HI	   0x30038
#define N3_IQM0_EXEC_MSK_LO        0x30040
#define N3_IQM0_EXEC_MSK_HI        0x30048
#define N3_IQM0_WDOG_CFG	   0x30050
#define N3_IQM_EN_LO               0x30090
#define N3_IQM_EN_HI               0x30098
#define N3_IQM_INT_STAT            0x300A8
#define N3_IQM_DBE_LO              0x300B0
#define N3_IQM_DBE_HI              0x300B8
#define N3_IQM_OVFL_LO             0x300C0
#define N3_IQM_OVFL_HI             0x300C8
#define N3_IQM_WDOG_LO             0x300D0
#define N3_IQM_WDOG_HI             0x300D8
#define N3_IQMQ_GRP0_EXECMSK_LO    0x300F0
#define N3_IQMQ_GRP0_EXECMSK_HI    0x300F8
#define N3_IQM_DBE_EN_LO           0x301B0
#define N3_IQM_DBE_EN_HI           0x301B8
#define N3_IQM_OVFL_EN_LO          0x301C0
#define N3_IQM_OVFL_EN_HI          0x301C8
#define N3_IQM_WDOG_EN_LO          0x301D0
#define N3_IQM_WDOG_EN_HI          0x301D8
#define N3_IQM_EXEC0_AVAIL	   0x30070
#define N3_IQM_PERF_CTRL0	   0x30600
#define N3_IQM_PERF_CNT0	   0x30608
#define N3_IQM_CTRL		   0x30078
#define N3_IQM_EXEC_NA_LO	   0x300E0
#define N3_IQM_EXEC_NA_HI	   0x300E8
#define N3_IQM_EXEC_NA_EN_LO	   0x301E0
#define N3_IQM_EXEC_NA_EN_HI	   0x301E8
#define N3_IQM_SBE_COUNT	   0x301A8
#define N3_IQM_SBE_LO		   0x302B0
#define N3_IQM_SBE_HI		   0x302B8
#define N3_IQM_RERR_LO		   0x302D0
#define N3_IQM_RERR_HI		   0x302D8
#define N3_IQM_SBE_EN_LO	   0x303B0
#define N3_IQM_SBE_EN_HI	   0x303B8
#define N3_IQM_RERR_EN_LO	   0x303D0
#define N3_IQM_RERR_EN_HI	   0x303D8
#define N3_CORE_EN_0               0x40008
#define N3_CORE_EN_1               0x50008
#define N3_CORE_EN_2               0x60008
#define N3_CORE_EN_3               0x70008
#define N3_CORE_AVAIL_0            0x40010
#define N3_CORE_AVAIL_1            0x50010
#define N3_CORE_AVAIL_2            0x60010
#define N3_CORE_AVAIL_3            0x70010
#define N3_CORE_ISR_0              0x40018
#define N3_CORE_ISR_1              0x50018
#define N3_CORE_ISR_2              0x60018
#define N3_CORE_ISR_3              0x70018
#define N3_CORE_INT_EN_0           0x40020
#define N3_CORE_INT_EN_1           0x50020
#define N3_CORE_INT_EN_2           0x60020
#define N3_CORE_INT_EN_3           0x70020
#define N3_CORE_FINT_EN_0          0x40028
#define N3_CORE_FINT_EN_1          0x50028
#define N3_CORE_FINT_EN_2          0x60028
#define N3_CORE_FINT_EN_3          0x70028
#define N3_CORE_ADDR_SWAP_0	   0x40030
#define N3_CORE_ADDR_SWAP_1	   0x50030
#define N3_CORE_ADDR_SWAP_2	   0x60030
#define N3_CORE_ADDR_SWAP_3	   0x70030
#define N3_CORE_STATUS_0	   0x40038
#define N3_CORE_STATUS_1	   0x50038
#define N3_CORE_STATUS_2	   0x60038
#define N3_CORE_STATUS_3	   0x70038
#define N3_CORE_PERF_CTRL0_0	   0x40050
#define N3_CORE_PERF_CNT0_0	   0x40098
#define N3_CORE0_INST_RPTR	   0x400F0
#define N3_CORE0_CFG		   0x400F8
#define N3_CORE_DBG_CTRL_0         0x40040
#define N3_CORE_DBG_CTRL_1         0x50040
#define N3_CORE_DBG_CTRL_2         0x60040
#define N3_CORE_DBG_CTRL_3         0x70040
#define N3_CORE_DBG_DATA_0         0x40048
#define N3_CORE_DBG_DATA_1         0x50048
#define N3_CORE_DBG_DATA_2         0x60048
#define N3_CORE_DBG_DATA_3         0x70048
#define N3_BYTE_SWAP_EN_0          0x400E0
#define N3_BYTE_SWAP_EN_1          0x500E0
#define N3_BYTE_SWAP_EN_2          0x600E0
#define N3_BYTE_SWAP_EN_3          0x700E0
#define N3_RNM_CTL_STATUS          0x11000
#define N3_KEY_INDIRECT_ADDRESS    0x12000 
#define N3_KEY_INDIRECT_DATA	   0x12008 
#define N3_KEY_INT_SUM		   0x12010 
#define N3_KEY_INT_EN		   0x12018 
#define N3_KEY_CTL_STATUS	   0x12020 
#define N3_RNM_CTL_STATUS	   0x11000 

/* N3 HSI registers */
#define HSI_ERR_ENAB_SET           0x00070

#define MAX_N3_QUEUES        64

