# compile vhdl design source files
vhdl xil_defaultlib  "../../../ex3.srcs/sources_1/new/ex3.vhd"
vhdl xil_defaultlib  "../../../ex3.srcs/sim_1/new/tb_ex3.vhd"

# Do not sort compile order
nosort
