<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.1" title="test" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="led_top"/>
        <Source name="../source/LED_control.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../source/rgb_led_top.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="led_top"/>
        </Source>
        <Source name="../sim/testbench.v" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="../models/pll_24M/pll_24M.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="test1.sty"/>
</RadiantProject>
