<module name="CORE_CM2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_L3_1_CLKSTCTRL" acronym="CM_L3_1_CLKSTCTRL" offset="0x0" width="32" description="This register enables the domain power state transition. It controls the hardware supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L3_1_ICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L3_1_ICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_L3_1_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_L3_1_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L3_1 clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L3_1_DYNAMICDEP" acronym="CM_L3_1_DYNAMICDEP" offset="0x8" width="32" description="This register controls the dynamic domain depedencies from L3_1 domain towards 'target' domains. It is relevant only for domain having INTRCONN master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor INTRCONN interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="23" end="13" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="L4CFG_DYNDEP" width="1" begin="12" end="12" resetval="1" description="Dynamic dependency towards L4CFG clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L4CFG_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="L3_2_DYNDEP" width="1" begin="6" end="6" resetval="1" description="Dynamic dependency towards L3_2 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_2_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="MEMIF_DYNDEP" width="1" begin="4" end="4" resetval="1" description="Dynamic dependency towards MEMIF clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="MEMIF_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="ABE_DYNDEP" width="1" begin="3" end="3" resetval="1" description="Dynamic dependency towards ABE clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="ABE_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L3_1_L3_1_CLKCTRL" acronym="CM_L3_1_L3_1_CLKCTRL" offset="0x20" width="32" description="This register manages the L3_1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3_2_CLKSTCTRL" acronym="CM_L3_2_CLKSTCTRL" offset="0x100" width="32" description="This register enables the domain power state transition. It controls the hardware supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L3_2_ICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L3_2_ICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_L3_2_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_L3_2_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L3_2 clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L3_2_DYNAMICDEP" acronym="CM_L3_2_DYNAMICDEP" offset="0x108" width="32" description="This register controls the dynamic domain dependencies from L3_2 domain towards 'target' domains. It is relevant only for domain having INTERCONN master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor INTRCONN interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="23" end="15" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L4SEC_DYNDEP" width="1" begin="14" end="14" resetval="1" description="Dynamic dependency towards L4SEC clock domain" range="" rwaccess="R">
      <bitenum value="1" id="1" token="L4SEC_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER_DYNDEP" width="1" begin="13" end="13" resetval="1" description="Dynamic dependency towards L4PER clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L4PER_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="12" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SGX_DYNDEP" width="1" begin="10" end="10" resetval="1" description="Dynamic dependency towards SGX clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="SGX_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="CAM_DYNDEP" width="1" begin="9" end="9" resetval="0" description="Dynamic dependency towards ISS clock domain" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CAM_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="DSS_DYNDEP" width="1" begin="8" end="8" resetval="1" description="Dynamic dependency towards DSS clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="DSS_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_INIT_DYNDEP" width="1" begin="7" end="7" resetval="1" description="Dynamic dependency towards L3INIT clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_INIT_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L3_1_DYNDEP" width="1" begin="5" end="5" resetval="1" description="Dynamic dependency towards L3_1 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_1_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IVAHD_DYNDEP" width="1" begin="2" end="2" resetval="1" description="Dynamic dependency towards IVAHD clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="IVAHD_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MPU_M3_DYNDEP" width="1" begin="0" end="0" resetval="1" description="Dynamic dependency towards CORTEXM3 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="MPU_M3_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="CM_L3_2_L3_2_CLKCTRL" acronym="CM_L3_2_L3_2_CLKCTRL" offset="0x120" width="32" description="This register manages the L3_2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3_2_GPMC_CLKCTRL" acronym="CM_L3_2_GPMC_CLKCTRL" offset="0x128" width="32" description="This register manages the GPMC clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is temporarily disabled by software. Interconnect access to module are stalled. Can be used to change timing parameter of GPMC module."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3_2_OCMC_RAM_CLKCTRL" acronym="CM_L3_2_OCMC_RAM_CLKCTRL" offset="0x130" width="32" description="This register manages the OCMC_RAM clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_MPU_M3_CLKSTCTRL" acronym="CM_MPU_M3_CLKSTCTRL" offset="0x200" width="32" description="This register enables the domain power state transition. It controls the hardware supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_MPU_M3_CLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the MPU_M3_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_MPU_M3_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_MPU_M3_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the MPU_A3 clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_MPU_M3_STATICDEP" acronym="CM_MPU_M3_STATICDEP" offset="0x204" width="32" description="This register controls the static domain dependencies from MPU_M3 domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ALWONCORE_STATDEP" width="1" begin="16" end="16" resetval="0" description="Static dependency towards ALWONCORE clock domain" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ALWONCORE_STATDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="L4WKUP_STATDEP" width="1" begin="15" end="15" resetval="1" description="Static dependency towards L4WKUP clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4WKUP_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4WKUP_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4SEC_STATDEP" width="1" begin="14" end="14" resetval="0" description="Static dependency towards L4SEC clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4SEC_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4SEC_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER_STATDEP" width="1" begin="13" end="13" resetval="0" description="Static dependency towards L4PER clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4PER_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4PER_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4CFG_STATDEP" width="1" begin="12" end="12" resetval="1" description="Static dependency towards L4CFG clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4CFG_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4CFG_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="SDMA_STATDEP" width="1" begin="11" end="11" resetval="0" description="Static dependency towards SDMA clock domain" range="" rwaccess="R">
      <bitenum value="0" id="0" token="SDMA_STATDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="SGX_STATDEP" width="1" begin="10" end="10" resetval="0" description="Static dependency towards SGX clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SGX_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="SGX_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="ISS_STATDEP" width="1" begin="9" end="9" resetval="0" description="Static dependency towards ISS clock domain" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ISS_STATDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="DSS_STATDEP" width="1" begin="8" end="8" resetval="0" description="Static dependency towards DSS clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DSS_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="DSS_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3INIT_STATDEP" width="1" begin="7" end="7" resetval="0" description="Static dependency towards L3INIT clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L3INIT_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L3INIT_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_2_STATDEP" width="1" begin="6" end="6" resetval="1" description="Static dependency towards L3_2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L3_2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L3_2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_1_STATDEP" width="1" begin="5" end="5" resetval="1" description="Static dependency towards L3_1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L3_1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L3_1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="MEMIF_STATDEP" width="1" begin="4" end="4" resetval="1" description="Static dependency towards MEMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MEMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="MEMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="ABE_STATDEP" width="1" begin="3" end="3" resetval="0" description="Static dependency towards ABE clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ABE_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="ABE_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IVAHD_STATDEP" width="1" begin="2" end="2" resetval="0" description="Static dependency towards IVAHD clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IVAHD_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="IVAHD_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="DSP_STATDEP" width="1" begin="1" end="1" resetval="0" description="Static dependency towards DSP clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DSP_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="DSP_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CM_MPU_M3_DYNAMICDEP" acronym="CM_MPU_M3_DYNAMICDEP" offset="0x208" width="32" description="This register controls the dynamic domain depedencies from MPU_A3 domain towards 'target' domains. It is relevant only for domain having INTRCONN master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor INTRCONN interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="23" end="10" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CAM_DYNDEP" width="1" begin="9" end="9" resetval="0" description="Dynamic dependency towards ISS clock domain" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CAM_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="8" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3_2_DYNDEP" width="1" begin="6" end="6" resetval="1" description="Dynamic dependency towards L3_2 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_2_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_MPU_M3_MPU_M3_CLKCTRL" acronym="CM_MPU_M3_MPU_M3_CLKCTRL" offset="0x220" width="32" description="This register manages the MPU_A3 clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="1" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_SDMA_CLKSTCTRL" acronym="CM_SDMA_CLKSTCTRL" offset="0x300" width="32" description="This register enables the domain power state transition. It controls the hardware supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_DMA_L3_ICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the DMA_L3_ICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_DMA_L3_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_DMA_L3_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the SDMA clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_SDMA_STATICDEP" acronym="CM_SDMA_STATICDEP" offset="0x304" width="32" description="This register controls the static domain dependencies from SDMA domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L4WKUP_STATDEP" width="1" begin="15" end="15" resetval="1" description="Static dependency towards L4WKUP clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4WKUP_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4WKUP_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4SEC_STATDEP" width="1" begin="14" end="14" resetval="0" description="Static dependency towards L4SEC clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4SEC_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4SEC_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER_STATDEP" width="1" begin="13" end="13" resetval="1" description="Static dependency towards L4PER clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4PER_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4PER_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4CFG_STATDEP" width="1" begin="12" end="12" resetval="1" description="Static dependency towards L4CFG clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4CFG_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4CFG_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISS_STATDEP" width="1" begin="9" end="9" resetval="0" description="Static dependency towards ISS clock domain" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ISS_STATDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="DSS_STATDEP" width="1" begin="8" end="8" resetval="0" description="Static dependency towards DSS clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DSS_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="DSS_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3INIT_STATDEP" width="1" begin="7" end="7" resetval="1" description="Static dependency towards L3INIT clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L3INIT_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L3INIT_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_2_STATDEP" width="1" begin="6" end="6" resetval="1" description="Static dependency towards L3_2 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_2_STATDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_1_STATDEP" width="1" begin="5" end="5" resetval="1" description="Static dependency towards L3_1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L3_1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L3_1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="MEMIF_STATDEP" width="1" begin="4" end="4" resetval="1" description="Static dependency towards MEMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MEMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="MEMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="ABE_STATDEP" width="1" begin="3" end="3" resetval="0" description="Static dependency towards ABE clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ABE_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="ABE_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IVAHD_STATDEP" width="1" begin="2" end="2" resetval="0" description="Static dependency towards IVAHD clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IVAHD_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="IVAHD_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MPU_M3_STATDEP" width="1" begin="0" end="0" resetval="0" description="Static dependency towards MPU_A3 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MPU_M3_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="MPU_M3_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="CM_SDMA_DYNAMICDEP" acronym="CM_SDMA_DYNAMICDEP" offset="0x308" width="32" description="This register controls the dynamic domain depedencies from SDMA domain towards 'target' domains. It is relevant only for domain having INTRCONN master port(s).">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="L3_2_DYNDEP" width="1" begin="6" end="6" resetval="0" description="Dynamic dependency towards L3_2 clock domain" range="" rwaccess="R">
      <bitenum value="0" id="0" token="L3_2_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_SDMA_SDMA_CLKCTRL" acronym="CM_SDMA_SDMA_CLKCTRL" offset="0x320" width="32" description="This register manages the SDMA clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="1" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_MEMIF_CLKSTCTRL" acronym="CM_MEMIF_CLKSTCTRL" offset="0x400" width="32" description="This register enables the domain power state transition. It controls the hardware supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_PHY_ROOT_CLK" width="1" begin="10" end="10" resetval="0" description="This field indicates the state of the PHY_ROOT_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_PHY_ROOT_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_PHY_ROOT_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_DLL_CLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the DLL_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_DLL_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_DLL_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3_EMIF_ICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L3_EMIF_ICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_L3_EMIF_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_L3_EMIF_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the MEMIF clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_MEMIF_DMM_CLKCTRL" acronym="CM_MEMIF_DMM_CLKCTRL" offset="0x420" width="32" description="This register manages the DMM clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_MEMIF_EMIF_FW_CLKCTRL" acronym="CM_MEMIF_EMIF_FW_CLKCTRL" offset="0x428" width="32" description="This register manages the EMIF_FW clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_MEMIF_EMIF_1_CLKCTRL" acronym="CM_MEMIF_EMIF_1_CLKCTRL" offset="0x430" width="32" description="This register manages the EMIF_1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is temporarily disabled by software. Interconnect access to module are stalled. Can be used to change timing parameter of EMIF1 module."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_MEMIF_EMIF_2_CLKCTRL" acronym="CM_MEMIF_EMIF_2_CLKCTRL" offset="0x438" width="32" description="This register manages the EMIF_2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is temporarily disabled by software. Interconnect access to module are stalled. Can be used to change timing parameter of EMIF2 module."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_MEMIF_DLL_CLKCTRL" acronym="CM_MEMIF_DLL_CLKCTRL" offset="0x440" width="32" description="This register manages the DLL clock.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DLL_CLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_DLL_CLK_0" description="Optional functional clock is disabled. DLL_CLK can be gated when MEMIF domain performs sleep transition"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_DLL_CLK_1" description="Optional functional clock is enabled. DLL_CLK is garantied to not be gated if already running."/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_C2C_CLKSTCTRL" acronym="CM_C2C_CLKSTCTRL" offset="0x500" width="32" description="This register enables the domain power state transition. It controls the hardware supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L3X2_C2C_ICLK" width="1" begin="10" end="10" resetval="0" description="This field indicates the state of the C2C_L3X2_ICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_L3X2_C2C_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_L3X2_C2C_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L4_C2C_ICLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the L4_C2C_ICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_L4_C2C_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_L4_C2C_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3_C2C_ICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L3_C2C_ICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_L3_C2C_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_L3_C2C_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the C2C clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_C2C_STATICDEP" acronym="CM_C2C_STATICDEP" offset="0x504" width="32" description="This register controls the static domain depedencies from C2C domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="L4PER_STATDEP" width="1" begin="13" end="13" resetval="0" description="Static dependency towards L4PER clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4PER_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4PER_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4CFG_STATDEP" width="1" begin="12" end="12" resetval="0" description="Static dependency towards L4CFG clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4CFG_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4CFG_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3INIT_STATDEP" width="1" begin="7" end="7" resetval="0" description="Static dependency towards L3INIT clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L3INIT_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L3INIT_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_2_STATDEP" width="1" begin="6" end="6" resetval="0" description="Static dependency towards L3_2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L3_2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L3_2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_1_STATDEP" width="1" begin="5" end="5" resetval="0" description="Static dependency towards L3_1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L3_1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L3_1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="MEMIF_STATDEP" width="1" begin="4" end="4" resetval="1" description="Static dependency towards MEMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MEMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="MEMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="ABE_STATDEP" width="1" begin="3" end="3" resetval="0" description="Static dependency towards ABE clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ABE_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="ABE_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IVAHD_STATDEP" width="1" begin="2" end="2" resetval="0" description="Static dependency towards IVAHD clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IVAHD_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="IVAHD_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_C2C_DYNAMICDEP" acronym="CM_C2C_DYNAMICDEP" offset="0x508" width="32" description="This register controls the dynamic domain depedencies from C2C domain towards 'target' domains. It is relevant only for domain having INTRCONN master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor INTRCONN interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="23" end="7" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="L3_2_DYNDEP" width="1" begin="6" end="6" resetval="1" description="Dynamic dependency towards L3_2 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_2_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="MEMIF_DYNDEP" width="1" begin="4" end="4" resetval="1" description="Dynamic dependency towards MEMIF clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="MEMIF_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_C2C_C2C_CLKCTRL" acronym="CM_C2C_C2C_CLKCTRL" offset="0x520" width="32" description="This register manages the C2C clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="C2C module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="1" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x2" description="C2C interface idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="C2C interface is in functional state"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="C2C interface is in a transitory state"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="C2C interface is in IDLE state"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_C2C_C2C_FW_CLKCTRL" acronym="CM_C2C_C2C_FW_CLKCTRL" offset="0x530" width="32" description="This register manages the C2C_FW clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_CLKSTCTRL" acronym="CM_L4CFG_CLKSTCTRL" offset="0x600" width="32" description="This register enables the domain power state transition. It controls the hardware supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_CORE_TS_FCLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the CORE_TS_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_CORE_TS_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_CORE_TS_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_CFG_L4_ICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the CFG_L4_ICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_CFG_L4_ICLK_0_r" description="Corresponding clock is gated."/>
      <bitenum value="1" id="1" token="CLKACTIVITY_CFG_L4_ICLK_1_r" description="Corresponding clock is running or gating/ungating; transition is ongoing."/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L4CFG clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_DYNAMICDEP" acronym="CM_L4CFG_DYNAMICDEP" offset="0x608" width="32" description="This register controls the dynamic domain depedencies from L4_CFG domain towards 'target' domains. It is relevant only for domain having INTRCONN master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor INTRCONN interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MPU_DYNDEP" width="1" begin="19" end="19" resetval="1" description="Dynamic dependency towards MPU clock domain" range="" rwaccess="R Rretunrs1s">
      <bitenum value="1" id="1" token="MPU_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="C2C_DYNDEP" width="1" begin="18" end="18" resetval="1" description="Dynamic dependency towards C2C clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="C2C_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="ALWONCORE_DYNDEP" width="1" begin="16" end="16" resetval="1" description="Dynamic dependency towards ALWONCORE clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="ALWONCORE_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4WKUP_DYNDEP" width="1" begin="15" end="15" resetval="1" description="Dynamic dependency towards L4WKUP clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L4WKUP_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SDMA_DYNDEP" width="1" begin="11" end="11" resetval="1" description="Dynamic dependency towards SDMA clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="SDMA_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CAM_DYNDEP" width="1" begin="9" end="9" resetval="0" description="Dynamic dependency towards ISS clock domain" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CAM_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="DSS_DYNDEP" width="1" begin="8" end="8" resetval="1" description="Dynamic dependency towards DSS clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="DSS_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_INIT_DYNDEP" width="1" begin="7" end="7" resetval="1" description="Dynamic dependency towards L3INIT clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_INIT_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_2_DYNDEP" width="1" begin="6" end="6" resetval="1" description="Dynamic dependency towards L3_2 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_2_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_1_DYNDEP" width="1" begin="5" end="5" resetval="1" description="Dynamic dependency towards L3_1 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_1_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="MEMIF_DYNDEP" width="1" begin="4" end="4" resetval="1" description="Dynamic dependency towards MEMIF clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="MEMIF_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP_DYNDEP" width="1" begin="1" end="1" resetval="1" description="Dynamic dependency towards DSP clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="DSP_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L4CFG_L4_CFG_CLKCTRL" acronym="CM_L4CFG_L4_CFG_CLKCTRL" offset="0x620" width="32" description="This register manages the L4_CFG clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_SPINLOCK_CLKCTRL" acronym="CM_L4CFG_SPINLOCK_CLKCTRL" offset="0x628" width="32" description="This register manages the HW_SEM clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_MAILBOX_CLKCTRL" acronym="CM_L4CFG_MAILBOX_CLKCTRL" offset="0x630" width="32" description="This register manages the MAILBOX clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_SAR_ROM_CLKCTRL" acronym="CM_L4CFG_SAR_ROM_CLKCTRL" offset="0x638" width="32" description="This register manages the SAR_ROM clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_CLKSTCTRL" acronym="CM_L3INSTR_CLKSTCTRL" offset="0x700" width="32" description="This register enables the domain power state transition. It controls the hardware supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L3_INSTR_ICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L3_INSTR_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_L3_INSTR_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_L3_INSTR_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the L3INSTR clock domain." range="" rwaccess="R Rreturns1s">
      <bitenum value="3" id="3" token="CLKTRCTRL_3_r" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_L3_3_CLKCTRL" acronym="CM_L3INSTR_L3_3_CLKCTRL" offset="0x720" width="32" description="This register manages the L3_3 clocks. [warm reset insensitive]">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status." range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_L3_INSTR_CLKCTRL" acronym="CM_L3INSTR_L3_INSTR_CLKCTRL" offset="0x728" width="32" description="This register manages the L3 INSTRUMENTATION clocks. [warm reset insensitive]">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status." range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_OCP_WP1_CLKCTRL" acronym="CM_L3INSTR_OCP_WP1_CLKCTRL" offset="0x740" width="32" description="This register manages the OCP_WP1 clocks. [warm reset insensitive]">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status." range="" rwaccess="R">
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only Interconnect part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including Interconnect"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any Interconnect access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any Interconnect access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
</module>
