## Essentially there was a lot that I did, but TLDR:
Copying the `doit.sh`, `counter.sv`, `vbuddy.cfg` files and making minor changes was generally sufficient to make the new sinegen wave. The `counter.sv` file does have a new 8-bit input `increment`, but they follow the same concepts from Lab 1.

`rom.sv` introduces an output of `rom_array[addr]` to read the `sinerom.mem` file and output the sine wave generated by Peter Cheung's python script. 

```
module sinegen #(

    parameter   ADDRESS_WIDTH = 8,
                DATA_WIDTH = 8
)(
    
    input logic clk,
    input logic rst,
    input logic en,
    input logic [DATA_WIDTH-1:0] incr,
    output logic [DATA_WIDTH-1:0] dout
);

    logic [ADDRESS_WIDTH-1:0] addr;

counter counter(

    .clk (clk),
    .rst (rst),
    .en (en),
    .incr (incr),
    .addr (addr)
);

rom rom(

    .clk (clk),
    .addr (addr),
    .dout (dout)
);

endmodule
```
The code for `singen.sv` here pulls in both the `counter.sv` and `rom.sv` files to combine it with the `singen.sv` with 8-bit increments and outputs.

```
#include "Vsinegen.h"
#include "verilated.h"
#include "verilated_vcd_c.h"
#include "vbuddy.cpp"

int main(int argc, char **argv, char **env){

    int i;
    int clk;

    Verilated::commandArgs(argc, argv);
    Vsinegen* top = new Vsinegen;
    Verilated::traceEverOn(true);
    VerilatedVcdC* tfp = new VerilatedVcdC;
    top->trace (tfp, 99);
    tfp->open ("sinegen.vcd");

    if(vbdOpen()!=1) return(-1);
    vbdHeader("L2T1: SigGen");

    top->clk = 1;
    top->rst = 0;
    top->en = 1;
    top->incr = 1;

    for(i = 0; i < 1000000; i++){

        for(clk = 0; clk < 2; clk++){

            tfp->dump (2*i+clk);
            top->clk = !top->clk;
            top->eval ();
        }

        top->incr = vbdValue();
        vbdPlot(int(top->dout), 0, 255);
        vbdCycle(i);

        //Finishes when simulation is done or when q is pressed.
        if((Verilated::gotFinish()) || (vbdGetkey()=='q')){
            exit(0);
        }
        
    }

    vbdClose();
    tfp->close();
    exit(0);
}
```
Shamelessly referenced from the Lab, the new testbench mostly follows the old with the difference of `top->incr` and `vbdCycle()`.

For the Challenge, to change the frequency dependent on the vbdValue() we need to change the way increment and address is handled.

```
always_ff @ (posedge clk)
    if(rst) addr <= {WIDTH{1'b0}};
    else addr <= incr + addr;

```
This new `always_ff` function allows for the address to be changed based on the increment, so as the rotary encoder is twisted, the vbdValue() is increased, so top->incr is assigned in the testbench and increment is added to address to increase the wave frequency.