multiline_comment|/*&n; * Copyright 2001 MontaVista Software Inc.&n; * Author: Jun Sun, jsun@mvista.com or jsun@junsun.net&n; *&n; * Copyright (C) 2001 Ralf Baechle&n; *&n; * This file define the irq handler for MIPS CPU interrupts.&n; *&n; * This program is free software; you can redistribute  it and/or modify it&n; * under  the terms of  the GNU General  Public License as published by the&n; * Free Software Foundation;  either version 2 of the  License, or (at your&n; * option) any later version.&n; */
multiline_comment|/*&n; * Almost all MIPS CPUs define 8 interrupt sources.  They are typically&n; * level triggered (i.e., cannot be cleared from CPU; must be cleared from&n; * device).  The first two are software interrupts which we don&squot;t really&n; * use or support.  The last one is usually cpu timer interrupt if a counter&n; * register is present.&n; *&n; * Don&squot;t even think about using this on SMP.  You have been warned.&n; *&n; * This file exports one global function:&n; *&t;mips_cpu_irq_init(u32 irq_base);&n; */
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;asm/mipsregs.h&gt;
macro_line|#include &lt;asm/system.h&gt;
DECL|variable|mips_cpu_irq_base
r_static
r_int
id|mips_cpu_irq_base
suffix:semicolon
DECL|function|unmask_mips_irq
r_static
r_inline
r_void
id|unmask_mips_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|clear_c0_cause
c_func
(paren
l_int|0x100
op_lshift
(paren
id|irq
op_minus
id|mips_cpu_irq_base
)paren
)paren
suffix:semicolon
id|set_c0_status
c_func
(paren
l_int|0x100
op_lshift
(paren
id|irq
op_minus
id|mips_cpu_irq_base
)paren
)paren
suffix:semicolon
)brace
DECL|function|mask_mips_irq
r_static
r_inline
r_void
id|mask_mips_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|clear_c0_status
c_func
(paren
l_int|0x100
op_lshift
(paren
id|irq
op_minus
id|mips_cpu_irq_base
)paren
)paren
suffix:semicolon
)brace
DECL|function|mips_cpu_irq_enable
r_static
r_inline
r_void
id|mips_cpu_irq_enable
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|local_irq_save
c_func
(paren
id|flags
)paren
suffix:semicolon
id|unmask_mips_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|local_irq_restore
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
DECL|function|mips_cpu_irq_disable
r_static
r_void
id|mips_cpu_irq_disable
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|local_irq_save
c_func
(paren
id|flags
)paren
suffix:semicolon
id|mask_mips_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|local_irq_restore
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
DECL|function|mips_cpu_irq_startup
r_static
r_int
r_int
id|mips_cpu_irq_startup
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|mips_cpu_irq_enable
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|macro|mips_cpu_irq_shutdown
mdefine_line|#define&t;mips_cpu_irq_shutdown&t;mips_cpu_irq_disable
multiline_comment|/*&n; * While we ack the interrupt interrupts are disabled and thus we don&squot;t need&n; * to deal with concurrency issues.  Same for mips_cpu_irq_end.&n; */
DECL|function|mips_cpu_irq_ack
r_static
r_void
id|mips_cpu_irq_ack
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
multiline_comment|/* Only necessary for soft interrupts */
id|clear_c0_cause
c_func
(paren
l_int|1
op_lshift
(paren
id|irq
op_minus
id|mips_cpu_irq_base
op_plus
l_int|8
)paren
)paren
suffix:semicolon
id|mask_mips_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
DECL|function|mips_cpu_irq_end
r_static
r_void
id|mips_cpu_irq_end
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|irq_desc
(braket
id|irq
)braket
dot
id|status
op_amp
(paren
id|IRQ_DISABLED
op_or
id|IRQ_INPROGRESS
)paren
)paren
)paren
id|unmask_mips_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
DECL|variable|mips_cpu_irq_controller
r_static
id|hw_irq_controller
id|mips_cpu_irq_controller
op_assign
(brace
l_string|&quot;CPU_irq&quot;
comma
id|mips_cpu_irq_startup
comma
id|mips_cpu_irq_shutdown
comma
id|mips_cpu_irq_enable
comma
id|mips_cpu_irq_disable
comma
id|mips_cpu_irq_ack
comma
id|mips_cpu_irq_end
comma
l_int|NULL
multiline_comment|/* no affinity stuff for UP */
)brace
suffix:semicolon
DECL|function|mips_cpu_irq_init
r_void
id|mips_cpu_irq_init
c_func
(paren
id|u32
id|irq_base
)paren
(brace
id|u32
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
id|irq_base
suffix:semicolon
id|i
OL
id|irq_base
op_plus
l_int|8
suffix:semicolon
id|i
op_increment
)paren
(brace
id|irq_desc
(braket
id|i
)braket
dot
id|status
op_assign
id|IRQ_DISABLED
suffix:semicolon
id|irq_desc
(braket
id|i
)braket
dot
id|action
op_assign
l_int|NULL
suffix:semicolon
id|irq_desc
(braket
id|i
)braket
dot
id|depth
op_assign
l_int|1
suffix:semicolon
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|mips_cpu_irq_controller
suffix:semicolon
)brace
id|mips_cpu_irq_base
op_assign
id|irq_base
suffix:semicolon
)brace
eof
