Warning (10268): Verilog HDL information at maquina4.v(37): always construct contains both blocking and non-blocking assignments File: C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/maquina4.v Line: 37
Warning (10268): Verilog HDL information at controlOutputDisplay.v(335): always construct contains both blocking and non-blocking assignments File: C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v Line: 335
Warning (10268): Verilog HDL information at get_val_tot.v(176): always construct contains both blocking and non-blocking assignments File: C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/get_val_tot.v Line: 176
Warning (10268): Verilog HDL information at get_id.v(29): always construct contains both blocking and non-blocking assignments File: C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/get_id.v Line: 29
