Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 12 14:02:31 2021
| Host         : QuitStealingMyPaper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.921        0.000                      0                  178        0.132        0.000                      0                  178        3.000        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                       30.460        0.000                      0                  109        0.155        0.000                      0                  109       19.500        0.000                       0                    59  
  clk_out2_clk_wiz_0                                        2.921        0.000                      0                   63        0.132        0.000                      0                   63        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.577        0.000                      0                   30        0.149        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.460ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 2.105ns (23.001%)  route 7.047ns (76.999%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 37.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.812    -2.482    video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X160Y124       FDRE                                         r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/Q
                         net (fo=35, routed)          1.492    -0.534    video_inst/Inst_vga/Column_Counter/column[8]
    SLICE_X155Y125       LUT2 (Prop_lut2_I0_O)        0.152    -0.382 r  video_inst/Inst_vga/Column_Counter/white8_carry_i_6/O
                         net (fo=2, routed)           0.994     0.612    video_inst/Inst_vga/Column_Counter/white8_carry_i_6_n_0
    SLICE_X153Y123       LUT6 (Prop_lut6_I0_O)        0.326     0.938 f  video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.721     1.659    video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X155Y123       LUT6 (Prop_lut6_I5_O)        0.124     1.783 r  video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     1.783    video_inst/Inst_vga/scope/dc_bias[3]_i_66[2]
    SLICE_X155Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.181 r  video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.258     3.439    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25_3[0]
    SLICE_X155Y125       LUT6 (Prop_lut6_I1_O)        0.124     3.563 f  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66/O
                         net (fo=1, routed)           0.511     4.074    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66_n_0
    SLICE_X159Y125       LUT6 (Prop_lut6_I1_O)        0.124     4.198 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.323     4.520    video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4_1
    SLICE_X160Y126       LUT6 (Prop_lut6_I5_O)        0.124     4.644 r  video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.304     4.948    video_inst/Inst_vga/Column_Counter/encoded_reg[9]
    SLICE_X161Y128       LUT6 (Prop_lut6_I4_O)        0.124     5.072 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4/O
                         net (fo=11, routed)          0.921     5.993    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_1
    SLICE_X160Y131       LUT4 (Prop_lut4_I2_O)        0.153     6.146 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.524     6.670    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1_n_0
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.703    37.006    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.483    37.489    
                         clock uncertainty           -0.095    37.395    
    SLICE_X160Y131       FDRE (Setup_fdre_C_D)       -0.265    37.130    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.130    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                 30.460    

Slack (MET) :             31.089ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 2.076ns (23.539%)  route 6.744ns (76.461%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 37.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.812    -2.482    video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X160Y124       FDRE                                         r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/Q
                         net (fo=35, routed)          1.492    -0.534    video_inst/Inst_vga/Column_Counter/column[8]
    SLICE_X155Y125       LUT2 (Prop_lut2_I0_O)        0.152    -0.382 r  video_inst/Inst_vga/Column_Counter/white8_carry_i_6/O
                         net (fo=2, routed)           0.994     0.612    video_inst/Inst_vga/Column_Counter/white8_carry_i_6_n_0
    SLICE_X153Y123       LUT6 (Prop_lut6_I0_O)        0.326     0.938 f  video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.721     1.659    video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X155Y123       LUT6 (Prop_lut6_I5_O)        0.124     1.783 r  video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     1.783    video_inst/Inst_vga/scope/dc_bias[3]_i_66[2]
    SLICE_X155Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.181 r  video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.258     3.439    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25_3[0]
    SLICE_X155Y125       LUT6 (Prop_lut6_I1_O)        0.124     3.563 f  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66/O
                         net (fo=1, routed)           0.511     4.074    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66_n_0
    SLICE_X159Y125       LUT6 (Prop_lut6_I1_O)        0.124     4.198 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.323     4.520    video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4_1
    SLICE_X160Y126       LUT6 (Prop_lut6_I5_O)        0.124     4.644 r  video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.304     4.948    video_inst/Inst_vga/Column_Counter/encoded_reg[9]
    SLICE_X161Y128       LUT6 (Prop_lut6_I4_O)        0.124     5.072 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4/O
                         net (fo=11, routed)          1.142     6.214    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]_0
    SLICE_X161Y131       LUT6 (Prop_lut6_I2_O)        0.124     6.338 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2/O
                         net (fo=1, routed)           0.000     6.338    video_inst/inst_dvid/TDMS_encoder_red/p_0_in[3]
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.703    37.006    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.483    37.489    
                         clock uncertainty           -0.095    37.395    
    SLICE_X161Y131       FDRE (Setup_fdre_C_D)        0.032    37.427    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.427    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                 31.089    

Slack (MET) :             31.165ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 2.076ns (23.746%)  route 6.667ns (76.254%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 37.008 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.812    -2.482    video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X160Y124       FDRE                                         r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/Q
                         net (fo=35, routed)          1.492    -0.534    video_inst/Inst_vga/Column_Counter/column[8]
    SLICE_X155Y125       LUT2 (Prop_lut2_I0_O)        0.152    -0.382 r  video_inst/Inst_vga/Column_Counter/white8_carry_i_6/O
                         net (fo=2, routed)           0.994     0.612    video_inst/Inst_vga/Column_Counter/white8_carry_i_6_n_0
    SLICE_X153Y123       LUT6 (Prop_lut6_I0_O)        0.326     0.938 f  video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.721     1.659    video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X155Y123       LUT6 (Prop_lut6_I5_O)        0.124     1.783 r  video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     1.783    video_inst/Inst_vga/scope/dc_bias[3]_i_66[2]
    SLICE_X155Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.181 r  video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.258     3.439    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25_3[0]
    SLICE_X155Y125       LUT6 (Prop_lut6_I1_O)        0.124     3.563 f  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66/O
                         net (fo=1, routed)           0.511     4.074    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66_n_0
    SLICE_X159Y125       LUT6 (Prop_lut6_I1_O)        0.124     4.198 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.323     4.520    video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4_1
    SLICE_X160Y126       LUT6 (Prop_lut6_I5_O)        0.124     4.644 r  video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.304     4.948    video_inst/Inst_vga/Column_Counter/encoded_reg[9]
    SLICE_X161Y128       LUT6 (Prop_lut6_I4_O)        0.124     5.072 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4/O
                         net (fo=11, routed)          1.065     6.137    video_inst/Inst_vga/Column_Counter/processQ_reg[8]_0
    SLICE_X161Y132       LUT6 (Prop_lut6_I5_O)        0.124     6.261 r  video_inst/Inst_vga/Column_Counter/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000     6.261    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]_0
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.705    37.008    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.483    37.491    
                         clock uncertainty           -0.095    37.397    
    SLICE_X161Y132       FDRE (Setup_fdre_C_D)        0.029    37.426    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.426    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                 31.165    

Slack (MET) :             31.279ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 2.076ns (24.064%)  route 6.551ns (75.936%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 37.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.812    -2.482    video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X160Y124       FDRE                                         r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/Q
                         net (fo=35, routed)          1.492    -0.534    video_inst/Inst_vga/Column_Counter/column[8]
    SLICE_X155Y125       LUT2 (Prop_lut2_I0_O)        0.152    -0.382 r  video_inst/Inst_vga/Column_Counter/white8_carry_i_6/O
                         net (fo=2, routed)           0.994     0.612    video_inst/Inst_vga/Column_Counter/white8_carry_i_6_n_0
    SLICE_X153Y123       LUT6 (Prop_lut6_I0_O)        0.326     0.938 f  video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.721     1.659    video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X155Y123       LUT6 (Prop_lut6_I5_O)        0.124     1.783 r  video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     1.783    video_inst/Inst_vga/scope/dc_bias[3]_i_66[2]
    SLICE_X155Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.181 r  video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.258     3.439    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25_3[0]
    SLICE_X155Y125       LUT6 (Prop_lut6_I1_O)        0.124     3.563 f  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66/O
                         net (fo=1, routed)           0.511     4.074    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66_n_0
    SLICE_X159Y125       LUT6 (Prop_lut6_I1_O)        0.124     4.198 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.323     4.520    video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4_1
    SLICE_X160Y126       LUT6 (Prop_lut6_I5_O)        0.124     4.644 r  video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.304     4.948    video_inst/Inst_vga/Column_Counter/encoded_reg[9]
    SLICE_X161Y128       LUT6 (Prop_lut6_I4_O)        0.124     5.072 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4/O
                         net (fo=11, routed)          0.949     6.021    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_1
    SLICE_X160Y131       LUT5 (Prop_lut5_I1_O)        0.124     6.145 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000     6.145    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.703    37.006    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.483    37.489    
                         clock uncertainty           -0.095    37.395    
    SLICE_X160Y131       FDRE (Setup_fdre_C_D)        0.029    37.424    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.424    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                 31.279    

Slack (MET) :             31.316ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 2.076ns (24.163%)  route 6.516ns (75.837%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 37.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.812    -2.482    video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X160Y124       FDRE                                         r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/Q
                         net (fo=35, routed)          1.492    -0.534    video_inst/Inst_vga/Column_Counter/column[8]
    SLICE_X155Y125       LUT2 (Prop_lut2_I0_O)        0.152    -0.382 r  video_inst/Inst_vga/Column_Counter/white8_carry_i_6/O
                         net (fo=2, routed)           0.994     0.612    video_inst/Inst_vga/Column_Counter/white8_carry_i_6_n_0
    SLICE_X153Y123       LUT6 (Prop_lut6_I0_O)        0.326     0.938 f  video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.721     1.659    video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X155Y123       LUT6 (Prop_lut6_I5_O)        0.124     1.783 r  video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     1.783    video_inst/Inst_vga/scope/dc_bias[3]_i_66[2]
    SLICE_X155Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.181 r  video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.258     3.439    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25_3[0]
    SLICE_X155Y125       LUT6 (Prop_lut6_I1_O)        0.124     3.563 f  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66/O
                         net (fo=1, routed)           0.511     4.074    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66_n_0
    SLICE_X159Y125       LUT6 (Prop_lut6_I1_O)        0.124     4.198 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.323     4.520    video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4_1
    SLICE_X160Y126       LUT6 (Prop_lut6_I5_O)        0.124     4.644 r  video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.304     4.948    video_inst/Inst_vga/Column_Counter/encoded_reg[9]
    SLICE_X161Y128       LUT6 (Prop_lut6_I4_O)        0.124     5.072 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4/O
                         net (fo=11, routed)          0.914     5.986    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]_0
    SLICE_X161Y131       LUT6 (Prop_lut6_I2_O)        0.124     6.110 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.110    video_inst/inst_dvid/TDMS_encoder_red/p_0_in[2]
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.703    37.006    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.483    37.489    
                         clock uncertainty           -0.095    37.395    
    SLICE_X161Y131       FDRE (Setup_fdre_C_D)        0.031    37.426    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.426    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                 31.316    

Slack (MET) :             31.331ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 2.070ns (24.012%)  route 6.551ns (75.988%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 37.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.812    -2.482    video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X160Y124       FDRE                                         r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/Q
                         net (fo=35, routed)          1.492    -0.534    video_inst/Inst_vga/Column_Counter/column[8]
    SLICE_X155Y125       LUT2 (Prop_lut2_I0_O)        0.152    -0.382 r  video_inst/Inst_vga/Column_Counter/white8_carry_i_6/O
                         net (fo=2, routed)           0.994     0.612    video_inst/Inst_vga/Column_Counter/white8_carry_i_6_n_0
    SLICE_X153Y123       LUT6 (Prop_lut6_I0_O)        0.326     0.938 f  video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.721     1.659    video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X155Y123       LUT6 (Prop_lut6_I5_O)        0.124     1.783 r  video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     1.783    video_inst/Inst_vga/scope/dc_bias[3]_i_66[2]
    SLICE_X155Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.181 r  video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.258     3.439    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25_3[0]
    SLICE_X155Y125       LUT6 (Prop_lut6_I1_O)        0.124     3.563 f  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66/O
                         net (fo=1, routed)           0.511     4.074    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66_n_0
    SLICE_X159Y125       LUT6 (Prop_lut6_I1_O)        0.124     4.198 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.323     4.520    video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4_1
    SLICE_X160Y126       LUT6 (Prop_lut6_I5_O)        0.124     4.644 r  video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.304     4.948    video_inst/Inst_vga/Column_Counter/encoded_reg[9]
    SLICE_X161Y128       LUT6 (Prop_lut6_I4_O)        0.124     5.072 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4/O
                         net (fo=11, routed)          0.949     6.021    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_1
    SLICE_X160Y131       LUT5 (Prop_lut5_I1_O)        0.118     6.139 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000     6.139    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.703    37.006    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.483    37.489    
                         clock uncertainty           -0.095    37.395    
    SLICE_X160Y131       FDRE (Setup_fdre_C_D)        0.075    37.470    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.470    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                 31.331    

Slack (MET) :             31.384ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 2.071ns (24.167%)  route 6.499ns (75.833%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 37.008 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.812    -2.482    video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X160Y124       FDRE                                         r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/Q
                         net (fo=35, routed)          1.492    -0.534    video_inst/Inst_vga/Column_Counter/column[8]
    SLICE_X155Y125       LUT2 (Prop_lut2_I0_O)        0.152    -0.382 r  video_inst/Inst_vga/Column_Counter/white8_carry_i_6/O
                         net (fo=2, routed)           0.994     0.612    video_inst/Inst_vga/Column_Counter/white8_carry_i_6_n_0
    SLICE_X153Y123       LUT6 (Prop_lut6_I0_O)        0.326     0.938 f  video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.721     1.659    video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X155Y123       LUT6 (Prop_lut6_I5_O)        0.124     1.783 r  video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     1.783    video_inst/Inst_vga/scope/dc_bias[3]_i_66[2]
    SLICE_X155Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.181 f  video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.258     3.439    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25_3[0]
    SLICE_X155Y125       LUT6 (Prop_lut6_I1_O)        0.124     3.563 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66/O
                         net (fo=1, routed)           0.511     4.074    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66_n_0
    SLICE_X159Y125       LUT6 (Prop_lut6_I1_O)        0.124     4.198 f  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.323     4.520    video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4_1
    SLICE_X160Y126       LUT6 (Prop_lut6_I5_O)        0.124     4.644 f  video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.304     4.948    video_inst/Inst_vga/Column_Counter/encoded_reg[9]
    SLICE_X161Y128       LUT6 (Prop_lut6_I4_O)        0.124     5.072 f  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4/O
                         net (fo=11, routed)          0.897     5.969    video_inst/Inst_vga/Column_Counter/processQ_reg[8]_0
    SLICE_X161Y132       LUT5 (Prop_lut5_I4_O)        0.119     6.088 r  video_inst/Inst_vga/Column_Counter/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000     6.088    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.705    37.008    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                         clock pessimism              0.483    37.491    
                         clock uncertainty           -0.095    37.397    
    SLICE_X161Y132       FDRE (Setup_fdre_C_D)        0.075    37.472    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         37.472    
                         arrival time                          -6.088    
  -------------------------------------------------------------------
                         slack                                 31.384    

Slack (MET) :             31.409ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 2.076ns (24.430%)  route 6.422ns (75.570%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 37.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.812    -2.482    video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X160Y124       FDRE                                         r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/Q
                         net (fo=35, routed)          1.492    -0.534    video_inst/Inst_vga/Column_Counter/column[8]
    SLICE_X155Y125       LUT2 (Prop_lut2_I0_O)        0.152    -0.382 r  video_inst/Inst_vga/Column_Counter/white8_carry_i_6/O
                         net (fo=2, routed)           0.994     0.612    video_inst/Inst_vga/Column_Counter/white8_carry_i_6_n_0
    SLICE_X153Y123       LUT6 (Prop_lut6_I0_O)        0.326     0.938 f  video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.721     1.659    video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X155Y123       LUT6 (Prop_lut6_I5_O)        0.124     1.783 r  video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     1.783    video_inst/Inst_vga/scope/dc_bias[3]_i_66[2]
    SLICE_X155Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.181 f  video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.258     3.439    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25_3[0]
    SLICE_X155Y125       LUT6 (Prop_lut6_I1_O)        0.124     3.563 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66/O
                         net (fo=1, routed)           0.511     4.074    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66_n_0
    SLICE_X159Y125       LUT6 (Prop_lut6_I1_O)        0.124     4.198 f  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.323     4.520    video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4_1
    SLICE_X160Y126       LUT6 (Prop_lut6_I5_O)        0.124     4.644 f  video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.307     4.951    video_inst/Inst_vga/Column_Counter/encoded_reg[9]
    SLICE_X161Y128       LUT6 (Prop_lut6_I1_O)        0.124     5.075 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_2__0/O
                         net (fo=4, routed)           0.817     5.892    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I4_O)        0.124     6.016 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.016    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0_n_0
    SLICE_X160Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.702    37.005    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.483    37.488    
                         clock uncertainty           -0.095    37.394    
    SLICE_X160Y130       FDRE (Setup_fdre_C_D)        0.031    37.425    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.425    
                         arrival time                          -6.016    
  -------------------------------------------------------------------
                         slack                                 31.409    

Slack (MET) :             31.410ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 2.076ns (24.430%)  route 6.422ns (75.570%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 37.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.812    -2.482    video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X160Y124       FDRE                                         r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/Q
                         net (fo=35, routed)          1.492    -0.534    video_inst/Inst_vga/Column_Counter/column[8]
    SLICE_X155Y125       LUT2 (Prop_lut2_I0_O)        0.152    -0.382 r  video_inst/Inst_vga/Column_Counter/white8_carry_i_6/O
                         net (fo=2, routed)           0.994     0.612    video_inst/Inst_vga/Column_Counter/white8_carry_i_6_n_0
    SLICE_X153Y123       LUT6 (Prop_lut6_I0_O)        0.326     0.938 f  video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.721     1.659    video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X155Y123       LUT6 (Prop_lut6_I5_O)        0.124     1.783 r  video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     1.783    video_inst/Inst_vga/scope/dc_bias[3]_i_66[2]
    SLICE_X155Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.181 f  video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.258     3.439    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25_3[0]
    SLICE_X155Y125       LUT6 (Prop_lut6_I1_O)        0.124     3.563 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66/O
                         net (fo=1, routed)           0.511     4.074    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66_n_0
    SLICE_X159Y125       LUT6 (Prop_lut6_I1_O)        0.124     4.198 f  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.323     4.520    video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4_1
    SLICE_X160Y126       LUT6 (Prop_lut6_I5_O)        0.124     4.644 f  video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.307     4.951    video_inst/Inst_vga/Column_Counter/encoded_reg[9]
    SLICE_X161Y128       LUT6 (Prop_lut6_I1_O)        0.124     5.075 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_2__0/O
                         net (fo=4, routed)           0.817     5.892    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I4_O)        0.124     6.016 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.016    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0_n_0
    SLICE_X160Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.702    37.005    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.483    37.488    
                         clock uncertainty           -0.095    37.394    
    SLICE_X160Y130       FDRE (Setup_fdre_C_D)        0.032    37.426    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.426    
                         arrival time                          -6.016    
  -------------------------------------------------------------------
                         slack                                 31.410    

Slack (MET) :             31.518ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 2.076ns (24.610%)  route 6.360ns (75.390%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 37.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.812    -2.482    video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X160Y124       FDRE                                         r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/Q
                         net (fo=35, routed)          1.492    -0.534    video_inst/Inst_vga/Column_Counter/column[8]
    SLICE_X155Y125       LUT2 (Prop_lut2_I0_O)        0.152    -0.382 r  video_inst/Inst_vga/Column_Counter/white8_carry_i_6/O
                         net (fo=2, routed)           0.994     0.612    video_inst/Inst_vga/Column_Counter/white8_carry_i_6_n_0
    SLICE_X153Y123       LUT6 (Prop_lut6_I0_O)        0.326     0.938 f  video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.721     1.659    video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X155Y123       LUT6 (Prop_lut6_I5_O)        0.124     1.783 r  video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     1.783    video_inst/Inst_vga/scope/dc_bias[3]_i_66[2]
    SLICE_X155Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.181 r  video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.258     3.439    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25_3[0]
    SLICE_X155Y125       LUT6 (Prop_lut6_I1_O)        0.124     3.563 f  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66/O
                         net (fo=1, routed)           0.511     4.074    video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_66_n_0
    SLICE_X159Y125       LUT6 (Prop_lut6_I1_O)        0.124     4.198 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_25/O
                         net (fo=1, routed)           0.323     4.520    video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4_1
    SLICE_X160Y126       LUT6 (Prop_lut6_I5_O)        0.124     4.644 r  video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.304     4.948    video_inst/Inst_vga/Column_Counter/encoded_reg[9]
    SLICE_X161Y128       LUT6 (Prop_lut6_I4_O)        0.124     5.072 r  video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4/O
                         net (fo=11, routed)          0.758     5.830    video_inst/Inst_vga/Column_Counter/processQ_reg[8]_0
    SLICE_X162Y131       LUT6 (Prop_lut6_I1_O)        0.124     5.954 r  video_inst/Inst_vga/Column_Counter/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000     5.954    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X162Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.703    37.006    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                         clock pessimism              0.483    37.489    
                         clock uncertainty           -0.095    37.395    
    SLICE_X162Y131       FDRE (Setup_fdre_C_D)        0.077    37.472    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.472    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 31.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.640    -0.903    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y130       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.762 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/Q
                         net (fo=1, routed)           0.099    -0.663    video_inst/inst_dvid/TDMS_encoder_green_n_0
    SLICE_X163Y131       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.912    -1.333    video_inst/inst_dvid/CLK
    SLICE_X163Y131       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[9]/C
                         clock pessimism              0.445    -0.888    
    SLICE_X163Y131       FDRE (Hold_fdre_C_D)         0.070    -0.818    video_inst/inst_dvid/latched_green_reg[9]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.642    -0.901    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.650    video_inst/inst_dvid/TDMS_encoder_blue_n_3
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.914    -1.331    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.445    -0.886    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.070    -0.816    video_inst/inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.816    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.642    -0.901    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.644    video_inst/inst_dvid/TDMS_encoder_blue_n_2
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.913    -1.332    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/C
                         clock pessimism              0.444    -0.888    
    SLICE_X160Y132       FDRE (Hold_fdre_C_D)         0.066    -0.822    video_inst/inst_dvid/latched_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.095%)  route 0.146ns (43.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.641    -0.902    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.761 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/Q
                         net (fo=8, routed)           0.146    -0.615    video_inst/Inst_vga/Column_Counter/encoded_reg[0][0]
    SLICE_X162Y131       LUT6 (Prop_lut6_I0_O)        0.045    -0.570 r  video_inst/Inst_vga/Column_Counter/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.570    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X162Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.912    -1.333    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                         clock pessimism              0.445    -0.888    
    SLICE_X162Y131       FDRE (Hold_fdre_C_D)         0.120    -0.768    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.641    -0.902    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.128    -0.774 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/Q
                         net (fo=8, routed)           0.075    -0.699    video_inst/inst_dvid/TDMS_encoder_blue/Q[0]
    SLICE_X160Y131       LUT2 (Prop_lut2_I0_O)        0.099    -0.600 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.600    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1_n_0
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.912    -1.333    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism              0.431    -0.902    
    SLICE_X160Y131       FDRE (Hold_fdre_C_D)         0.092    -0.810    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                          0.810    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.711%)  route 0.167ns (54.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.642    -0.901    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.167    -0.592    video_inst/inst_dvid/TDMS_encoder_green_n_3
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.914    -1.331    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
                         clock pessimism              0.445    -0.886    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.070    -0.816    video_inst/inst_dvid/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.816    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/Column_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.734%)  route 0.167ns (47.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.635    -0.908    video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X160Y124       FDRE                                         r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.767 r  video_inst/Inst_vga/Column_Counter/processQ_reg[8]/Q
                         net (fo=35, routed)          0.167    -0.600    video_inst/Inst_vga/Column_Counter/column[8]
    SLICE_X159Y123       LUT6 (Prop_lut6_I1_O)        0.045    -0.555 r  video_inst/Inst_vga/Column_Counter/processQ[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.555    video_inst/Inst_vga/Column_Counter/plusOp[9]
    SLICE_X159Y123       FDRE                                         r  video_inst/Inst_vga/Column_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.905    -1.340    video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X159Y123       FDRE                                         r  video_inst/Inst_vga/Column_Counter/processQ_reg[9]/C
                         clock pessimism              0.468    -0.872    
    SLICE_X159Y123       FDRE (Hold_fdre_C_D)         0.092    -0.780    video_inst/Inst_vga/Column_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.780    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.639    -0.904    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y129       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y129       FDRE (Prop_fdre_C_Q)         0.164    -0.740 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.624    video_inst/inst_dvid/TDMS_encoder_green_n_1
    SLICE_X162Y129       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.910    -1.335    video_inst/inst_dvid/CLK
    SLICE_X162Y129       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[8]/C
                         clock pessimism              0.431    -0.904    
    SLICE_X162Y129       FDRE (Hold_fdre_C_D)         0.052    -0.852    video_inst/inst_dvid/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.852    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/Row_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/Row_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.592%)  route 0.155ns (45.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.637    -0.906    video_inst/Inst_vga/Row_Counter/CLK
    SLICE_X156Y128       FDRE                                         r  video_inst/Inst_vga/Row_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.765 r  video_inst/Inst_vga/Row_Counter/processQ_reg[5]/Q
                         net (fo=39, routed)          0.155    -0.610    video_inst/Inst_vga/Row_Counter/Q[5]
    SLICE_X157Y128       LUT6 (Prop_lut6_I1_O)        0.045    -0.565 r  video_inst/Inst_vga/Row_Counter/processQ[9]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.565    video_inst/Inst_vga/Row_Counter/plusOp__0[9]
    SLICE_X157Y128       FDRE                                         r  video_inst/Inst_vga/Row_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.908    -1.337    video_inst/Inst_vga/Row_Counter/CLK
    SLICE_X157Y128       FDRE                                         r  video_inst/Inst_vga/Row_Counter/processQ_reg[9]/C
                         clock pessimism              0.444    -0.893    
    SLICE_X157Y128       FDRE (Hold_fdre_C_D)         0.092    -0.801    video_inst/Inst_vga/Row_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.801    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.641    -0.902    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.761 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[0]/Q
                         net (fo=5, routed)           0.143    -0.617    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg_n_0_[0]
    SLICE_X161Y131       LUT6 (Prop_lut6_I4_O)        0.045    -0.572 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.572    video_inst/inst_dvid/TDMS_encoder_red/p_0_in[2]
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.912    -1.333    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.431    -0.902    
    SLICE_X161Y131       FDRE (Hold_fdre_C_D)         0.092    -0.810    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                          0.810    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y124   video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y123   video_inst/Inst_vga/Column_Counter/processQ_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y126   video_inst/Inst_vga/Column_Counter/rollCombo_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y128   video_inst/Inst_vga/Row_Counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y128   video_inst/Inst_vga/Row_Counter/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y128   video_inst/Inst_vga/Row_Counter/processQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y128   video_inst/Inst_vga/Row_Counter/processQ_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y128   video_inst/Inst_vga/Row_Counter/processQ_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y126   video_inst/Inst_vga/Column_Counter/rollCombo_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y124   video_inst/Inst_vga/Column_Counter/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y124   video_inst/Inst_vga/Column_Counter/processQ_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y123   video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y124   video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y124   video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y123   video_inst/Inst_vga/Column_Counter/processQ_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y123   video_inst/Inst_vga/Column_Counter/processQ_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y132   video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y132   video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y122   video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y124   video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y123   video_inst/Inst_vga/Column_Counter/processQ_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y126   video_inst/Inst_vga/Column_Counter/rollCombo_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y128   video_inst/Inst_vga/Row_Counter/processQ_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y128   video_inst/Inst_vga/Row_Counter/processQ_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y128   video_inst/Inst_vga/Row_Counter/processQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y128   video_inst/Inst_vga/Row_Counter/processQ_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y128   video_inst/Inst_vga/Row_Counter/processQ_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y128   video_inst/Inst_vga/Row_Counter/processQ_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.963ns (21.177%)  route 3.584ns (78.823%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832    -2.462    video_inst/inst_dvid/clk_out2
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDRE (Prop_fdre_C_Q)         0.419    -2.043 f  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.076    video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.296    -0.780 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.354    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124    -0.230 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          1.103     0.873    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.997 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.089     2.086    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     5.006    video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                          -2.086    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.963ns (21.177%)  route 3.584ns (78.823%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832    -2.462    video_inst/inst_dvid/clk_out2
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDRE (Prop_fdre_C_Q)         0.419    -2.043 f  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.076    video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.296    -0.780 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.354    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124    -0.230 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          1.103     0.873    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.997 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.089     2.086    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     5.006    video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                          -2.086    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.963ns (21.177%)  route 3.584ns (78.823%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832    -2.462    video_inst/inst_dvid/clk_out2
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDRE (Prop_fdre_C_Q)         0.419    -2.043 f  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.076    video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.296    -0.780 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.354    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124    -0.230 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          1.103     0.873    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.997 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.089     2.086    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     5.006    video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                          -2.086    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.963ns (21.177%)  route 3.584ns (78.823%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832    -2.462    video_inst/inst_dvid/clk_out2
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDRE (Prop_fdre_C_Q)         0.419    -2.043 f  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.076    video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.296    -0.780 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.354    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124    -0.230 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          1.103     0.873    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.997 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.089     2.086    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     5.006    video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                          -2.086    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.963ns (21.177%)  route 3.584ns (78.823%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832    -2.462    video_inst/inst_dvid/clk_out2
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDRE (Prop_fdre_C_Q)         0.419    -2.043 f  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.076    video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.296    -0.780 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.354    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124    -0.230 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          1.103     0.873    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.997 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.089     2.086    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     5.006    video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                          -2.086    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.963ns (22.144%)  route 3.386ns (77.856%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832    -2.462    video_inst/inst_dvid/clk_out2
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDRE (Prop_fdre_C_Q)         0.419    -2.043 f  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.076    video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.296    -0.780 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.354    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124    -0.230 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          1.086     0.856    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.980 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.907     1.887    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     4.912    video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -1.887    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.963ns (22.144%)  route 3.386ns (77.856%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832    -2.462    video_inst/inst_dvid/clk_out2
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDRE (Prop_fdre_C_Q)         0.419    -2.043 f  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.076    video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.296    -0.780 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.354    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124    -0.230 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          1.086     0.856    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.980 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.907     1.887    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     4.912    video_inst/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -1.887    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.963ns (22.144%)  route 3.386ns (77.856%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832    -2.462    video_inst/inst_dvid/clk_out2
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDRE (Prop_fdre_C_Q)         0.419    -2.043 f  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.076    video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.296    -0.780 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.354    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124    -0.230 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          1.086     0.856    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.980 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.907     1.887    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     4.912    video_inst/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -1.887    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.963ns (22.144%)  route 3.386ns (77.856%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832    -2.462    video_inst/inst_dvid/clk_out2
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDRE (Prop_fdre_C_Q)         0.419    -2.043 f  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.076    video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.296    -0.780 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.354    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124    -0.230 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          1.086     0.856    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.980 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.907     1.887    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     4.912    video_inst/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -1.887    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.963ns (22.144%)  route 3.386ns (77.856%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832    -2.462    video_inst/inst_dvid/clk_out2
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDRE (Prop_fdre_C_Q)         0.419    -2.043 f  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.967    -1.076    video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.296    -0.780 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.354    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124    -0.230 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          1.086     0.856    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     0.980 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.907     1.887    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     4.912    video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -1.887    
  -------------------------------------------------------------------
                         slack                                  3.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.642    -0.901    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/shift_red_reg[8]/Q
                         net (fo=1, routed)           0.087    -0.673    video_inst/inst_dvid/data1[6]
    SLICE_X162Y132       LUT3 (Prop_lut3_I0_O)        0.048    -0.625 r  video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.625    video_inst/inst_dvid/shift_red[6]
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    video_inst/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.444    -0.888    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.131    -0.757    video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.642    -0.901    video_inst/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.148    -0.753 r  video_inst/inst_dvid/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.057    -0.696    video_inst/inst_dvid/data1[4]
    SLICE_X162Y132       LUT3 (Prop_lut3_I0_O)        0.098    -0.598 r  video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.598    video_inst/inst_dvid/shift_red[4]
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    video_inst/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.431    -0.901    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.121    -0.780    video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.780    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.930%)  route 0.153ns (52.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.648    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.754 r  video_inst/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.153    -0.601    video_inst/inst_dvid/shift_clock__0[4]
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.921    -1.324    video_inst/inst_dvid/clk_out2
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism              0.442    -0.882    
    SLICE_X162Y146       FDRE (Hold_fdre_C_D)         0.063    -0.819    video_inst/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.648    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y146       FDRE (Prop_fdre_C_Q)         0.164    -0.731 r  video_inst/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.603    video_inst/inst_dvid/shift_clock__0[2]
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.921    -1.324    video_inst/inst_dvid/clk_out2
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism              0.429    -0.895    
    SLICE_X162Y146       FDRE (Hold_fdre_C_D)         0.059    -0.836    video_inst/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                          0.836    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.648    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y146       FDRE (Prop_fdre_C_Q)         0.164    -0.731 r  video_inst/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.123    -0.608    video_inst/inst_dvid/shift_clock__0[3]
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.921    -1.324    video_inst/inst_dvid/clk_out2
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism              0.429    -0.895    
    SLICE_X162Y146       FDRE (Hold_fdre_C_D)         0.052    -0.843    video_inst/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                          0.843    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.480%)  route 0.142ns (40.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.735 r  video_inst/inst_dvid/shift_green_reg[2]/Q
                         net (fo=1, routed)           0.142    -0.592    video_inst/inst_dvid/shift_green_reg_n_0_[2]
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.045    -0.547 r  video_inst/inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.547    video_inst/inst_dvid/shift_green[0]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.444    -0.886    
    SLICE_X163Y134       FDSE (Hold_fdse_C_D)         0.091    -0.795    video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.795    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.812%)  route 0.219ns (51.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643    -0.900    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.736 r  video_inst/inst_dvid/shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.219    -0.517    video_inst/inst_dvid/shift_blue_reg_n_0_[8]
    SLICE_X162Y134       LUT3 (Prop_lut3_I0_O)        0.045    -0.472 r  video_inst/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.472    video_inst/inst_dvid/shift_blue[6]
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism              0.445    -0.885    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.121    -0.764    video_inst/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_green_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.184ns (46.095%)  route 0.215ns (53.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDSE (Prop_fdse_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/shift_green_reg[7]/Q
                         net (fo=1, routed)           0.215    -0.543    video_inst/inst_dvid/shift_green_reg_n_0_[7]
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.043    -0.500 r  video_inst/inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.500    video_inst/inst_dvid/shift_green[5]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.431    -0.899    
    SLICE_X163Y134       FDSE (Hold_fdse_C_D)         0.107    -0.792    video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.184ns (45.728%)  route 0.218ns (54.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643    -0.900    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.759 r  video_inst/inst_dvid/shift_red_reg[7]/Q
                         net (fo=1, routed)           0.218    -0.540    video_inst/inst_dvid/data1[5]
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.043    -0.497 r  video_inst/inst_dvid/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.497    video_inst/inst_dvid/shift_red[5]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914    -1.331    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.431    -0.900    
    SLICE_X163Y133       FDSE (Hold_fdse_C_D)         0.107    -0.793    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_green_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.185ns (45.780%)  route 0.219ns (54.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDSE (Prop_fdse_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/shift_green_reg[3]/Q
                         net (fo=1, routed)           0.219    -0.539    video_inst/inst_dvid/shift_green_reg_n_0_[3]
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.044    -0.495 r  video_inst/inst_dvid/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.495    video_inst/inst_dvid/shift_green[1]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.431    -0.899    
    SLICE_X163Y134       FDSE (Hold_fdse_C_D)         0.107    -0.792    video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y134   video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y134   video_inst/inst_dvid/shift_blue_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y132   video_inst/inst_dvid/shift_red_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y132   video_inst/inst_dvid/shift_red_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y132   video_inst/inst_dvid/shift_red_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y132   video_inst/inst_dvid/shift_red_reg[8]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y132   video_inst/inst_dvid/shift_red_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y132   video_inst/inst_dvid/shift_red_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y132   video_inst/inst_dvid/shift_red_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y132   video_inst/inst_dvid/shift_red_reg[8]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y134   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y135   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y134   video_inst/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.718ns (27.912%)  route 1.854ns (72.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.823    -2.471    video_inst/inst_dvid/CLK
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.052 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.772    -1.280    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.299    -0.981 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.083     0.101    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.313     5.322    
                         clock uncertainty           -0.215     5.107    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     4.678    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  4.577    

Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.718ns (27.912%)  route 1.854ns (72.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.823    -2.471    video_inst/inst_dvid/CLK
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.052 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.772    -1.280    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.299    -0.981 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.083     0.101    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.313     5.322    
                         clock uncertainty           -0.215     5.107    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     4.678    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  4.577    

Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.718ns (27.912%)  route 1.854ns (72.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.823    -2.471    video_inst/inst_dvid/CLK
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.052 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.772    -1.280    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.299    -0.981 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.083     0.101    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.313     5.322    
                         clock uncertainty           -0.215     5.107    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     4.678    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  4.577    

Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.718ns (27.912%)  route 1.854ns (72.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.823    -2.471    video_inst/inst_dvid/CLK
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.052 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.772    -1.280    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.299    -0.981 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.083     0.101    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.313     5.322    
                         clock uncertainty           -0.215     5.107    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     4.678    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  4.577    

Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.718ns (27.912%)  route 1.854ns (72.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 5.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.823    -2.471    video_inst/inst_dvid/CLK
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.052 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.772    -1.280    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.299    -0.981 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.083     0.101    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     5.009    video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.313     5.322    
                         clock uncertainty           -0.215     5.107    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     4.678    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  4.577    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.580ns (24.371%)  route 1.800ns (75.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.824    -2.470    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.014 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.711    -1.303    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y134       LUT2 (Prop_lut2_I0_O)        0.124    -1.179 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.089    -0.090    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     4.679    video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          4.679    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.580ns (24.371%)  route 1.800ns (75.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.824    -2.470    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.014 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.711    -1.303    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y134       LUT2 (Prop_lut2_I0_O)        0.124    -1.179 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.089    -0.090    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     4.679    video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          4.679    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.580ns (24.371%)  route 1.800ns (75.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.824    -2.470    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.014 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.711    -1.303    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y134       LUT2 (Prop_lut2_I0_O)        0.124    -1.179 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.089    -0.090    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     4.679    video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          4.679    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.580ns (24.371%)  route 1.800ns (75.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.824    -2.470    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.014 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.711    -1.303    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y134       LUT2 (Prop_lut2_I0_O)        0.124    -1.179 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.089    -0.090    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     4.679    video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          4.679    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.580ns (24.371%)  route 1.800ns (75.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.824    -2.470    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.456    -2.014 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.711    -1.303    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y134       LUT2 (Prop_lut2_I0_O)        0.124    -1.179 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.089    -0.090    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.313     5.323    
                         clock uncertainty           -0.215     5.108    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     4.679    video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          4.679    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  4.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.188ns (23.005%)  route 0.629ns (76.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.643    -0.900    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.629    -0.130    video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y134       LUT3 (Prop_lut3_I2_O)        0.047    -0.083 r  video_inst/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    video_inst/inst_dvid/shift_green[6]
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.753    -0.577    
                         clock uncertainty            0.215    -0.363    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.131    -0.232    video_inst/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.190ns (23.221%)  route 0.628ns (76.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.643    -0.900    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.628    -0.131    video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y134       LUT3 (Prop_lut3_I2_O)        0.049    -0.082 r  video_inst/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.082    video_inst/inst_dvid/shift_green[4]
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.753    -0.577    
                         clock uncertainty            0.215    -0.363    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.131    -0.232    video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.844%)  route 0.628ns (77.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.643    -0.900    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.628    -0.131    video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y134       LUT3 (Prop_lut3_I2_O)        0.045    -0.086 r  video_inst/inst_dvid/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.086    video_inst/inst_dvid/shift_green[2]
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/C
                         clock pessimism              0.753    -0.577    
                         clock uncertainty            0.215    -0.363    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.121    -0.242    video_inst/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.141ns (18.123%)  route 0.637ns (81.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.642    -0.901    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.637    -0.123    video_inst/inst_dvid/latched_blue[8]
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914    -1.331    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.753    -0.578    
                         clock uncertainty            0.215    -0.364    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.075    -0.289    video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.282%)  route 0.630ns (81.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.641    -0.902    video_inst/inst_dvid/CLK
    SLICE_X163Y131       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.761 r  video_inst/inst_dvid/latched_green_reg[9]/Q
                         net (fo=1, routed)           0.630    -0.131    video_inst/inst_dvid/latched_green[9]
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914    -1.331    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.753    -0.578    
                         clock uncertainty            0.215    -0.364    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.063    -0.301    video_inst/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.164ns (20.747%)  route 0.626ns (79.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.639    -0.904    video_inst/inst_dvid/CLK
    SLICE_X162Y129       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y129       FDRE (Prop_fdre_C_Q)         0.164    -0.740 r  video_inst/inst_dvid/latched_green_reg[8]/Q
                         net (fo=1, routed)           0.626    -0.113    video_inst/inst_dvid/latched_green[8]
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914    -1.331    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.753    -0.578    
                         clock uncertainty            0.215    -0.364    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.063    -0.301    video_inst/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.707%)  route 0.655ns (82.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.643    -0.900    video_inst/inst_dvid/CLK
    SLICE_X161Y133       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_inst/inst_dvid/latched_blue_reg[9]/Q
                         net (fo=1, routed)           0.655    -0.104    video_inst/inst_dvid/latched_blue[9]
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914    -1.331    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.753    -0.578    
                         clock uncertainty            0.215    -0.364    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.052    -0.312    video_inst/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.184ns (19.698%)  route 0.750ns (80.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.642    -0.901    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/latched_blue_reg[2]/Q
                         net (fo=3, routed)           0.750    -0.010    video_inst/inst_dvid/latched_blue[2]
    SLICE_X162Y134       LUT3 (Prop_lut3_I2_O)        0.043     0.033 r  video_inst/inst_dvid/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     0.033    video_inst/inst_dvid/shift_blue[4]
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[4]/C
                         clock pessimism              0.753    -0.577    
                         clock uncertainty            0.215    -0.363    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.131    -0.232    video_inst/inst_dvid/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.245ns (26.006%)  route 0.697ns (73.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.641    -0.902    video_inst/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.148    -0.754 r  video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.697    -0.057    video_inst/inst_dvid/latched_red[2]
    SLICE_X162Y132       LUT3 (Prop_lut3_I2_O)        0.097     0.040 r  video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.040    video_inst/inst_dvid/shift_red[6]
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    video_inst/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.753    -0.579    
                         clock uncertainty            0.215    -0.365    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.131    -0.234    video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.869%)  route 0.750ns (80.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.642    -0.901    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/latched_blue_reg[2]/Q
                         net (fo=3, routed)           0.750    -0.010    video_inst/inst_dvid/latched_blue[2]
    SLICE_X162Y134       LUT3 (Prop_lut3_I2_O)        0.045     0.035 r  video_inst/inst_dvid/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     0.035    video_inst/inst_dvid/shift_blue[2]
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -1.330    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[2]/C
                         clock pessimism              0.753    -0.577    
                         clock uncertainty            0.215    -0.363    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.120    -0.243    video_inst/inst_dvid/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.278    





