00:09:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\fpga\shakelite2_save\vitis_1019\temp_xsdb_launch_script.tcl
00:09:57 INFO  : XSCT server has started successfully.
00:10:01 INFO  : Registering command handlers for Vitis TCF services
00:10:09 INFO  : plnx-install-location is set to ''
00:10:09 INFO  : Successfully done setting XSCT server connection channel  
00:10:09 INFO  : Successfully done query RDI_DATADIR 
00:10:09 INFO  : Successfully done setting workspace for the tool. 
00:15:27 INFO  : Checking for BSP changes to sync application flags for project 'new'...
09:32:06 INFO  : Checking for BSP changes to sync application flags for project 'new'...
09:33:10 INFO  : Checking for BSP changes to sync application flags for project 'new'...
09:37:00 INFO  : Checking for BSP changes to sync application flags for project 'new'...
11:28:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:28:42 INFO  : 'jtag frequency' command is executed.
11:28:42 INFO  : Context for 'APU' is selected.
11:28:42 INFO  : System reset is completed.
11:28:45 INFO  : 'after 3000' command is executed.
11:28:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:28:49 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
11:28:49 INFO  : Context for 'APU' is selected.
11:28:49 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
11:28:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:49 INFO  : Context for 'APU' is selected.
11:28:49 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
11:28:51 INFO  : 'ps7_init' command is executed.
11:28:51 INFO  : 'ps7_post_config' command is executed.
11:28:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:53 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:53 INFO  : Memory regions updated for context APU
11:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:53 INFO  : 'con' command is executed.
11:28:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:28:53 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
11:29:27 INFO  : Disconnected from the channel tcfchan#2.
11:29:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:29:28 INFO  : 'jtag frequency' command is executed.
11:29:28 INFO  : Context for 'APU' is selected.
11:29:28 INFO  : System reset is completed.
11:29:31 INFO  : 'after 3000' command is executed.
11:29:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:29:35 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
11:29:35 INFO  : Context for 'APU' is selected.
11:29:35 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
11:29:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:35 INFO  : Context for 'APU' is selected.
11:29:35 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
11:29:37 INFO  : 'ps7_init' command is executed.
11:29:37 INFO  : 'ps7_post_config' command is executed.
11:29:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:39 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:39 INFO  : Memory regions updated for context APU
11:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:39 INFO  : 'con' command is executed.
11:29:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:29:39 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
11:39:50 INFO  : Checking for BSP changes to sync application flags for project 'new'...
12:08:02 INFO  : Checking for BSP changes to sync application flags for project 'new'...
12:08:12 INFO  : Disconnected from the channel tcfchan#3.
12:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:08:13 INFO  : 'jtag frequency' command is executed.
12:08:13 INFO  : Context for 'APU' is selected.
12:08:13 INFO  : System reset is completed.
12:08:16 INFO  : 'after 3000' command is executed.
12:08:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:08:20 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
12:08:20 INFO  : Context for 'APU' is selected.
12:08:20 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
12:08:20 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:20 INFO  : Context for 'APU' is selected.
12:08:20 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
12:08:21 INFO  : 'ps7_init' command is executed.
12:08:21 INFO  : 'ps7_post_config' command is executed.
12:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:22 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:23 INFO  : Memory regions updated for context APU
12:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:23 INFO  : 'con' command is executed.
12:08:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:08:23 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
12:45:57 INFO  : Disconnected from the channel tcfchan#4.
12:45:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:45:58 INFO  : 'jtag frequency' command is executed.
12:45:58 INFO  : Context for 'APU' is selected.
12:45:58 INFO  : System reset is completed.
12:46:01 INFO  : 'after 3000' command is executed.
12:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:46:05 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
12:46:05 INFO  : Context for 'APU' is selected.
12:46:05 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
12:46:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:05 INFO  : Context for 'APU' is selected.
12:46:05 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
12:46:05 INFO  : 'ps7_init' command is executed.
12:46:05 INFO  : 'ps7_post_config' command is executed.
12:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:07 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:07 INFO  : Memory regions updated for context APU
12:46:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:07 INFO  : 'con' command is executed.
12:46:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:46:07 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
12:46:26 INFO  : Disconnected from the channel tcfchan#5.
12:46:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:46:28 INFO  : 'jtag frequency' command is executed.
12:46:28 INFO  : Context for 'APU' is selected.
12:46:28 INFO  : System reset is completed.
12:46:31 INFO  : 'after 3000' command is executed.
12:46:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:46:34 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
12:46:34 INFO  : Context for 'APU' is selected.
12:46:34 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
12:46:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:34 INFO  : Context for 'APU' is selected.
12:46:35 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
12:46:35 INFO  : 'ps7_init' command is executed.
12:46:35 INFO  : 'ps7_post_config' command is executed.
12:46:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:36 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:36 INFO  : Memory regions updated for context APU
12:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:36 INFO  : 'con' command is executed.
12:46:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:46:36 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
13:16:08 INFO  : Checking for BSP changes to sync application flags for project 'new'...
13:21:47 INFO  : Checking for BSP changes to sync application flags for project 'new'...
13:21:52 INFO  : Disconnected from the channel tcfchan#6.
13:21:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:21:53 INFO  : 'jtag frequency' command is executed.
13:21:53 INFO  : Context for 'APU' is selected.
13:21:53 INFO  : System reset is completed.
13:21:56 INFO  : 'after 3000' command is executed.
13:21:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:22:00 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
13:22:00 INFO  : Context for 'APU' is selected.
13:22:00 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
13:22:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:00 INFO  : Context for 'APU' is selected.
13:22:00 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
13:22:00 INFO  : 'ps7_init' command is executed.
13:22:00 INFO  : 'ps7_post_config' command is executed.
13:22:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:02 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:02 INFO  : Memory regions updated for context APU
13:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:02 INFO  : 'con' command is executed.
13:22:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:22:02 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
13:28:38 INFO  : Checking for BSP changes to sync application flags for project 'new'...
13:28:55 INFO  : Disconnected from the channel tcfchan#10.
13:28:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:28:56 INFO  : 'jtag frequency' command is executed.
13:28:56 INFO  : Context for 'APU' is selected.
13:28:56 INFO  : System reset is completed.
13:28:59 INFO  : 'after 3000' command is executed.
13:28:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:29:03 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
13:29:03 INFO  : Context for 'APU' is selected.
13:29:03 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
13:29:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:03 INFO  : Context for 'APU' is selected.
13:29:03 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
13:29:03 INFO  : 'ps7_init' command is executed.
13:29:03 INFO  : 'ps7_post_config' command is executed.
13:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:05 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:05 INFO  : Memory regions updated for context APU
13:29:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:05 INFO  : 'con' command is executed.
13:29:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:29:05 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
13:31:02 INFO  : Disconnected from the channel tcfchan#11.
13:31:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:31:04 INFO  : 'jtag frequency' command is executed.
13:31:04 INFO  : Context for 'APU' is selected.
13:31:04 INFO  : System reset is completed.
13:31:07 INFO  : 'after 3000' command is executed.
13:31:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:31:10 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
13:31:10 INFO  : Context for 'APU' is selected.
13:31:10 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
13:31:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:10 INFO  : Context for 'APU' is selected.
13:31:10 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
13:31:11 INFO  : 'ps7_init' command is executed.
13:31:11 INFO  : 'ps7_post_config' command is executed.
13:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:12 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:13 INFO  : Memory regions updated for context APU
13:31:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:13 INFO  : 'con' command is executed.
13:31:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:31:13 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
13:32:26 INFO  : Checking for BSP changes to sync application flags for project 'new'...
13:32:49 INFO  : Disconnected from the channel tcfchan#12.
13:32:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:32:50 INFO  : 'jtag frequency' command is executed.
13:32:50 INFO  : Context for 'APU' is selected.
13:32:51 INFO  : System reset is completed.
13:32:54 INFO  : 'after 3000' command is executed.
13:32:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:32:57 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
13:32:57 INFO  : Context for 'APU' is selected.
13:32:57 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
13:32:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:57 INFO  : Context for 'APU' is selected.
13:32:57 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
13:32:58 INFO  : 'ps7_init' command is executed.
13:32:58 INFO  : 'ps7_post_config' command is executed.
13:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:59 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:59 INFO  : Memory regions updated for context APU
13:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:59 INFO  : 'con' command is executed.
13:32:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:32:59 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
13:38:53 INFO  : Checking for BSP changes to sync application flags for project 'new'...
13:39:04 INFO  : Disconnected from the channel tcfchan#13.
13:39:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:39:05 INFO  : 'jtag frequency' command is executed.
13:39:05 INFO  : Context for 'APU' is selected.
13:39:06 INFO  : System reset is completed.
13:39:09 INFO  : 'after 3000' command is executed.
13:39:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:39:12 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
13:39:12 INFO  : Context for 'APU' is selected.
13:39:12 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
13:39:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:12 INFO  : Context for 'APU' is selected.
13:39:12 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
13:39:13 INFO  : 'ps7_init' command is executed.
13:39:13 INFO  : 'ps7_post_config' command is executed.
13:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:14 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:14 INFO  : Memory regions updated for context APU
13:39:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:15 INFO  : 'con' command is executed.
13:39:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:39:15 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
13:45:52 INFO  : Checking for BSP changes to sync application flags for project 'new'...
13:46:14 INFO  : Disconnected from the channel tcfchan#14.
13:46:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:46:15 INFO  : 'jtag frequency' command is executed.
13:46:15 INFO  : Context for 'APU' is selected.
13:46:15 INFO  : System reset is completed.
13:46:18 INFO  : 'after 3000' command is executed.
13:46:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:46:22 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
13:46:22 INFO  : Context for 'APU' is selected.
13:46:22 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
13:46:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:22 INFO  : Context for 'APU' is selected.
13:46:22 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
13:46:22 INFO  : 'ps7_init' command is executed.
13:46:22 INFO  : 'ps7_post_config' command is executed.
13:46:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:23 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:24 INFO  : Memory regions updated for context APU
13:46:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:24 INFO  : 'con' command is executed.
13:46:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:46:24 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
13:48:36 INFO  : Checking for BSP changes to sync application flags for project 'new'...
13:48:50 INFO  : Disconnected from the channel tcfchan#15.
13:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:48:51 INFO  : 'jtag frequency' command is executed.
13:48:51 INFO  : Context for 'APU' is selected.
13:48:51 INFO  : System reset is completed.
13:48:54 INFO  : 'after 3000' command is executed.
13:48:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:48:58 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
13:48:58 INFO  : Context for 'APU' is selected.
13:48:58 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
13:48:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:58 INFO  : Context for 'APU' is selected.
13:48:58 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
13:48:58 INFO  : 'ps7_init' command is executed.
13:48:58 INFO  : 'ps7_post_config' command is executed.
13:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:00 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:00 INFO  : Memory regions updated for context APU
13:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:00 INFO  : 'con' command is executed.
13:49:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:49:00 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
13:52:07 INFO  : Checking for BSP changes to sync application flags for project 'new'...
13:55:29 INFO  : Checking for BSP changes to sync application flags for project 'new'...
13:55:57 INFO  : Checking for BSP changes to sync application flags for project 'new'...
13:56:29 INFO  : Disconnected from the channel tcfchan#16.
13:56:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:56:30 INFO  : 'jtag frequency' command is executed.
13:56:30 INFO  : Context for 'APU' is selected.
13:56:31 INFO  : System reset is completed.
13:56:34 INFO  : 'after 3000' command is executed.
13:56:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:56:37 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
13:56:37 INFO  : Context for 'APU' is selected.
13:56:37 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
13:56:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:37 INFO  : Context for 'APU' is selected.
13:56:37 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
13:56:38 INFO  : 'ps7_init' command is executed.
13:56:38 INFO  : 'ps7_post_config' command is executed.
13:56:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:38 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:38 INFO  : Memory regions updated for context APU
13:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:39 INFO  : 'con' command is executed.
13:56:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:56:39 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
13:58:18 INFO  : Checking for BSP changes to sync application flags for project 'new'...
13:59:00 INFO  : Checking for BSP changes to sync application flags for project 'new'...
13:59:04 INFO  : Disconnected from the channel tcfchan#17.
13:59:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:59:06 INFO  : 'jtag frequency' command is executed.
13:59:06 INFO  : Context for 'APU' is selected.
13:59:06 INFO  : System reset is completed.
13:59:09 INFO  : 'after 3000' command is executed.
13:59:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:59:13 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
13:59:13 INFO  : Context for 'APU' is selected.
13:59:13 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
13:59:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:13 INFO  : Context for 'APU' is selected.
13:59:13 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
13:59:13 INFO  : 'ps7_init' command is executed.
13:59:13 INFO  : 'ps7_post_config' command is executed.
13:59:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:14 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:14 INFO  : Memory regions updated for context APU
13:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:14 INFO  : 'con' command is executed.
13:59:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:59:14 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
14:16:49 INFO  : Checking for BSP changes to sync application flags for project 'new'...
14:20:08 INFO  : Disconnected from the channel tcfchan#18.
14:20:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:20:09 INFO  : 'jtag frequency' command is executed.
14:20:09 INFO  : Context for 'APU' is selected.
14:20:09 INFO  : System reset is completed.
14:20:12 INFO  : 'after 3000' command is executed.
14:20:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:20:16 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
14:20:16 INFO  : Context for 'APU' is selected.
14:20:16 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
14:20:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:16 INFO  : Context for 'APU' is selected.
14:20:16 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
14:20:17 INFO  : 'ps7_init' command is executed.
14:20:17 INFO  : 'ps7_post_config' command is executed.
14:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:17 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:17 INFO  : Memory regions updated for context APU
14:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:17 INFO  : 'con' command is executed.
14:20:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:20:17 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
14:22:42 INFO  : Checking for BSP changes to sync application flags for project 'new'...
14:25:04 INFO  : Disconnected from the channel tcfchan#19.
14:25:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:25:06 INFO  : 'jtag frequency' command is executed.
14:25:06 INFO  : Context for 'APU' is selected.
14:25:06 INFO  : System reset is completed.
14:25:09 INFO  : 'after 3000' command is executed.
14:25:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:25:13 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
14:25:13 INFO  : Context for 'APU' is selected.
14:25:13 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
14:25:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:13 INFO  : Context for 'APU' is selected.
14:25:13 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
14:25:13 INFO  : 'ps7_init' command is executed.
14:25:13 INFO  : 'ps7_post_config' command is executed.
14:25:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:14 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:14 INFO  : Memory regions updated for context APU
14:25:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:14 INFO  : 'con' command is executed.
14:25:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:25:14 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
14:26:55 INFO  : Disconnected from the channel tcfchan#20.
14:26:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:26:56 INFO  : 'jtag frequency' command is executed.
14:26:56 INFO  : Context for 'APU' is selected.
14:26:56 INFO  : System reset is completed.
14:26:59 INFO  : 'after 3000' command is executed.
14:26:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:27:03 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
14:27:03 INFO  : Context for 'APU' is selected.
14:27:03 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
14:27:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:03 INFO  : Context for 'APU' is selected.
14:27:03 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
14:27:03 INFO  : 'ps7_init' command is executed.
14:27:03 INFO  : 'ps7_post_config' command is executed.
14:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:04 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:04 INFO  : Memory regions updated for context APU
14:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:04 INFO  : 'con' command is executed.
14:27:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:27:04 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
14:39:17 INFO  : Checking for BSP changes to sync application flags for project 'new'...
14:39:40 INFO  : Disconnected from the channel tcfchan#21.
14:39:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:39:41 INFO  : 'jtag frequency' command is executed.
14:39:41 INFO  : Context for 'APU' is selected.
14:39:41 INFO  : System reset is completed.
14:39:44 INFO  : 'after 3000' command is executed.
14:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:39:48 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
14:39:48 INFO  : Context for 'APU' is selected.
14:39:48 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
14:39:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:48 INFO  : Context for 'APU' is selected.
14:39:48 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
14:39:48 INFO  : 'ps7_init' command is executed.
14:39:48 INFO  : 'ps7_post_config' command is executed.
14:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:49 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:49 INFO  : Memory regions updated for context APU
14:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:49 INFO  : 'con' command is executed.
14:39:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:39:49 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
14:47:10 INFO  : Checking for BSP changes to sync application flags for project 'new'...
14:47:21 INFO  : Disconnected from the channel tcfchan#22.
14:47:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:47:22 INFO  : 'jtag frequency' command is executed.
14:47:22 INFO  : Context for 'APU' is selected.
14:47:22 INFO  : System reset is completed.
14:47:25 INFO  : 'after 3000' command is executed.
14:47:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:47:29 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
14:47:29 INFO  : Context for 'APU' is selected.
14:47:29 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
14:47:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:29 INFO  : Context for 'APU' is selected.
14:47:29 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
14:47:29 INFO  : 'ps7_init' command is executed.
14:47:29 INFO  : 'ps7_post_config' command is executed.
14:47:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:30 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:30 INFO  : Memory regions updated for context APU
14:47:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:30 INFO  : 'con' command is executed.
14:47:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:30 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
14:54:17 INFO  : Checking for BSP changes to sync application flags for project 'new'...
14:55:15 INFO  : Disconnected from the channel tcfchan#23.
14:55:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:55:17 INFO  : 'jtag frequency' command is executed.
14:55:17 INFO  : Context for 'APU' is selected.
14:55:17 INFO  : System reset is completed.
14:55:20 INFO  : 'after 3000' command is executed.
14:55:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:55:23 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit"
14:55:23 INFO  : Context for 'APU' is selected.
14:55:23 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
14:55:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:23 INFO  : Context for 'APU' is selected.
14:55:23 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl' is done.
14:55:24 INFO  : 'ps7_init' command is executed.
14:55:24 INFO  : 'ps7_post_config' command is executed.
14:55:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:24 INFO  : The application 'D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitis_1019/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitis_1019/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitis_1019/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitis_1019/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:24 INFO  : Memory regions updated for context APU
14:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:25 INFO  : 'con' command is executed.
14:55:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:55:25 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitis_1019\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
