-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lenet_predict_conv2d_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_r_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_r_ce1 : OUT STD_LOGIC;
    input_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    filters : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_423_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_423_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_423_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_423_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_423_p_ce : OUT STD_LOGIC;
    grp_fu_909_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_909_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_909_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_909_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_909_p_ce : OUT STD_LOGIC;
    grp_fu_913_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_913_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_913_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_913_p_ce : OUT STD_LOGIC );
end;


architecture behav of lenet_predict_conv2d_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_64 : STD_LOGIC_VECTOR (10 downto 0) := "00001100100";
    constant ap_const_lv10_320 : STD_LOGIC_VECTOR (9 downto 0) := "1100100000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv7_32 : STD_LOGIC_VECTOR (6 downto 0) := "0110010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv9_19 : STD_LOGIC_VECTOR (8 downto 0) := "000011001";
    constant ap_const_lv9_5 : STD_LOGIC_VECTOR (8 downto 0) := "000000101";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_cast9_mid2_fu_338_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_cast9_mid2_reg_724 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln32_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mid216_fu_359_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_mid216_reg_730 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln33_fu_392_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln33_reg_736 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln33_1_fu_437_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln33_1_reg_743 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln33_2_fu_445_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln33_2_reg_749 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal targetBlock_reg_755 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal select_ln38_fu_505_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln38_reg_760 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal or_ln34_fu_513_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln34_reg_767 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal targetBlock1_reg_773 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln47_1_fu_584_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln47_1_reg_778 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln38_1_fu_595_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln38_1_reg_783 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_start : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_done : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_idle : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_ready : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_input_r_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_input_r_ce0 : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_input_r_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_input_r_ce1 : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_sum_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_sum_out_ap_vld : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_sum_16_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_sum_16_4_out_ap_vld : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_790_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_790_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_790_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_790_p_ce : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_794_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_794_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_794_p_ce : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_start : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_done : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_idle : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_ready : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_input_r_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_input_r_ce0 : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_input_r_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_input_r_ce1 : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_sum_11_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_sum_11_out_ap_vld : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_sum_23_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_sum_23_4_out_ap_vld : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_790_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_790_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_790_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_790_p_ce : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_794_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_794_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_794_p_ce : STD_LOGIC;
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_start_reg : STD_LOGIC := '0';
    signal sum_loc_fu_130 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_16_4_loc_fu_126 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_start_reg : STD_LOGIC := '0';
    signal sum_11_loc_fu_122 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_23_4_loc_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln47_fu_576_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_1_fu_652_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal j_fu_98 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln34_fu_454_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_fu_102 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_fu_106 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln33_3_fu_466_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal f_fu_110 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast9_mid2_v_v_fu_326_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten35_fu_114 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln32_fu_282_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln7_fu_563_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln7_3_fu_644_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_191_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_fu_234_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_fu_234_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl_fu_240_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl1_fu_252_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl1_cast_fu_260_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_fu_234_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_264_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl_cast_fu_248_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln33_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln32_1_fu_316_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast9_mid2_fu_338_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast9_mid2_fu_338_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_mid113_fu_345_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_mid113_fu_345_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_mid113_fu_345_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_70_fu_270_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln34_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_mid29_fu_300_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln34_mid234_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_mid210_fu_308_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln33_fu_386_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl_mid1_fu_401_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl1_mid1_fu_413_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl1_cast_mid1_fu_421_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_mid214_fu_351_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_mid1_fu_425_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl_cast_mid1_fu_409_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_mid232_fu_366_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_mid1_fu_431_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln33_1_fu_460_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal bitcast_ln7_fu_522_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_525_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln7_fu_535_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln7_6_fu_545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln7_fu_539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln7_fu_551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln7_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln34_fu_519_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln47_fu_571_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln38_fu_581_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bitcast_ln7_3_fu_603_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_606_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln7_3_fu_616_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln7_8_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln7_7_fu_620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln7_3_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln7_3_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_191_ce : STD_LOGIC;
    signal grp_fu_790_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_790_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_790_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_790_ce : STD_LOGIC;
    signal grp_fu_794_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_794_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_794_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal empty_fu_234_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_cast9_mid2_fu_338_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_mid113_fu_345_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component lenet_predict_conv2d_1_Pipeline_VITIS_LOOP_38_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        select_ln33_2 : IN STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        zext_ln34_1 : IN STD_LOGIC_VECTOR (3 downto 0);
        input_r_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_r_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        input_r_ce1 : OUT STD_LOGIC;
        input_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_cast9_mid2 : IN STD_LOGIC_VECTOR (8 downto 0);
        filters : IN STD_LOGIC_VECTOR (63 downto 0);
        p_mid216 : IN STD_LOGIC_VECTOR (8 downto 0);
        sum_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_out_ap_vld : OUT STD_LOGIC;
        sum_16_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_16_4_out_ap_vld : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_790_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_790_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_790_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_790_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_790_p_ce : OUT STD_LOGIC;
        grp_fu_794_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_794_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_794_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_794_p_ce : OUT STD_LOGIC );
    end component;


    component lenet_predict_conv2d_1_Pipeline_VITIS_LOOP_38_44 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        select_ln33_2 : IN STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        zext_ln38_2 : IN STD_LOGIC_VECTOR (3 downto 0);
        input_r_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_r_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        input_r_ce1 : OUT STD_LOGIC;
        input_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_cast9_mid2 : IN STD_LOGIC_VECTOR (8 downto 0);
        filters : IN STD_LOGIC_VECTOR (63 downto 0);
        p_mid216 : IN STD_LOGIC_VECTOR (8 downto 0);
        sum_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_11_out_ap_vld : OUT STD_LOGIC;
        sum_23_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_23_4_out_ap_vld : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_790_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_790_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_790_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_790_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_790_p_ce : OUT STD_LOGIC;
        grp_fu_794_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_794_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_794_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_794_p_ce : OUT STD_LOGIC );
    end component;


    component lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component lenet_predict_mul_5ns_8ns_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component lenet_predict_mul_5ns_6ns_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161 : component lenet_predict_conv2d_1_Pipeline_VITIS_LOOP_38_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_start,
        ap_done => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_done,
        ap_idle => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_idle,
        ap_ready => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_ready,
        select_ln33_2 => select_ln33_2_reg_749,
        m_axi_gmem_AWVALID => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => m_axi_gmem_RVALID,
        m_axi_gmem_RREADY => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => m_axi_gmem_RDATA,
        m_axi_gmem_RLAST => m_axi_gmem_RLAST,
        m_axi_gmem_RID => m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM => m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER => m_axi_gmem_RUSER,
        m_axi_gmem_RRESP => m_axi_gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        zext_ln34_1 => select_ln33_reg_736,
        input_r_address0 => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_input_r_address0,
        input_r_ce0 => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_input_r_ce0,
        input_r_q0 => input_r_q0,
        input_r_address1 => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_input_r_address1,
        input_r_ce1 => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_input_r_ce1,
        input_r_q1 => input_r_q1,
        p_cast9_mid2 => p_cast9_mid2_reg_724,
        filters => filters,
        p_mid216 => p_mid216_reg_730,
        sum_out => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_sum_out,
        sum_out_ap_vld => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_sum_out_ap_vld,
        sum_16_4_out => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_sum_16_4_out,
        sum_16_4_out_ap_vld => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_sum_16_4_out_ap_vld,
        ap_return => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_return,
        grp_fu_790_p_din0 => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_790_p_din0,
        grp_fu_790_p_din1 => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_790_p_din1,
        grp_fu_790_p_opcode => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_790_p_opcode,
        grp_fu_790_p_dout0 => grp_fu_909_p_dout0,
        grp_fu_790_p_ce => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_790_p_ce,
        grp_fu_794_p_din0 => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_794_p_din0,
        grp_fu_794_p_din1 => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_794_p_din1,
        grp_fu_794_p_dout0 => grp_fu_913_p_dout0,
        grp_fu_794_p_ce => grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_794_p_ce);

    grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176 : component lenet_predict_conv2d_1_Pipeline_VITIS_LOOP_38_44
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_start,
        ap_done => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_done,
        ap_idle => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_idle,
        ap_ready => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_ready,
        select_ln33_2 => select_ln33_2_reg_749,
        m_axi_gmem_AWVALID => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => m_axi_gmem_RVALID,
        m_axi_gmem_RREADY => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => m_axi_gmem_RDATA,
        m_axi_gmem_RLAST => m_axi_gmem_RLAST,
        m_axi_gmem_RID => m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM => m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER => m_axi_gmem_RUSER,
        m_axi_gmem_RRESP => m_axi_gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        zext_ln38_2 => or_ln34_reg_767,
        input_r_address0 => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_input_r_address0,
        input_r_ce0 => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_input_r_ce0,
        input_r_q0 => input_r_q0,
        input_r_address1 => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_input_r_address1,
        input_r_ce1 => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_input_r_ce1,
        input_r_q1 => input_r_q1,
        p_cast9_mid2 => p_cast9_mid2_reg_724,
        filters => filters,
        p_mid216 => p_mid216_reg_730,
        sum_11_out => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_sum_11_out,
        sum_11_out_ap_vld => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_sum_11_out_ap_vld,
        sum_23_4_out => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_sum_23_4_out,
        sum_23_4_out_ap_vld => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_sum_23_4_out_ap_vld,
        ap_return => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_return,
        grp_fu_790_p_din0 => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_790_p_din0,
        grp_fu_790_p_din1 => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_790_p_din1,
        grp_fu_790_p_opcode => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_790_p_opcode,
        grp_fu_790_p_dout0 => grp_fu_909_p_dout0,
        grp_fu_790_p_ce => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_790_p_ce,
        grp_fu_794_p_din0 => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_794_p_din0,
        grp_fu_794_p_din1 => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_794_p_din1,
        grp_fu_794_p_dout0 => grp_fu_913_p_dout0,
        grp_fu_794_p_ce => grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_794_p_ce);

    mul_5ns_8ns_11_1_1_U64 : component lenet_predict_mul_5ns_8ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 11)
    port map (
        din0 => empty_fu_234_p0,
        din1 => empty_fu_234_p1,
        dout => empty_fu_234_p2);

    mul_5ns_6ns_9_1_1_U65 : component lenet_predict_mul_5ns_6ns_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 6,
        dout_WIDTH => 9)
    port map (
        din0 => p_cast9_mid2_fu_338_p0,
        din1 => p_cast9_mid2_fu_338_p1,
        dout => p_cast9_mid2_fu_338_p2);

    mul_5ns_8ns_11_1_1_U66 : component lenet_predict_mul_5ns_8ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 11)
    port map (
        din0 => p_mid113_fu_345_p0,
        din1 => p_mid113_fu_345_p1,
        dout => p_mid113_fu_345_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_ready = ap_const_logic_1)) then 
                    grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0))) then 
                    grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_ready = ap_const_logic_1)) then 
                    grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    f_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                f_fu_110 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0))) then 
                f_fu_110 <= p_cast9_mid2_v_v_fu_326_p3;
            end if; 
        end if;
    end process;

    i_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_102 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0))) then 
                i_fu_102 <= select_ln33_2_fu_445_p3;
            end if; 
        end if;
    end process;

    indvar_flatten35_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten35_fu_114 <= ap_const_lv10_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0))) then 
                indvar_flatten35_fu_114 <= add_ln32_fu_282_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_fu_106 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0))) then 
                indvar_flatten_fu_106 <= select_ln33_3_fu_466_p3;
            end if; 
        end if;
    end process;

    j_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                j_fu_98 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0))) then 
                j_fu_98 <= add_ln34_fu_454_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln47_1_reg_778 <= add_ln47_1_fu_584_p2;
                targetBlock1_reg_773 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                    or_ln34_reg_767(3 downto 1) <= or_ln34_fu_513_p2(3 downto 1);
                select_ln38_reg_760 <= select_ln38_fu_505_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0))) then
                p_cast9_mid2_reg_724 <= p_cast9_mid2_fu_338_p2;
                p_mid216_reg_730 <= p_mid216_fu_359_p2;
                select_ln33_1_reg_743 <= select_ln33_1_fu_437_p3;
                select_ln33_2_reg_749 <= select_ln33_2_fu_445_p3;
                select_ln33_reg_736 <= select_ln33_fu_392_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                select_ln38_1_reg_783 <= select_ln38_1_fu_595_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_sum_11_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                sum_11_loc_fu_122 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_sum_11_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_sum_16_4_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                sum_16_4_loc_fu_126 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_sum_16_4_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_sum_23_4_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                sum_23_4_loc_fu_118 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_sum_23_4_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_sum_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                sum_loc_fu_130 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_sum_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                targetBlock_reg_755 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_return;
            end if;
        end if;
    end process;
    or_ln34_reg_767(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln32_fu_276_p2, ap_CS_fsm_state3, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_done, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    add_ln32_1_fu_316_p2 <= std_logic_vector(unsigned(f_fu_110) + unsigned(ap_const_lv5_1));
    add_ln32_fu_282_p2 <= std_logic_vector(unsigned(indvar_flatten35_fu_114) + unsigned(ap_const_lv10_1));
    add_ln33_1_fu_460_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_106) + unsigned(ap_const_lv7_1));
    add_ln33_fu_386_p2 <= std_logic_vector(unsigned(i_mid29_fu_300_p3) + unsigned(ap_const_lv4_1));
    add_ln34_fu_454_p2 <= std_logic_vector(unsigned(select_ln33_fu_392_p3) + unsigned(ap_const_lv4_2));
    add_ln47_1_fu_584_p2 <= std_logic_vector(unsigned(zext_ln38_fu_581_p1) + unsigned(select_ln33_1_reg_743));
    add_ln47_fu_571_p2 <= std_logic_vector(unsigned(zext_ln34_fu_519_p1) + unsigned(select_ln33_1_reg_743));
    and_ln7_3_fu_638_p2 <= (or_ln7_3_fu_632_p2 and grp_fu_423_p_dout0);
    and_ln7_fu_557_p2 <= (or_ln7_fu_551_p2 and grp_fu_423_p_dout0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_done)
    begin
        if ((grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_done)
    begin
        if ((grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln32_fu_276_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln32_fu_276_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln7_3_fu_603_p1 <= select_ln38_1_reg_783;
    bitcast_ln7_fu_522_p1 <= select_ln38_reg_760;
    empty_70_fu_270_p2 <= std_logic_vector(unsigned(tmp_fu_264_p2) + unsigned(p_shl_cast_fu_248_p1));
    empty_fu_234_p0 <= empty_fu_234_p00(5 - 1 downto 0);
    empty_fu_234_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(f_fu_110),11));
    empty_fu_234_p1 <= ap_const_lv11_64(8 - 1 downto 0);
    grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_start <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_start_reg;
    grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_start <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_ap_start_reg;

    grp_fu_191_ce_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_done, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_191_ce <= ap_const_logic_1;
        else 
            grp_fu_191_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_191_p0_assign_proc : process(select_ln38_fu_505_p3, ap_CS_fsm_state4, select_ln38_1_fu_595_p3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_191_p0 <= select_ln38_1_fu_595_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_191_p0 <= select_ln38_fu_505_p3;
        else 
            grp_fu_191_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_423_p_ce <= grp_fu_191_ce;
    grp_fu_423_p_din0 <= grp_fu_191_p0;
    grp_fu_423_p_din1 <= ap_const_lv32_0;
    grp_fu_423_p_opcode <= ap_const_lv5_2;

    grp_fu_790_ce_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_790_p_ce, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_790_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_790_ce <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_790_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_790_ce <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_790_p_ce;
        else 
            grp_fu_790_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_790_opcode_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_790_p_opcode, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_790_p_opcode)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_790_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_790_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_790_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_790_p_opcode),2));
        else 
            grp_fu_790_opcode <= "XX";
        end if; 
    end process;


    grp_fu_790_p0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_790_p_din0, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_790_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_790_p0 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_790_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_790_p0 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_790_p_din0;
        else 
            grp_fu_790_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_790_p1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_790_p_din1, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_790_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_790_p1 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_790_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_790_p1 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_790_p_din1;
        else 
            grp_fu_790_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_794_ce_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_794_p_ce, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_794_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_794_ce <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_794_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_794_ce <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_794_p_ce;
        else 
            grp_fu_794_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_794_p0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_794_p_din0, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_794_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_794_p0 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_794_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_794_p0 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_794_p_din0;
        else 
            grp_fu_794_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_794_p1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_794_p_din1, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_794_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_794_p1 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_grp_fu_794_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_794_p1 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_grp_fu_794_p_din1;
        else 
            grp_fu_794_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_909_p_ce <= grp_fu_790_ce;
    grp_fu_909_p_din0 <= grp_fu_790_p0;
    grp_fu_909_p_din1 <= grp_fu_790_p1;
    grp_fu_909_p_opcode <= grp_fu_790_opcode(1 - 1 downto 0);
    grp_fu_913_p_ce <= grp_fu_794_ce;
    grp_fu_913_p_din0 <= grp_fu_794_p0;
    grp_fu_913_p_din1 <= grp_fu_794_p1;
    i_mid29_fu_300_p3 <= 
        ap_const_lv4_0 when (icmp_ln33_fu_294_p2(0) = '1') else 
        i_fu_102;
    icmp_ln32_fu_276_p2 <= "1" when (indvar_flatten35_fu_114 = ap_const_lv10_320) else "0";
    icmp_ln33_fu_294_p2 <= "1" when (indvar_flatten_fu_106 = ap_const_lv7_32) else "0";
    icmp_ln34_fu_374_p2 <= "1" when (unsigned(j_fu_98) < unsigned(ap_const_lv4_A)) else "0";
    icmp_ln34_mid234_fu_380_p2 <= (icmp_ln34_fu_374_p2 or icmp_ln33_fu_294_p2);
    icmp_ln7_6_fu_545_p2 <= "1" when (trunc_ln7_fu_535_p1 = ap_const_lv23_0) else "0";
    icmp_ln7_7_fu_620_p2 <= "0" when (tmp_12_fu_606_p4 = ap_const_lv8_FF) else "1";
    icmp_ln7_8_fu_626_p2 <= "1" when (trunc_ln7_3_fu_616_p1 = ap_const_lv23_0) else "0";
    icmp_ln7_fu_539_p2 <= "0" when (tmp_s_fu_525_p4 = ap_const_lv8_FF) else "1";

    input_r_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_input_r_address0, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_input_r_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_r_address0 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_input_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_r_address0 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_input_r_address0;
        else 
            input_r_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    input_r_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_input_r_address1, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_input_r_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_r_address1 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_input_r_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_r_address1 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_input_r_address1;
        else 
            input_r_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    input_r_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_input_r_ce0, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_input_r_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_r_ce0 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_input_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_r_ce0 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_input_r_ce0;
        else 
            input_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_r_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_input_r_ce1, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_input_r_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_r_ce1 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_input_r_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_r_ce1 <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_input_r_ce1;
        else 
            input_r_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    j_mid210_fu_308_p3 <= 
        ap_const_lv4_0 when (icmp_ln33_fu_294_p2(0) = '1') else 
        j_fu_98;

    m_axi_gmem_ARADDR_assign_proc : process(ap_CS_fsm_state2, icmp_ln32_fu_276_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARADDR, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARADDR)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARADDR <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0)))) then 
            m_axi_gmem_ARADDR <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARADDR;
        else 
            m_axi_gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_ARBURST_assign_proc : process(ap_CS_fsm_state2, icmp_ln32_fu_276_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARBURST, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARBURST)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARBURST <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0)))) then 
            m_axi_gmem_ARBURST <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARBURST;
        else 
            m_axi_gmem_ARBURST <= "XX";
        end if; 
    end process;


    m_axi_gmem_ARCACHE_assign_proc : process(ap_CS_fsm_state2, icmp_ln32_fu_276_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARCACHE, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARCACHE)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARCACHE <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0)))) then 
            m_axi_gmem_ARCACHE <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARCACHE;
        else 
            m_axi_gmem_ARCACHE <= "XXXX";
        end if; 
    end process;


    m_axi_gmem_ARID_assign_proc : process(ap_CS_fsm_state2, icmp_ln32_fu_276_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARID, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARID <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0)))) then 
            m_axi_gmem_ARID <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARID;
        else 
            m_axi_gmem_ARID <= "X";
        end if; 
    end process;


    m_axi_gmem_ARLEN_assign_proc : process(ap_CS_fsm_state2, icmp_ln32_fu_276_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARLEN, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARLEN)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARLEN <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0)))) then 
            m_axi_gmem_ARLEN <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARLEN;
        else 
            m_axi_gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_ARLOCK_assign_proc : process(ap_CS_fsm_state2, icmp_ln32_fu_276_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARLOCK, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARLOCK)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARLOCK <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0)))) then 
            m_axi_gmem_ARLOCK <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARLOCK;
        else 
            m_axi_gmem_ARLOCK <= "XX";
        end if; 
    end process;


    m_axi_gmem_ARPROT_assign_proc : process(ap_CS_fsm_state2, icmp_ln32_fu_276_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARPROT, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARPROT)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARPROT <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0)))) then 
            m_axi_gmem_ARPROT <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARPROT;
        else 
            m_axi_gmem_ARPROT <= "XXX";
        end if; 
    end process;


    m_axi_gmem_ARQOS_assign_proc : process(ap_CS_fsm_state2, icmp_ln32_fu_276_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARQOS, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARQOS)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARQOS <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0)))) then 
            m_axi_gmem_ARQOS <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARQOS;
        else 
            m_axi_gmem_ARQOS <= "XXXX";
        end if; 
    end process;


    m_axi_gmem_ARREGION_assign_proc : process(ap_CS_fsm_state2, icmp_ln32_fu_276_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARREGION, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARREGION)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARREGION <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0)))) then 
            m_axi_gmem_ARREGION <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARREGION;
        else 
            m_axi_gmem_ARREGION <= "XXXX";
        end if; 
    end process;


    m_axi_gmem_ARSIZE_assign_proc : process(ap_CS_fsm_state2, icmp_ln32_fu_276_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARSIZE, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARSIZE)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARSIZE <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0)))) then 
            m_axi_gmem_ARSIZE <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARSIZE;
        else 
            m_axi_gmem_ARSIZE <= "XXX";
        end if; 
    end process;


    m_axi_gmem_ARUSER_assign_proc : process(ap_CS_fsm_state2, icmp_ln32_fu_276_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARUSER, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARUSER)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARUSER <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0)))) then 
            m_axi_gmem_ARUSER <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARUSER;
        else 
            m_axi_gmem_ARUSER <= "X";
        end if; 
    end process;


    m_axi_gmem_ARVALID_assign_proc : process(ap_CS_fsm_state2, icmp_ln32_fu_276_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARVALID, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_ARVALID <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0)))) then 
            m_axi_gmem_ARVALID <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_ARVALID;
        else 
            m_axi_gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_AWID <= ap_const_lv1_0;
    m_axi_gmem_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_AWVALID <= ap_const_logic_0;
    m_axi_gmem_BREADY <= ap_const_logic_0;

    m_axi_gmem_RREADY_assign_proc : process(ap_CS_fsm_state2, icmp_ln32_fu_276_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_RREADY, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_RREADY)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem_RREADY <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln32_fu_276_p2 = ap_const_lv1_0)))) then 
            m_axi_gmem_RREADY <= grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161_m_axi_gmem_RREADY;
        else 
            m_axi_gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_WDATA <= ap_const_lv32_0;
    m_axi_gmem_WID <= ap_const_lv1_0;
    m_axi_gmem_WLAST <= ap_const_logic_0;
    m_axi_gmem_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_WUSER <= ap_const_lv1_0;
    m_axi_gmem_WVALID <= ap_const_logic_0;
    or_ln34_fu_513_p2 <= (select_ln33_reg_736 or ap_const_lv4_1);
    or_ln7_3_fu_632_p2 <= (icmp_ln7_8_fu_626_p2 or icmp_ln7_7_fu_620_p2);
    or_ln7_fu_551_p2 <= (icmp_ln7_fu_539_p2 or icmp_ln7_6_fu_545_p2);

    output_r_address0_assign_proc : process(ap_CS_fsm_state5, zext_ln47_fu_576_p1, zext_ln47_1_fu_652_p1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_r_address0 <= zext_ln47_1_fu_652_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            output_r_address0 <= zext_ln47_fu_576_p1(11 - 1 downto 0);
        else 
            output_r_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    output_r_ce0_assign_proc : process(ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_done, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_r_d0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state7, select_ln7_fu_563_p3, select_ln7_3_fu_644_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_r_d0 <= select_ln7_3_fu_644_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            output_r_d0 <= select_ln7_fu_563_p3;
        else 
            output_r_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_r_we0_assign_proc : process(ap_CS_fsm_state5, grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_done, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_cast9_mid2_fu_338_p0 <= p_cast9_mid2_fu_338_p00(5 - 1 downto 0);
    p_cast9_mid2_fu_338_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast9_mid2_v_v_fu_326_p3),9));
    p_cast9_mid2_fu_338_p1 <= ap_const_lv9_19(6 - 1 downto 0);
    p_cast9_mid2_v_v_fu_326_p3 <= 
        add_ln32_1_fu_316_p2 when (icmp_ln33_fu_294_p2(0) = '1') else 
        f_fu_110;
    p_mid113_fu_345_p0 <= p_mid113_fu_345_p00(5 - 1 downto 0);
    p_mid113_fu_345_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln32_1_fu_316_p2),11));
    p_mid113_fu_345_p1 <= ap_const_lv11_64(8 - 1 downto 0);
    p_mid1_fu_431_p2 <= std_logic_vector(unsigned(tmp_mid1_fu_425_p2) + unsigned(p_shl_cast_mid1_fu_409_p1));
    p_mid214_fu_351_p3 <= 
        p_mid113_fu_345_p2 when (icmp_ln33_fu_294_p2(0) = '1') else 
        empty_fu_234_p2;
    p_mid216_fu_359_p2 <= std_logic_vector(unsigned(p_cast9_mid2_fu_338_p2) + unsigned(ap_const_lv9_5));
    p_mid232_fu_366_p3 <= 
        p_mid113_fu_345_p2 when (icmp_ln33_fu_294_p2(0) = '1') else 
        empty_70_fu_270_p2;
    p_shl1_cast_fu_260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_252_p3),11));
    p_shl1_cast_mid1_fu_421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_mid1_fu_413_p3),11));
    p_shl1_fu_252_p3 <= (i_fu_102 & ap_const_lv1_0);
    p_shl1_mid1_fu_413_p3 <= (add_ln33_fu_386_p2 & ap_const_lv1_0);
    p_shl_cast_fu_248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_240_p3),11));
    p_shl_cast_mid1_fu_409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_mid1_fu_401_p3),11));
    p_shl_fu_240_p3 <= (i_fu_102 & ap_const_lv3_0);
    p_shl_mid1_fu_401_p3 <= (add_ln33_fu_386_p2 & ap_const_lv3_0);
    select_ln33_1_fu_437_p3 <= 
        p_mid232_fu_366_p3 when (icmp_ln34_mid234_fu_380_p2(0) = '1') else 
        p_mid1_fu_431_p2;
    select_ln33_2_fu_445_p3 <= 
        i_mid29_fu_300_p3 when (icmp_ln34_mid234_fu_380_p2(0) = '1') else 
        add_ln33_fu_386_p2;
    select_ln33_3_fu_466_p3 <= 
        ap_const_lv7_1 when (icmp_ln33_fu_294_p2(0) = '1') else 
        add_ln33_1_fu_460_p2;
    select_ln33_fu_392_p3 <= 
        j_mid210_fu_308_p3 when (icmp_ln34_mid234_fu_380_p2(0) = '1') else 
        ap_const_lv4_0;
    select_ln38_1_fu_595_p3 <= 
        sum_11_loc_fu_122 when (targetBlock1_reg_773(0) = '1') else 
        sum_23_4_loc_fu_118;
    select_ln38_fu_505_p3 <= 
        sum_loc_fu_130 when (targetBlock_reg_755(0) = '1') else 
        sum_16_4_loc_fu_126;
    select_ln7_3_fu_644_p3 <= 
        select_ln38_1_reg_783 when (and_ln7_3_fu_638_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln7_fu_563_p3 <= 
        select_ln38_reg_760 when (and_ln7_fu_557_p2(0) = '1') else 
        ap_const_lv32_0;
    tmp_12_fu_606_p4 <= bitcast_ln7_3_fu_603_p1(30 downto 23);
    tmp_fu_264_p2 <= std_logic_vector(unsigned(p_shl1_cast_fu_260_p1) + unsigned(empty_fu_234_p2));
    tmp_mid1_fu_425_p2 <= std_logic_vector(unsigned(p_shl1_cast_mid1_fu_421_p1) + unsigned(p_mid214_fu_351_p3));
    tmp_s_fu_525_p4 <= bitcast_ln7_fu_522_p1(30 downto 23);
    trunc_ln7_3_fu_616_p1 <= bitcast_ln7_3_fu_603_p1(23 - 1 downto 0);
    trunc_ln7_fu_535_p1 <= bitcast_ln7_fu_522_p1(23 - 1 downto 0);
    zext_ln34_fu_519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln33_reg_736),11));
    zext_ln38_fu_581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln34_reg_767),11));
    zext_ln47_1_fu_652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_1_reg_778),64));
    zext_ln47_fu_576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_fu_571_p2),64));
end behav;
