#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55842174d980 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x558421704860 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x55842178b150_0 .var "Clk", 0 0;
v0x55842178b1f0_0 .var "Reset", 0 0;
v0x55842178b300_0 .var "Start", 0 0;
v0x55842178b3a0_0 .var/i "counter", 31 0;
v0x55842178b440_0 .var/i "flush", 31 0;
v0x55842178b570_0 .var/i "i", 31 0;
v0x55842178b650_0 .var/i "outfile", 31 0;
v0x55842178b730_0 .var/i "stall", 31 0;
S_0x558421744760 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x55842174d980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x558421787700_0 .net "ALUCtrl", 3 0, v0x55842174aa80_0;  1 drivers
v0x558421787810_0 .net "ALU_Res", 31 0, v0x558421750b20_0;  1 drivers
v0x558421787920_0 .net "Ctrl_ALUOp", 1 0, v0x558421779820_0;  1 drivers
v0x558421787a10_0 .net "Ctrl_ALUSrc", 0 0, v0x558421779920_0;  1 drivers
v0x558421787b00_0 .net "Ctrl_Branch", 0 0, v0x5584217799e0_0;  1 drivers
v0x558421787c40_0 .net "Ctrl_MemRead", 0 0, v0x558421779ae0_0;  1 drivers
v0x558421787d30_0 .net "Ctrl_MemWrite", 0 0, v0x558421779b80_0;  1 drivers
v0x558421787e20_0 .net "Ctrl_MemtoReg", 0 0, v0x558421779c70_0;  1 drivers
v0x558421787f10_0 .net "Ctrl_RegWrite", 0 0, v0x558421779ed0_0;  1 drivers
v0x558421787fb0_0 .net "EXMEM_ALU_Res", 31 0, v0x5584217813f0_0;  1 drivers
v0x558421788070_0 .net "EXMEM_MemRead", 0 0, v0x558421781560_0;  1 drivers
v0x558421788160_0 .net "EXMEM_MemWrite", 0 0, v0x5584217818b0_0;  1 drivers
v0x558421788250_0 .net "EXMEM_MemWrite_Data", 31 0, v0x558421781770_0;  1 drivers
v0x558421788360_0 .net "EXMEM_MemtoReg", 0 0, v0x558421781a80_0;  1 drivers
v0x558421788450_0 .net "EXMEM_RDaddr", 4 0, v0x558421781c10_0;  1 drivers
v0x558421788510_0 .net "EXMEM_RegWrite", 0 0, v0x558421781d80_0;  1 drivers
v0x5584217885b0_0 .net "Equal_Res", 0 0, L_0x55842179bb20;  1 drivers
v0x5584217887b0_0 .net "Flush", 0 0, L_0x55842174c990;  1 drivers
v0x558421788850_0 .net "ForwardA_MUX_Res", 31 0, L_0x55842179e380;  1 drivers
v0x558421788960_0 .net "ForwardB_MUX_Res", 31 0, v0x55842177c470_0;  1 drivers
v0x558421788a20_0 .net "Forward_A", 1 0, L_0x55842179e2a0;  1 drivers
v0x558421788b30_0 .net "Forward_B", 1 0, L_0x55842179e310;  1 drivers
v0x558421788c40_0 .net "IDEX_ALUOp", 1 0, v0x558421782780_0;  1 drivers
v0x558421788d50_0 .net "IDEX_ALUSrc", 0 0, v0x558421782950_0;  1 drivers
v0x558421788e40_0 .net "IDEX_MemRead", 0 0, v0x558421782b10_0;  1 drivers
v0x558421788ee0_0 .net "IDEX_MemWrite", 0 0, v0x558421782ca0_0;  1 drivers
v0x558421788fd0_0 .net "IDEX_MemtoReg", 0 0, v0x558421782e40_0;  1 drivers
v0x5584217890c0_0 .net "IDEX_RDaddr", 4 0, v0x558421782fb0_0;  1 drivers
v0x558421789180_0 .net "IDEX_RS1Addr", 4 0, v0x5584217830f0_0;  1 drivers
v0x558421789290_0 .net "IDEX_RS1Data", 31 0, v0x558421783260_0;  1 drivers
v0x5584217893a0_0 .net "IDEX_RS2Addr", 4 0, v0x5584217833d0_0;  1 drivers
v0x5584217894b0_0 .net "IDEX_RS2Data", 31 0, v0x558421783570_0;  1 drivers
v0x5584217895c0_0 .net "IDEX_RegWrite", 0 0, v0x558421783710_0;  1 drivers
v0x5584217896b0_0 .net "IDEX_SignExtend_Res", 31 0, v0x558421783880_0;  1 drivers
v0x5584217897c0_0 .net "IDEX_funct", 9 0, v0x558421783a90_0;  1 drivers
v0x5584217898d0_0 .net "IFID_PC", 31 0, v0x558421784750_0;  1 drivers
v0x5584217899e0_0 .net "IFID_instr", 31 0, v0x558421784610_0;  1 drivers
v0x558421789af0_0 .net "MEMWB_ALU_Res", 31 0, v0x558421784ce0_0;  1 drivers
v0x558421789c00_0 .net "MEMWB_MemRead_Data", 31 0, v0x558421784ed0_0;  1 drivers
v0x558421789d10_0 .net "MEMWB_MemtoReg", 0 0, v0x558421785040_0;  1 drivers
v0x558421789e00_0 .net "MEMWB_RDaddr", 4 0, v0x558421785200_0;  1 drivers
v0x558421789ec0_0 .net "MEMWB_RegWrite", 0 0, v0x5584217853d0_0;  1 drivers
v0x558421789f60_0 .net "MUX_ALUSrc_Res", 31 0, L_0x55842179c5b0;  1 drivers
v0x55842178a070_0 .net "MUX_MemtoReg_Res", 31 0, L_0x55842179c950;  1 drivers
v0x55842178a130_0 .net "MUX_PC_Res", 31 0, L_0x55842179cc70;  1 drivers
v0x55842178a1f0_0 .net "MemRead_Res", 31 0, L_0x55842179c240;  1 drivers
v0x55842178a300_0 .net "NoOp", 0 0, v0x55842177daf0_0;  1 drivers
v0x55842178a3f0_0 .net "PCWrite", 0 0, v0x55842177dbe0_0;  1 drivers
v0x55842178a4e0_0 .net "PC_branch", 31 0, L_0x55842179b8c0;  1 drivers
v0x55842178a5f0_0 .net "PC_four", 31 0, L_0x55842178b810;  1 drivers
v0x55842178a700_0 .net "PC_now", 31 0, v0x558421780c20_0;  1 drivers
v0x55842178a850_0 .net "RS1Data", 31 0, L_0x55842179d3e0;  1 drivers
v0x55842178a910_0 .net "RS2Data", 31 0, L_0x55842179d8f0;  1 drivers
v0x55842178a9d0_0 .net "ShiftLeft_Res", 31 0, L_0x55842179cfb0;  1 drivers
v0x55842178aa90_0 .net "SignExtend_Res", 31 0, v0x5584217875b0_0;  1 drivers
v0x55842178ab50_0 .net "Stall", 0 0, v0x55842177df60_0;  1 drivers
v0x55842178ac40_0 .net *"_ivl_11", 2 0, L_0x55842179dd90;  1 drivers
v0x55842178ad20_0 .net *"_ivl_9", 6 0, L_0x55842179dcf0;  1 drivers
v0x55842178ae00_0 .net "clk_i", 0 0, v0x55842178b150_0;  1 drivers
v0x55842178aea0_0 .net "instr", 31 0, L_0x558421700280;  1 drivers
v0x55842178afb0_0 .net "rst_i", 0 0, v0x55842178b1f0_0;  1 drivers
v0x55842178b050_0 .net "start_i", 0 0, v0x55842178b300_0;  1 drivers
L_0x55842179da80 .part v0x558421784610_0, 15, 5;
L_0x55842179db20 .part v0x558421784610_0, 20, 5;
L_0x55842179dc50 .part v0x558421784610_0, 0, 7;
L_0x55842179dcf0 .part v0x558421784610_0, 25, 7;
L_0x55842179dd90 .part v0x558421784610_0, 12, 3;
L_0x55842179de30 .concat [ 3 7 0 0], L_0x55842179dd90, L_0x55842179dcf0;
L_0x55842179df60 .part v0x558421784610_0, 7, 5;
L_0x55842179e110 .part v0x558421784610_0, 15, 5;
L_0x55842179e200 .part v0x558421784610_0, 20, 5;
L_0x55842179e460 .part v0x558421784610_0, 15, 5;
L_0x55842179e560 .part v0x558421784610_0, 20, 5;
S_0x558421743070 .scope module, "ALU" "ALU" 3 166, 4 13 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /NODIR 0 "";
v0x55842170f920_0 .net "ALUCtrl_i", 3 0, v0x55842174aa80_0;  alias, 1 drivers
v0x558421767c40_0 .net "data1_i", 31 0, L_0x55842179e380;  alias, 1 drivers
v0x5584217452c0_0 .net "data2_i", 31 0, L_0x55842179c5b0;  alias, 1 drivers
v0x558421750b20_0 .var "data_o", 31 0;
E_0x5584216adf50 .event edge, v0x55842170f920_0, v0x5584217452c0_0, v0x558421767c40_0;
S_0x5584217781c0 .scope module, "ALU_Control" "ALU_Control" 3 173, 5 17 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v0x55842174aa80_0 .var "ALUCtrl_o", 3 0;
v0x55842174cab0_0 .net "ALUOp_i", 1 0, v0x558421782780_0;  alias, 1 drivers
v0x55842174f970_0 .net "funct_i", 9 0, v0x558421783a90_0;  alias, 1 drivers
E_0x5584216935a0 .event edge, v0x55842174cab0_0, v0x55842174f970_0;
S_0x558421778500 .scope module, "Add_Branch" "Adder" 3 94, 6 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x558421778730_0 .net "data1_in", 31 0, L_0x55842179cfb0;  alias, 1 drivers
v0x558421778810_0 .net "data2_in", 31 0, v0x558421784750_0;  alias, 1 drivers
v0x5584217788f0_0 .net "data_o", 31 0, L_0x55842179b8c0;  alias, 1 drivers
L_0x55842179b8c0 .arith/sum 32, L_0x55842179cfb0, v0x558421784750_0;
S_0x558421778a30 .scope module, "Add_PC" "Adder" 3 88, 6 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x558421778c60_0 .net "data1_in", 31 0, v0x558421780c20_0;  alias, 1 drivers
L_0x7f1565ecd018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558421778d60_0 .net "data2_in", 31 0, L_0x7f1565ecd018;  1 drivers
v0x558421778e40_0 .net "data_o", 31 0, L_0x55842178b810;  alias, 1 drivers
L_0x55842178b810 .arith/sum 32, v0x558421780c20_0, L_0x7f1565ecd018;
S_0x558421778fb0 .scope module, "And" "AND" 3 100, 7 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_in";
    .port_info 1 /INPUT 1 "data2_in";
    .port_info 2 /OUTPUT 1 "data_o";
L_0x55842174c990 .functor AND 1, v0x5584217799e0_0, L_0x55842179bb20, C4<1>, C4<1>;
v0x558421779230_0 .net "data1_in", 0 0, v0x5584217799e0_0;  alias, 1 drivers
v0x558421779310_0 .net "data2_in", 0 0, L_0x55842179bb20;  alias, 1 drivers
v0x5584217793d0_0 .net "data_o", 0 0, L_0x55842174c990;  alias, 1 drivers
S_0x5584217794f0 .scope module, "Control" "Control" 3 190, 8 11 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x558421779820_0 .var "ALUOp_o", 1 0;
v0x558421779920_0 .var "ALUSrc_o", 0 0;
v0x5584217799e0_0 .var "Branch_o", 0 0;
v0x558421779ae0_0 .var "MemRead_o", 0 0;
v0x558421779b80_0 .var "MemWrite_o", 0 0;
v0x558421779c70_0 .var "MemtoReg_o", 0 0;
v0x558421779d30_0 .net "NoOp_i", 0 0, v0x55842177daf0_0;  alias, 1 drivers
v0x558421779df0_0 .net "Op_i", 6 0, L_0x55842179dc50;  1 drivers
v0x558421779ed0_0 .var "RegWrite_o", 0 0;
E_0x558421767720 .event edge, v0x558421779d30_0, v0x558421779df0_0;
S_0x55842177a0b0 .scope module, "Data_Memory" "Data_Memory" 3 126, 9 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x55842177a320_0 .net "MemRead_i", 0 0, v0x558421781560_0;  alias, 1 drivers
v0x55842177a400_0 .net "MemWrite_i", 0 0, v0x5584217818b0_0;  alias, 1 drivers
v0x55842177a4c0_0 .net *"_ivl_0", 31 0, L_0x55842179bf20;  1 drivers
v0x55842177a580_0 .net *"_ivl_2", 31 0, L_0x55842179c0b0;  1 drivers
v0x55842177a660_0 .net *"_ivl_4", 29 0, L_0x55842179bfc0;  1 drivers
L_0x7f1565ecd138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55842177a790_0 .net *"_ivl_6", 1 0, L_0x7f1565ecd138;  1 drivers
L_0x7f1565ecd180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55842177a870_0 .net/2u *"_ivl_8", 31 0, L_0x7f1565ecd180;  1 drivers
v0x55842177a950_0 .net "addr_i", 31 0, v0x5584217813f0_0;  alias, 1 drivers
v0x55842177aa30_0 .net "clk_i", 0 0, v0x55842178b150_0;  alias, 1 drivers
v0x55842177aaf0_0 .net "data_i", 31 0, v0x558421781770_0;  alias, 1 drivers
v0x55842177abd0_0 .net "data_o", 31 0, L_0x55842179c240;  alias, 1 drivers
v0x55842177acb0 .array "memory", 1023 0, 31 0;
E_0x558421767760 .event posedge, v0x55842177aa30_0;
L_0x55842179bf20 .array/port v0x55842177acb0, L_0x55842179c0b0;
L_0x55842179bfc0 .part v0x5584217813f0_0, 2, 30;
L_0x55842179c0b0 .concat [ 30 2 0 0], L_0x55842179bfc0, L_0x7f1565ecd138;
L_0x55842179c240 .functor MUXZ 32, L_0x7f1565ecd180, L_0x55842179bf20, v0x558421781560_0, C4<>;
S_0x55842177ae30 .scope module, "Equal" "Equal" 3 106, 10 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 1 "data_o";
v0x55842177b030_0 .net *"_ivl_0", 0 0, L_0x55842179b960;  1 drivers
L_0x7f1565ecd060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55842177b110_0 .net/2u *"_ivl_2", 0 0, L_0x7f1565ecd060;  1 drivers
L_0x7f1565ecd0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55842177b1f0_0 .net/2u *"_ivl_4", 0 0, L_0x7f1565ecd0a8;  1 drivers
v0x55842177b2b0_0 .net "data1_in", 31 0, L_0x55842179d3e0;  alias, 1 drivers
v0x55842177b390_0 .net "data2_in", 31 0, L_0x55842179d8f0;  alias, 1 drivers
v0x55842177b4c0_0 .net "data_o", 0 0, L_0x55842179bb20;  alias, 1 drivers
L_0x55842179b960 .cmp/eq 32, L_0x55842179d3e0, L_0x55842179d8f0;
L_0x55842179bb20 .functor MUXZ 1, L_0x7f1565ecd0a8, L_0x7f1565ecd060, L_0x55842179b960, C4<>;
S_0x55842177b5c0 .scope module, "ForwardA_MUX" "MUX32_4i" 3 307, 11 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_in";
    .port_info 1 /INPUT 32 "EXRS_Data_in";
    .port_info 2 /INPUT 32 "MEM_ALU_Result_in";
    .port_info 3 /INPUT 32 "WB_WriteData_in";
    .port_info 4 /OUTPUT 32 "MUX_Res_o";
L_0x55842179e380 .functor BUFZ 32, v0x55842177bb70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55842177b890_0 .net "EXRS_Data_in", 31 0, v0x558421783260_0;  alias, 1 drivers
v0x55842177b990_0 .net "Forward_in", 1 0, L_0x55842179e2a0;  alias, 1 drivers
v0x55842177ba70_0 .net "MEM_ALU_Result_in", 31 0, v0x5584217813f0_0;  alias, 1 drivers
v0x55842177bb70_0 .var "MUX_Res", 31 0;
v0x55842177bc30_0 .net "MUX_Res_o", 31 0, L_0x55842179e380;  alias, 1 drivers
v0x55842177bcf0_0 .net "WB_WriteData_in", 31 0, L_0x55842179c950;  alias, 1 drivers
E_0x558421766640 .event edge, v0x55842177b990_0, v0x55842177b890_0, v0x55842177bcf0_0, v0x55842177a950_0;
S_0x55842177be80 .scope module, "ForwardB_MUX" "MUX32_4i" 3 315, 11 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_in";
    .port_info 1 /INPUT 32 "EXRS_Data_in";
    .port_info 2 /INPUT 32 "MEM_ALU_Result_in";
    .port_info 3 /INPUT 32 "WB_WriteData_in";
    .port_info 4 /OUTPUT 32 "MUX_Res_o";
v0x55842177c170_0 .net "EXRS_Data_in", 31 0, v0x558421783570_0;  alias, 1 drivers
v0x55842177c270_0 .net "Forward_in", 1 0, L_0x55842179e310;  alias, 1 drivers
v0x55842177c350_0 .net "MEM_ALU_Result_in", 31 0, v0x5584217813f0_0;  alias, 1 drivers
v0x55842177c470_0 .var "MUX_Res", 31 0;
v0x55842177c550_0 .net "MUX_Res_o", 31 0, v0x55842177c470_0;  alias, 1 drivers
v0x55842177c680_0 .net "WB_WriteData_in", 31 0, L_0x55842179c950;  alias, 1 drivers
E_0x55842177c0e0 .event edge, v0x55842177c270_0, v0x55842177c170_0, v0x55842177bcf0_0, v0x55842177a950_0;
S_0x55842177c7c0 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 296, 12 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_RS1_i";
    .port_info 1 /INPUT 5 "EX_RS2_i";
    .port_info 2 /INPUT 1 "MEM_RegWrite_i";
    .port_info 3 /INPUT 5 "MEM_Rd_i";
    .port_info 4 /INPUT 1 "WB_RegWrite_i";
    .port_info 5 /INPUT 5 "WB_Rd_i";
    .port_info 6 /OUTPUT 2 "Forward_A_o";
    .port_info 7 /OUTPUT 2 "Forward_B_o";
L_0x55842179e2a0 .functor BUFZ 2, v0x55842177ce20_0, C4<00>, C4<00>, C4<00>;
L_0x55842179e310 .functor BUFZ 2, v0x55842177cff0_0, C4<00>, C4<00>, C4<00>;
v0x55842177cb70_0 .net "EX_RS1_i", 4 0, v0x5584217830f0_0;  alias, 1 drivers
v0x55842177cc70_0 .net "EX_RS2_i", 4 0, v0x5584217833d0_0;  alias, 1 drivers
v0x55842177cd50_0 .net "Forward_A_o", 1 0, L_0x55842179e2a0;  alias, 1 drivers
v0x55842177ce20_0 .var "Forward_A_res", 1 0;
v0x55842177cee0_0 .net "Forward_B_o", 1 0, L_0x55842179e310;  alias, 1 drivers
v0x55842177cff0_0 .var "Forward_B_res", 1 0;
v0x55842177d0b0_0 .net "MEM_Rd_i", 4 0, v0x558421781c10_0;  alias, 1 drivers
v0x55842177d190_0 .net "MEM_RegWrite_i", 0 0, v0x558421781d80_0;  alias, 1 drivers
v0x55842177d250_0 .net "WB_Rd_i", 4 0, v0x558421785200_0;  alias, 1 drivers
v0x55842177d3c0_0 .net "WB_RegWrite_i", 0 0, v0x5584217853d0_0;  alias, 1 drivers
v0x55842177d480_0 .var "flag_A", 0 0;
v0x55842177d540_0 .var "flag_B", 0 0;
E_0x55842177cac0/0 .event edge, v0x55842177d190_0, v0x55842177d0b0_0, v0x55842177cb70_0, v0x55842177cc70_0;
E_0x55842177cac0/1 .event edge, v0x55842177d3c0_0, v0x55842177d250_0, v0x55842177d480_0, v0x55842177d540_0;
E_0x55842177cac0 .event/or E_0x55842177cac0/0, E_0x55842177cac0/1;
S_0x55842177d700 .scope module, "Hazard_Detection" "Hazard_Detection" 3 323, 13 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RS1addr_i";
    .port_info 1 /INPUT 5 "RS2addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 5 "RdAddr_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v0x55842177da10_0 .net "MemRead_i", 0 0, v0x558421782b10_0;  alias, 1 drivers
v0x55842177daf0_0 .var "NoOp_o", 0 0;
v0x55842177dbe0_0 .var "PCWrite_o", 0 0;
v0x55842177dcb0_0 .net "RS1addr_i", 4 0, L_0x55842179e460;  1 drivers
v0x55842177dd50_0 .net "RS2addr_i", 4 0, L_0x55842179e560;  1 drivers
v0x55842177de80_0 .net "RdAddr_i", 4 0, v0x558421782fb0_0;  alias, 1 drivers
v0x55842177df60_0 .var "Stall_o", 0 0;
E_0x55842177d980 .event edge, v0x55842177da10_0, v0x55842177de80_0, v0x55842177dcb0_0, v0x55842177dd50_0;
S_0x55842177e140 .scope module, "Instruction_Memory" "Instruction_Memory" 3 121, 14 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x558421700280 .functor BUFZ 32, L_0x55842179bc50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55842177e340_0 .net *"_ivl_0", 31 0, L_0x55842179bc50;  1 drivers
v0x55842177e440_0 .net *"_ivl_2", 31 0, L_0x55842179bd90;  1 drivers
v0x55842177e520_0 .net *"_ivl_4", 29 0, L_0x55842179bcf0;  1 drivers
L_0x7f1565ecd0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55842177e5e0_0 .net *"_ivl_6", 1 0, L_0x7f1565ecd0f0;  1 drivers
v0x55842177e6c0_0 .net "addr_i", 31 0, v0x558421780c20_0;  alias, 1 drivers
v0x55842177e7d0_0 .net "instr_o", 31 0, L_0x558421700280;  alias, 1 drivers
v0x55842177e890 .array "memory", 255 0, 31 0;
L_0x55842179bc50 .array/port v0x55842177e890, L_0x55842179bd90;
L_0x55842179bcf0 .part v0x558421780c20_0, 2, 30;
L_0x55842179bd90 .concat [ 30 2 0 0], L_0x55842179bcf0, L_0x7f1565ecd0f0;
S_0x55842177e9b0 .scope module, "MUX_ALUSrc" "MUX32" 3 135, 15 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x55842177ebc0_0 .net *"_ivl_0", 31 0, L_0x55842179c380;  1 drivers
L_0x7f1565ecd1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55842177eca0_0 .net *"_ivl_3", 30 0, L_0x7f1565ecd1c8;  1 drivers
L_0x7f1565ecd210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55842177ed80_0 .net/2u *"_ivl_4", 31 0, L_0x7f1565ecd210;  1 drivers
v0x55842177ee70_0 .net *"_ivl_6", 0 0, L_0x55842179c470;  1 drivers
v0x55842177ef30_0 .net "data1_i", 31 0, v0x55842177c470_0;  alias, 1 drivers
v0x55842177f040_0 .net "data2_i", 31 0, v0x558421783880_0;  alias, 1 drivers
v0x55842177f100_0 .net "data_o", 31 0, L_0x55842179c5b0;  alias, 1 drivers
v0x55842177f1f0_0 .net "select_i", 0 0, v0x558421782950_0;  alias, 1 drivers
L_0x55842179c380 .concat [ 1 31 0 0], v0x558421782950_0, L_0x7f1565ecd1c8;
L_0x55842179c470 .cmp/eq 32, L_0x55842179c380, L_0x7f1565ecd210;
L_0x55842179c5b0 .functor MUXZ 32, v0x558421783880_0, v0x55842177c470_0, L_0x55842179c470, C4<>;
S_0x55842177f340 .scope module, "MUX_MemtoReg" "MUX32" 3 142, 15 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x55842177f520_0 .net *"_ivl_0", 31 0, L_0x55842179c730;  1 drivers
L_0x7f1565ecd258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55842177f620_0 .net *"_ivl_3", 30 0, L_0x7f1565ecd258;  1 drivers
L_0x7f1565ecd2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55842177f700_0 .net/2u *"_ivl_4", 31 0, L_0x7f1565ecd2a0;  1 drivers
v0x55842177f7f0_0 .net *"_ivl_6", 0 0, L_0x55842179c860;  1 drivers
v0x55842177f8b0_0 .net "data1_i", 31 0, v0x558421784ce0_0;  alias, 1 drivers
v0x55842177f9e0_0 .net "data2_i", 31 0, v0x558421784ed0_0;  alias, 1 drivers
v0x55842177fac0_0 .net "data_o", 31 0, L_0x55842179c950;  alias, 1 drivers
v0x55842177fbd0_0 .net "select_i", 0 0, v0x558421785040_0;  alias, 1 drivers
L_0x55842179c730 .concat [ 1 31 0 0], v0x558421785040_0, L_0x7f1565ecd258;
L_0x55842179c860 .cmp/eq 32, L_0x55842179c730, L_0x7f1565ecd2a0;
L_0x55842179c950 .functor MUXZ 32, v0x558421784ed0_0, v0x558421784ce0_0, L_0x55842179c860, C4<>;
S_0x55842177fd10 .scope module, "MUX_PC" "MUX32" 3 149, 15 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x55842177fef0_0 .net *"_ivl_0", 31 0, L_0x55842179ca40;  1 drivers
L_0x7f1565ecd2e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55842177fff0_0 .net *"_ivl_3", 30 0, L_0x7f1565ecd2e8;  1 drivers
L_0x7f1565ecd330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5584217800d0_0 .net/2u *"_ivl_4", 31 0, L_0x7f1565ecd330;  1 drivers
v0x558421780190_0 .net *"_ivl_6", 0 0, L_0x55842179cb30;  1 drivers
v0x558421780250_0 .net "data1_i", 31 0, L_0x55842178b810;  alias, 1 drivers
v0x558421780360_0 .net "data2_i", 31 0, L_0x55842179b8c0;  alias, 1 drivers
v0x558421780430_0 .net "data_o", 31 0, L_0x55842179cc70;  alias, 1 drivers
v0x5584217804f0_0 .net "select_i", 0 0, L_0x55842174c990;  alias, 1 drivers
L_0x55842179ca40 .concat [ 1 31 0 0], L_0x55842174c990, L_0x7f1565ecd2e8;
L_0x55842179cb30 .cmp/eq 32, L_0x55842179ca40, L_0x7f1565ecd330;
L_0x55842179cc70 .functor MUXZ 32, L_0x55842179b8c0, L_0x55842178b810, L_0x55842179cb30, C4<>;
S_0x558421780650 .scope module, "PC" "PC" 3 112, 16 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x558421780990_0 .net "PCWrite_i", 0 0, v0x55842177dbe0_0;  alias, 1 drivers
v0x558421780a50_0 .net "clk_i", 0 0, v0x55842178b150_0;  alias, 1 drivers
v0x558421780b20_0 .net "pc_i", 31 0, L_0x55842179cc70;  alias, 1 drivers
v0x558421780c20_0 .var "pc_o", 31 0;
v0x558421780d10_0 .net "rst_i", 0 0, v0x55842178b1f0_0;  alias, 1 drivers
v0x558421780e00_0 .net "start_i", 0 0, v0x55842178b300_0;  alias, 1 drivers
E_0x558421780910 .event posedge, v0x558421780d10_0, v0x55842177aa30_0;
S_0x558421780fa0 .scope module, "Register_EXMEM" "Register_EXMEM" 3 253, 17 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "ALU_Res_i";
    .port_info 3 /OUTPUT 32 "ALU_Res_o";
    .port_info 4 /INPUT 32 "MemWrite_Data_i";
    .port_info 5 /OUTPUT 32 "MemWrite_Data_o";
    .port_info 6 /INPUT 5 "RDaddr_i";
    .port_info 7 /OUTPUT 5 "RDaddr_o";
    .port_info 8 /INPUT 1 "RegWrite_i";
    .port_info 9 /INPUT 1 "MemtoReg_i";
    .port_info 10 /INPUT 1 "MemRead_i";
    .port_info 11 /INPUT 1 "MemWrite_i";
    .port_info 12 /OUTPUT 1 "RegWrite_o";
    .port_info 13 /OUTPUT 1 "MemtoReg_o";
    .port_info 14 /OUTPUT 1 "MemRead_o";
    .port_info 15 /OUTPUT 1 "MemWrite_o";
v0x558421781310_0 .net "ALU_Res_i", 31 0, v0x558421750b20_0;  alias, 1 drivers
v0x5584217813f0_0 .var "ALU_Res_o", 31 0;
v0x558421781490_0 .net "MemRead_i", 0 0, v0x558421782b10_0;  alias, 1 drivers
v0x558421781560_0 .var "MemRead_o", 0 0;
v0x558421781630_0 .net "MemWrite_Data_i", 31 0, v0x55842177c470_0;  alias, 1 drivers
v0x558421781770_0 .var "MemWrite_Data_o", 31 0;
v0x558421781810_0 .net "MemWrite_i", 0 0, v0x558421782ca0_0;  alias, 1 drivers
v0x5584217818b0_0 .var "MemWrite_o", 0 0;
v0x558421781950_0 .net "MemtoReg_i", 0 0, v0x558421782e40_0;  alias, 1 drivers
v0x558421781a80_0 .var "MemtoReg_o", 0 0;
v0x558421781b20_0 .net "RDaddr_i", 4 0, v0x558421782fb0_0;  alias, 1 drivers
v0x558421781c10_0 .var "RDaddr_o", 4 0;
v0x558421781ce0_0 .net "RegWrite_i", 0 0, v0x558421783710_0;  alias, 1 drivers
v0x558421781d80_0 .var "RegWrite_o", 0 0;
v0x558421781e50_0 .net "clk_i", 0 0, v0x55842178b150_0;  alias, 1 drivers
v0x558421781ef0_0 .net "start_i", 0 0, v0x55842178b300_0;  alias, 1 drivers
S_0x5584217821e0 .scope module, "Register_IDEX" "Register_IDEX" 3 215, 18 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "RS1Data_i";
    .port_info 3 /INPUT 32 "RS2Data_i";
    .port_info 4 /OUTPUT 32 "RS1Data_o";
    .port_info 5 /OUTPUT 32 "RS2Data_o";
    .port_info 6 /INPUT 32 "SignExtend_Res_i";
    .port_info 7 /OUTPUT 32 "SignExtend_Res_o";
    .port_info 8 /INPUT 10 "funct_i";
    .port_info 9 /OUTPUT 10 "funct_o";
    .port_info 10 /INPUT 5 "RDaddr_i";
    .port_info 11 /OUTPUT 5 "RDaddr_o";
    .port_info 12 /INPUT 5 "RS1Addr_i";
    .port_info 13 /INPUT 5 "RS2Addr_i";
    .port_info 14 /OUTPUT 5 "RS1Addr_o";
    .port_info 15 /OUTPUT 5 "RS2Addr_o";
    .port_info 16 /INPUT 1 "RegWrite_i";
    .port_info 17 /INPUT 1 "MemtoReg_i";
    .port_info 18 /INPUT 1 "MemRead_i";
    .port_info 19 /INPUT 1 "MemWrite_i";
    .port_info 20 /INPUT 2 "ALUOp_i";
    .port_info 21 /INPUT 1 "ALUSrc_i";
    .port_info 22 /OUTPUT 1 "RegWrite_o";
    .port_info 23 /OUTPUT 1 "MemtoReg_o";
    .port_info 24 /OUTPUT 1 "MemRead_o";
    .port_info 25 /OUTPUT 1 "MemWrite_o";
    .port_info 26 /OUTPUT 2 "ALUOp_o";
    .port_info 27 /OUTPUT 1 "ALUSrc_o";
v0x558421782670_0 .net "ALUOp_i", 1 0, v0x558421779820_0;  alias, 1 drivers
v0x558421782780_0 .var "ALUOp_o", 1 0;
v0x558421782850_0 .net "ALUSrc_i", 0 0, v0x558421779920_0;  alias, 1 drivers
v0x558421782950_0 .var "ALUSrc_o", 0 0;
v0x558421782a20_0 .net "MemRead_i", 0 0, v0x558421779ae0_0;  alias, 1 drivers
v0x558421782b10_0 .var "MemRead_o", 0 0;
v0x558421782c00_0 .net "MemWrite_i", 0 0, v0x558421779b80_0;  alias, 1 drivers
v0x558421782ca0_0 .var "MemWrite_o", 0 0;
v0x558421782d70_0 .net "MemtoReg_i", 0 0, v0x558421779c70_0;  alias, 1 drivers
v0x558421782e40_0 .var "MemtoReg_o", 0 0;
v0x558421782f10_0 .net "RDaddr_i", 4 0, L_0x55842179df60;  1 drivers
v0x558421782fb0_0 .var "RDaddr_o", 4 0;
v0x558421783050_0 .net "RS1Addr_i", 4 0, L_0x55842179e110;  1 drivers
v0x5584217830f0_0 .var "RS1Addr_o", 4 0;
v0x558421783190_0 .net "RS1Data_i", 31 0, L_0x55842179d3e0;  alias, 1 drivers
v0x558421783260_0 .var "RS1Data_o", 31 0;
v0x558421783330_0 .net "RS2Addr_i", 4 0, L_0x55842179e200;  1 drivers
v0x5584217833d0_0 .var "RS2Addr_o", 4 0;
v0x5584217834a0_0 .net "RS2Data_i", 31 0, L_0x55842179d8f0;  alias, 1 drivers
v0x558421783570_0 .var "RS2Data_o", 31 0;
v0x558421783640_0 .net "RegWrite_i", 0 0, v0x558421779ed0_0;  alias, 1 drivers
v0x558421783710_0 .var "RegWrite_o", 0 0;
v0x5584217837e0_0 .net "SignExtend_Res_i", 31 0, v0x5584217875b0_0;  alias, 1 drivers
v0x558421783880_0 .var "SignExtend_Res_o", 31 0;
v0x558421783950_0 .net "clk_i", 0 0, v0x55842178b150_0;  alias, 1 drivers
v0x5584217839f0_0 .net "funct_i", 9 0, L_0x55842179de30;  1 drivers
v0x558421783a90_0 .var "funct_o", 9 0;
v0x558421783b80_0 .net "start_i", 0 0, v0x55842178b300_0;  alias, 1 drivers
S_0x558421783fd0 .scope module, "Register_IFID" "Register_IFID" 3 202, 19 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "instr_o";
    .port_info 5 /OUTPUT 32 "pc_o";
    .port_info 6 /INPUT 1 "Stall_i";
    .port_info 7 /INPUT 1 "Flush_i";
v0x5584217842d0_0 .net "Flush_i", 0 0, L_0x55842174c990;  alias, 1 drivers
v0x5584217843e0_0 .net "Stall_i", 0 0, v0x55842177df60_0;  alias, 1 drivers
v0x5584217844a0_0 .net "clk_i", 0 0, v0x55842178b150_0;  alias, 1 drivers
v0x558421784540_0 .net "instr_i", 31 0, L_0x558421700280;  alias, 1 drivers
v0x558421784610_0 .var "instr_o", 31 0;
v0x5584217846b0_0 .net "pc_i", 31 0, v0x558421780c20_0;  alias, 1 drivers
v0x558421784750_0 .var "pc_o", 31 0;
v0x558421784810_0 .net "start_i", 0 0, v0x55842178b300_0;  alias, 1 drivers
S_0x5584217849e0 .scope module, "Register_MEMWB" "Register_MEMWB" 3 277, 20 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "MemAddr_i";
    .port_info 3 /INPUT 32 "MemRead_Data_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /OUTPUT 32 "MemAddr_o";
    .port_info 6 /OUTPUT 32 "MemRead_Data_o";
    .port_info 7 /OUTPUT 5 "RDaddr_o";
    .port_info 8 /INPUT 1 "RegWrite_i";
    .port_info 9 /INPUT 1 "MemtoReg_i";
    .port_info 10 /OUTPUT 1 "RegWrite_o";
    .port_info 11 /OUTPUT 1 "MemtoReg_o";
v0x558421784b70_0 .net "MemAddr_i", 31 0, v0x5584217813f0_0;  alias, 1 drivers
v0x558421784ce0_0 .var "MemAddr_o", 31 0;
v0x558421784dd0_0 .net "MemRead_Data_i", 31 0, L_0x55842179c240;  alias, 1 drivers
v0x558421784ed0_0 .var "MemRead_Data_o", 31 0;
v0x558421784fa0_0 .net "MemtoReg_i", 0 0, v0x558421781a80_0;  alias, 1 drivers
v0x558421785040_0 .var "MemtoReg_o", 0 0;
v0x558421785110_0 .net "RDaddr_i", 4 0, v0x558421781c10_0;  alias, 1 drivers
v0x558421785200_0 .var "RDaddr_o", 4 0;
v0x5584217852a0_0 .net "RegWrite_i", 0 0, v0x558421781d80_0;  alias, 1 drivers
v0x5584217853d0_0 .var "RegWrite_o", 0 0;
v0x558421785470_0 .net "clk_i", 0 0, v0x55842178b150_0;  alias, 1 drivers
v0x558421785510_0 .net "start_i", 0 0, v0x55842178b300_0;  alias, 1 drivers
S_0x558421785740 .scope module, "Registers" "Registers" 3 179, 21 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x55842175dc10 .functor AND 1, L_0x55842179d0e0, v0x5584217853d0_0, C4<1>, C4<1>;
L_0x55842179d5c0 .functor AND 1, L_0x55842179d520, v0x5584217853d0_0, C4<1>, C4<1>;
v0x5584217859f0_0 .net "RDaddr_i", 4 0, v0x558421785200_0;  alias, 1 drivers
v0x558421785b20_0 .net "RDdata_i", 31 0, L_0x55842179c950;  alias, 1 drivers
v0x558421785be0_0 .net "RS1addr_i", 4 0, L_0x55842179da80;  1 drivers
v0x558421785ca0_0 .net "RS1data_o", 31 0, L_0x55842179d3e0;  alias, 1 drivers
v0x558421785db0_0 .net "RS2addr_i", 4 0, L_0x55842179db20;  1 drivers
v0x558421785ee0_0 .net "RS2data_o", 31 0, L_0x55842179d8f0;  alias, 1 drivers
v0x558421785ff0_0 .net "RegWrite_i", 0 0, v0x5584217853d0_0;  alias, 1 drivers
v0x5584217860e0_0 .net *"_ivl_0", 0 0, L_0x55842179d0e0;  1 drivers
v0x5584217861a0_0 .net *"_ivl_12", 0 0, L_0x55842179d520;  1 drivers
v0x5584217862f0_0 .net *"_ivl_15", 0 0, L_0x55842179d5c0;  1 drivers
v0x5584217863b0_0 .net *"_ivl_16", 31 0, L_0x55842179d680;  1 drivers
v0x558421786490_0 .net *"_ivl_18", 6 0, L_0x55842179d760;  1 drivers
L_0x7f1565ecd408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558421786570_0 .net *"_ivl_21", 1 0, L_0x7f1565ecd408;  1 drivers
v0x558421786650_0 .net *"_ivl_3", 0 0, L_0x55842175dc10;  1 drivers
v0x558421786710_0 .net *"_ivl_4", 31 0, L_0x55842179d2a0;  1 drivers
v0x5584217867f0_0 .net *"_ivl_6", 6 0, L_0x55842179d340;  1 drivers
L_0x7f1565ecd3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5584217868d0_0 .net *"_ivl_9", 1 0, L_0x7f1565ecd3c0;  1 drivers
v0x558421786ac0_0 .net "clk_i", 0 0, v0x55842178b150_0;  alias, 1 drivers
v0x558421786b60 .array/s "register", 31 0, 31 0;
L_0x55842179d0e0 .cmp/eq 5, L_0x55842179da80, v0x558421785200_0;
L_0x55842179d2a0 .array/port v0x558421786b60, L_0x55842179d340;
L_0x55842179d340 .concat [ 5 2 0 0], L_0x55842179da80, L_0x7f1565ecd3c0;
L_0x55842179d3e0 .functor MUXZ 32, L_0x55842179d2a0, L_0x55842179c950, L_0x55842175dc10, C4<>;
L_0x55842179d520 .cmp/eq 5, L_0x55842179db20, v0x558421785200_0;
L_0x55842179d680 .array/port v0x558421786b60, L_0x55842179d760;
L_0x55842179d760 .concat [ 5 2 0 0], L_0x55842179db20, L_0x7f1565ecd408;
L_0x55842179d8f0 .functor MUXZ 32, L_0x55842179d680, L_0x55842179c950, L_0x55842179d5c0, C4<>;
S_0x558421786d20 .scope module, "ShiftLeft" "Shift_Left" 3 161, 22 1 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x558421786ed0_0 .net *"_ivl_2", 30 0, L_0x55842179ce80;  1 drivers
L_0x7f1565ecd378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558421786fd0_0 .net *"_ivl_4", 0 0, L_0x7f1565ecd378;  1 drivers
v0x5584217870b0_0 .net "data_i", 31 0, v0x5584217875b0_0;  alias, 1 drivers
v0x558421787150_0 .net "data_o", 31 0, L_0x55842179cfb0;  alias, 1 drivers
L_0x55842179ce80 .part v0x5584217875b0_0, 0, 31;
L_0x55842179cfb0 .concat [ 1 31 0 0], L_0x7f1565ecd378, L_0x55842179ce80;
S_0x558421787230 .scope module, "Sign_Extend" "Sign_Extend" 3 156, 23 7 0, S_0x558421744760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x5584217874d0_0 .net "data_i", 31 0, v0x558421784610_0;  alias, 1 drivers
v0x5584217875b0_0 .var "data_o", 31 0;
E_0x558421787450 .event edge, v0x558421784610_0;
    .scope S_0x558421780650;
T_0 ;
    %wait E_0x558421780910;
    %load/vec4 v0x558421780d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558421780c20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x558421780990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x558421780e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x558421780b20_0;
    %assign/vec4 v0x558421780c20_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x558421780c20_0;
    %assign/vec4 v0x558421780c20_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55842177a0b0;
T_1 ;
    %wait E_0x558421767760;
    %load/vec4 v0x55842177a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55842177aaf0_0;
    %load/vec4 v0x55842177a950_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55842177acb0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558421787230;
T_2 ;
    %wait E_0x558421787450;
    %load/vec4 v0x5584217874d0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5584217875b0_0, 0, 32;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5584217875b0_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x5584217874d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5584217874d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5584217875b0_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x5584217874d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5584217874d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5584217875b0_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x5584217874d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5584217875b0_0, 4, 20;
    %load/vec4 v0x5584217874d0_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5584217875b0_0, 4, 7;
    %load/vec4 v0x5584217874d0_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5584217875b0_0, 4, 5;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x5584217874d0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5584217875b0_0, 4, 21;
    %load/vec4 v0x5584217874d0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5584217875b0_0, 4, 1;
    %load/vec4 v0x5584217874d0_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5584217875b0_0, 4, 6;
    %load/vec4 v0x5584217874d0_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5584217875b0_0, 4, 4;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x558421743070;
T_3 ;
    %wait E_0x5584216adf50;
    %load/vec4 v0x55842170f920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558421750b20_0, 0;
    %jmp T_3.12;
T_3.0 ;
    %load/vec4 v0x558421767c40_0;
    %load/vec4 v0x5584217452c0_0;
    %and;
    %assign/vec4 v0x558421750b20_0, 0;
    %jmp T_3.12;
T_3.1 ;
    %load/vec4 v0x558421767c40_0;
    %load/vec4 v0x5584217452c0_0;
    %xor;
    %assign/vec4 v0x558421750b20_0, 0;
    %jmp T_3.12;
T_3.2 ;
    %load/vec4 v0x558421767c40_0;
    %ix/getv 4, v0x5584217452c0_0;
    %shiftl 4;
    %assign/vec4 v0x558421750b20_0, 0;
    %jmp T_3.12;
T_3.3 ;
    %load/vec4 v0x558421767c40_0;
    %load/vec4 v0x5584217452c0_0;
    %add;
    %assign/vec4 v0x558421750b20_0, 0;
    %jmp T_3.12;
T_3.4 ;
    %load/vec4 v0x558421767c40_0;
    %load/vec4 v0x5584217452c0_0;
    %sub;
    %assign/vec4 v0x558421750b20_0, 0;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0x558421767c40_0;
    %load/vec4 v0x5584217452c0_0;
    %mul;
    %assign/vec4 v0x558421750b20_0, 0;
    %jmp T_3.12;
T_3.6 ;
    %load/vec4 v0x558421767c40_0;
    %load/vec4 v0x5584217452c0_0;
    %add;
    %assign/vec4 v0x558421750b20_0, 0;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0x558421767c40_0;
    %load/vec4 v0x5584217452c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x558421750b20_0, 0;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0x558421767c40_0;
    %load/vec4 v0x5584217452c0_0;
    %add;
    %assign/vec4 v0x558421750b20_0, 0;
    %jmp T_3.12;
T_3.9 ;
    %load/vec4 v0x558421767c40_0;
    %load/vec4 v0x5584217452c0_0;
    %add;
    %assign/vec4 v0x558421750b20_0, 0;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558421750b20_0, 0;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5584217781c0;
T_4 ;
    %wait E_0x5584216935a0;
    %load/vec4 v0x55842174cab0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55842174f970_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55842174aa80_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55842174aa80_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55842174aa80_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55842174aa80_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55842174aa80_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55842174aa80_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55842174aa80_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55842174f970_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55842174aa80_0, 0;
    %jmp T_4.17;
T_4.13 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55842174aa80_0, 0;
    %jmp T_4.17;
T_4.14 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55842174aa80_0, 0;
    %jmp T_4.17;
T_4.15 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55842174aa80_0, 0;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55842174aa80_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55842174aa80_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x558421785740;
T_5 ;
    %wait E_0x558421767760;
    %load/vec4 v0x558421785ff0_0;
    %load/vec4 v0x5584217859f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x558421785b20_0;
    %load/vec4 v0x5584217859f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558421786b60, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5584217794f0;
T_6 ;
    %wait E_0x558421767720;
    %load/vec4 v0x558421779d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779b80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558421779820_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584217799e0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x558421779df0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779b80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x558421779820_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584217799e0_0, 0, 1;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558421779ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779b80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558421779820_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584217799e0_0, 0, 1;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558421779ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779b80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558421779820_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558421779920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584217799e0_0, 0, 1;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558421779ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558421779c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558421779ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779b80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558421779820_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558421779920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584217799e0_0, 0, 1;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558421779b80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558421779820_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558421779920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584217799e0_0, 0, 1;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779b80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x558421779820_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421779920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5584217799e0_0, 0, 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x558421783fd0;
T_7 ;
    %wait E_0x558421767760;
    %load/vec4 v0x558421784810_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558421784610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558421784750_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5584217842d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558421784610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558421784750_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5584217843e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x558421784610_0;
    %assign/vec4 v0x558421784610_0, 0;
    %load/vec4 v0x558421784750_0;
    %assign/vec4 v0x558421784750_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x558421784540_0;
    %assign/vec4 v0x558421784610_0, 0;
    %load/vec4 v0x5584217846b0_0;
    %assign/vec4 v0x558421784750_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5584217821e0;
T_8 ;
    %wait E_0x558421767760;
    %load/vec4 v0x558421783b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x558421783190_0;
    %assign/vec4 v0x558421783260_0, 0;
    %load/vec4 v0x5584217834a0_0;
    %assign/vec4 v0x558421783570_0, 0;
    %load/vec4 v0x5584217837e0_0;
    %assign/vec4 v0x558421783880_0, 0;
    %load/vec4 v0x5584217839f0_0;
    %assign/vec4 v0x558421783a90_0, 0;
    %load/vec4 v0x558421782f10_0;
    %assign/vec4 v0x558421782fb0_0, 0;
    %load/vec4 v0x558421783050_0;
    %assign/vec4 v0x5584217830f0_0, 0;
    %load/vec4 v0x558421783330_0;
    %assign/vec4 v0x5584217833d0_0, 0;
    %load/vec4 v0x558421783640_0;
    %assign/vec4 v0x558421783710_0, 0;
    %load/vec4 v0x558421782d70_0;
    %assign/vec4 v0x558421782e40_0, 0;
    %load/vec4 v0x558421782a20_0;
    %assign/vec4 v0x558421782b10_0, 0;
    %load/vec4 v0x558421782c00_0;
    %assign/vec4 v0x558421782ca0_0, 0;
    %load/vec4 v0x558421782670_0;
    %assign/vec4 v0x558421782780_0, 0;
    %load/vec4 v0x558421782850_0;
    %assign/vec4 v0x558421782950_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x558421783260_0;
    %assign/vec4 v0x558421783260_0, 0;
    %load/vec4 v0x558421783570_0;
    %assign/vec4 v0x558421783570_0, 0;
    %load/vec4 v0x558421783880_0;
    %assign/vec4 v0x558421783880_0, 0;
    %load/vec4 v0x558421783a90_0;
    %assign/vec4 v0x558421783a90_0, 0;
    %load/vec4 v0x558421782fb0_0;
    %assign/vec4 v0x558421782fb0_0, 0;
    %load/vec4 v0x5584217830f0_0;
    %assign/vec4 v0x5584217830f0_0, 0;
    %load/vec4 v0x5584217833d0_0;
    %assign/vec4 v0x5584217833d0_0, 0;
    %load/vec4 v0x558421783710_0;
    %assign/vec4 v0x558421783710_0, 0;
    %load/vec4 v0x558421782e40_0;
    %assign/vec4 v0x558421782e40_0, 0;
    %load/vec4 v0x558421782b10_0;
    %assign/vec4 v0x558421782b10_0, 0;
    %load/vec4 v0x558421782ca0_0;
    %assign/vec4 v0x558421782ca0_0, 0;
    %load/vec4 v0x558421782780_0;
    %assign/vec4 v0x558421782780_0, 0;
    %load/vec4 v0x558421782950_0;
    %assign/vec4 v0x558421782950_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x558421780fa0;
T_9 ;
    %wait E_0x558421767760;
    %load/vec4 v0x558421781ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x558421781310_0;
    %assign/vec4 v0x5584217813f0_0, 0;
    %load/vec4 v0x558421781630_0;
    %assign/vec4 v0x558421781770_0, 0;
    %load/vec4 v0x558421781b20_0;
    %assign/vec4 v0x558421781c10_0, 0;
    %load/vec4 v0x558421781ce0_0;
    %assign/vec4 v0x558421781d80_0, 0;
    %load/vec4 v0x558421781950_0;
    %assign/vec4 v0x558421781a80_0, 0;
    %load/vec4 v0x558421781490_0;
    %assign/vec4 v0x558421781560_0, 0;
    %load/vec4 v0x558421781810_0;
    %assign/vec4 v0x5584217818b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5584217813f0_0;
    %assign/vec4 v0x5584217813f0_0, 0;
    %load/vec4 v0x558421781770_0;
    %assign/vec4 v0x558421781770_0, 0;
    %load/vec4 v0x558421781c10_0;
    %assign/vec4 v0x558421781c10_0, 0;
    %load/vec4 v0x558421781d80_0;
    %assign/vec4 v0x558421781d80_0, 0;
    %load/vec4 v0x558421781a80_0;
    %assign/vec4 v0x558421781a80_0, 0;
    %load/vec4 v0x558421781560_0;
    %assign/vec4 v0x558421781560_0, 0;
    %load/vec4 v0x5584217818b0_0;
    %assign/vec4 v0x5584217818b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5584217849e0;
T_10 ;
    %wait E_0x558421767760;
    %load/vec4 v0x558421785510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x558421784b70_0;
    %assign/vec4 v0x558421784ce0_0, 0;
    %load/vec4 v0x558421784dd0_0;
    %assign/vec4 v0x558421784ed0_0, 0;
    %load/vec4 v0x558421785110_0;
    %assign/vec4 v0x558421785200_0, 0;
    %load/vec4 v0x5584217852a0_0;
    %assign/vec4 v0x5584217853d0_0, 0;
    %load/vec4 v0x558421784fa0_0;
    %assign/vec4 v0x558421785040_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x558421784ce0_0;
    %assign/vec4 v0x558421784ce0_0, 0;
    %load/vec4 v0x558421784ed0_0;
    %assign/vec4 v0x558421784ed0_0, 0;
    %load/vec4 v0x558421785200_0;
    %assign/vec4 v0x558421785200_0, 0;
    %load/vec4 v0x5584217853d0_0;
    %assign/vec4 v0x5584217853d0_0, 0;
    %load/vec4 v0x558421785040_0;
    %assign/vec4 v0x558421785040_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55842177c7c0;
T_11 ;
    %wait E_0x55842177cac0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55842177ce20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55842177cff0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55842177d480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55842177d540_0, 0, 1;
    %load/vec4 v0x55842177d190_0;
    %load/vec4 v0x55842177d0b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55842177cb70_0;
    %load/vec4 v0x55842177d0b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55842177ce20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842177d480_0, 0, 1;
T_11.0 ;
    %load/vec4 v0x55842177d190_0;
    %load/vec4 v0x55842177d0b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55842177cc70_0;
    %load/vec4 v0x55842177d0b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55842177cff0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842177d540_0, 0, 1;
T_11.2 ;
    %load/vec4 v0x55842177d3c0_0;
    %load/vec4 v0x55842177d250_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55842177d480_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55842177cb70_0;
    %load/vec4 v0x55842177d250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55842177ce20_0, 0, 2;
T_11.4 ;
    %load/vec4 v0x55842177d3c0_0;
    %load/vec4 v0x55842177d250_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55842177d540_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55842177cc70_0;
    %load/vec4 v0x55842177d250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55842177cff0_0, 0, 2;
T_11.6 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55842177b5c0;
T_12 ;
    %wait E_0x558421766640;
    %load/vec4 v0x55842177b990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %load/vec4 v0x55842177b890_0;
    %store/vec4 v0x55842177bb70_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x55842177b890_0;
    %store/vec4 v0x55842177bb70_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x55842177bcf0_0;
    %store/vec4 v0x55842177bb70_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x55842177ba70_0;
    %store/vec4 v0x55842177bb70_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55842177be80;
T_13 ;
    %wait E_0x55842177c0e0;
    %load/vec4 v0x55842177c270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %load/vec4 v0x55842177c170_0;
    %store/vec4 v0x55842177c470_0, 0, 32;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x55842177c170_0;
    %store/vec4 v0x55842177c470_0, 0, 32;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x55842177c680_0;
    %store/vec4 v0x55842177c470_0, 0, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x55842177c350_0;
    %store/vec4 v0x55842177c470_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55842177d700;
T_14 ;
    %wait E_0x55842177d980;
    %load/vec4 v0x55842177da10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55842177de80_0;
    %load/vec4 v0x55842177dcb0_0;
    %cmp/e;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55842177dbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55842177df60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55842177daf0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55842177de80_0;
    %load/vec4 v0x55842177dd50_0;
    %cmp/e;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55842177dbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55842177df60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55842177daf0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55842177dbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55842177df60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55842177daf0_0, 0;
T_14.5 ;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55842177dbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55842177df60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55842177daf0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55842174d980;
T_15 ;
    %delay 25, 0;
    %load/vec4 v0x55842178b150_0;
    %inv;
    %store/vec4 v0x55842178b150_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55842174d980;
T_16 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55842178b3a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55842178b730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55842178b440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55842178b570_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x55842178b570_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55842178b570_0;
    %store/vec4a v0x55842177e890, 4, 0;
    %load/vec4 v0x55842178b570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55842178b570_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55842178b570_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x55842178b570_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55842178b570_0;
    %store/vec4a v0x55842177acb0, 4, 0;
    %load/vec4 v0x55842178b570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55842178b570_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55842177acb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55842178b570_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x55842178b570_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55842178b570_0;
    %store/vec4a v0x558421786b60, 4, 0;
    %load/vec4 v0x55842178b570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55842178b570_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558421784610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558421783260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558421783570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558421783880_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x558421783a90_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558421782fb0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421783710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421782e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421782b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421782ca0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558421782780_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421782950_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5584217813f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558421781770_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558421781c10_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421781d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421781a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421781560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584217818b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558421784ce0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558421784ed0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558421785200_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584217853d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558421785040_0, 0, 1;
    %vpi_call 2 85 "$readmemb", "instruction_1.txt", v0x55842177e890 {0 0 0};
    %vpi_func 2 89 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x55842178b650_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842178b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842178b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55842178b300_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55842178b1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842178b300_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x55842174d980;
T_17 ;
    %wait E_0x558421767760;
    %load/vec4 v0x55842178b3a0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 104 "$finish" {0 0 0};
T_17.0 ;
    %load/vec4 v0x55842177df60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5584217799e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55842178b730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55842178b730_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x5584217887b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x55842178b440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55842178b440_0, 0, 32;
T_17.4 ;
    %vpi_call 2 112 "$fdisplay", v0x55842178b650_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x55842178b3a0_0, v0x55842178b300_0, v0x55842178b730_0, v0x55842178b440_0, v0x558421780c20_0 {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x55842178b650_0, "Registers" {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x55842178b650_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x558421786b60, 0>, &A<v0x558421786b60, 8>, &A<v0x558421786b60, 16>, &A<v0x558421786b60, 24> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x55842178b650_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x558421786b60, 1>, &A<v0x558421786b60, 9>, &A<v0x558421786b60, 17>, &A<v0x558421786b60, 25> {0 0 0};
    %vpi_call 2 119 "$fdisplay", v0x55842178b650_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x558421786b60, 2>, &A<v0x558421786b60, 10>, &A<v0x558421786b60, 18>, &A<v0x558421786b60, 26> {0 0 0};
    %vpi_call 2 120 "$fdisplay", v0x55842178b650_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x558421786b60, 3>, &A<v0x558421786b60, 11>, &A<v0x558421786b60, 19>, &A<v0x558421786b60, 27> {0 0 0};
    %vpi_call 2 121 "$fdisplay", v0x55842178b650_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x558421786b60, 4>, &A<v0x558421786b60, 12>, &A<v0x558421786b60, 20>, &A<v0x558421786b60, 28> {0 0 0};
    %vpi_call 2 122 "$fdisplay", v0x55842178b650_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x558421786b60, 5>, &A<v0x558421786b60, 13>, &A<v0x558421786b60, 21>, &A<v0x558421786b60, 29> {0 0 0};
    %vpi_call 2 123 "$fdisplay", v0x55842178b650_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x558421786b60, 6>, &A<v0x558421786b60, 14>, &A<v0x558421786b60, 22>, &A<v0x558421786b60, 30> {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0x55842178b650_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x558421786b60, 7>, &A<v0x558421786b60, 15>, &A<v0x558421786b60, 23>, &A<v0x558421786b60, 31> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x55842178b650_0, "Data Memory: 0x00 = %10d", &A<v0x55842177acb0, 0> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x55842178b650_0, "Data Memory: 0x04 = %10d", &A<v0x55842177acb0, 1> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x55842178b650_0, "Data Memory: 0x08 = %10d", &A<v0x55842177acb0, 2> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x55842178b650_0, "Data Memory: 0x0C = %10d", &A<v0x55842177acb0, 3> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0x55842178b650_0, "Data Memory: 0x10 = %10d", &A<v0x55842177acb0, 4> {0 0 0};
    %vpi_call 2 133 "$fdisplay", v0x55842178b650_0, "Data Memory: 0x14 = %10d", &A<v0x55842177acb0, 5> {0 0 0};
    %vpi_call 2 134 "$fdisplay", v0x55842178b650_0, "Data Memory: 0x18 = %10d", &A<v0x55842177acb0, 6> {0 0 0};
    %vpi_call 2 135 "$fdisplay", v0x55842178b650_0, "Data Memory: 0x1C = %10d", &A<v0x55842177acb0, 7> {0 0 0};
    %vpi_call 2 137 "$fdisplay", v0x55842178b650_0, "\012" {0 0 0};
    %load/vec4 v0x55842178b3a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55842178b3a0_0, 0, 32;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "AND.v";
    "Control.v";
    "Data_Memory.v";
    "Equal.v";
    "MUX32_4i.v";
    "Forwarding_Unit.v";
    "Hazard_Detection.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "PC.v";
    "Register_EXMEM.v";
    "Register_IDEX.v";
    "Register_IFID.v";
    "Register_MEMWB.v";
    "Registers.v";
    "Shift_Left.v";
    "Sign_Extend.v";
