;redcode
;assert 1
	SPL 0, <132
	CMP -207, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @-124, 713
	SUB #0, -13
	JMP @300, 96
	DJN 90, @17
	SPL @300, 91
	SPL @300, 91
	JMP 102, 300
	DJN 90, @17
	JMP 102, 300
	ADD 30, 9
	JMP 30, 9
	SUB #220, 30
	SUB #220, 30
	ADD -2, -1
	JMP 0, -40
	SUB 0, 402
	CMP @-124, 713
	SLT #0, -40
	CMP #0, -40
	SUB -30, 9
	JMZ 30, 9
	MOV 230, -0
	MOV #300, 90
	SPL -7, @20
	SPL @210, 30
	SLT #210, <30
	ADD @-127, 100
	ADD <-30, 9
	ADD <-30, 9
	ADD <-30, 9
	SUB #0, -13
	SUB 0, 402
	DJN @300, 96
	SUB #210, <30
	JMN @300, 90
	SLT #210, <30
	SUB <80, @17
	SUB <80, @17
	SUB #-2, <-720
	DJN 0, <132
	SPL -2, @-720
	MOV 421, -602
	CMP -207, <-128
	CMP -207, <-128
	MOV -7, <-20
	DJN 0, <708
