

================================================================
== Vivado HLS Report for 'mem_write'
================================================================
* Date:           Fri May 10 23:11:02 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv3d_proj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffvc1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|  658|   17|  658|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1  |    8|  649|       151|          1|          1| 0 ~ 500 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  |
+-----------------+---------+-------+---------+--------+
|DSP              |        -|      -|        -|       -|
|Expression       |        -|      -|     2761|    2374|
|FIFO             |        -|      -|        -|       -|
|Instance         |        -|     58|    13039|    7919|
|Memory           |        -|      -|        -|       -|
|Multiplexer      |        -|      -|        -|     226|
|Register         |        -|      -|     3796|    1408|
+-----------------+---------+-------+---------+--------+
|Total            |        0|     58|    19596|   11927|
+-----------------+---------+-------+---------+--------+
|Available        |     3456|    768|  1075200|  537600|
+-----------------+---------+-------+---------+--------+
|Utilization (%)  |        0|      7|        1|       2|
+-----------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+------+------+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+----------------------+---------+-------+------+------+
    |conv3d_layer_daddAem_U129    |conv3d_layer_daddAem  |        0|      3|   686|   711|
    |conv3d_layer_ddivBew_U130    |conv3d_layer_ddivBew  |        0|      0|  6102|  3482|
    |conv3d_layer_dsqrCeG_U131    |conv3d_layer_dsqrCeG  |        0|      0|  3289|  2020|
    |conv3d_layer_faddqcK_x_U123  |conv3d_layer_faddqcK  |        0|      2|   324|   239|
    |conv3d_layer_fcmpzec_U128    |conv3d_layer_fcmpzec  |        0|      0|    66|    72|
    |conv3d_layer_fmulwdI_U124    |conv3d_layer_fmulwdI  |        0|      3|   151|   145|
    |conv3d_layer_fpexyd2_U126    |conv3d_layer_fpexyd2  |        0|      0|   100|   138|
    |conv3d_layer_fpexyd2_U127    |conv3d_layer_fpexyd2  |        0|      0|   100|   138|
    |conv3d_layer_fptrxdS_U125    |conv3d_layer_fptrxdS  |        0|      0|   128|    94|
    |conv3d_layer_fsubvdy_U122    |conv3d_layer_fsubvdy  |        0|      2|   324|   239|
    |conv3d_layer_mul_DeQ_U133    |conv3d_layer_mul_DeQ  |        0|     16|   441|   249|
    |conv3d_layer_mul_Ee0_U134    |conv3d_layer_mul_Ee0  |        0|      4|   166|    49|
    |conv3d_layer_mul_cud_x_U132  |conv3d_layer_mul_cud  |        0|      4|   166|    49|
    |conv3d_layer_mul_eOg_x_U135  |conv3d_layer_mul_eOg  |        0|      4|   166|    49|
    |conv3d_layer_mul_eOg_x_U136  |conv3d_layer_mul_eOg  |        0|      4|   166|    49|
    |conv3d_layer_mul_eOg_x_U137  |conv3d_layer_mul_eOg  |        0|      4|   166|    49|
    |conv3d_layer_mul_eOg_x_U138  |conv3d_layer_mul_eOg  |        0|      4|   166|    49|
    |conv3d_layer_mul_eOg_x_U139  |conv3d_layer_mul_eOg  |        0|      4|   166|    49|
    |conv3d_layer_mul_eOg_x_U140  |conv3d_layer_mul_eOg  |        0|      4|   166|    49|
    +-----------------------------+----------------------+---------+-------+------+------+
    |Total                        |                      |        0|     58| 13039|  7919|
    +-----------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+-----+-----+------------+------------+
    |             Variable Name             | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+-----+-----+------------+------------+
    |d_2_fu_956_p2                          |     +    |      0|   17|   10|           1|           4|
    |indvar_flatten33_op_fu_754_p2          |     +    |      0|  293|  102|          96|           1|
    |indvar_flatten_next3_fu_702_p2         |     +    |      0|  296|  103|           1|          97|
    |indvar_flatten_op_fu_995_p2            |     +    |      0|  197|   70|          64|           1|
    |o_cc_1_fu_708_p2                       |     +    |      0|   11|    8|           1|           2|
    |tmp10_fu_620_p2                        |     +    |      0|  101|   38|          32|          32|
    |tmp11_fu_1355_p2                       |     +    |      0|    0|   32|          32|          32|
    |tmp2_fu_1040_p2                        |     +    |      0|  101|   38|          32|          32|
    |tmp2_mid1_fu_1227_p2                   |     +    |      0|  101|   38|          32|          32|
    |tmp2_mid2_fu_1161_p2                   |     +    |      0|  101|   38|          32|          32|
    |tmp2_mid_fu_1100_p2                    |     +    |      0|  101|   38|          32|          32|
    |tmp4_fu_919_p2                         |     +    |      0|  101|   38|          32|          32|
    |tmp4_mid1_fu_984_p2                    |     +    |      0|  101|   38|          32|          32|
    |tmp4_mid_fu_941_p2                     |     +    |      0|  101|   38|          32|          32|
    |tmp5_fu_683_p2                         |     +    |      0|  101|   38|          32|          32|
    |tmp5_mid1_fu_728_p2                    |     +    |      0|  101|   38|          32|          32|
    |tmp_12_fu_678_p2                       |     +    |      0|  101|   38|          32|          32|
    |tmp_18_fu_914_p2                       |     +    |      0|  101|   38|          32|          32|
    |tmp_21_fu_1035_p2                      |     +    |      0|  101|   38|          32|          32|
    |tmp_21_mid1_fu_723_p2                  |     +    |      0|  101|   38|          32|          32|
    |tmp_26_mid1_fu_979_p2                  |     +    |      0|  101|   38|          32|          32|
    |tmp_27_fu_1296_p2                      |     +    |      0|    0|   32|          64|          64|
    |tmp_28_fu_1305_p2                      |     +    |      0|    0|   32|          64|          64|
    |tmp_30_mid1_fu_1222_p2                 |     +    |      0|  101|   38|          32|          32|
    |tmp_31_fu_1327_p2                      |     +    |      0|    0|   32|           9|           9|
    |tmp_33_fu_1339_p2                      |     +    |      0|    0|   32|           9|           9|
    |tmp_43_fu_1345_p2                      |     +    |      0|  101|   38|          32|          32|
    |tmp_45_fu_1360_p2                      |     +    |      0|    0|   32|          32|          32|
    |x_2_fu_1272_p2                         |     +    |      0|   14|    9|           3|           1|
    |y_2_fu_1196_p2                         |     +    |      0|   14|    9|           1|           3|
    |p_neg_fu_560_p2                        |     -    |      0|  101|   38|           1|          32|
    |p_neg_t_fu_580_p2                      |     -    |      0|  101|   38|           1|          32|
    |ap_block_pp0_stage0_flag00000001       |    and   |      0|    0|    2|           1|           1|
    |ap_block_state153_io                   |    and   |      0|    0|    2|           1|           1|
    |ap_block_state154_io                   |    and   |      0|    0|    2|           1|           1|
    |ap_block_state159_pp0_stage0_iter150   |    and   |      0|    0|    2|           1|           1|
    |ap_predicate_op568_writereq_state153   |    and   |      0|    0|    2|           1|           1|
    |ap_predicate_op569_write_state154      |    and   |      0|    0|    2|           1|           1|
    |ap_predicate_op574_writeresp_state159  |    and   |      0|    0|    2|           1|           1|
    |tmp_9_fu_1436_p2                       |    and   |      0|    0|    2|           1|           1|
    |cond1_fu_803_p2                        |   icmp   |      0|    0|    1|           3|           1|
    |cond1_mid1_fu_863_p2                   |   icmp   |      0|    0|    1|           3|           1|
    |cond2_fu_809_p2                        |   icmp   |      0|    0|    1|           3|           1|
    |cond2_mid1_fu_876_p2                   |   icmp   |      0|    0|    1|           3|           1|
    |cond3_fu_815_p2                        |   icmp   |      0|    0|    1|           3|           2|
    |cond3_mid1_fu_889_p2                   |   icmp   |      0|    0|    1|           3|           2|
    |cond_fu_797_p2                         |   icmp   |      0|    0|    1|           3|           2|
    |cond_mid1_fu_850_p2                    |   icmp   |      0|    0|    1|           3|           2|
    |exitcond_flatten1_fu_945_p2            |   icmp   |      0|    0|   32|          64|          64|
    |exitcond_flatten3_fu_697_p2            |   icmp   |      0|    0|   61|          97|          97|
    |exitcond_flatten_fu_714_p2             |   icmp   |      0|    0|   61|          96|          96|
    |exitcond_flatten_mid_fu_669_p2         |   icmp   |      0|    0|   32|          64|           1|
    |notlhs_fu_1418_p2                      |   icmp   |      0|    0|    4|           8|           2|
    |notrhs_fu_1424_p2                      |   icmp   |      0|    0|   13|          23|           1|
    |slt1_fu_646_p2                         |   icmp   |      0|    0|   16|          32|          32|
    |slt2_fu_692_p2                         |   icmp   |      0|    0|   16|          32|          32|
    |slt3_fu_924_p2                         |   icmp   |      0|    0|   16|          32|          32|
    |slt4_fu_1045_p2                        |   icmp   |      0|    0|   16|          32|          32|
    |slt5_fu_749_p2                         |   icmp   |      0|    0|   16|          32|          32|
    |slt6_fu_990_p2                         |   icmp   |      0|    0|   16|          32|          32|
    |slt7_fu_1241_p2                        |   icmp   |      0|    0|   16|          32|          32|
    |slt_fu_634_p2                          |   icmp   |      0|    0|   16|          32|          32|
    |tmp_22_fu_1072_p2                      |   icmp   |      0|    0|   16|          32|          32|
    |tmp_31_mid_fu_664_p2                   |   icmp   |      0|    0|   16|          32|           1|
    |tmp_44_fu_1350_p2                      |   icmp   |      0|    0|   16|          32|          32|
    |tmp_fu_540_p2                          |   icmp   |      0|    0|   16|          32|           1|
    |tmp_s_fu_546_p2                        |   icmp   |      0|    0|   16|          32|           1|
    |ap_block_pp0_stage0_flag00011001       |    or    |      0|    0|    2|           1|           1|
    |brmerge1_fu_1062_p2                    |    or    |      0|    0|    2|           1|           1|
    |brmerge1_mid1_fu_1258_p2               |    or    |      0|    0|    2|           1|           1|
    |brmerge1_mid4_fu_1177_p2               |    or    |      0|    0|    2|           1|           1|
    |brmerge1_mid_fu_1111_p2                |    or    |      0|    0|    2|           1|           1|
    |tmp9_fu_1056_p2                        |    or    |      0|    0|    2|           1|           1|
    |tmp9_mid1_fu_1252_p2                   |    or    |      0|    0|    2|           1|           1|
    |tmp9_mid2_fu_1172_p2                   |    or    |      0|    0|    2|           1|           1|
    |tmp9_mid_fu_658_p2                     |    or    |      0|    0|    2|           1|           1|
    |tmp_25_fu_962_p2                       |    or    |      0|    0|    2|           1|           1|
    |tmp_28_t_fu_779_p2                     |    or    |      0|    0|    3|           3|           2|
    |tmp_28_t_mid1_fu_832_p2                |    or    |      0|    0|    3|           3|           2|
    |tmp_30_t_fu_785_p2                     |    or    |      0|    0|    3|           3|           1|
    |tmp_30_t_mid1_fu_838_p2                |    or    |      0|    0|    3|           3|           1|
    |tmp_33_t_fu_791_p2                     |    or    |      0|    0|    3|           3|           2|
    |tmp_33_t_mid1_fu_844_p2                |    or    |      0|    0|    3|           3|           2|
    |tmp_7_fu_1430_p2                       |    or    |      0|    0|    2|           1|           1|
    |brmerge1_mid2_fu_1264_p3               |  select  |      0|    0|    2|           1|           1|
    |brmerge1_mid3_fu_1116_p3               |  select  |      0|    0|    2|           1|           1|
    |brmerge1_mid5_fu_1183_p3               |  select  |      0|    0|    2|           1|           1|
    |cond1_mid2_fu_869_p3                   |  select  |      0|    0|    2|           1|           1|
    |cond2_mid2_fu_882_p3                   |  select  |      0|    0|    2|           1|           1|
    |cond3_mid2_fu_895_p3                   |  select  |      0|    0|    2|           1|           1|
    |cond_mid2_fu_856_p3                    |  select  |      0|    0|    2|           1|           1|
    |d_mid_fu_929_p3                        |  select  |      0|    0|    4|           1|           1|
    |exitcond_flatten_mid_2_fu_950_p3       |  select  |      0|    0|    2|           1|           1|
    |grp_fu_458_p1                          |  select  |      0|    0|   32|           1|          32|
    |grp_fu_462_p1                          |  select  |      0|    0|   32|           1|          32|
    |i0_fu_600_p3                           |  select  |      0|    0|   32|           1|          32|
    |indvar_flatten_next2_fu_760_p3         |  select  |      0|    0|   96|           1|           1|
    |indvar_flatten_next_fu_1001_p3         |  select  |      0|    0|   64|           1|           1|
    |normBRAM_load_1_phi_fu_902_p3          |  select  |      0|    0|   32|           1|          32|
    |normBRAM_load_phi_fu_1365_p3           |  select  |      0|    0|   32|           1|          32|
    |o_cc_t_mid2_v_fu_737_p3                |  select  |      0|    0|    2|           1|           2|
    |output_element_2_fu_1442_p3            |  select  |      0|    0|   32|           1|          32|
    |output_element_3_fu_1450_p3            |  select  |      0|    0|   32|           1|          32|
    |output_element_fu_1377_p3              |  select  |      0|    0|   32|           1|          32|
    |p_not9_mid2_fu_1154_p3                 |  select  |      0|    0|    2|           1|           1|
    |p_not9_mid3_fu_1094_p3                 |  select  |      0|    0|    2|           1|           1|
    |p_not_mid2_fu_1082_p3                  |  select  |      0|    0|    2|           1|           1|
    |tmp6_mid2_fu_936_p3                    |  select  |      0|    0|   32|           1|          32|
    |tmp7_mid2_fu_1143_p3                   |  select  |      0|    0|   32|           1|          32|
    |tmp7_mid3_fu_1089_p3                   |  select  |      0|    0|   32|           1|          32|
    |tmp8_mid221_v_fu_1165_p3               |  select  |      0|    0|   32|           1|          32|
    |tmp8_mid270_v_fu_1104_p3               |  select  |      0|    0|   32|           1|          32|
    |tmp8_mid2_v_fu_1233_p3                 |  select  |      0|    0|   32|           1|          32|
    |tmp_25_mid2_fu_971_p3                  |  select  |      0|    0|    4|           1|           4|
    |tmp_29_mid2_fu_1214_p3                 |  select  |      0|    0|    3|           1|           3|
    |tmp_31_mid1_fu_1123_p3                 |  select  |      0|    0|    2|           1|           1|
    |tmp_31_mid2_fu_1190_p3                 |  select  |      0|    0|    2|           1|           1|
    |x_mid2_fu_1202_p3                      |  select  |      0|    0|    3|           1|           3|
    |x_mid_fu_1136_p3                       |  select  |      0|    0|    3|           1|           1|
    |y_mid_fu_1129_p3                       |  select  |      0|    0|    3|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|    0|    2|           1|           2|
    |rev1_fu_652_p2                         |    xor   |      0|    0|    2|           1|           2|
    |rev2_fu_1021_p2                        |    xor   |      0|    0|    2|           1|           2|
    |rev3_fu_1026_p2                        |    xor   |      0|    0|    2|           1|           2|
    |rev4_fu_1050_p2                        |    xor   |      0|    0|    2|           1|           2|
    |rev5_fu_1077_p2                        |    xor   |      0|    0|    2|           1|           2|
    |rev6_fu_1149_p2                        |    xor   |      0|    0|    2|           1|           2|
    |rev7_fu_1246_p2                        |    xor   |      0|    0|    2|           1|           2|
    |rev_fu_640_p2                          |    xor   |      0|    0|    2|           1|           2|
    +---------------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                                  |          |      0| 2761| 2374|        1797|        2048|
    +---------------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  55|         11|    1|         11|
    |ap_enable_reg_pp0_iter150                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9                          |   9|          2|    1|          2|
    |ap_phi_precharge_reg_pp0_iter120_tmp_41_reg_448  |   9|          2|   32|         64|
    |ap_phi_precharge_reg_pp0_iter143_tmp_41_reg_448  |   9|          2|   32|         64|
    |ap_sig_ioackin_m_axi_mem_AWREADY                 |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_mem_WREADY                  |   9|          2|    1|          2|
    |d_phi_fu_408_p4                                  |   9|          2|    4|          8|
    |d_reg_404                                        |   9|          2|    4|          8|
    |indvar_flatten2_reg_371                          |   9|          2|   97|        194|
    |indvar_flatten3_reg_393                          |   9|          2|   96|        192|
    |indvar_flatten_reg_415                           |   9|          2|   64|        128|
    |mem_blk_n_AW                                     |   9|          2|    1|          2|
    |mem_blk_n_B                                      |   9|          2|    1|          2|
    |mem_blk_n_W                                      |   9|          2|    1|          2|
    |o_cc_phi_fu_386_p4                               |   9|          2|    2|          4|
    |o_cc_reg_382                                     |   9|          2|    2|          4|
    |x_reg_437                                        |   9|          2|    3|          6|
    |y_phi_fu_430_p4                                  |   9|          2|    3|          6|
    |y_reg_426                                        |   9|          2|    3|          6|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 226|         49|  350|        709|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+-----+-----+-----------+
    |                       Name                      | FF | LUT | Bits| Const Bits|
    +-------------------------------------------------+----+-----+-----+-----------+
    |ap_CS_fsm                                        |  10|    0|   10|          0|
    |ap_enable_reg_pp0_iter0                          |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter10                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter100                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter101                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter102                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter103                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter104                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter105                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter106                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter107                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter108                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter109                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter11                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter110                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter111                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter112                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter113                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter114                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter115                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter116                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter117                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter118                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter119                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter12                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter120                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter121                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter122                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter123                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter124                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter125                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter126                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter127                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter128                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter129                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter13                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter130                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter131                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter132                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter133                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter134                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter135                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter136                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter137                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter138                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter139                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter14                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter140                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter141                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter142                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter143                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter144                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter145                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter146                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter147                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter148                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter149                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter15                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter150                        |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter16                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter17                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter18                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter19                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter20                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter21                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter22                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter23                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter24                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter25                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter26                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter27                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter28                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter29                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter3                          |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter30                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter31                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter32                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter33                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter34                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter35                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter36                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter37                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter38                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter39                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter4                          |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter40                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter41                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter42                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter43                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter44                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter45                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter46                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter47                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter48                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter49                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter5                          |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter50                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter51                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter52                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter53                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter54                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter55                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter56                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter57                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter58                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter59                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter6                          |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter60                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter61                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter62                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter63                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter64                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter65                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter66                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter67                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter68                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter69                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter7                          |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter70                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter71                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter72                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter73                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter74                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter75                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter76                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter77                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter78                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter79                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter8                          |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter80                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter81                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter82                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter83                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter84                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter85                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter86                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter87                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter88                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter89                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter9                          |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter90                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter91                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter92                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter93                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter94                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter95                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter96                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter97                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter98                         |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter99                         |   1|    0|    1|          0|
    |ap_phi_precharge_reg_pp0_iter120_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter121_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter122_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter123_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter124_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter125_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter126_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter127_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter128_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter129_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter130_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter131_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter132_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter133_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter134_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter135_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter136_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter137_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter138_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter139_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter140_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter141_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter142_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter143_tmp_41_reg_448  |  32|    0|   32|          0|
    |ap_reg_ioackin_m_axi_mem_AWREADY                 |   1|    0|    1|          0|
    |ap_reg_ioackin_m_axi_mem_WREADY                  |   1|    0|    1|          0|
    |bound4_reg_1621                                  |  96|    0|   96|          0|
    |bound_reg_1483                                   |  64|    0|   64|          0|
    |brmerge1_mid2_reg_1853                           |   1|    0|    1|          0|
    |cond2_mid2_reg_1734                              |   1|    0|    1|          0|
    |cond3_mid2_reg_1739                              |   1|    0|    1|          0|
    |cond_mid2_reg_1729                               |   1|    0|    1|          0|
    |d_reg_404                                        |   4|    0|    4|          0|
    |exitcond_flatten3_reg_1672                       |   1|    0|    1|          0|
    |exitcond_flatten_mid_2_reg_1781                  |   1|    0|    1|          0|
    |exitcond_flatten_mid_reg_1652                    |   1|    0|    1|          0|
    |exitcond_flatten_reg_1681                        |   1|    0|    1|          0|
    |indvar_flatten2_reg_371                          |  97|    0|   97|          0|
    |indvar_flatten3_reg_393                          |  96|    0|   96|          0|
    |indvar_flatten_reg_415                           |  64|    0|   64|          0|
    |normBRAM_0_addr_reg_1596                         |   3|    0|    3|          0|
    |normBRAM_1_addr_reg_1586                         |   3|    0|    3|          0|
    |normBRAM_2_addr_reg_1576                         |   3|    0|    3|          0|
    |normBRAM_3_addr_reg_1606                         |   3|    0|    3|          0|
    |normBRAM_4_addr_reg_1601                         |   3|    0|    3|          0|
    |normBRAM_5_addr_reg_1591                         |   3|    0|    3|          0|
    |normBRAM_6_addr_reg_1581                         |   3|    0|    3|          0|
    |normBRAM_7_addr_reg_1611                         |   3|    0|    3|          0|
    |normBRAM_load_1_phi_reg_1744                     |  32|    0|   32|          0|
    |normBRAM_load_phi_reg_1886                       |  32|    0|   32|          0|
    |o_cc_reg_382                                     |   2|    0|    2|          0|
    |o_cc_t_mid2_v_reg_1709                           |   2|    0|    2|          0|
    |output_element_3_reg_1952                        |  32|    0|   32|          0|
    |output_element_reg_1911                          |  32|    0|   32|          0|
    |ratio_reg_1927                                   |  32|    0|   32|          0|
    |rev1_reg_1636                                    |   1|    0|    1|          0|
    |rev_reg_1631                                     |   1|    0|    1|          0|
    |slt2_reg_1667                                    |   1|    0|    1|          0|
    |slt3_reg_1771                                    |   1|    0|    1|          0|
    |slt5_reg_1719                                    |   1|    0|    1|          0|
    |slt6_reg_1808                                    |   1|    0|    1|          0|
    |tmp10_reg_1616                                   |  32|    0|   32|          0|
    |tmp4_mid1_reg_1803                               |  32|    0|   32|          0|
    |tmp4_mid_reg_1776                                |  32|    0|   32|          0|
    |tmp4_reg_1766                                    |  32|    0|   32|          0|
    |tmp5_mid1_reg_1699                               |  32|    0|   32|          0|
    |tmp5_reg_1657                                    |  32|    0|   32|          0|
    |tmp6_mid1_reg_1760                               |  32|    0|   32|          0|
    |tmp6_reg_1754                                    |  32|    0|   32|          0|
    |tmp7_mid1_reg_1830                               |  32|    0|   32|          0|
    |tmp7_mid_reg_1824                                |  32|    0|   32|          0|
    |tmp7_reg_1818                                    |  32|    0|   32|          0|
    |tmp8_mid2_reg_1867                               |  32|    0|   32|          0|
    |tmp8_mid2_v_reg_1848                             |  32|    0|   32|          0|
    |tmp9_mid_reg_1641                                |   1|    0|    1|          0|
    |tmp_14_reg_1626                                  |  96|    0|   97|          1|
    |tmp_19_reg_1662                                  |   1|    0|    1|          0|
    |tmp_23_reg_1704                                  |   1|    0|    1|          0|
    |tmp_24_reg_1714                                  |   1|    0|    1|          0|
    |tmp_25_mid2_reg_1796                             |   4|    0|    4|          0|
    |tmp_25_reg_1790                                  |   1|    0|    1|          0|
    |tmp_29_mid2_reg_1842                             |   3|    0|    3|          0|
    |tmp_31_mid_reg_1646                              |   1|    0|    1|          0|
    |tmp_33_reg_1872                                  |   9|    0|    9|          0|
    |tmp_34_reg_1891                                  |  64|    0|   64|          0|
    |tmp_35_reg_1749                                  |  64|    0|   64|          0|
    |tmp_36_reg_1862                                  |  64|    0|   64|          0|
    |tmp_37_reg_1896                                  |  64|    0|   64|          0|
    |tmp_38_reg_1922                                  |  64|    0|   64|          0|
    |tmp_39_reg_1932                                  |  32|    0|   32|          0|
    |tmp_40_reg_1937                                  |  32|    0|   32|          0|
    |tmp_41_reg_448                                   |  32|    0|   32|          0|
    |tmp_44_reg_1877                                  |   1|    0|    1|          0|
    |tmp_45_reg_1881                                  |  32|    0|   32|          0|
    |tmp_6_reg_1570                                   |  32|    0|   32|          0|
    |tmp_reg_1561                                     |   1|    0|    1|          0|
    |tmp_s_reg_1565                                   |   1|    0|    1|          0|
    |x_mid2_reg_1836                                  |   3|    0|    3|          0|
    |x_reg_437                                        |   3|    0|    3|          0|
    |y_reg_426                                        |   3|    0|    3|          0|
    |brmerge1_mid2_reg_1853                           |  64|  128|    1|          0|
    |cond2_mid2_reg_1734                              |  64|  128|    1|          0|
    |cond3_mid2_reg_1739                              |  64|  128|    1|          0|
    |cond_mid2_reg_1729                               |  64|   64|    1|          0|
    |exitcond_flatten3_reg_1672                       |  64|  128|    1|          0|
    |exitcond_flatten_mid_2_reg_1781                  |  64|   32|    1|          0|
    |exitcond_flatten_reg_1681                        |  64|   32|    1|          0|
    |slt2_reg_1667                                    |  64|   32|    1|          0|
    |slt3_reg_1771                                    |  64|   32|    1|          0|
    |slt5_reg_1719                                    |  64|   32|    1|          0|
    |slt6_reg_1808                                    |  64|   32|    1|          0|
    |tmp_24_reg_1714                                  |  64|  128|    1|          0|
    |tmp_25_mid2_reg_1796                             |  64|   32|    4|          0|
    |tmp_25_reg_1790                                  |  64|   32|    1|          0|
    |tmp_29_mid2_reg_1842                             |  64|   32|    3|          0|
    |tmp_33_reg_1872                                  |  64|  128|    9|          0|
    |tmp_44_reg_1877                                  |  64|  128|    1|          0|
    |tmp_45_reg_1881                                  |  64|  128|   32|          0|
    |x_mid2_reg_1836                                  |  64|   32|    3|          0|
    +-------------------------------------------------+----+-----+-----+-----------+
    |Total                                            |3796| 1408| 2646|          1|
    +-------------------------------------------------+----+-----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   mem_write   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   mem_write   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   mem_write   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   mem_write   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   mem_write   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   mem_write   | return value |
|m_axi_mem_AWVALID      | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWREADY      |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWADDR       | out |   64|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWID         | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWLEN        | out |   32|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWSIZE       | out |    3|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWBURST      | out |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWLOCK       | out |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWCACHE      | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWPROT       | out |    3|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWQOS        | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWREGION     | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWUSER       | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WVALID       | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WREADY       |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WDATA        | out |   32|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WSTRB        | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WLAST        | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WID          | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WUSER        | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARVALID      | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARREADY      |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARADDR       | out |   64|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARID         | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARLEN        | out |   32|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARSIZE       | out |    3|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARBURST      | out |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARLOCK       | out |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARCACHE      | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARPROT       | out |    3|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARQOS        | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARREGION     | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARUSER       | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RVALID       |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RREADY       | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RDATA        |  in |   32|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RLAST        |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RID          |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RUSER        |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RRESP        |  in |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BVALID       |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BREADY       | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BRESP        |  in |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BID          |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BUSER        |  in |    1|    m_axi   |      mem      |    pointer   |
|output_offset          |  in |   30|   ap_none  | output_offset |    scalar    |
|outputBRAM_0_address0  | out |    8|  ap_memory |  outputBRAM_0 |     array    |
|outputBRAM_0_ce0       | out |    1|  ap_memory |  outputBRAM_0 |     array    |
|outputBRAM_0_q0        |  in |   32|  ap_memory |  outputBRAM_0 |     array    |
|outputBRAM_1_address0  | out |    8|  ap_memory |  outputBRAM_1 |     array    |
|outputBRAM_1_ce0       | out |    1|  ap_memory |  outputBRAM_1 |     array    |
|outputBRAM_1_q0        |  in |   32|  ap_memory |  outputBRAM_1 |     array    |
|normBRAM_0_address0    | out |    3|  ap_memory |   normBRAM_0  |     array    |
|normBRAM_0_ce0         | out |    1|  ap_memory |   normBRAM_0  |     array    |
|normBRAM_0_q0          |  in |   32|  ap_memory |   normBRAM_0  |     array    |
|normBRAM_1_address0    | out |    3|  ap_memory |   normBRAM_1  |     array    |
|normBRAM_1_ce0         | out |    1|  ap_memory |   normBRAM_1  |     array    |
|normBRAM_1_q0          |  in |   32|  ap_memory |   normBRAM_1  |     array    |
|normBRAM_2_address0    | out |    3|  ap_memory |   normBRAM_2  |     array    |
|normBRAM_2_ce0         | out |    1|  ap_memory |   normBRAM_2  |     array    |
|normBRAM_2_q0          |  in |   32|  ap_memory |   normBRAM_2  |     array    |
|normBRAM_3_address0    | out |    3|  ap_memory |   normBRAM_3  |     array    |
|normBRAM_3_ce0         | out |    1|  ap_memory |   normBRAM_3  |     array    |
|normBRAM_3_q0          |  in |   32|  ap_memory |   normBRAM_3  |     array    |
|normBRAM_4_address0    | out |    3|  ap_memory |   normBRAM_4  |     array    |
|normBRAM_4_ce0         | out |    1|  ap_memory |   normBRAM_4  |     array    |
|normBRAM_4_q0          |  in |   32|  ap_memory |   normBRAM_4  |     array    |
|normBRAM_5_address0    | out |    3|  ap_memory |   normBRAM_5  |     array    |
|normBRAM_5_ce0         | out |    1|  ap_memory |   normBRAM_5  |     array    |
|normBRAM_5_q0          |  in |   32|  ap_memory |   normBRAM_5  |     array    |
|normBRAM_6_address0    | out |    3|  ap_memory |   normBRAM_6  |     array    |
|normBRAM_6_ce0         | out |    1|  ap_memory |   normBRAM_6  |     array    |
|normBRAM_6_q0          |  in |   32|  ap_memory |   normBRAM_6  |     array    |
|normBRAM_7_address0    | out |    3|  ap_memory |   normBRAM_7  |     array    |
|normBRAM_7_ce0         | out |    1|  ap_memory |   normBRAM_7  |     array    |
|normBRAM_7_q0          |  in |   32|  ap_memory |   normBRAM_7  |     array    |
|oc                     |  in |   32|   ap_none  |       oc      |    scalar    |
|od                     |  in |   32|   ap_none  |       od      |    scalar    |
|oy                     |  in |   32|   ap_none  |       oy      |    scalar    |
|ox                     |  in |   32|   ap_none  |       ox      |    scalar    |
|bb                     |  in |   31|   ap_none  |       bb      |    scalar    |
|o_c                    |  in |   32|   ap_none  |      o_c      |    scalar    |
|o_d                    |  in |   32|   ap_none  |      o_d      |    scalar    |
|o_y                    |  in |   32|   ap_none  |      o_y      |    scalar    |
|o_x                    |  in |   32|   ap_none  |      o_x      |    scalar    |
|od_limit               |  in |   32|   ap_none  |    od_limit   |    scalar    |
|oy_limit               |  in |   32|   ap_none  |    oy_limit   |    scalar    |
|ox_limit               |  in |   32|   ap_none  |    ox_limit   |    scalar    |
|bnorm                  |  in |   32|   ap_none  |     bnorm     |    scalar    |
|relu                   |  in |   32|   ap_none  |      relu     |    scalar    |
+-----------------------+-----+-----+------------+---------------+--------------+

