////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : count_test.vf
// /___/   /\     Timestamp : 07/19/2018 17:20:32
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan6 -verilog /home/trurl/STM32_Devel/FPGA/CNC/step_driver_control/count_test.vf -w /home/trurl/STM32_Devel/FPGA/CNC/step_driver_control/count_test.sch
//Design Name: count_test
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 100 ps / 10 ps

module CB2CE_HXILINX_count_test(CEO, Q0, Q1, TC, C, CE, CLR);
   
   localparam TERMINAL_COUNT = 2'b11;
   
   output             CEO;
   output             Q0;
   output             Q1;
   output             TC;

   input 	      C;	
   input 	      CE;	
   input 	      CLR;	
   
   reg                Q0;
   reg                Q1;
   
   always @(posedge C or posedge CLR)
     begin
	if (CLR)
	  {Q1, Q0} <= 2'b00;
	else if (CE)
	  {Q1,Q0} <= {Q1,Q0} + 1;
     end
   
   assign CEO = TC & CE;
   assign TC = ({Q1,Q0} == TERMINAL_COUNT);
   
endmodule
`timescale 1ns / 1ps

module count_test(CE, 
                  CLK, 
                  CLR, 
                  CEO, 
                  O_0, 
                  O_1, 
                  O_2, 
                  O_3, 
                  TC);

    input CE;
    input CLK;
    input CLR;
   output CEO;
   output O_0;
   output O_1;
   output O_2;
   output O_3;
   output TC;
   
   wire CEO_DUMMY;
   
   assign CEO = CEO_DUMMY;
   (* HU_SET = "XLXI_1_0" *) 
   CB2CE_HXILINX_count_test  XLXI_1 (.C(CLK), 
                                    .CE(CEO_DUMMY), 
                                    .CLR(CLR), 
                                    .CEO(), 
                                    .Q0(O_2), 
                                    .Q1(O_3), 
                                    .TC());
   (* HU_SET = "XLXI_2_1" *) 
   CB2CE_HXILINX_count_test  XLXI_2 (.C(CLK), 
                                    .CE(CE), 
                                    .CLR(CLR), 
                                    .CEO(CEO_DUMMY), 
                                    .Q0(O_0), 
                                    .Q1(O_1), 
                                    .TC(TC));
endmodule
