// Seed: 122974287
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input uwire id_2,
    output supply0 id_3
);
  assign id_0 = 1'b0;
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    input uwire id_2,
    input wor id_3,
    output wor id_4,
    output uwire id_5,
    output uwire id_6,
    input wire id_7,
    input wor id_8,
    input supply0 id_9,
    output supply1 id_10
);
  always id_6 = id_8;
  wand id_12 = 1;
  supply1 id_13;
  uwire id_14 = 1;
  module_0(
      id_6, id_8, id_3, id_4
  );
  assign id_13 = id_12;
  assign id_1  = 1;
endmodule
