ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB245:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <stdio.h>
  25:Core/Src/main.c **** #include "stm32f4xx.h"
  26:Core/Src/main.c **** #include "stm32f4xx_hal.h"
  27:Core/Src/main.c **** #include "lcd_stm32f4.h"
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** #include <string.h>
  30:Core/Src/main.c **** #include <stdlib.h>
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  34:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  35:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  36:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim2_ch1;
  37:Core/Src/main.c **** UART_HandleTypeDef huart1;
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** // TODO: Equation to calculate TIM2_Ticks
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PV */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  45:Core/Src/main.c **** void SystemClock_Config(void);
  46:Core/Src/main.c **** static void MX_GPIO_Init(void);
  47:Core/Src/main.c **** static void MX_DMA_Init(void);
  48:Core/Src/main.c **** static void UART1_Init(void);
  49:Core/Src/main.c **** void ADC1_Init(void);
  50:Core/Src/main.c **** void ADC1_Start(uint8_t channel);
  51:Core/Src/main.c **** void ADC_IRQHandler(void);
  52:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart);
  53:Core/Src/main.c **** void handle(char* Msg);
  54:Core/Src/main.c **** int parseLIValue(const char *msg);
  55:Core/Src/main.c **** int parseWRCommand(const char *msg, char *line1, char *line2, int maxLen);
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** volatile uint16_t pot0_value = 0;
  58:Core/Src/main.c **** volatile uint16_t pot1_value = 0;
  59:Core/Src/main.c **** volatile uint16_t old_pot0_value = 0;
  60:Core/Src/main.c **** volatile uint16_t old_pot1_value = 0;
  61:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** #define RX_BUFFER_SIZE 50
  64:Core/Src/main.c **** #define RX_SIZE 50
  65:Core/Src/main.c **** uint8_t rxBuffer[RX_BUFFER_SIZE];
  66:Core/Src/main.c **** uint8_t rxIndex = 0;
  67:Core/Src/main.c **** uint8_t rxByte;             // Temporary single-byte storage
  68:Core/Src/main.c **** volatile uint8_t stringReady = 0;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END PFP */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  73:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* USER CODE END 0 */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /**
  78:Core/Src/main.c ****   * @brief  The application entry point.
  79:Core/Src/main.c ****   * @retval int
  80:Core/Src/main.c ****   */
  81:Core/Src/main.c **** int main(void)
  82:Core/Src/main.c **** {
  83:Core/Src/main.c ****   HAL_Init();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   SystemClock_Config();
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   MX_GPIO_Init();
  88:Core/Src/main.c ****   MX_DMA_Init();
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 3


  89:Core/Src/main.c ****   UART1_Init();
  90:Core/Src/main.c ****   ADC1_Init();
  91:Core/Src/main.c ****   ADC1_Start( 5);
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart1, &rxByte, 1);
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   init_LCD();
  96:Core/Src/main.c ****   lcd_command(CLEAR);
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   char buf[10];
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   while (1)
 102:Core/Src/main.c ****   {
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****     //Checks For pots rotations
 105:Core/Src/main.c ****     if ( abs(pot0_value - old_pot0_value) > 205){
 106:Core/Src/main.c ****         old_pot0_value = pot0_value;
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****         sprintf(buf, "POT0 %4u\r\n", pot0_value);
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****         HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 111:Core/Src/main.c ****     }
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****     if ( abs(pot1_value - old_pot1_value) > 205){
 114:Core/Src/main.c ****         old_pot1_value = pot1_value;
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****         sprintf(buf, "POT1 %4u\r\n",pot1_value);
 117:Core/Src/main.c ****         HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 118:Core/Src/main.c ****     }
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****     if (stringReady)
 121:Core/Src/main.c ****         {
 122:Core/Src/main.c ****             stringReady = 0;
 123:Core/Src/main.c ****             char * Recieved =  (char*)rxBuffer;
 124:Core/Src/main.c ****             handle(Recieved);
 125:Core/Src/main.c ****             memset(rxBuffer, 0, RX_BUFFER_SIZE);
 126:Core/Src/main.c ****         }
 127:Core/Src/main.c **** 
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   }
 130:Core/Src/main.c **** 
 131:Core/Src/main.c **** }
 132:Core/Src/main.c **** 
 133:Core/Src/main.c **** /**
 134:Core/Src/main.c ****   * @brief System Clock Configuration
 135:Core/Src/main.c ****   * @retval None
 136:Core/Src/main.c ****   */
 137:Core/Src/main.c **** void SystemClock_Config(void)
 138:Core/Src/main.c **** {
 139:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 140:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 143:Core/Src/main.c ****   */
 144:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 145:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 148:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 149:Core/Src/main.c ****   */
 150:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 154:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 155:Core/Src/main.c ****   {
 156:Core/Src/main.c ****     Error_Handler();
 157:Core/Src/main.c ****   }
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 160:Core/Src/main.c ****   */
 161:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 162:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 163:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 164:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c ****     Error_Handler();
 171:Core/Src/main.c ****   }
 172:Core/Src/main.c **** }
 173:Core/Src/main.c **** 
 174:Core/Src/main.c **** 
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** /**
 177:Core/Src/main.c ****   * Enable DMA controller clock
 178:Core/Src/main.c ****   */
 179:Core/Src/main.c **** static void MX_DMA_Init(void)
 180:Core/Src/main.c **** {
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* DMA controller clock enable */
 183:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /* DMA interrupt init */
 186:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 187:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 188:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** }
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** /**
 193:Core/Src/main.c ****   * @brief GPIO Initialization Function
 194:Core/Src/main.c ****   * @param None
 195:Core/Src/main.c ****   * @retval None
 196:Core/Src/main.c ****   */
 197:Core/Src/main.c **** static void MX_GPIO_Init(void)
 198:Core/Src/main.c **** {
  28              		.loc 1 198 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 5


  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 36
  35              		.cfi_offset 4, -36
  36              		.cfi_offset 5, -32
  37              		.cfi_offset 6, -28
  38              		.cfi_offset 7, -24
  39              		.cfi_offset 8, -20
  40              		.cfi_offset 9, -16
  41              		.cfi_offset 10, -12
  42              		.cfi_offset 11, -8
  43              		.cfi_offset 14, -4
  44 0004 89B0     		sub	sp, sp, #36
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 72
 199:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  47              		.loc 1 199 3 view .LVU1
  48              		.loc 1 199 20 is_stmt 0 view .LVU2
  49 0006 0024     		movs	r4, #0
  50 0008 0394     		str	r4, [sp, #12]
  51 000a 0494     		str	r4, [sp, #16]
  52 000c 0594     		str	r4, [sp, #20]
  53 000e 0694     		str	r4, [sp, #24]
  54 0010 0794     		str	r4, [sp, #28]
 200:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 205:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  55              		.loc 1 205 3 is_stmt 1 view .LVU3
  56              	.LBB6:
  57              		.loc 1 205 3 view .LVU4
  58 0012 0094     		str	r4, [sp]
  59              		.loc 1 205 3 view .LVU5
  60 0014 4A4B     		ldr	r3, .L3
  61 0016 1A6B     		ldr	r2, [r3, #48]
  62 0018 42F08002 		orr	r2, r2, #128
  63 001c 1A63     		str	r2, [r3, #48]
  64              		.loc 1 205 3 view .LVU6
  65 001e 1A6B     		ldr	r2, [r3, #48]
  66 0020 02F08002 		and	r2, r2, #128
  67 0024 0092     		str	r2, [sp]
  68              		.loc 1 205 3 view .LVU7
  69 0026 009A     		ldr	r2, [sp]
  70              	.LBE6:
  71              		.loc 1 205 3 view .LVU8
 206:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  72              		.loc 1 206 3 view .LVU9
  73              	.LBB7:
  74              		.loc 1 206 3 view .LVU10
  75 0028 0194     		str	r4, [sp, #4]
  76              		.loc 1 206 3 view .LVU11
  77 002a 1A6B     		ldr	r2, [r3, #48]
  78 002c 42F00102 		orr	r2, r2, #1
  79 0030 1A63     		str	r2, [r3, #48]
  80              		.loc 1 206 3 view .LVU12
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 6


  81 0032 1A6B     		ldr	r2, [r3, #48]
  82 0034 02F00102 		and	r2, r2, #1
  83 0038 0192     		str	r2, [sp, #4]
  84              		.loc 1 206 3 view .LVU13
  85 003a 019A     		ldr	r2, [sp, #4]
  86              	.LBE7:
  87              		.loc 1 206 3 view .LVU14
 207:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  88              		.loc 1 207 3 view .LVU15
  89              	.LBB8:
  90              		.loc 1 207 3 view .LVU16
  91 003c 0294     		str	r4, [sp, #8]
  92              		.loc 1 207 3 view .LVU17
  93 003e 1A6B     		ldr	r2, [r3, #48]
  94 0040 42F00202 		orr	r2, r2, #2
  95 0044 1A63     		str	r2, [r3, #48]
  96              		.loc 1 207 3 view .LVU18
  97 0046 1B6B     		ldr	r3, [r3, #48]
  98 0048 03F00203 		and	r3, r3, #2
  99 004c 0293     		str	r3, [sp, #8]
 100              		.loc 1 207 3 view .LVU19
 101 004e 029B     		ldr	r3, [sp, #8]
 102              	.LBE8:
 103              		.loc 1 207 3 view .LVU20
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   // -------------------------------
 210:Core/Src/main.c ****   // LCD pins configuration
 211:Core/Src/main.c ****   // -------------------------------
 212:Core/Src/main.c ****   // Configure PC14 (RS) and PC15 (E) as output push-pull
 213:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 104              		.loc 1 213 3 view .LVU21
 105              		.loc 1 213 23 is_stmt 0 view .LVU22
 106 0050 4FF4404B 		mov	fp, #49152
 107 0054 CDF80CB0 		str	fp, [sp, #12]
 214:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 108              		.loc 1 214 3 is_stmt 1 view .LVU23
 109              		.loc 1 214 24 is_stmt 0 view .LVU24
 110 0058 0126     		movs	r6, #1
 111 005a 0496     		str	r6, [sp, #16]
 215:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 112              		.loc 1 215 3 is_stmt 1 view .LVU25
 216:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 113              		.loc 1 216 3 view .LVU26
 217:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 114              		.loc 1 217 3 view .LVU27
 115 005c DFF8ECA0 		ldr	r10, .L3+12
 116 0060 03A9     		add	r1, sp, #12
 117 0062 5046     		mov	r0, r10
 118 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 119              	.LVL0:
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   // Configure PB8 (D4) and PB9 (D5) as output push-pull
 220:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 120              		.loc 1 220 3 view .LVU28
 121              		.loc 1 220 23 is_stmt 0 view .LVU29
 122 0068 4FF44079 		mov	r9, #768
 123 006c CDF80C90 		str	r9, [sp, #12]
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 7


 221:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 124              		.loc 1 221 3 is_stmt 1 view .LVU30
 125 0070 344F     		ldr	r7, .L3+4
 126 0072 03A9     		add	r1, sp, #12
 127 0074 3846     		mov	r0, r7
 128 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 129              	.LVL1:
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   // Configure PA12 (D6) and PA15 (D7) as output push-pull
 224:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_15;
 130              		.loc 1 224 3 view .LVU31
 131              		.loc 1 224 23 is_stmt 0 view .LVU32
 132 007a 4FF41048 		mov	r8, #36864
 133 007e CDF80C80 		str	r8, [sp, #12]
 225:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 134              		.loc 1 225 3 is_stmt 1 view .LVU33
 135 0082 314D     		ldr	r5, .L3+8
 136 0084 03A9     		add	r1, sp, #12
 137 0086 2846     		mov	r0, r5
 138 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 139              	.LVL2:
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   // Set all LCD pins LOW initially
 228:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14 | GPIO_PIN_15, GPIO_PIN_RESET);
 140              		.loc 1 228 3 view .LVU34
 141 008c 2246     		mov	r2, r4
 142 008e 5946     		mov	r1, fp
 143 0090 5046     		mov	r0, r10
 144 0092 FFF7FEFF 		bl	HAL_GPIO_WritePin
 145              	.LVL3:
 229:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8 | GPIO_PIN_9, GPIO_PIN_RESET);
 146              		.loc 1 229 3 view .LVU35
 147 0096 2246     		mov	r2, r4
 148 0098 4946     		mov	r1, r9
 149 009a 3846     		mov	r0, r7
 150 009c FFF7FEFF 		bl	HAL_GPIO_WritePin
 151              	.LVL4:
 230:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12 | GPIO_PIN_15, GPIO_PIN_RESET);
 152              		.loc 1 230 3 view .LVU36
 153 00a0 2246     		mov	r2, r4
 154 00a2 4146     		mov	r1, r8
 155 00a4 2846     		mov	r0, r5
 156 00a6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 157              	.LVL5:
 231:Core/Src/main.c **** 
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   // -------------------------------
 234:Core/Src/main.c ****   // Button0 configuration (PA0)
 235:Core/Src/main.c ****   // -------------------------------
 236:Core/Src/main.c ****   GPIO_InitStruct.Pin = Button0_Pin;
 158              		.loc 1 236 3 view .LVU37
 159              		.loc 1 236 23 is_stmt 0 view .LVU38
 160 00aa 0396     		str	r6, [sp, #12]
 237:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; // Interrupt on rising edge
 161              		.loc 1 237 3 is_stmt 1 view .LVU39
 162              		.loc 1 237 24 is_stmt 0 view .LVU40
 163 00ac 4FF48813 		mov	r3, #1114112
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 8


 164 00b0 0493     		str	r3, [sp, #16]
 238:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;         // Use pull-up resistor
 165              		.loc 1 238 3 is_stmt 1 view .LVU41
 166              		.loc 1 238 24 is_stmt 0 view .LVU42
 167 00b2 0596     		str	r6, [sp, #20]
 239:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 168              		.loc 1 239 3 is_stmt 1 view .LVU43
 169 00b4 03A9     		add	r1, sp, #12
 170 00b6 2846     		mov	r0, r5
 171 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 172              	.LVL6:
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   // Enable and set EXTI line 0 interrupt priority
 242:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 2, 0);
 173              		.loc 1 242 3 view .LVU44
 174 00bc 2246     		mov	r2, r4
 175 00be 0221     		movs	r1, #2
 176 00c0 0620     		movs	r0, #6
 177 00c2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 178              	.LVL7:
 243:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 179              		.loc 1 243 3 view .LVU45
 180 00c6 0620     		movs	r0, #6
 181 00c8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 182              	.LVL8:
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   // Configure PC0, PC1, PC2, PC3 as inputs with interrupts
 246:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3;
 183              		.loc 1 246 3 view .LVU46
 184              		.loc 1 246 23 is_stmt 0 view .LVU47
 185 00cc 0F23     		movs	r3, #15
 186 00ce 0393     		str	r3, [sp, #12]
 247:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;  // Interrupt on falling edge (button press)
 187              		.loc 1 247 3 is_stmt 1 view .LVU48
 188              		.loc 1 247 24 is_stmt 0 view .LVU49
 189 00d0 4FF40413 		mov	r3, #2162688
 190 00d4 0493     		str	r3, [sp, #16]
 248:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;            // Enable internal pull-up resistor
 191              		.loc 1 248 3 is_stmt 1 view .LVU50
 192              		.loc 1 248 24 is_stmt 0 view .LVU51
 193 00d6 0596     		str	r6, [sp, #20]
 249:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 194              		.loc 1 249 3 is_stmt 1 view .LVU52
 195              		.loc 1 249 25 is_stmt 0 view .LVU53
 196 00d8 0694     		str	r4, [sp, #24]
 250:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 197              		.loc 1 250 3 is_stmt 1 view .LVU54
 198 00da 03A9     		add	r1, sp, #12
 199 00dc 2846     		mov	r0, r5
 200 00de FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL9:
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   // Enable and set EXTI line interrupts
 253:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 2, 0);  // SW0 on PC0
 202              		.loc 1 253 3 view .LVU55
 203 00e2 2246     		mov	r2, r4
 204 00e4 0221     		movs	r1, #2
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 9


 205 00e6 0620     		movs	r0, #6
 206 00e8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 207              	.LVL10:
 254:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 208              		.loc 1 254 3 view .LVU56
 209 00ec 0620     		movs	r0, #6
 210 00ee FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 211              	.LVL11:
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI1_IRQn, 2, 0);  // SW1 on PC1
 212              		.loc 1 256 3 view .LVU57
 213 00f2 2246     		mov	r2, r4
 214 00f4 0221     		movs	r1, #2
 215 00f6 0720     		movs	r0, #7
 216 00f8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 217              	.LVL12:
 257:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 218              		.loc 1 257 3 view .LVU58
 219 00fc 0720     		movs	r0, #7
 220 00fe FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 221              	.LVL13:
 258:Core/Src/main.c **** 
 259:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI2_IRQn, 2, 0);  // SW2 on PC2
 222              		.loc 1 259 3 view .LVU59
 223 0102 2246     		mov	r2, r4
 224 0104 0221     		movs	r1, #2
 225 0106 0820     		movs	r0, #8
 226 0108 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 227              	.LVL14:
 260:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 228              		.loc 1 260 3 view .LVU60
 229 010c 0820     		movs	r0, #8
 230 010e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 231              	.LVL15:
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);  // SW3 on PC3
 232              		.loc 1 262 3 view .LVU61
 233 0112 2246     		mov	r2, r4
 234 0114 0221     		movs	r1, #2
 235 0116 0920     		movs	r0, #9
 236 0118 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 237              	.LVL16:
 263:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 238              		.loc 1 263 3 view .LVU62
 239 011c 0920     		movs	r0, #9
 240 011e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 241              	.LVL17:
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****    // Set PA5 and PA6 as analog mode, no pull-up/down
 266:Core/Src/main.c ****   GPIOA->MODER |= (3U << (5 * 2)) | (3U << (6 * 2));
 242              		.loc 1 266 3 view .LVU63
 243              		.loc 1 266 8 is_stmt 0 view .LVU64
 244 0122 2B68     		ldr	r3, [r5]
 245              		.loc 1 266 16 view .LVU65
 246 0124 43F47053 		orr	r3, r3, #15360
 247 0128 2B60     		str	r3, [r5]
 267:Core/Src/main.c ****   GPIOA->PUPDR &= ~((3U << (5 * 2)) | (3U << (6 * 2)));
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 10


 248              		.loc 1 267 3 is_stmt 1 view .LVU66
 249              		.loc 1 267 8 is_stmt 0 view .LVU67
 250 012a EB68     		ldr	r3, [r5, #12]
 251              		.loc 1 267 16 view .LVU68
 252 012c 23F47053 		bic	r3, r3, #15360
 253 0130 EB60     		str	r3, [r5, #12]
 268:Core/Src/main.c **** 
 269:Core/Src/main.c ****   GPIOB->MODER = 0x5555;
 254              		.loc 1 269 3 is_stmt 1 view .LVU69
 255              		.loc 1 269 16 is_stmt 0 view .LVU70
 256 0132 45F25553 		movw	r3, #21845
 257 0136 3B60     		str	r3, [r7]
 270:Core/Src/main.c **** }
 258              		.loc 1 270 1 view .LVU71
 259 0138 09B0     		add	sp, sp, #36
 260              	.LCFI2:
 261              		.cfi_def_cfa_offset 36
 262              		@ sp needed
 263 013a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 264              	.L4:
 265 013e 00BF     		.align	2
 266              	.L3:
 267 0140 00380240 		.word	1073887232
 268 0144 00040240 		.word	1073873920
 269 0148 00000240 		.word	1073872896
 270 014c 00080240 		.word	1073874944
 271              		.cfi_endproc
 272              	.LFE245:
 274              		.section	.text.MX_DMA_Init,"ax",%progbits
 275              		.align	1
 276              		.syntax unified
 277              		.thumb
 278              		.thumb_func
 280              	MX_DMA_Init:
 281              	.LFB244:
 180:Core/Src/main.c **** 
 282              		.loc 1 180 1 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 8
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286 0000 00B5     		push	{lr}
 287              	.LCFI3:
 288              		.cfi_def_cfa_offset 4
 289              		.cfi_offset 14, -4
 290 0002 83B0     		sub	sp, sp, #12
 291              	.LCFI4:
 292              		.cfi_def_cfa_offset 16
 183:Core/Src/main.c **** 
 293              		.loc 1 183 3 view .LVU73
 294              	.LBB9:
 183:Core/Src/main.c **** 
 295              		.loc 1 183 3 view .LVU74
 296 0004 0021     		movs	r1, #0
 297 0006 0191     		str	r1, [sp, #4]
 183:Core/Src/main.c **** 
 298              		.loc 1 183 3 view .LVU75
 299 0008 094B     		ldr	r3, .L7
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 11


 300 000a 1A6B     		ldr	r2, [r3, #48]
 301 000c 42F40012 		orr	r2, r2, #2097152
 302 0010 1A63     		str	r2, [r3, #48]
 183:Core/Src/main.c **** 
 303              		.loc 1 183 3 view .LVU76
 304 0012 1B6B     		ldr	r3, [r3, #48]
 305 0014 03F40013 		and	r3, r3, #2097152
 306 0018 0193     		str	r3, [sp, #4]
 183:Core/Src/main.c **** 
 307              		.loc 1 183 3 view .LVU77
 308 001a 019B     		ldr	r3, [sp, #4]
 309              	.LBE9:
 183:Core/Src/main.c **** 
 310              		.loc 1 183 3 view .LVU78
 187:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 311              		.loc 1 187 3 view .LVU79
 312 001c 0A46     		mov	r2, r1
 313 001e 1020     		movs	r0, #16
 314 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 315              	.LVL18:
 188:Core/Src/main.c **** 
 316              		.loc 1 188 3 view .LVU80
 317 0024 1020     		movs	r0, #16
 318 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 319              	.LVL19:
 190:Core/Src/main.c **** 
 320              		.loc 1 190 1 is_stmt 0 view .LVU81
 321 002a 03B0     		add	sp, sp, #12
 322              	.LCFI5:
 323              		.cfi_def_cfa_offset 4
 324              		@ sp needed
 325 002c 5DF804FB 		ldr	pc, [sp], #4
 326              	.L8:
 327              		.align	2
 328              	.L7:
 329 0030 00380240 		.word	1073887232
 330              		.cfi_endproc
 331              	.LFE244:
 333              		.section	.text.EXTI0_IRQHandler,"ax",%progbits
 334              		.align	1
 335              		.global	EXTI0_IRQHandler
 336              		.syntax unified
 337              		.thumb
 338              		.thumb_func
 340              	EXTI0_IRQHandler:
 341              	.LFB246:
 271:Core/Src/main.c **** 
 272:Core/Src/main.c **** void EXTI0_IRQHandler(void)
 273:Core/Src/main.c **** {
 342              		.loc 1 273 1 is_stmt 1 view -0
 343              		.cfi_startproc
 344              		@ args = 0, pretend = 0, frame = 0
 345              		@ frame_needed = 0, uses_anonymous_args = 0
 346 0000 08B5     		push	{r3, lr}
 347              	.LCFI6:
 348              		.cfi_def_cfa_offset 8
 349              		.cfi_offset 3, -8
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 12


 350              		.cfi_offset 14, -4
 274:Core/Src/main.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 351              		.loc 1 274 5 view .LVU83
 352 0002 0120     		movs	r0, #1
 353 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 354              	.LVL20:
 275:Core/Src/main.c **** }
 355              		.loc 1 275 1 is_stmt 0 view .LVU84
 356 0008 08BD     		pop	{r3, pc}
 357              		.cfi_endproc
 358              	.LFE246:
 360              		.section	.text.EXTI1_IRQHandler,"ax",%progbits
 361              		.align	1
 362              		.global	EXTI1_IRQHandler
 363              		.syntax unified
 364              		.thumb
 365              		.thumb_func
 367              	EXTI1_IRQHandler:
 368              	.LFB247:
 276:Core/Src/main.c **** 
 277:Core/Src/main.c **** void EXTI1_IRQHandler(void)
 278:Core/Src/main.c **** {
 369              		.loc 1 278 1 is_stmt 1 view -0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 0
 372              		@ frame_needed = 0, uses_anonymous_args = 0
 373 0000 08B5     		push	{r3, lr}
 374              	.LCFI7:
 375              		.cfi_def_cfa_offset 8
 376              		.cfi_offset 3, -8
 377              		.cfi_offset 14, -4
 279:Core/Src/main.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 378              		.loc 1 279 5 view .LVU86
 379 0002 0220     		movs	r0, #2
 380 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 381              	.LVL21:
 280:Core/Src/main.c **** }
 382              		.loc 1 280 1 is_stmt 0 view .LVU87
 383 0008 08BD     		pop	{r3, pc}
 384              		.cfi_endproc
 385              	.LFE247:
 387              		.section	.text.EXTI2_IRQHandler,"ax",%progbits
 388              		.align	1
 389              		.global	EXTI2_IRQHandler
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 394              	EXTI2_IRQHandler:
 395              	.LFB248:
 281:Core/Src/main.c **** 
 282:Core/Src/main.c **** void EXTI2_IRQHandler(void)
 283:Core/Src/main.c **** {
 396              		.loc 1 283 1 is_stmt 1 view -0
 397              		.cfi_startproc
 398              		@ args = 0, pretend = 0, frame = 0
 399              		@ frame_needed = 0, uses_anonymous_args = 0
 400 0000 08B5     		push	{r3, lr}
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 13


 401              	.LCFI8:
 402              		.cfi_def_cfa_offset 8
 403              		.cfi_offset 3, -8
 404              		.cfi_offset 14, -4
 284:Core/Src/main.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 405              		.loc 1 284 5 view .LVU89
 406 0002 0420     		movs	r0, #4
 407 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 408              	.LVL22:
 285:Core/Src/main.c **** }
 409              		.loc 1 285 1 is_stmt 0 view .LVU90
 410 0008 08BD     		pop	{r3, pc}
 411              		.cfi_endproc
 412              	.LFE248:
 414              		.section	.text.EXTI3_IRQHandler,"ax",%progbits
 415              		.align	1
 416              		.global	EXTI3_IRQHandler
 417              		.syntax unified
 418              		.thumb
 419              		.thumb_func
 421              	EXTI3_IRQHandler:
 422              	.LFB249:
 286:Core/Src/main.c **** 
 287:Core/Src/main.c **** void EXTI3_IRQHandler(void)
 288:Core/Src/main.c **** {
 423              		.loc 1 288 1 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 0
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 427 0000 08B5     		push	{r3, lr}
 428              	.LCFI9:
 429              		.cfi_def_cfa_offset 8
 430              		.cfi_offset 3, -8
 431              		.cfi_offset 14, -4
 289:Core/Src/main.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 432              		.loc 1 289 5 view .LVU92
 433 0002 0820     		movs	r0, #8
 434 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 435              	.LVL23:
 290:Core/Src/main.c **** }
 436              		.loc 1 290 1 is_stmt 0 view .LVU93
 437 0008 08BD     		pop	{r3, pc}
 438              		.cfi_endproc
 439              	.LFE249:
 441              		.section	.rodata.HAL_GPIO_EXTI_Callback.str1.4,"aMS",%progbits,1
 442              		.align	2
 443              	.LC0:
 444 0000 42544E30 		.ascii	"BTN0\015\012\000"
 444      0D0A00
 445 0007 00       		.align	2
 446              	.LC1:
 447 0008 42544E31 		.ascii	"BTN1\015\012\000"
 447      0D0A00
 448 000f 00       		.align	2
 449              	.LC2:
 450 0010 42544E32 		.ascii	"BTN2\015\012\000"
 450      0D0A00
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 14


 451 0017 00       		.align	2
 452              	.LC3:
 453 0018 42544E33 		.ascii	"BTN3\015\012\000"
 453      0D0A00
 454              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 455              		.align	1
 456              		.global	HAL_GPIO_EXTI_Callback
 457              		.syntax unified
 458              		.thumb
 459              		.thumb_func
 461              	HAL_GPIO_EXTI_Callback:
 462              	.LVL24:
 463              	.LFB250:
 291:Core/Src/main.c **** 
 292:Core/Src/main.c **** uint32_t lastInterruptTime[4] = {0};
 293:Core/Src/main.c **** #define DEBOUNCE_DELAY 300  // 200ms debounce
 294:Core/Src/main.c **** 
 295:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 296:Core/Src/main.c **** {
 464              		.loc 1 296 1 is_stmt 1 view -0
 465              		.cfi_startproc
 466              		@ args = 0, pretend = 0, frame = 8
 467              		@ frame_needed = 0, uses_anonymous_args = 0
 468              		.loc 1 296 1 is_stmt 0 view .LVU95
 469 0000 10B5     		push	{r4, lr}
 470              	.LCFI10:
 471              		.cfi_def_cfa_offset 8
 472              		.cfi_offset 4, -8
 473              		.cfi_offset 14, -4
 474 0002 82B0     		sub	sp, sp, #8
 475              	.LCFI11:
 476              		.cfi_def_cfa_offset 16
 477 0004 0446     		mov	r4, r0
 297:Core/Src/main.c ****     uint32_t currentTime = HAL_GetTick();
 478              		.loc 1 297 5 is_stmt 1 view .LVU96
 479              		.loc 1 297 28 is_stmt 0 view .LVU97
 480 0006 FFF7FEFF 		bl	HAL_GetTick
 481              	.LVL25:
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****     switch(GPIO_Pin)
 482              		.loc 1 299 5 is_stmt 1 view .LVU98
 483 000a 631E     		subs	r3, r4, #1
 484 000c 072B     		cmp	r3, #7
 485 000e 0BD8     		bhi	.L17
 486 0010 DFE803F0 		tbb	[pc, r3]
 487              	.L20:
 488 0014 04       		.byte	(.L23-.L20)/2
 489 0015 22       		.byte	(.L22-.L20)/2
 490 0016 0A       		.byte	(.L17-.L20)/2
 491 0017 3E       		.byte	(.L21-.L20)/2
 492 0018 0A       		.byte	(.L17-.L20)/2
 493 0019 0A       		.byte	(.L17-.L20)/2
 494 001a 0A       		.byte	(.L17-.L20)/2
 495 001b 5A       		.byte	(.L19-.L20)/2
 496              		.p2align 1
 497              	.L23:
 300:Core/Src/main.c ****     {
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 15


 301:Core/Src/main.c ****         case GPIO_PIN_0:  // SW0
 302:Core/Src/main.c ****             if((currentTime - lastInterruptTime[0]) > DEBOUNCE_DELAY)
 498              		.loc 1 302 13 view .LVU99
 499              		.loc 1 302 48 is_stmt 0 view .LVU100
 500 001c 384B     		ldr	r3, .L27
 501 001e 1B68     		ldr	r3, [r3]
 502              		.loc 1 302 29 view .LVU101
 503 0020 C31A     		subs	r3, r0, r3
 504              		.loc 1 302 15 view .LVU102
 505 0022 B3F5967F 		cmp	r3, #300
 506 0026 01D8     		bhi	.L26
 507              	.LVL26:
 508              	.L17:
 303:Core/Src/main.c ****             {
 304:Core/Src/main.c ****                 lastInterruptTime[0] = currentTime;
 305:Core/Src/main.c ****                 char msg[] = "BTN0\r\n";
 306:Core/Src/main.c ****                 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 307:Core/Src/main.c ****             }
 308:Core/Src/main.c ****             break;
 309:Core/Src/main.c **** 
 310:Core/Src/main.c ****         case GPIO_PIN_1:  // SW1
 311:Core/Src/main.c ****             if((currentTime - lastInterruptTime[1]) > DEBOUNCE_DELAY)
 312:Core/Src/main.c ****             {
 313:Core/Src/main.c ****                 lastInterruptTime[1] = currentTime;
 314:Core/Src/main.c ****                 char msg[] = "BTN1\r\n";
 315:Core/Src/main.c ****                 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 316:Core/Src/main.c ****             }
 317:Core/Src/main.c ****             break;
 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****         case GPIO_PIN_2:  // SW2
 320:Core/Src/main.c ****             if((currentTime - lastInterruptTime[2]) > DEBOUNCE_DELAY)
 321:Core/Src/main.c ****             {
 322:Core/Src/main.c ****                 lastInterruptTime[2] = currentTime;
 323:Core/Src/main.c ****                 char msg[] = "BTN2\r\n";
 324:Core/Src/main.c ****                 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 325:Core/Src/main.c ****             }
 326:Core/Src/main.c ****             break;
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****         case GPIO_PIN_3:  // SW3
 329:Core/Src/main.c ****             if((currentTime - lastInterruptTime[3]) > DEBOUNCE_DELAY)
 330:Core/Src/main.c ****             {
 331:Core/Src/main.c ****                 lastInterruptTime[3] = currentTime;
 332:Core/Src/main.c ****                 char msg[] = "BTN3\r\n";
 333:Core/Src/main.c ****                 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 334:Core/Src/main.c ****             }
 335:Core/Src/main.c ****             break;
 336:Core/Src/main.c ****     }
 337:Core/Src/main.c **** }
 509              		.loc 1 337 1 view .LVU103
 510 0028 02B0     		add	sp, sp, #8
 511              	.LCFI12:
 512              		.cfi_remember_state
 513              		.cfi_def_cfa_offset 8
 514              		@ sp needed
 515 002a 10BD     		pop	{r4, pc}
 516              	.LVL27:
 517              	.L26:
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 16


 518              	.LCFI13:
 519              		.cfi_restore_state
 520              	.LBB10:
 304:Core/Src/main.c ****                 char msg[] = "BTN0\r\n";
 521              		.loc 1 304 17 is_stmt 1 view .LVU104
 304:Core/Src/main.c ****                 char msg[] = "BTN0\r\n";
 522              		.loc 1 304 38 is_stmt 0 view .LVU105
 523 002c 344B     		ldr	r3, .L27
 524 002e 1860     		str	r0, [r3]
 305:Core/Src/main.c ****                 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 525              		.loc 1 305 17 is_stmt 1 view .LVU106
 305:Core/Src/main.c ****                 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 526              		.loc 1 305 22 is_stmt 0 view .LVU107
 527 0030 344B     		ldr	r3, .L27+4
 528 0032 93E80300 		ldm	r3, {r0, r1}
 529              	.LVL28:
 305:Core/Src/main.c ****                 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 530              		.loc 1 305 22 view .LVU108
 531 0036 0090     		str	r0, [sp]
 532 0038 ADF80410 		strh	r1, [sp, #4]	@ movhi
 533 003c 090C     		lsrs	r1, r1, #16
 534 003e 8DF80610 		strb	r1, [sp, #6]
 306:Core/Src/main.c ****             }
 535              		.loc 1 306 17 is_stmt 1 view .LVU109
 306:Core/Src/main.c ****             }
 536              		.loc 1 306 59 is_stmt 0 view .LVU110
 537 0042 6846     		mov	r0, sp
 538 0044 FFF7FEFF 		bl	strlen
 539              	.LVL29:
 306:Core/Src/main.c ****             }
 540              		.loc 1 306 17 discriminator 1 view .LVU111
 541 0048 4FF0FF33 		mov	r3, #-1
 542 004c 82B2     		uxth	r2, r0
 543 004e 6946     		mov	r1, sp
 544 0050 2D48     		ldr	r0, .L27+8
 545 0052 FFF7FEFF 		bl	HAL_UART_Transmit
 546              	.LVL30:
 547 0056 E7E7     		b	.L17
 548              	.LVL31:
 549              	.L22:
 306:Core/Src/main.c ****             }
 550              		.loc 1 306 17 discriminator 1 view .LVU112
 551              	.LBE10:
 311:Core/Src/main.c ****             {
 552              		.loc 1 311 13 is_stmt 1 view .LVU113
 311:Core/Src/main.c ****             {
 553              		.loc 1 311 48 is_stmt 0 view .LVU114
 554 0058 294B     		ldr	r3, .L27
 555 005a 5B68     		ldr	r3, [r3, #4]
 311:Core/Src/main.c ****             {
 556              		.loc 1 311 29 view .LVU115
 557 005c C31A     		subs	r3, r0, r3
 311:Core/Src/main.c ****             {
 558              		.loc 1 311 15 view .LVU116
 559 005e B3F5967F 		cmp	r3, #300
 560 0062 E1D9     		bls	.L17
 561              	.LBB11:
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 17


 313:Core/Src/main.c ****                 char msg[] = "BTN1\r\n";
 562              		.loc 1 313 17 is_stmt 1 view .LVU117
 313:Core/Src/main.c ****                 char msg[] = "BTN1\r\n";
 563              		.loc 1 313 38 is_stmt 0 view .LVU118
 564 0064 264B     		ldr	r3, .L27
 565 0066 5860     		str	r0, [r3, #4]
 314:Core/Src/main.c ****                 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 566              		.loc 1 314 17 is_stmt 1 view .LVU119
 314:Core/Src/main.c ****                 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 567              		.loc 1 314 22 is_stmt 0 view .LVU120
 568 0068 284B     		ldr	r3, .L27+12
 569 006a 93E80300 		ldm	r3, {r0, r1}
 570              	.LVL32:
 314:Core/Src/main.c ****                 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 571              		.loc 1 314 22 view .LVU121
 572 006e 0090     		str	r0, [sp]
 573 0070 ADF80410 		strh	r1, [sp, #4]	@ movhi
 574 0074 090C     		lsrs	r1, r1, #16
 575 0076 8DF80610 		strb	r1, [sp, #6]
 315:Core/Src/main.c ****             }
 576              		.loc 1 315 17 is_stmt 1 view .LVU122
 315:Core/Src/main.c ****             }
 577              		.loc 1 315 59 is_stmt 0 view .LVU123
 578 007a 6846     		mov	r0, sp
 579 007c FFF7FEFF 		bl	strlen
 580              	.LVL33:
 315:Core/Src/main.c ****             }
 581              		.loc 1 315 17 discriminator 1 view .LVU124
 582 0080 4FF0FF33 		mov	r3, #-1
 583 0084 82B2     		uxth	r2, r0
 584 0086 6946     		mov	r1, sp
 585 0088 1F48     		ldr	r0, .L27+8
 586 008a FFF7FEFF 		bl	HAL_UART_Transmit
 587              	.LVL34:
 588 008e CBE7     		b	.L17
 589              	.LVL35:
 590              	.L21:
 315:Core/Src/main.c ****             }
 591              		.loc 1 315 17 discriminator 1 view .LVU125
 592              	.LBE11:
 320:Core/Src/main.c ****             {
 593              		.loc 1 320 13 is_stmt 1 view .LVU126
 320:Core/Src/main.c ****             {
 594              		.loc 1 320 48 is_stmt 0 view .LVU127
 595 0090 1B4B     		ldr	r3, .L27
 596 0092 9B68     		ldr	r3, [r3, #8]
 320:Core/Src/main.c ****             {
 597              		.loc 1 320 29 view .LVU128
 598 0094 C31A     		subs	r3, r0, r3
 320:Core/Src/main.c ****             {
 599              		.loc 1 320 15 view .LVU129
 600 0096 B3F5967F 		cmp	r3, #300
 601 009a C5D9     		bls	.L17
 602              	.LBB12:
 322:Core/Src/main.c ****                 char msg[] = "BTN2\r\n";
 603              		.loc 1 322 17 is_stmt 1 view .LVU130
 322:Core/Src/main.c ****                 char msg[] = "BTN2\r\n";
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 18


 604              		.loc 1 322 38 is_stmt 0 view .LVU131
 605 009c 184B     		ldr	r3, .L27
 606 009e 9860     		str	r0, [r3, #8]
 323:Core/Src/main.c ****                 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 607              		.loc 1 323 17 is_stmt 1 view .LVU132
 323:Core/Src/main.c ****                 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 608              		.loc 1 323 22 is_stmt 0 view .LVU133
 609 00a0 1B4B     		ldr	r3, .L27+16
 610 00a2 93E80300 		ldm	r3, {r0, r1}
 611              	.LVL36:
 323:Core/Src/main.c ****                 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 612              		.loc 1 323 22 view .LVU134
 613 00a6 0090     		str	r0, [sp]
 614 00a8 ADF80410 		strh	r1, [sp, #4]	@ movhi
 615 00ac 090C     		lsrs	r1, r1, #16
 616 00ae 8DF80610 		strb	r1, [sp, #6]
 324:Core/Src/main.c ****             }
 617              		.loc 1 324 17 is_stmt 1 view .LVU135
 324:Core/Src/main.c ****             }
 618              		.loc 1 324 59 is_stmt 0 view .LVU136
 619 00b2 6846     		mov	r0, sp
 620 00b4 FFF7FEFF 		bl	strlen
 621              	.LVL37:
 324:Core/Src/main.c ****             }
 622              		.loc 1 324 17 discriminator 1 view .LVU137
 623 00b8 4FF0FF33 		mov	r3, #-1
 624 00bc 82B2     		uxth	r2, r0
 625 00be 6946     		mov	r1, sp
 626 00c0 1148     		ldr	r0, .L27+8
 627 00c2 FFF7FEFF 		bl	HAL_UART_Transmit
 628              	.LVL38:
 629 00c6 AFE7     		b	.L17
 630              	.LVL39:
 631              	.L19:
 324:Core/Src/main.c ****             }
 632              		.loc 1 324 17 discriminator 1 view .LVU138
 633              	.LBE12:
 329:Core/Src/main.c ****             {
 634              		.loc 1 329 13 is_stmt 1 view .LVU139
 329:Core/Src/main.c ****             {
 635              		.loc 1 329 48 is_stmt 0 view .LVU140
 636 00c8 0D4B     		ldr	r3, .L27
 637 00ca DB68     		ldr	r3, [r3, #12]
 329:Core/Src/main.c ****             {
 638              		.loc 1 329 29 view .LVU141
 639 00cc C31A     		subs	r3, r0, r3
 329:Core/Src/main.c ****             {
 640              		.loc 1 329 15 view .LVU142
 641 00ce B3F5967F 		cmp	r3, #300
 642 00d2 A9D9     		bls	.L17
 643              	.LBB13:
 331:Core/Src/main.c ****                 char msg[] = "BTN3\r\n";
 644              		.loc 1 331 17 is_stmt 1 view .LVU143
 331:Core/Src/main.c ****                 char msg[] = "BTN3\r\n";
 645              		.loc 1 331 38 is_stmt 0 view .LVU144
 646 00d4 0A4B     		ldr	r3, .L27
 647 00d6 D860     		str	r0, [r3, #12]
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 19


 332:Core/Src/main.c ****                 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 648              		.loc 1 332 17 is_stmt 1 view .LVU145
 332:Core/Src/main.c ****                 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 649              		.loc 1 332 22 is_stmt 0 view .LVU146
 650 00d8 0E4B     		ldr	r3, .L27+20
 651 00da 93E80300 		ldm	r3, {r0, r1}
 652              	.LVL40:
 332:Core/Src/main.c ****                 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 653              		.loc 1 332 22 view .LVU147
 654 00de 0090     		str	r0, [sp]
 655 00e0 ADF80410 		strh	r1, [sp, #4]	@ movhi
 656 00e4 090C     		lsrs	r1, r1, #16
 657 00e6 8DF80610 		strb	r1, [sp, #6]
 333:Core/Src/main.c ****             }
 658              		.loc 1 333 17 is_stmt 1 view .LVU148
 333:Core/Src/main.c ****             }
 659              		.loc 1 333 59 is_stmt 0 view .LVU149
 660 00ea 6846     		mov	r0, sp
 661 00ec FFF7FEFF 		bl	strlen
 662              	.LVL41:
 333:Core/Src/main.c ****             }
 663              		.loc 1 333 17 discriminator 1 view .LVU150
 664 00f0 4FF0FF33 		mov	r3, #-1
 665 00f4 82B2     		uxth	r2, r0
 666 00f6 6946     		mov	r1, sp
 667 00f8 0348     		ldr	r0, .L27+8
 668 00fa FFF7FEFF 		bl	HAL_UART_Transmit
 669              	.LVL42:
 670              	.LBE13:
 671              		.loc 1 337 1 view .LVU151
 672 00fe 93E7     		b	.L17
 673              	.L28:
 674              		.align	2
 675              	.L27:
 676 0100 00000000 		.word	lastInterruptTime
 677 0104 00000000 		.word	.LC0
 678 0108 00000000 		.word	huart1
 679 010c 08000000 		.word	.LC1
 680 0110 10000000 		.word	.LC2
 681 0114 18000000 		.word	.LC3
 682              		.cfi_endproc
 683              	.LFE250:
 685              		.section	.text.ADC1_Start,"ax",%progbits
 686              		.align	1
 687              		.global	ADC1_Start
 688              		.syntax unified
 689              		.thumb
 690              		.thumb_func
 692              	ADC1_Start:
 693              	.LVL43:
 694              	.LFB251:
 338:Core/Src/main.c **** 
 339:Core/Src/main.c **** void ADC1_Start(uint8_t channel)
 340:Core/Src/main.c **** {
 695              		.loc 1 340 1 is_stmt 1 view -0
 696              		.cfi_startproc
 697              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 20


 698              		@ frame_needed = 0, uses_anonymous_args = 0
 699              		@ link register save eliminated.
 341:Core/Src/main.c ****     ADC1->SQR3 = channel & 0x1F;                  // Select ADC channel
 700              		.loc 1 341 5 view .LVU153
 701              		.loc 1 341 26 is_stmt 0 view .LVU154
 702 0000 00F01F00 		and	r0, r0, #31
 703              	.LVL44:
 704              		.loc 1 341 16 view .LVU155
 705 0004 034B     		ldr	r3, .L30
 706 0006 5863     		str	r0, [r3, #52]
 342:Core/Src/main.c ****     ADC1->CR2 |= ADC_CR2_SWSTART;                 // Start conversion
 707              		.loc 1 342 5 is_stmt 1 view .LVU156
 708              		.loc 1 342 9 is_stmt 0 view .LVU157
 709 0008 9A68     		ldr	r2, [r3, #8]
 710              		.loc 1 342 15 view .LVU158
 711 000a 42F08042 		orr	r2, r2, #1073741824
 712 000e 9A60     		str	r2, [r3, #8]
 343:Core/Src/main.c **** }
 713              		.loc 1 343 1 view .LVU159
 714 0010 7047     		bx	lr
 715              	.L31:
 716 0012 00BF     		.align	2
 717              	.L30:
 718 0014 00200140 		.word	1073815552
 719              		.cfi_endproc
 720              	.LFE251:
 722              		.section	.text.USART1_IRQHandler,"ax",%progbits
 723              		.align	1
 724              		.global	USART1_IRQHandler
 725              		.syntax unified
 726              		.thumb
 727              		.thumb_func
 729              	USART1_IRQHandler:
 730              	.LFB253:
 344:Core/Src/main.c **** 
 345:Core/Src/main.c **** void UART1_Init(void)
 346:Core/Src/main.c **** {
 347:Core/Src/main.c ****     // Enable clocks
 348:Core/Src/main.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 349:Core/Src/main.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 350:Core/Src/main.c **** 
 351:Core/Src/main.c ****     // Configure GPIO pins for UART
 352:Core/Src/main.c ****     GPIO_InitTypeDef GPIO_InitStruct = {0};
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****     // PA9 -> USART1_TX
 355:Core/Src/main.c ****     // PA10 -> USART1_RX
 356:Core/Src/main.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10;
 357:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 358:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 359:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 360:Core/Src/main.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 361:Core/Src/main.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****     // Configure UART parameters
 364:Core/Src/main.c ****     huart1.Instance = USART1;
 365:Core/Src/main.c ****     huart1.Init.BaudRate = 115200;
 366:Core/Src/main.c ****     huart1.Init.WordLength = UART_WORDLENGTH_8B;
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 21


 367:Core/Src/main.c ****     huart1.Init.StopBits = UART_STOPBITS_1;
 368:Core/Src/main.c ****     huart1.Init.Parity = UART_PARITY_NONE;
 369:Core/Src/main.c ****     huart1.Init.Mode = UART_MODE_TX_RX;
 370:Core/Src/main.c ****     huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 371:Core/Src/main.c ****     huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 372:Core/Src/main.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 373:Core/Src/main.c **** 
 374:Core/Src/main.c ****     if (HAL_UART_Init(&huart1) != HAL_OK)
 375:Core/Src/main.c ****     {
 376:Core/Src/main.c ****         // Initialization Error
 377:Core/Src/main.c ****         Error_Handler();
 378:Core/Src/main.c ****     }
 379:Core/Src/main.c **** }
 380:Core/Src/main.c **** void USART1_IRQHandler(void)
 381:Core/Src/main.c **** {
 731              		.loc 1 381 1 is_stmt 1 view -0
 732              		.cfi_startproc
 733              		@ args = 0, pretend = 0, frame = 0
 734              		@ frame_needed = 0, uses_anonymous_args = 0
 735 0000 08B5     		push	{r3, lr}
 736              	.LCFI14:
 737              		.cfi_def_cfa_offset 8
 738              		.cfi_offset 3, -8
 739              		.cfi_offset 14, -4
 382:Core/Src/main.c ****     HAL_UART_IRQHandler(&huart1);
 740              		.loc 1 382 5 view .LVU161
 741 0002 0248     		ldr	r0, .L34
 742 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 743              	.LVL45:
 383:Core/Src/main.c **** }
 744              		.loc 1 383 1 is_stmt 0 view .LVU162
 745 0008 08BD     		pop	{r3, pc}
 746              	.L35:
 747 000a 00BF     		.align	2
 748              	.L34:
 749 000c 00000000 		.word	huart1
 750              		.cfi_endproc
 751              	.LFE253:
 753              		.section	.text.ADC_IRQHandler,"ax",%progbits
 754              		.align	1
 755              		.global	ADC_IRQHandler
 756              		.syntax unified
 757              		.thumb
 758              		.thumb_func
 760              	ADC_IRQHandler:
 761              	.LFB254:
 384:Core/Src/main.c **** void ADC_IRQHandler(void)
 385:Core/Src/main.c **** {
 762              		.loc 1 385 1 is_stmt 1 view -0
 763              		.cfi_startproc
 764              		@ args = 0, pretend = 0, frame = 0
 765              		@ frame_needed = 0, uses_anonymous_args = 0
 766 0000 08B5     		push	{r3, lr}
 767              	.LCFI15:
 768              		.cfi_def_cfa_offset 8
 769              		.cfi_offset 3, -8
 770              		.cfi_offset 14, -4
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 22


 386:Core/Src/main.c ****     if (ADC1->SR & ADC_SR_EOC)
 771              		.loc 1 386 5 view .LVU164
 772              		.loc 1 386 13 is_stmt 0 view .LVU165
 773 0002 0E4B     		ldr	r3, .L41
 774 0004 1B68     		ldr	r3, [r3]
 775              		.loc 1 386 8 view .LVU166
 776 0006 13F0020F 		tst	r3, #2
 777 000a 0DD0     		beq	.L36
 778              	.LBB14:
 387:Core/Src/main.c ****     {
 388:Core/Src/main.c ****         static uint8_t current_channel = 5;       // Start from channel 5
 779              		.loc 1 388 9 is_stmt 1 view .LVU167
 389:Core/Src/main.c ****         uint16_t value = ADC1->DR;                // Read result, clears EOC flag
 780              		.loc 1 389 9 view .LVU168
 781              		.loc 1 389 30 is_stmt 0 view .LVU169
 782 000c 0B4B     		ldr	r3, .L41
 783 000e DB6C     		ldr	r3, [r3, #76]
 784              		.loc 1 389 18 view .LVU170
 785 0010 9BB2     		uxth	r3, r3
 786              	.LVL46:
 390:Core/Src/main.c **** 
 391:Core/Src/main.c ****         if (current_channel == 5)
 787              		.loc 1 391 9 is_stmt 1 view .LVU171
 788              		.loc 1 391 29 is_stmt 0 view .LVU172
 789 0012 0B4A     		ldr	r2, .L41+4
 790 0014 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 791              		.loc 1 391 12 view .LVU173
 792 0016 052A     		cmp	r2, #5
 793 0018 07D0     		beq	.L40
 392:Core/Src/main.c ****         {
 393:Core/Src/main.c ****             pot0_value = value;
 394:Core/Src/main.c ****             current_channel = 6;
 395:Core/Src/main.c ****             ADC1_Start(6);                        // Next: PA6
 396:Core/Src/main.c ****         }
 397:Core/Src/main.c ****         else
 398:Core/Src/main.c ****         {
 399:Core/Src/main.c ****             pot1_value = value;
 794              		.loc 1 399 13 is_stmt 1 view .LVU174
 795              		.loc 1 399 24 is_stmt 0 view .LVU175
 796 001a 0A4A     		ldr	r2, .L41+8
 797 001c 1380     		strh	r3, [r2]	@ movhi
 400:Core/Src/main.c ****             current_channel = 5;
 798              		.loc 1 400 13 is_stmt 1 view .LVU176
 799              		.loc 1 400 29 is_stmt 0 view .LVU177
 800 001e 0520     		movs	r0, #5
 801 0020 074B     		ldr	r3, .L41+4
 802              	.LVL47:
 803              		.loc 1 400 29 view .LVU178
 804 0022 1870     		strb	r0, [r3]
 401:Core/Src/main.c ****             ADC1_Start(5);                        // Next: PA5
 805              		.loc 1 401 13 is_stmt 1 view .LVU179
 806 0024 FFF7FEFF 		bl	ADC1_Start
 807              	.LVL48:
 808              	.L36:
 809              		.loc 1 401 13 is_stmt 0 view .LVU180
 810              	.LBE14:
 402:Core/Src/main.c ****         }
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 23


 403:Core/Src/main.c ****     }
 404:Core/Src/main.c **** }
 811              		.loc 1 404 1 view .LVU181
 812 0028 08BD     		pop	{r3, pc}
 813              	.LVL49:
 814              	.L40:
 815              	.LBB15:
 393:Core/Src/main.c ****             current_channel = 6;
 816              		.loc 1 393 13 is_stmt 1 view .LVU182
 393:Core/Src/main.c ****             current_channel = 6;
 817              		.loc 1 393 24 is_stmt 0 view .LVU183
 818 002a 074A     		ldr	r2, .L41+12
 819 002c 1380     		strh	r3, [r2]	@ movhi
 394:Core/Src/main.c ****             ADC1_Start(6);                        // Next: PA6
 820              		.loc 1 394 13 is_stmt 1 view .LVU184
 394:Core/Src/main.c ****             ADC1_Start(6);                        // Next: PA6
 821              		.loc 1 394 29 is_stmt 0 view .LVU185
 822 002e 0620     		movs	r0, #6
 823 0030 034B     		ldr	r3, .L41+4
 824              	.LVL50:
 394:Core/Src/main.c ****             ADC1_Start(6);                        // Next: PA6
 825              		.loc 1 394 29 view .LVU186
 826 0032 1870     		strb	r0, [r3]
 395:Core/Src/main.c ****         }
 827              		.loc 1 395 13 is_stmt 1 view .LVU187
 828 0034 FFF7FEFF 		bl	ADC1_Start
 829              	.LVL51:
 395:Core/Src/main.c ****         }
 830              		.loc 1 395 13 is_stmt 0 view .LVU188
 831 0038 F6E7     		b	.L36
 832              	.L42:
 833 003a 00BF     		.align	2
 834              	.L41:
 835 003c 00200140 		.word	1073815552
 836 0040 00000000 		.word	current_channel.0
 837 0044 00000000 		.word	pot1_value
 838 0048 00000000 		.word	pot0_value
 839              	.LBE15:
 840              		.cfi_endproc
 841              	.LFE254:
 843              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 844              		.align	1
 845              		.global	HAL_UART_RxCpltCallback
 846              		.syntax unified
 847              		.thumb
 848              		.thumb_func
 850              	HAL_UART_RxCpltCallback:
 851              	.LVL52:
 852              	.LFB255:
 405:Core/Src/main.c **** 
 406:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 407:Core/Src/main.c **** {
 853              		.loc 1 407 1 is_stmt 1 view -0
 854              		.cfi_startproc
 855              		@ args = 0, pretend = 0, frame = 0
 856              		@ frame_needed = 0, uses_anonymous_args = 0
 857              		.loc 1 407 1 is_stmt 0 view .LVU190
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 24


 858 0000 08B5     		push	{r3, lr}
 859              	.LCFI16:
 860              		.cfi_def_cfa_offset 8
 861              		.cfi_offset 3, -8
 862              		.cfi_offset 14, -4
 408:Core/Src/main.c ****     if (huart->Instance == USART1)
 863              		.loc 1 408 5 is_stmt 1 view .LVU191
 864              		.loc 1 408 14 is_stmt 0 view .LVU192
 865 0002 0268     		ldr	r2, [r0]
 866              		.loc 1 408 8 view .LVU193
 867 0004 114B     		ldr	r3, .L50
 868 0006 9A42     		cmp	r2, r3
 869 0008 00D0     		beq	.L49
 870              	.LVL53:
 871              	.L43:
 409:Core/Src/main.c ****     {
 410:Core/Src/main.c ****         if (rxByte == '\n' || rxByte == '\r')
 411:Core/Src/main.c ****         {
 412:Core/Src/main.c ****             rxBuffer[rxIndex] = '\0';
 413:Core/Src/main.c ****             rxIndex = 0;
 414:Core/Src/main.c ****             stringReady = 1;
 415:Core/Src/main.c ****         }
 416:Core/Src/main.c ****         else
 417:Core/Src/main.c ****         {
 418:Core/Src/main.c ****             if (rxIndex < RX_SIZE - 1)
 419:Core/Src/main.c ****                 rxBuffer[rxIndex++] = rxByte;
 420:Core/Src/main.c ****         }
 421:Core/Src/main.c **** 
 422:Core/Src/main.c ****         // Receive next byte
 423:Core/Src/main.c ****         HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 424:Core/Src/main.c ****     }
 425:Core/Src/main.c **** }
 872              		.loc 1 425 1 view .LVU194
 873 000a 08BD     		pop	{r3, pc}
 874              	.LVL54:
 875              	.L49:
 410:Core/Src/main.c ****         {
 876              		.loc 1 410 9 is_stmt 1 view .LVU195
 410:Core/Src/main.c ****         {
 877              		.loc 1 410 20 is_stmt 0 view .LVU196
 878 000c 104B     		ldr	r3, .L50+4
 879 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 410:Core/Src/main.c ****         {
 880              		.loc 1 410 12 view .LVU197
 881 0010 0A2B     		cmp	r3, #10
 882 0012 0BD0     		beq	.L45
 410:Core/Src/main.c ****         {
 883              		.loc 1 410 28 discriminator 1 view .LVU198
 884 0014 0D2B     		cmp	r3, #13
 885 0016 09D0     		beq	.L45
 418:Core/Src/main.c ****                 rxBuffer[rxIndex++] = rxByte;
 886              		.loc 1 418 13 is_stmt 1 view .LVU199
 418:Core/Src/main.c ****                 rxBuffer[rxIndex++] = rxByte;
 887              		.loc 1 418 25 is_stmt 0 view .LVU200
 888 0018 0E4A     		ldr	r2, .L50+8
 889 001a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 418:Core/Src/main.c ****                 rxBuffer[rxIndex++] = rxByte;
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 25


 890              		.loc 1 418 16 view .LVU201
 891 001c 302A     		cmp	r2, #48
 892 001e 0ED8     		bhi	.L47
 419:Core/Src/main.c ****         }
 893              		.loc 1 419 17 is_stmt 1 view .LVU202
 419:Core/Src/main.c ****         }
 894              		.loc 1 419 33 is_stmt 0 view .LVU203
 895 0020 501C     		adds	r0, r2, #1
 896              	.LVL55:
 419:Core/Src/main.c ****         }
 897              		.loc 1 419 33 view .LVU204
 898 0022 0C49     		ldr	r1, .L50+8
 899 0024 0870     		strb	r0, [r1]
 419:Core/Src/main.c ****         }
 900              		.loc 1 419 37 view .LVU205
 901 0026 0C49     		ldr	r1, .L50+12
 902 0028 8B54     		strb	r3, [r1, r2]
 903 002a 08E0     		b	.L47
 904              	.LVL56:
 905              	.L45:
 412:Core/Src/main.c ****             rxIndex = 0;
 906              		.loc 1 412 13 is_stmt 1 view .LVU206
 412:Core/Src/main.c ****             rxIndex = 0;
 907              		.loc 1 412 21 is_stmt 0 view .LVU207
 908 002c 094B     		ldr	r3, .L50+8
 909 002e 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 412:Core/Src/main.c ****             rxIndex = 0;
 910              		.loc 1 412 31 view .LVU208
 911 0030 0022     		movs	r2, #0
 912 0032 0948     		ldr	r0, .L50+12
 913              	.LVL57:
 412:Core/Src/main.c ****             rxIndex = 0;
 914              		.loc 1 412 31 view .LVU209
 915 0034 4254     		strb	r2, [r0, r1]
 413:Core/Src/main.c ****             stringReady = 1;
 916              		.loc 1 413 13 is_stmt 1 view .LVU210
 413:Core/Src/main.c ****             stringReady = 1;
 917              		.loc 1 413 21 is_stmt 0 view .LVU211
 918 0036 1A70     		strb	r2, [r3]
 414:Core/Src/main.c ****         }
 919              		.loc 1 414 13 is_stmt 1 view .LVU212
 414:Core/Src/main.c ****         }
 920              		.loc 1 414 25 is_stmt 0 view .LVU213
 921 0038 084B     		ldr	r3, .L50+16
 922 003a 0122     		movs	r2, #1
 923 003c 1A70     		strb	r2, [r3]
 924              	.L47:
 423:Core/Src/main.c ****     }
 925              		.loc 1 423 9 is_stmt 1 view .LVU214
 926 003e 0122     		movs	r2, #1
 927 0040 0349     		ldr	r1, .L50+4
 928 0042 0748     		ldr	r0, .L50+20
 929 0044 FFF7FEFF 		bl	HAL_UART_Receive_IT
 930              	.LVL58:
 931              		.loc 1 425 1 is_stmt 0 view .LVU215
 932 0048 DFE7     		b	.L43
 933              	.L51:
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 26


 934 004a 00BF     		.align	2
 935              	.L50:
 936 004c 00100140 		.word	1073811456
 937 0050 00000000 		.word	rxByte
 938 0054 00000000 		.word	rxIndex
 939 0058 00000000 		.word	rxBuffer
 940 005c 00000000 		.word	stringReady
 941 0060 00000000 		.word	huart1
 942              		.cfi_endproc
 943              	.LFE255:
 945              		.section	.text.ADC1_Init,"ax",%progbits
 946              		.align	1
 947              		.global	ADC1_Init
 948              		.syntax unified
 949              		.thumb
 950              		.thumb_func
 952              	ADC1_Init:
 953              	.LFB256:
 426:Core/Src/main.c **** 
 427:Core/Src/main.c **** void ADC1_Init(void)
 428:Core/Src/main.c **** {
 954              		.loc 1 428 1 is_stmt 1 view -0
 955              		.cfi_startproc
 956              		@ args = 0, pretend = 0, frame = 0
 957              		@ frame_needed = 0, uses_anonymous_args = 0
 958              		@ link register save eliminated.
 429:Core/Src/main.c ****     RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;           // Enable ADC1 clock
 959              		.loc 1 429 5 view .LVU217
 960              		.loc 1 429 8 is_stmt 0 view .LVU218
 961 0000 154A     		ldr	r2, .L53
 962 0002 536C     		ldr	r3, [r2, #68]
 963              		.loc 1 429 18 view .LVU219
 964 0004 43F48073 		orr	r3, r3, #256
 965 0008 5364     		str	r3, [r2, #68]
 430:Core/Src/main.c **** 
 431:Core/Src/main.c ****     // ADC common prescaler (PCLK2 / 4)
 432:Core/Src/main.c ****     ADC->CCR &= ~(3U << 16);
 966              		.loc 1 432 5 is_stmt 1 view .LVU220
 967              		.loc 1 432 8 is_stmt 0 view .LVU221
 968 000a 144B     		ldr	r3, .L53+4
 969 000c 5A68     		ldr	r2, [r3, #4]
 970              		.loc 1 432 14 view .LVU222
 971 000e 22F44032 		bic	r2, r2, #196608
 972 0012 5A60     		str	r2, [r3, #4]
 433:Core/Src/main.c ****     ADC->CCR |= (1U << 16);                       // Divide by 4
 973              		.loc 1 433 5 is_stmt 1 view .LVU223
 974              		.loc 1 433 8 is_stmt 0 view .LVU224
 975 0014 5A68     		ldr	r2, [r3, #4]
 976              		.loc 1 433 14 view .LVU225
 977 0016 42F48032 		orr	r2, r2, #65536
 978 001a 5A60     		str	r2, [r3, #4]
 434:Core/Src/main.c **** 
 435:Core/Src/main.c ****     ADC1->CR1 = 0;                                // 12-bit, single conversion
 979              		.loc 1 435 5 is_stmt 1 view .LVU226
 980              		.loc 1 435 15 is_stmt 0 view .LVU227
 981 001c A3F54073 		sub	r3, r3, #768
 982 0020 0022     		movs	r2, #0
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 27


 983 0022 5A60     		str	r2, [r3, #4]
 436:Core/Src/main.c ****     ADC1->CR2 = ADC_CR2_EOCS;      // EOC after each, continuous mode
 984              		.loc 1 436 5 is_stmt 1 view .LVU228
 985              		.loc 1 436 15 is_stmt 0 view .LVU229
 986 0024 4FF48061 		mov	r1, #1024
 987 0028 9960     		str	r1, [r3, #8]
 437:Core/Src/main.c ****     ADC1->SQR1 = 0;                               // One conversion per sequence
 988              		.loc 1 437 5 is_stmt 1 view .LVU230
 989              		.loc 1 437 16 is_stmt 0 view .LVU231
 990 002a DA62     		str	r2, [r3, #44]
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****     // Sampling time for channels 5 and 6: 56 cycles (enough for stable reads)
 440:Core/Src/main.c ****     ADC1->SMPR2 &= ~((7U << (5 * 3)) | (7U << (6 * 3)));
 991              		.loc 1 440 5 is_stmt 1 view .LVU232
 992              		.loc 1 440 9 is_stmt 0 view .LVU233
 993 002c 1A69     		ldr	r2, [r3, #16]
 994              		.loc 1 440 17 view .LVU234
 995 002e 22F4FC12 		bic	r2, r2, #2064384
 996 0032 1A61     		str	r2, [r3, #16]
 441:Core/Src/main.c ****     ADC1->SMPR2 |=  (7U << (5 * 3)) | (7U << (6 * 3));  // 480 cycles
 997              		.loc 1 441 5 is_stmt 1 view .LVU235
 998              		.loc 1 441 9 is_stmt 0 view .LVU236
 999 0034 1A69     		ldr	r2, [r3, #16]
 1000              		.loc 1 441 17 view .LVU237
 1001 0036 42F4FC12 		orr	r2, r2, #2064384
 1002 003a 1A61     		str	r2, [r3, #16]
 442:Core/Src/main.c **** 
 443:Core/Src/main.c ****     // Enable EOC interrupt
 444:Core/Src/main.c ****     ADC1->CR1 |= ADC_CR1_EOCIE;
 1003              		.loc 1 444 5 is_stmt 1 view .LVU238
 1004              		.loc 1 444 9 is_stmt 0 view .LVU239
 1005 003c 5A68     		ldr	r2, [r3, #4]
 1006              		.loc 1 444 15 view .LVU240
 1007 003e 42F02002 		orr	r2, r2, #32
 1008 0042 5A60     		str	r2, [r3, #4]
 445:Core/Src/main.c ****     NVIC_EnableIRQ(ADC_IRQn);
 1009              		.loc 1 445 5 is_stmt 1 view .LVU241
 1010              	.LVL59:
 1011              	.LBB16:
 1012              	.LBI16:
 1013              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.1.2
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2021
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 28


  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 29


  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_FP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 30


 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 31


 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** 
 207:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 211:Drivers/CMSIS/Include/core_cm4.h **** #endif
 212:Drivers/CMSIS/Include/core_cm4.h **** 
 213:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:Drivers/CMSIS/Include/core_cm4.h **** /**
 215:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:Drivers/CMSIS/Include/core_cm4.h **** 
 217:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 219:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:Drivers/CMSIS/Include/core_cm4.h **** */
 221:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 222:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** #else
 224:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:Drivers/CMSIS/Include/core_cm4.h **** #endif
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 230:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:Drivers/CMSIS/Include/core_cm4.h **** 
 234:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 235:Drivers/CMSIS/Include/core_cm4.h **** 
 236:Drivers/CMSIS/Include/core_cm4.h **** 
 237:Drivers/CMSIS/Include/core_cm4.h **** 
 238:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 239:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 240:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 243:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 244:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 32


 245:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 246:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 247:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 248:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:Drivers/CMSIS/Include/core_cm4.h **** */
 253:Drivers/CMSIS/Include/core_cm4.h **** 
 254:Drivers/CMSIS/Include/core_cm4.h **** /**
 255:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 256:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 258:Drivers/CMSIS/Include/core_cm4.h ****   @{
 259:Drivers/CMSIS/Include/core_cm4.h ****  */
 260:Drivers/CMSIS/Include/core_cm4.h **** 
 261:Drivers/CMSIS/Include/core_cm4.h **** /**
 262:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:Drivers/CMSIS/Include/core_cm4.h ****  */
 264:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 265:Drivers/CMSIS/Include/core_cm4.h **** {
 266:Drivers/CMSIS/Include/core_cm4.h ****   struct
 267:Drivers/CMSIS/Include/core_cm4.h ****   {
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 279:Drivers/CMSIS/Include/core_cm4.h **** 
 280:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 281:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** 
 284:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** 
 287:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** 
 290:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** 
 293:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:Drivers/CMSIS/Include/core_cm4.h **** 
 296:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:Drivers/CMSIS/Include/core_cm4.h **** 
 299:Drivers/CMSIS/Include/core_cm4.h **** 
 300:Drivers/CMSIS/Include/core_cm4.h **** /**
 301:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 33


 302:Drivers/CMSIS/Include/core_cm4.h ****  */
 303:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 304:Drivers/CMSIS/Include/core_cm4.h **** {
 305:Drivers/CMSIS/Include/core_cm4.h ****   struct
 306:Drivers/CMSIS/Include/core_cm4.h ****   {
 307:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 314:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:Drivers/CMSIS/Include/core_cm4.h **** 
 317:Drivers/CMSIS/Include/core_cm4.h **** 
 318:Drivers/CMSIS/Include/core_cm4.h **** /**
 319:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:Drivers/CMSIS/Include/core_cm4.h ****  */
 321:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 322:Drivers/CMSIS/Include/core_cm4.h **** {
 323:Drivers/CMSIS/Include/core_cm4.h ****   struct
 324:Drivers/CMSIS/Include/core_cm4.h ****   {
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 340:Drivers/CMSIS/Include/core_cm4.h **** 
 341:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 342:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** 
 345:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** 
 348:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** 
 351:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** 
 354:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** 
 357:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 34


 359:Drivers/CMSIS/Include/core_cm4.h **** 
 360:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** 
 363:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** 
 366:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:Drivers/CMSIS/Include/core_cm4.h **** 
 369:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:Drivers/CMSIS/Include/core_cm4.h **** 
 372:Drivers/CMSIS/Include/core_cm4.h **** 
 373:Drivers/CMSIS/Include/core_cm4.h **** /**
 374:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:Drivers/CMSIS/Include/core_cm4.h ****  */
 376:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 377:Drivers/CMSIS/Include/core_cm4.h **** {
 378:Drivers/CMSIS/Include/core_cm4.h ****   struct
 379:Drivers/CMSIS/Include/core_cm4.h ****   {
 380:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 387:Drivers/CMSIS/Include/core_cm4.h **** 
 388:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 389:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** 
 392:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:Drivers/CMSIS/Include/core_cm4.h **** 
 398:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:Drivers/CMSIS/Include/core_cm4.h **** 
 400:Drivers/CMSIS/Include/core_cm4.h **** 
 401:Drivers/CMSIS/Include/core_cm4.h **** /**
 402:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 403:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:Drivers/CMSIS/Include/core_cm4.h ****   @{
 406:Drivers/CMSIS/Include/core_cm4.h ****  */
 407:Drivers/CMSIS/Include/core_cm4.h **** 
 408:Drivers/CMSIS/Include/core_cm4.h **** /**
 409:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:Drivers/CMSIS/Include/core_cm4.h ****  */
 411:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 412:Drivers/CMSIS/Include/core_cm4.h **** {
 413:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 415:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 35


 416:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[24U];
 417:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 419:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 421:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 423:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 425:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 427:Drivers/CMSIS/Include/core_cm4.h **** 
 428:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:Drivers/CMSIS/Include/core_cm4.h **** 
 432:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:Drivers/CMSIS/Include/core_cm4.h **** 
 434:Drivers/CMSIS/Include/core_cm4.h **** 
 435:Drivers/CMSIS/Include/core_cm4.h **** /**
 436:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 437:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:Drivers/CMSIS/Include/core_cm4.h ****   @{
 440:Drivers/CMSIS/Include/core_cm4.h ****  */
 441:Drivers/CMSIS/Include/core_cm4.h **** 
 442:Drivers/CMSIS/Include/core_cm4.h **** /**
 443:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:Drivers/CMSIS/Include/core_cm4.h ****  */
 445:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 446:Drivers/CMSIS/Include/core_cm4.h **** {
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 467:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 469:Drivers/CMSIS/Include/core_cm4.h **** 
 470:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 471:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 36


 473:Drivers/CMSIS/Include/core_cm4.h **** 
 474:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** 
 477:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** 
 480:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm4.h **** 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm4.h **** 
 486:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** 
 490:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** 
 493:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** 
 496:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** 
 499:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** 
 502:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** 
 505:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** 
 508:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** 
 511:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:Drivers/CMSIS/Include/core_cm4.h **** 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:Drivers/CMSIS/Include/core_cm4.h **** 
 517:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm4.h **** 
 521:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** 
 525:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** 
 528:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 37


 530:Drivers/CMSIS/Include/core_cm4.h **** 
 531:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** 
 534:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** 
 537:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm4.h **** 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm4.h **** 
 543:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 544:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** 
 547:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:Drivers/CMSIS/Include/core_cm4.h **** 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:Drivers/CMSIS/Include/core_cm4.h **** 
 553:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** 
 557:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** 
 560:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** 
 563:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** 
 566:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm4.h **** 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm4.h **** 
 572:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** 
 576:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** 
 579:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** 
 582:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** 
 585:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 38


 587:Drivers/CMSIS/Include/core_cm4.h **** 
 588:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** 
 591:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** 
 594:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** 
 597:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** 
 600:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** 
 603:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** 
 606:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** 
 609:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm4.h **** 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm4.h **** 
 615:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** 
 619:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm4.h **** 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm4.h **** 
 625:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** 
 629:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** 
 632:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** 
 635:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** 
 638:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 639:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm4.h **** 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 39


 644:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** 
 648:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** 
 651:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** 
 654:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** 
 657:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** 
 660:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:Drivers/CMSIS/Include/core_cm4.h **** 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:Drivers/CMSIS/Include/core_cm4.h **** 
 666:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** 
 670:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** 
 673:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** 
 676:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** 
 679:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:Drivers/CMSIS/Include/core_cm4.h **** 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:Drivers/CMSIS/Include/core_cm4.h **** 
 685:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** 
 689:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:Drivers/CMSIS/Include/core_cm4.h **** 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:Drivers/CMSIS/Include/core_cm4.h **** 
 695:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** 
 699:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 40


 701:Drivers/CMSIS/Include/core_cm4.h **** 
 702:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** 
 705:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:Drivers/CMSIS/Include/core_cm4.h **** 
 711:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:Drivers/CMSIS/Include/core_cm4.h **** 
 713:Drivers/CMSIS/Include/core_cm4.h **** 
 714:Drivers/CMSIS/Include/core_cm4.h **** /**
 715:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 716:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:Drivers/CMSIS/Include/core_cm4.h ****   @{
 719:Drivers/CMSIS/Include/core_cm4.h ****  */
 720:Drivers/CMSIS/Include/core_cm4.h **** 
 721:Drivers/CMSIS/Include/core_cm4.h **** /**
 722:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:Drivers/CMSIS/Include/core_cm4.h ****  */
 724:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 725:Drivers/CMSIS/Include/core_cm4.h **** {
 726:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 727:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 730:Drivers/CMSIS/Include/core_cm4.h **** 
 731:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:Drivers/CMSIS/Include/core_cm4.h **** 
 735:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** 
 739:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** 
 742:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** 
 745:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:Drivers/CMSIS/Include/core_cm4.h **** 
 751:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:Drivers/CMSIS/Include/core_cm4.h **** 
 753:Drivers/CMSIS/Include/core_cm4.h **** 
 754:Drivers/CMSIS/Include/core_cm4.h **** /**
 755:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 756:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 41


 758:Drivers/CMSIS/Include/core_cm4.h ****   @{
 759:Drivers/CMSIS/Include/core_cm4.h ****  */
 760:Drivers/CMSIS/Include/core_cm4.h **** 
 761:Drivers/CMSIS/Include/core_cm4.h **** /**
 762:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:Drivers/CMSIS/Include/core_cm4.h ****  */
 764:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 765:Drivers/CMSIS/Include/core_cm4.h **** {
 766:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 771:Drivers/CMSIS/Include/core_cm4.h **** 
 772:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** 
 776:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** 
 779:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:Drivers/CMSIS/Include/core_cm4.h **** 
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:Drivers/CMSIS/Include/core_cm4.h **** 
 785:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:Drivers/CMSIS/Include/core_cm4.h **** 
 789:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:Drivers/CMSIS/Include/core_cm4.h **** 
 793:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** 
 797:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:Drivers/CMSIS/Include/core_cm4.h **** 
 803:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:Drivers/CMSIS/Include/core_cm4.h **** 
 805:Drivers/CMSIS/Include/core_cm4.h **** 
 806:Drivers/CMSIS/Include/core_cm4.h **** /**
 807:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 808:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:Drivers/CMSIS/Include/core_cm4.h ****   @{
 811:Drivers/CMSIS/Include/core_cm4.h ****  */
 812:Drivers/CMSIS/Include/core_cm4.h **** 
 813:Drivers/CMSIS/Include/core_cm4.h **** /**
 814:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 42


 815:Drivers/CMSIS/Include/core_cm4.h ****  */
 816:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 817:Drivers/CMSIS/Include/core_cm4.h **** {
 818:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 819:Drivers/CMSIS/Include/core_cm4.h ****   {
 820:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 825:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 829:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[32U];
 831:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 832:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 848:Drivers/CMSIS/Include/core_cm4.h **** 
 849:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:Drivers/CMSIS/Include/core_cm4.h **** 
 853:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** 
 857:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** 
 860:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** 
 863:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** 
 866:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** 
 869:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 43


 872:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** 
 875:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** 
 878:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:Drivers/CMSIS/Include/core_cm4.h **** 
 881:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:Drivers/CMSIS/Include/core_cm4.h **** 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:Drivers/CMSIS/Include/core_cm4.h **** 
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:Drivers/CMSIS/Include/core_cm4.h **** 
 893:Drivers/CMSIS/Include/core_cm4.h **** 
 894:Drivers/CMSIS/Include/core_cm4.h **** /**
 895:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 896:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:Drivers/CMSIS/Include/core_cm4.h ****   @{
 899:Drivers/CMSIS/Include/core_cm4.h ****  */
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /**
 902:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:Drivers/CMSIS/Include/core_cm4.h ****  */
 904:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 905:Drivers/CMSIS/Include/core_cm4.h **** {
 906:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 44


 929:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 930:Drivers/CMSIS/Include/core_cm4.h **** 
 931:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 932:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:Drivers/CMSIS/Include/core_cm4.h **** 
 935:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:Drivers/CMSIS/Include/core_cm4.h **** 
 938:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** 
 944:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** 
 947:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** 
 950:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** 
 953:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** 
 956:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** 
 959:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** 
 962:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** 
 965:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** 
 968:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** 
 971:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** 
 974:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** 
 977:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** 
 980:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** 
 983:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 45


 986:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:Drivers/CMSIS/Include/core_cm4.h **** 
 994:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:Drivers/CMSIS/Include/core_cm4.h **** 
 998:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:Drivers/CMSIS/Include/core_cm4.h **** 
1002:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:Drivers/CMSIS/Include/core_cm4.h **** 
1006:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:Drivers/CMSIS/Include/core_cm4.h **** 
1010:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:Drivers/CMSIS/Include/core_cm4.h **** 
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:Drivers/CMSIS/Include/core_cm4.h **** 
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** 
1023:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** 
1026:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** 
1029:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** 
1032:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** 
1035:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** 
1038:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:Drivers/CMSIS/Include/core_cm4.h **** 
1040:Drivers/CMSIS/Include/core_cm4.h **** 
1041:Drivers/CMSIS/Include/core_cm4.h **** /**
1042:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 46


1043:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:Drivers/CMSIS/Include/core_cm4.h ****   @{
1046:Drivers/CMSIS/Include/core_cm4.h ****  */
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /**
1049:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:Drivers/CMSIS/Include/core_cm4.h ****  */
1051:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1052:Drivers/CMSIS/Include/core_cm4.h **** {
1053:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1056:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1058:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1060:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1078:Drivers/CMSIS/Include/core_cm4.h **** 
1079:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:Drivers/CMSIS/Include/core_cm4.h **** 
1083:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:Drivers/CMSIS/Include/core_cm4.h **** 
1087:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:Drivers/CMSIS/Include/core_cm4.h **** 
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:Drivers/CMSIS/Include/core_cm4.h **** 
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 47


1100:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:Drivers/CMSIS/Include/core_cm4.h **** 
1111:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:Drivers/CMSIS/Include/core_cm4.h **** 
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:Drivers/CMSIS/Include/core_cm4.h **** 
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** 
1124:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** 
1127:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** 
1130:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** 
1133:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:Drivers/CMSIS/Include/core_cm4.h **** 
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** 
1153:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** 
1156:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 48


1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** 
1159:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** 
1162:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:Drivers/CMSIS/Include/core_cm4.h **** 
1173:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:Drivers/CMSIS/Include/core_cm4.h **** 
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:Drivers/CMSIS/Include/core_cm4.h **** 
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** 
1186:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** 
1189:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** 
1192:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:Drivers/CMSIS/Include/core_cm4.h **** 
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:Drivers/CMSIS/Include/core_cm4.h **** /**
1204:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1205:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:Drivers/CMSIS/Include/core_cm4.h ****   @{
1208:Drivers/CMSIS/Include/core_cm4.h ****  */
1209:Drivers/CMSIS/Include/core_cm4.h **** 
1210:Drivers/CMSIS/Include/core_cm4.h **** /**
1211:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:Drivers/CMSIS/Include/core_cm4.h ****  */
1213:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 49


1214:Drivers/CMSIS/Include/core_cm4.h **** {
1215:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1227:Drivers/CMSIS/Include/core_cm4.h **** 
1228:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:Drivers/CMSIS/Include/core_cm4.h **** 
1230:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm4.h **** 
1234:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm4.h **** 
1237:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:Drivers/CMSIS/Include/core_cm4.h **** 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:Drivers/CMSIS/Include/core_cm4.h **** 
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 50


1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** 
1277:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** 
1280:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** 
1283:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** 
1286:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** 
1289:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** 
1292:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** 
1295:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:Drivers/CMSIS/Include/core_cm4.h **** 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** /**
1300:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:Drivers/CMSIS/Include/core_cm4.h ****   @{
1304:Drivers/CMSIS/Include/core_cm4.h ****  */
1305:Drivers/CMSIS/Include/core_cm4.h **** 
1306:Drivers/CMSIS/Include/core_cm4.h **** /**
1307:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:Drivers/CMSIS/Include/core_cm4.h ****  */
1309:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1310:Drivers/CMSIS/Include/core_cm4.h **** {
1311:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1319:Drivers/CMSIS/Include/core_cm4.h **** 
1320:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:Drivers/CMSIS/Include/core_cm4.h **** 
1324:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:Drivers/CMSIS/Include/core_cm4.h **** 
1327:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 51


1328:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:Drivers/CMSIS/Include/core_cm4.h **** 
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:Drivers/CMSIS/Include/core_cm4.h **** 
1352:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:Drivers/CMSIS/Include/core_cm4.h **** 
1356:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:Drivers/CMSIS/Include/core_cm4.h **** 
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:Drivers/CMSIS/Include/core_cm4.h **** 
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:Drivers/CMSIS/Include/core_cm4.h **** 
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:Drivers/CMSIS/Include/core_cm4.h **** 
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:Drivers/CMSIS/Include/core_cm4.h **** 
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 52


1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:Drivers/CMSIS/Include/core_cm4.h **** 
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:Drivers/CMSIS/Include/core_cm4.h **** 
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:Drivers/CMSIS/Include/core_cm4.h **** 
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:Drivers/CMSIS/Include/core_cm4.h **** 
1405:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** 
1408:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:Drivers/CMSIS/Include/core_cm4.h **** 
1410:Drivers/CMSIS/Include/core_cm4.h **** 
1411:Drivers/CMSIS/Include/core_cm4.h **** /**
1412:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1413:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:Drivers/CMSIS/Include/core_cm4.h ****   @{
1416:Drivers/CMSIS/Include/core_cm4.h ****  */
1417:Drivers/CMSIS/Include/core_cm4.h **** 
1418:Drivers/CMSIS/Include/core_cm4.h **** /**
1419:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1422:Drivers/CMSIS/Include/core_cm4.h **** {
1423:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1428:Drivers/CMSIS/Include/core_cm4.h **** 
1429:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** 
1436:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** 
1439:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 53


1442:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** 
1445:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** 
1448:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** 
1451:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** 
1454:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** 
1457:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** 
1460:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** 
1463:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** 
1466:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** 
1473:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** 
1480:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** 
1483:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** 
1486:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** 
1489:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** 
1492:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** 
1495:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** 
1498:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 54


1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** 
1501:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** 
1504:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** 
1507:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** 
1510:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** 
1513:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:Drivers/CMSIS/Include/core_cm4.h **** 
1515:Drivers/CMSIS/Include/core_cm4.h **** 
1516:Drivers/CMSIS/Include/core_cm4.h **** /**
1517:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1518:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:Drivers/CMSIS/Include/core_cm4.h ****   @{
1521:Drivers/CMSIS/Include/core_cm4.h ****  */
1522:Drivers/CMSIS/Include/core_cm4.h **** 
1523:Drivers/CMSIS/Include/core_cm4.h **** /**
1524:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1528:Drivers/CMSIS/Include/core_cm4.h **** */
1529:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:Drivers/CMSIS/Include/core_cm4.h **** 
1531:Drivers/CMSIS/Include/core_cm4.h **** /**
1532:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1536:Drivers/CMSIS/Include/core_cm4.h **** */
1537:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:Drivers/CMSIS/Include/core_cm4.h **** 
1539:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:Drivers/CMSIS/Include/core_cm4.h **** 
1541:Drivers/CMSIS/Include/core_cm4.h **** 
1542:Drivers/CMSIS/Include/core_cm4.h **** /**
1543:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1544:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:Drivers/CMSIS/Include/core_cm4.h ****   @{
1547:Drivers/CMSIS/Include/core_cm4.h ****  */
1548:Drivers/CMSIS/Include/core_cm4.h **** 
1549:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1550:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 55


1556:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:Drivers/CMSIS/Include/core_cm4.h **** 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:Drivers/CMSIS/Include/core_cm4.h **** 
1568:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:Drivers/CMSIS/Include/core_cm4.h **** #endif
1572:Drivers/CMSIS/Include/core_cm4.h **** 
1573:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:Drivers/CMSIS/Include/core_cm4.h **** 
1576:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1577:Drivers/CMSIS/Include/core_cm4.h **** 
1578:Drivers/CMSIS/Include/core_cm4.h **** 
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1581:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1582:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1583:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1584:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1585:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1586:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1587:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1588:Drivers/CMSIS/Include/core_cm4.h **** /**
1589:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:Drivers/CMSIS/Include/core_cm4.h **** */
1591:Drivers/CMSIS/Include/core_cm4.h **** 
1592:Drivers/CMSIS/Include/core_cm4.h **** 
1593:Drivers/CMSIS/Include/core_cm4.h **** 
1594:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:Drivers/CMSIS/Include/core_cm4.h **** /**
1596:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:Drivers/CMSIS/Include/core_cm4.h ****   @{
1600:Drivers/CMSIS/Include/core_cm4.h ****  */
1601:Drivers/CMSIS/Include/core_cm4.h **** 
1602:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1606:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:Drivers/CMSIS/Include/core_cm4.h **** #else
1608:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 56


1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:Drivers/CMSIS/Include/core_cm4.h **** 
1622:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1626:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:Drivers/CMSIS/Include/core_cm4.h **** #else
1628:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:Drivers/CMSIS/Include/core_cm4.h **** 
1632:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:Drivers/CMSIS/Include/core_cm4.h **** 
1634:Drivers/CMSIS/Include/core_cm4.h **** 
1635:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** 
1643:Drivers/CMSIS/Include/core_cm4.h **** 
1644:Drivers/CMSIS/Include/core_cm4.h **** /**
1645:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1646:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1649:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1650:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:Drivers/CMSIS/Include/core_cm4.h ****  */
1653:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1654:Drivers/CMSIS/Include/core_cm4.h **** {
1655:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1656:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:Drivers/CMSIS/Include/core_cm4.h **** 
1658:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1660:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:Drivers/CMSIS/Include/core_cm4.h **** }
1665:Drivers/CMSIS/Include/core_cm4.h **** 
1666:Drivers/CMSIS/Include/core_cm4.h **** 
1667:Drivers/CMSIS/Include/core_cm4.h **** /**
1668:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1669:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 57


1670:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:Drivers/CMSIS/Include/core_cm4.h ****  */
1672:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1673:Drivers/CMSIS/Include/core_cm4.h **** {
1674:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1675:Drivers/CMSIS/Include/core_cm4.h **** }
1676:Drivers/CMSIS/Include/core_cm4.h **** 
1677:Drivers/CMSIS/Include/core_cm4.h **** 
1678:Drivers/CMSIS/Include/core_cm4.h **** /**
1679:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1680:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1683:Drivers/CMSIS/Include/core_cm4.h ****  */
1684:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 1014              		.loc 2 1684 22 view .LVU242
 1015              	.LBB17:
1685:Drivers/CMSIS/Include/core_cm4.h **** {
1686:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 1016              		.loc 2 1686 3 view .LVU243
1687:Drivers/CMSIS/Include/core_cm4.h ****   {
1688:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
 1017              		.loc 2 1688 5 view .LVU244
1689:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1018              		.loc 2 1689 5 view .LVU245
 1019              		.loc 2 1689 43 is_stmt 0 view .LVU246
 1020 0044 064A     		ldr	r2, .L53+8
 1021 0046 4FF48021 		mov	r1, #262144
 1022 004a 1160     		str	r1, [r2]
1690:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
 1023              		.loc 2 1690 5 is_stmt 1 view .LVU247
 1024              	.LVL60:
 1025              		.loc 2 1690 5 is_stmt 0 view .LVU248
 1026              	.LBE17:
 1027              	.LBE16:
 446:Core/Src/main.c **** 
 447:Core/Src/main.c ****     ADC1->CR2 |= ADC_CR2_ADON;                    // Power on ADC
 1028              		.loc 1 447 5 is_stmt 1 view .LVU249
 1029              		.loc 1 447 9 is_stmt 0 view .LVU250
 1030 004c 9A68     		ldr	r2, [r3, #8]
 1031              		.loc 1 447 15 view .LVU251
 1032 004e 42F00102 		orr	r2, r2, #1
 1033 0052 9A60     		str	r2, [r3, #8]
 448:Core/Src/main.c **** }
 1034              		.loc 1 448 1 view .LVU252
 1035 0054 7047     		bx	lr
 1036              	.L54:
 1037 0056 00BF     		.align	2
 1038              	.L53:
 1039 0058 00380240 		.word	1073887232
 1040 005c 00230140 		.word	1073816320
 1041 0060 00E100E0 		.word	-536813312
 1042              		.cfi_endproc
 1043              	.LFE256:
 1045              		.section	.text.Error_Handler,"ax",%progbits
 1046              		.align	1
 1047              		.global	Error_Handler
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 58


 1048              		.syntax unified
 1049              		.thumb
 1050              		.thumb_func
 1052              	Error_Handler:
 1053              	.LFB257:
 449:Core/Src/main.c **** 
 450:Core/Src/main.c **** 
 451:Core/Src/main.c **** 
 452:Core/Src/main.c **** /**
 453:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 454:Core/Src/main.c ****   * @retval None
 455:Core/Src/main.c ****   */
 456:Core/Src/main.c **** void Error_Handler(void)
 457:Core/Src/main.c **** {
 1054              		.loc 1 457 1 is_stmt 1 view -0
 1055              		.cfi_startproc
 1056              		@ Volatile: function does not return.
 1057              		@ args = 0, pretend = 0, frame = 0
 1058              		@ frame_needed = 0, uses_anonymous_args = 0
 1059              		@ link register save eliminated.
 458:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 459:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 460:Core/Src/main.c ****   __disable_irq();
 1060              		.loc 1 460 3 view .LVU254
 1061              	.LBB18:
 1062              	.LBI18:
 1063              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 59


  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 60


  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 61


 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 62


 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 63


 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 64


 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 65


 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 66


 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 67


 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 68


 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 69


 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 70


 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 71


 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 72


 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 73


 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 74


 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 75


 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1064              		.loc 3 960 27 view .LVU255
 1065              	.LBB19:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1066              		.loc 3 962 3 view .LVU256
 1067              		.syntax unified
 1068              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1069 0000 72B6     		cpsid i
 1070              	@ 0 "" 2
 1071              		.thumb
 1072              		.syntax unified
 1073              	.L56:
 1074              	.LBE19:
 1075              	.LBE18:
 461:Core/Src/main.c ****   while (1)
 1076              		.loc 1 461 3 view .LVU257
 462:Core/Src/main.c ****   {
 463:Core/Src/main.c ****   }
 1077              		.loc 1 463 3 view .LVU258
 461:Core/Src/main.c ****   while (1)
 1078              		.loc 1 461 9 view .LVU259
 1079 0002 FEE7     		b	.L56
 1080              		.cfi_endproc
 1081              	.LFE257:
 1083              		.section	.text.UART1_Init,"ax",%progbits
 1084              		.align	1
 1085              		.syntax unified
 1086              		.thumb
 1087              		.thumb_func
 1089              	UART1_Init:
 1090              	.LFB252:
 346:Core/Src/main.c ****     // Enable clocks
 1091              		.loc 1 346 1 view -0
 1092              		.cfi_startproc
 1093              		@ args = 0, pretend = 0, frame = 32
 1094              		@ frame_needed = 0, uses_anonymous_args = 0
 1095 0000 30B5     		push	{r4, r5, lr}
 1096              	.LCFI17:
 1097              		.cfi_def_cfa_offset 12
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 76


 1098              		.cfi_offset 4, -12
 1099              		.cfi_offset 5, -8
 1100              		.cfi_offset 14, -4
 1101 0002 89B0     		sub	sp, sp, #36
 1102              	.LCFI18:
 1103              		.cfi_def_cfa_offset 48
 348:Core/Src/main.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1104              		.loc 1 348 5 view .LVU261
 1105              	.LBB20:
 348:Core/Src/main.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1106              		.loc 1 348 5 view .LVU262
 1107 0004 0024     		movs	r4, #0
 1108 0006 0194     		str	r4, [sp, #4]
 348:Core/Src/main.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1109              		.loc 1 348 5 view .LVU263
 1110 0008 1E4B     		ldr	r3, .L61
 1111 000a 5A6C     		ldr	r2, [r3, #68]
 1112 000c 42F01002 		orr	r2, r2, #16
 1113 0010 5A64     		str	r2, [r3, #68]
 348:Core/Src/main.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1114              		.loc 1 348 5 view .LVU264
 1115 0012 5A6C     		ldr	r2, [r3, #68]
 1116 0014 02F01002 		and	r2, r2, #16
 1117 0018 0192     		str	r2, [sp, #4]
 348:Core/Src/main.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1118              		.loc 1 348 5 view .LVU265
 1119 001a 019A     		ldr	r2, [sp, #4]
 1120              	.LBE20:
 348:Core/Src/main.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1121              		.loc 1 348 5 view .LVU266
 349:Core/Src/main.c **** 
 1122              		.loc 1 349 5 view .LVU267
 1123              	.LBB21:
 349:Core/Src/main.c **** 
 1124              		.loc 1 349 5 view .LVU268
 1125 001c 0294     		str	r4, [sp, #8]
 349:Core/Src/main.c **** 
 1126              		.loc 1 349 5 view .LVU269
 1127 001e 1A6B     		ldr	r2, [r3, #48]
 1128 0020 42F00102 		orr	r2, r2, #1
 1129 0024 1A63     		str	r2, [r3, #48]
 349:Core/Src/main.c **** 
 1130              		.loc 1 349 5 view .LVU270
 1131 0026 1B6B     		ldr	r3, [r3, #48]
 1132 0028 03F00103 		and	r3, r3, #1
 1133 002c 0293     		str	r3, [sp, #8]
 349:Core/Src/main.c **** 
 1134              		.loc 1 349 5 view .LVU271
 1135 002e 029B     		ldr	r3, [sp, #8]
 1136              	.LBE21:
 349:Core/Src/main.c **** 
 1137              		.loc 1 349 5 view .LVU272
 352:Core/Src/main.c **** 
 1138              		.loc 1 352 5 view .LVU273
 352:Core/Src/main.c **** 
 1139              		.loc 1 352 22 is_stmt 0 view .LVU274
 1140 0030 0394     		str	r4, [sp, #12]
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 77


 1141 0032 0494     		str	r4, [sp, #16]
 1142 0034 0594     		str	r4, [sp, #20]
 1143 0036 0694     		str	r4, [sp, #24]
 1144 0038 0794     		str	r4, [sp, #28]
 356:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1145              		.loc 1 356 5 is_stmt 1 view .LVU275
 356:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1146              		.loc 1 356 25 is_stmt 0 view .LVU276
 1147 003a 4FF4C063 		mov	r3, #1536
 1148 003e 0393     		str	r3, [sp, #12]
 357:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1149              		.loc 1 357 5 is_stmt 1 view .LVU277
 357:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1150              		.loc 1 357 26 is_stmt 0 view .LVU278
 1151 0040 0223     		movs	r3, #2
 1152 0042 0493     		str	r3, [sp, #16]
 358:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1153              		.loc 1 358 5 is_stmt 1 view .LVU279
 359:Core/Src/main.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1154              		.loc 1 359 5 view .LVU280
 359:Core/Src/main.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1155              		.loc 1 359 27 is_stmt 0 view .LVU281
 1156 0044 0323     		movs	r3, #3
 1157 0046 0693     		str	r3, [sp, #24]
 360:Core/Src/main.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1158              		.loc 1 360 5 is_stmt 1 view .LVU282
 360:Core/Src/main.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1159              		.loc 1 360 31 is_stmt 0 view .LVU283
 1160 0048 0723     		movs	r3, #7
 1161 004a 0793     		str	r3, [sp, #28]
 361:Core/Src/main.c **** 
 1162              		.loc 1 361 5 is_stmt 1 view .LVU284
 1163 004c 03A9     		add	r1, sp, #12
 1164 004e 0E48     		ldr	r0, .L61+4
 1165 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 1166              	.LVL61:
 364:Core/Src/main.c ****     huart1.Init.BaudRate = 115200;
 1167              		.loc 1 364 5 view .LVU285
 364:Core/Src/main.c ****     huart1.Init.BaudRate = 115200;
 1168              		.loc 1 364 21 is_stmt 0 view .LVU286
 1169 0054 0D4D     		ldr	r5, .L61+8
 1170 0056 0E4B     		ldr	r3, .L61+12
 1171 0058 2B60     		str	r3, [r5]
 365:Core/Src/main.c ****     huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1172              		.loc 1 365 5 is_stmt 1 view .LVU287
 365:Core/Src/main.c ****     huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1173              		.loc 1 365 26 is_stmt 0 view .LVU288
 1174 005a 4FF4E133 		mov	r3, #115200
 1175 005e 6B60     		str	r3, [r5, #4]
 366:Core/Src/main.c ****     huart1.Init.StopBits = UART_STOPBITS_1;
 1176              		.loc 1 366 5 is_stmt 1 view .LVU289
 366:Core/Src/main.c ****     huart1.Init.StopBits = UART_STOPBITS_1;
 1177              		.loc 1 366 28 is_stmt 0 view .LVU290
 1178 0060 AC60     		str	r4, [r5, #8]
 367:Core/Src/main.c ****     huart1.Init.Parity = UART_PARITY_NONE;
 1179              		.loc 1 367 5 is_stmt 1 view .LVU291
 367:Core/Src/main.c ****     huart1.Init.Parity = UART_PARITY_NONE;
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 78


 1180              		.loc 1 367 26 is_stmt 0 view .LVU292
 1181 0062 EC60     		str	r4, [r5, #12]
 368:Core/Src/main.c ****     huart1.Init.Mode = UART_MODE_TX_RX;
 1182              		.loc 1 368 5 is_stmt 1 view .LVU293
 368:Core/Src/main.c ****     huart1.Init.Mode = UART_MODE_TX_RX;
 1183              		.loc 1 368 24 is_stmt 0 view .LVU294
 1184 0064 2C61     		str	r4, [r5, #16]
 369:Core/Src/main.c ****     huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1185              		.loc 1 369 5 is_stmt 1 view .LVU295
 369:Core/Src/main.c ****     huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1186              		.loc 1 369 22 is_stmt 0 view .LVU296
 1187 0066 0C23     		movs	r3, #12
 1188 0068 6B61     		str	r3, [r5, #20]
 370:Core/Src/main.c ****     huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1189              		.loc 1 370 5 is_stmt 1 view .LVU297
 370:Core/Src/main.c ****     huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1190              		.loc 1 370 27 is_stmt 0 view .LVU298
 1191 006a AC61     		str	r4, [r5, #24]
 371:Core/Src/main.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 1192              		.loc 1 371 5 is_stmt 1 view .LVU299
 371:Core/Src/main.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 1193              		.loc 1 371 30 is_stmt 0 view .LVU300
 1194 006c EC61     		str	r4, [r5, #28]
 372:Core/Src/main.c **** 
 1195              		.loc 1 372 5 is_stmt 1 view .LVU301
 1196 006e 2520     		movs	r0, #37
 1197 0070 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1198              	.LVL62:
 374:Core/Src/main.c ****     {
 1199              		.loc 1 374 5 view .LVU302
 374:Core/Src/main.c ****     {
 1200              		.loc 1 374 9 is_stmt 0 view .LVU303
 1201 0074 2846     		mov	r0, r5
 1202 0076 FFF7FEFF 		bl	HAL_UART_Init
 1203              	.LVL63:
 374:Core/Src/main.c ****     {
 1204              		.loc 1 374 8 discriminator 1 view .LVU304
 1205 007a 08B9     		cbnz	r0, .L60
 379:Core/Src/main.c **** void USART1_IRQHandler(void)
 1206              		.loc 1 379 1 view .LVU305
 1207 007c 09B0     		add	sp, sp, #36
 1208              	.LCFI19:
 1209              		.cfi_remember_state
 1210              		.cfi_def_cfa_offset 12
 1211              		@ sp needed
 1212 007e 30BD     		pop	{r4, r5, pc}
 1213              	.L60:
 1214              	.LCFI20:
 1215              		.cfi_restore_state
 377:Core/Src/main.c ****     }
 1216              		.loc 1 377 9 is_stmt 1 view .LVU306
 1217 0080 FFF7FEFF 		bl	Error_Handler
 1218              	.LVL64:
 1219              	.L62:
 1220              		.align	2
 1221              	.L61:
 1222 0084 00380240 		.word	1073887232
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 79


 1223 0088 00000240 		.word	1073872896
 1224 008c 00000000 		.word	huart1
 1225 0090 00100140 		.word	1073811456
 1226              		.cfi_endproc
 1227              	.LFE252:
 1229              		.section	.text.SystemClock_Config,"ax",%progbits
 1230              		.align	1
 1231              		.global	SystemClock_Config
 1232              		.syntax unified
 1233              		.thumb
 1234              		.thumb_func
 1236              	SystemClock_Config:
 1237              	.LFB243:
 138:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1238              		.loc 1 138 1 view -0
 1239              		.cfi_startproc
 1240              		@ args = 0, pretend = 0, frame = 80
 1241              		@ frame_needed = 0, uses_anonymous_args = 0
 1242 0000 00B5     		push	{lr}
 1243              	.LCFI21:
 1244              		.cfi_def_cfa_offset 4
 1245              		.cfi_offset 14, -4
 1246 0002 95B0     		sub	sp, sp, #84
 1247              	.LCFI22:
 1248              		.cfi_def_cfa_offset 88
 139:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1249              		.loc 1 139 3 view .LVU308
 139:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1250              		.loc 1 139 22 is_stmt 0 view .LVU309
 1251 0004 3422     		movs	r2, #52
 1252 0006 0021     		movs	r1, #0
 1253 0008 07A8     		add	r0, sp, #28
 1254 000a FFF7FEFF 		bl	memset
 1255              	.LVL65:
 140:Core/Src/main.c **** 
 1256              		.loc 1 140 3 is_stmt 1 view .LVU310
 140:Core/Src/main.c **** 
 1257              		.loc 1 140 22 is_stmt 0 view .LVU311
 1258 000e 0023     		movs	r3, #0
 1259 0010 0293     		str	r3, [sp, #8]
 1260 0012 0393     		str	r3, [sp, #12]
 1261 0014 0493     		str	r3, [sp, #16]
 1262 0016 0593     		str	r3, [sp, #20]
 1263 0018 0693     		str	r3, [sp, #24]
 144:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 1264              		.loc 1 144 3 is_stmt 1 view .LVU312
 1265              	.LBB22:
 144:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 1266              		.loc 1 144 3 view .LVU313
 1267 001a 0093     		str	r3, [sp]
 144:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 1268              		.loc 1 144 3 view .LVU314
 1269 001c 194A     		ldr	r2, .L69
 1270 001e 116C     		ldr	r1, [r2, #64]
 1271 0020 41F08051 		orr	r1, r1, #268435456
 1272 0024 1164     		str	r1, [r2, #64]
 144:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 80


 1273              		.loc 1 144 3 view .LVU315
 1274 0026 126C     		ldr	r2, [r2, #64]
 1275 0028 02F08052 		and	r2, r2, #268435456
 1276 002c 0092     		str	r2, [sp]
 144:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 1277              		.loc 1 144 3 view .LVU316
 1278 002e 009A     		ldr	r2, [sp]
 1279              	.LBE22:
 144:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 1280              		.loc 1 144 3 view .LVU317
 145:Core/Src/main.c **** 
 1281              		.loc 1 145 3 view .LVU318
 1282              	.LBB23:
 145:Core/Src/main.c **** 
 1283              		.loc 1 145 3 view .LVU319
 1284 0030 0193     		str	r3, [sp, #4]
 145:Core/Src/main.c **** 
 1285              		.loc 1 145 3 view .LVU320
 1286 0032 1549     		ldr	r1, .L69+4
 1287 0034 0A68     		ldr	r2, [r1]
 1288 0036 22F44042 		bic	r2, r2, #49152
 1289 003a 42F48042 		orr	r2, r2, #16384
 1290 003e 0A60     		str	r2, [r1]
 145:Core/Src/main.c **** 
 1291              		.loc 1 145 3 view .LVU321
 1292 0040 0A68     		ldr	r2, [r1]
 1293 0042 02F44042 		and	r2, r2, #49152
 1294 0046 0192     		str	r2, [sp, #4]
 145:Core/Src/main.c **** 
 1295              		.loc 1 145 3 view .LVU322
 1296 0048 019A     		ldr	r2, [sp, #4]
 1297              	.LBE23:
 145:Core/Src/main.c **** 
 1298              		.loc 1 145 3 view .LVU323
 150:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1299              		.loc 1 150 3 view .LVU324
 150:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1300              		.loc 1 150 36 is_stmt 0 view .LVU325
 1301 004a 0222     		movs	r2, #2
 1302 004c 0792     		str	r2, [sp, #28]
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1303              		.loc 1 151 3 is_stmt 1 view .LVU326
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1304              		.loc 1 151 30 is_stmt 0 view .LVU327
 1305 004e 0122     		movs	r2, #1
 1306 0050 0A92     		str	r2, [sp, #40]
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1307              		.loc 1 152 3 is_stmt 1 view .LVU328
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1308              		.loc 1 152 41 is_stmt 0 view .LVU329
 1309 0052 1022     		movs	r2, #16
 1310 0054 0B92     		str	r2, [sp, #44]
 153:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1311              		.loc 1 153 3 is_stmt 1 view .LVU330
 153:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1312              		.loc 1 153 34 is_stmt 0 view .LVU331
 1313 0056 0D93     		str	r3, [sp, #52]
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 81


 154:Core/Src/main.c ****   {
 1314              		.loc 1 154 3 is_stmt 1 view .LVU332
 154:Core/Src/main.c ****   {
 1315              		.loc 1 154 7 is_stmt 0 view .LVU333
 1316 0058 07A8     		add	r0, sp, #28
 1317 005a FFF7FEFF 		bl	HAL_RCC_OscConfig
 1318              	.LVL66:
 154:Core/Src/main.c ****   {
 1319              		.loc 1 154 6 discriminator 1 view .LVU334
 1320 005e 68B9     		cbnz	r0, .L67
 161:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1321              		.loc 1 161 3 is_stmt 1 view .LVU335
 161:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1322              		.loc 1 161 31 is_stmt 0 view .LVU336
 1323 0060 0F23     		movs	r3, #15
 1324 0062 0293     		str	r3, [sp, #8]
 163:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1325              		.loc 1 163 3 is_stmt 1 view .LVU337
 163:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1326              		.loc 1 163 34 is_stmt 0 view .LVU338
 1327 0064 0021     		movs	r1, #0
 1328 0066 0391     		str	r1, [sp, #12]
 164:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1329              		.loc 1 164 3 is_stmt 1 view .LVU339
 164:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1330              		.loc 1 164 35 is_stmt 0 view .LVU340
 1331 0068 0491     		str	r1, [sp, #16]
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1332              		.loc 1 165 3 is_stmt 1 view .LVU341
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1333              		.loc 1 165 36 is_stmt 0 view .LVU342
 1334 006a 0591     		str	r1, [sp, #20]
 166:Core/Src/main.c **** 
 1335              		.loc 1 166 3 is_stmt 1 view .LVU343
 166:Core/Src/main.c **** 
 1336              		.loc 1 166 36 is_stmt 0 view .LVU344
 1337 006c 0691     		str	r1, [sp, #24]
 168:Core/Src/main.c ****   {
 1338              		.loc 1 168 3 is_stmt 1 view .LVU345
 168:Core/Src/main.c ****   {
 1339              		.loc 1 168 7 is_stmt 0 view .LVU346
 1340 006e 02A8     		add	r0, sp, #8
 1341 0070 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1342              	.LVL67:
 168:Core/Src/main.c ****   {
 1343              		.loc 1 168 6 discriminator 1 view .LVU347
 1344 0074 20B9     		cbnz	r0, .L68
 172:Core/Src/main.c **** 
 1345              		.loc 1 172 1 view .LVU348
 1346 0076 15B0     		add	sp, sp, #84
 1347              	.LCFI23:
 1348              		.cfi_remember_state
 1349              		.cfi_def_cfa_offset 4
 1350              		@ sp needed
 1351 0078 5DF804FB 		ldr	pc, [sp], #4
 1352              	.L67:
 1353              	.LCFI24:
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 82


 1354              		.cfi_restore_state
 156:Core/Src/main.c ****   }
 1355              		.loc 1 156 5 is_stmt 1 view .LVU349
 1356 007c FFF7FEFF 		bl	Error_Handler
 1357              	.LVL68:
 1358              	.L68:
 170:Core/Src/main.c ****   }
 1359              		.loc 1 170 5 view .LVU350
 1360 0080 FFF7FEFF 		bl	Error_Handler
 1361              	.LVL69:
 1362              	.L70:
 1363              		.align	2
 1364              	.L69:
 1365 0084 00380240 		.word	1073887232
 1366 0088 00700040 		.word	1073770496
 1367              		.cfi_endproc
 1368              	.LFE243:
 1370              		.section	.text.rtrim,"ax",%progbits
 1371              		.align	1
 1372              		.global	rtrim
 1373              		.syntax unified
 1374              		.thumb
 1375              		.thumb_func
 1377              	rtrim:
 1378              	.LVL70:
 1379              	.LFB259:
 464:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 465:Core/Src/main.c **** }
 466:Core/Src/main.c **** 
 467:Core/Src/main.c **** void handle(char* Msg){
 468:Core/Src/main.c **** 
 469:Core/Src/main.c ****   if ( (Msg[0] == 'H') && (Msg[1] == 'I') ){
 470:Core/Src/main.c ****     lcd_command(CLEAR);
 471:Core/Src/main.c ****     lcd_putstring("Controller");
 472:Core/Src/main.c ****     lcd_command(LINE_TWO);
 473:Core/Src/main.c ****     lcd_putstring("Connected.");
 474:Core/Src/main.c **** 
 475:Core/Src/main.c ****     char msg[] = "HEY\r\n";
 476:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 477:Core/Src/main.c ****   }
 478:Core/Src/main.c **** 
 479:Core/Src/main.c ****   if ( (Msg[0] == 'U') && (Msg[1] == 'P') ){
 480:Core/Src/main.c **** 
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****     char msg[] = "YES\r\n";
 483:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 484:Core/Src/main.c ****   }
 485:Core/Src/main.c **** 
 486:Core/Src/main.c **** 
 487:Core/Src/main.c ****   if ( (Msg[0] == 'W') && (Msg[1] == 'R') ){
 488:Core/Src/main.c **** 
 489:Core/Src/main.c ****     char line1[50];
 490:Core/Src/main.c ****     char line2[50];
 491:Core/Src/main.c ****     if ( parseWRCommand(Msg,line1,line2,50 ) ){
 492:Core/Src/main.c ****       lcd_command(CLEAR);
 493:Core/Src/main.c ****       lcd_putstring(line1);
 494:Core/Src/main.c ****       lcd_command(LINE_TWO);
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 83


 495:Core/Src/main.c ****       lcd_putstring(line2);
 496:Core/Src/main.c ****     }
 497:Core/Src/main.c **** 
 498:Core/Src/main.c **** 
 499:Core/Src/main.c ****     char msg[] = "DID\r\n";
 500:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 501:Core/Src/main.c ****   }
 502:Core/Src/main.c **** 
 503:Core/Src/main.c ****   if ( (Msg[0] == 'L') && (Msg[1] == 'I') ){
 504:Core/Src/main.c ****     int Led = parseLIValue(Msg);
 505:Core/Src/main.c ****     if (Led != -1){
 506:Core/Src/main.c ****       GPIOB->ODR = Led;
 507:Core/Src/main.c ****     }
 508:Core/Src/main.c ****     char msg[] = "LIT\r\n";
 509:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 510:Core/Src/main.c ****   }
 511:Core/Src/main.c **** 
 512:Core/Src/main.c ****   if ( (Msg[0] == 'E') && (Msg[1] == 'S') ){
 513:Core/Src/main.c ****     lcd_command(CLEAR);
 514:Core/Src/main.c ****     lcd_putstring("Controller");
 515:Core/Src/main.c ****     lcd_command(LINE_TWO);
 516:Core/Src/main.c ****     lcd_putstring("Disconnected");
 517:Core/Src/main.c ****     char msg[] = "SHO\r\n";
 518:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 519:Core/Src/main.c ****   }
 520:Core/Src/main.c **** 
 521:Core/Src/main.c **** }
 522:Core/Src/main.c **** 
 523:Core/Src/main.c **** void rtrim(char *str) {
 1380              		.loc 1 523 23 view -0
 1381              		.cfi_startproc
 1382              		@ args = 0, pretend = 0, frame = 0
 1383              		@ frame_needed = 0, uses_anonymous_args = 0
 1384              		.loc 1 523 23 is_stmt 0 view .LVU352
 1385 0000 10B5     		push	{r4, lr}
 1386              	.LCFI25:
 1387              		.cfi_def_cfa_offset 8
 1388              		.cfi_offset 4, -8
 1389              		.cfi_offset 14, -4
 1390 0002 0446     		mov	r4, r0
 524:Core/Src/main.c ****     int len = strlen(str);
 1391              		.loc 1 524 5 is_stmt 1 view .LVU353
 1392              		.loc 1 524 15 is_stmt 0 view .LVU354
 1393 0004 FFF7FEFF 		bl	strlen
 1394              	.LVL71:
 525:Core/Src/main.c ****     while(len > 0 && ((unsigned char)str[len - 1]) == ' ') {
 1395              		.loc 1 525 5 is_stmt 1 view .LVU355
 1396              		.loc 1 525 10 is_stmt 0 view .LVU356
 1397 0008 02E0     		b	.L72
 1398              	.L74:
 526:Core/Src/main.c ****         str[len - 1] = '\0';
 1399              		.loc 1 526 9 is_stmt 1 view .LVU357
 1400              		.loc 1 526 22 is_stmt 0 view .LVU358
 1401 000a 0022     		movs	r2, #0
 1402 000c E254     		strb	r2, [r4, r3]
 527:Core/Src/main.c ****         len--;
 1403              		.loc 1 527 9 is_stmt 1 view .LVU359
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 84


 1404              		.loc 1 527 12 is_stmt 0 view .LVU360
 1405 000e 0138     		subs	r0, r0, #1
 1406              	.LVL72:
 1407              	.L72:
 525:Core/Src/main.c ****     while(len > 0 && ((unsigned char)str[len - 1]) == ' ') {
 1408              		.loc 1 525 19 is_stmt 1 view .LVU361
 1409 0010 0028     		cmp	r0, #0
 1410 0012 03DD     		ble	.L71
 525:Core/Src/main.c ****     while(len > 0 && ((unsigned char)str[len - 1]) == ' ') {
 1411              		.loc 1 525 41 is_stmt 0 discriminator 1 view .LVU362
 1412 0014 431E     		subs	r3, r0, #1
 1413 0016 E25C     		ldrb	r2, [r4, r3]	@ zero_extendqisi2
 525:Core/Src/main.c ****     while(len > 0 && ((unsigned char)str[len - 1]) == ' ') {
 1414              		.loc 1 525 19 discriminator 1 view .LVU363
 1415 0018 202A     		cmp	r2, #32
 1416 001a F6D0     		beq	.L74
 1417              	.L71:
 528:Core/Src/main.c ****     }
 529:Core/Src/main.c **** }
 1418              		.loc 1 529 1 view .LVU364
 1419 001c 10BD     		pop	{r4, pc}
 1420              		.loc 1 529 1 view .LVU365
 1421              		.cfi_endproc
 1422              	.LFE259:
 1424              		.section	.rodata.parseLIValue.str1.4,"aMS",%progbits,1
 1425              		.align	2
 1426              	.LC4:
 1427 0000 25327320 		.ascii	"%2s %d\000"
 1427      256400
 1428 0007 00       		.align	2
 1429              	.LC5:
 1430 0008 4C4900   		.ascii	"LI\000"
 1431              		.section	.text.parseLIValue,"ax",%progbits
 1432              		.align	1
 1433              		.global	parseLIValue
 1434              		.syntax unified
 1435              		.thumb
 1436              		.thumb_func
 1438              	parseLIValue:
 1439              	.LVL73:
 1440              	.LFB260:
 530:Core/Src/main.c **** 
 531:Core/Src/main.c **** int parseLIValue(const char *msg) {
 1441              		.loc 1 531 35 is_stmt 1 view -0
 1442              		.cfi_startproc
 1443              		@ args = 0, pretend = 0, frame = 32
 1444              		@ frame_needed = 0, uses_anonymous_args = 0
 1445              		.loc 1 531 35 is_stmt 0 view .LVU367
 1446 0000 10B5     		push	{r4, lr}
 1447              	.LCFI26:
 1448              		.cfi_def_cfa_offset 8
 1449              		.cfi_offset 4, -8
 1450              		.cfi_offset 14, -4
 1451 0002 88B0     		sub	sp, sp, #32
 1452              	.LCFI27:
 1453              		.cfi_def_cfa_offset 40
 1454 0004 0146     		mov	r1, r0
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 85


 532:Core/Src/main.c ****     char buffer[20];
 1455              		.loc 1 532 5 is_stmt 1 view .LVU368
 533:Core/Src/main.c ****     strncpy(buffer, msg, sizeof(buffer)-1);
 1456              		.loc 1 533 5 view .LVU369
 1457 0006 1322     		movs	r2, #19
 1458 0008 03A8     		add	r0, sp, #12
 1459              	.LVL74:
 1460              		.loc 1 533 5 is_stmt 0 view .LVU370
 1461 000a FFF7FEFF 		bl	strncpy
 1462              	.LVL75:
 534:Core/Src/main.c ****     buffer[sizeof(buffer)-1] = '\0';
 1463              		.loc 1 534 5 is_stmt 1 view .LVU371
 1464              		.loc 1 534 30 is_stmt 0 view .LVU372
 1465 000e 0024     		movs	r4, #0
 1466 0010 8DF81F40 		strb	r4, [sp, #31]
 535:Core/Src/main.c **** 
 536:Core/Src/main.c ****     rtrim(buffer);
 1467              		.loc 1 536 5 is_stmt 1 view .LVU373
 1468 0014 03A8     		add	r0, sp, #12
 1469 0016 FFF7FEFF 		bl	rtrim
 1470              	.LVL76:
 537:Core/Src/main.c **** 
 538:Core/Src/main.c ****     char cmd[3] = {0};
 1471              		.loc 1 538 5 view .LVU374
 1472              		.loc 1 538 10 is_stmt 0 view .LVU375
 1473 001a ADF80840 		strh	r4, [sp, #8]	@ movhi
 1474 001e 8DF80A40 		strb	r4, [sp, #10]
 539:Core/Src/main.c ****     int value = -1;
 1475              		.loc 1 539 5 is_stmt 1 view .LVU376
 1476              		.loc 1 539 9 is_stmt 0 view .LVU377
 1477 0022 4FF0FF33 		mov	r3, #-1
 1478 0026 0193     		str	r3, [sp, #4]
 540:Core/Src/main.c **** 
 541:Core/Src/main.c ****     if (sscanf(buffer, "%2s %d", cmd, &value) == 2) {
 1479              		.loc 1 541 5 is_stmt 1 view .LVU378
 1480              		.loc 1 541 9 is_stmt 0 view .LVU379
 1481 0028 01AB     		add	r3, sp, #4
 1482 002a 02AA     		add	r2, sp, #8
 1483 002c 0E49     		ldr	r1, .L83
 1484 002e 03A8     		add	r0, sp, #12
 1485 0030 FFF7FEFF 		bl	sscanf
 1486              	.LVL77:
 1487              		.loc 1 541 8 discriminator 1 view .LVU380
 1488 0034 0228     		cmp	r0, #2
 1489 0036 0ED1     		bne	.L78
 542:Core/Src/main.c ****         if (strcmp(cmd, "LI") == 0 && value >= 0 && value <= 255) {
 1490              		.loc 1 542 9 is_stmt 1 view .LVU381
 1491              		.loc 1 542 13 is_stmt 0 view .LVU382
 1492 0038 0C49     		ldr	r1, .L83+4
 1493 003a 02A8     		add	r0, sp, #8
 1494 003c FFF7FEFF 		bl	strcmp
 1495              	.LVL78:
 1496              		.loc 1 542 12 discriminator 1 view .LVU383
 1497 0040 60B9     		cbnz	r0, .L79
 1498              		.loc 1 542 45 discriminator 1 view .LVU384
 1499 0042 0198     		ldr	r0, [sp, #4]
 1500              		.loc 1 542 36 discriminator 1 view .LVU385
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 86


 1501 0044 A042     		cmp	r0, r4
 1502 0046 0CDB     		blt	.L80
 1503              		.loc 1 542 50 discriminator 2 view .LVU386
 1504 0048 FF28     		cmp	r0, #255
 1505 004a 01DC     		bgt	.L82
 1506              	.L76:
 543:Core/Src/main.c ****             return value;
 544:Core/Src/main.c ****         }
 545:Core/Src/main.c ****     }
 546:Core/Src/main.c **** 
 547:Core/Src/main.c ****     return -1; // Invalid format or out of range
 548:Core/Src/main.c **** }
 1507              		.loc 1 548 1 view .LVU387
 1508 004c 08B0     		add	sp, sp, #32
 1509              	.LCFI28:
 1510              		.cfi_remember_state
 1511              		.cfi_def_cfa_offset 8
 1512              		@ sp needed
 1513 004e 10BD     		pop	{r4, pc}
 1514              	.L82:
 1515              	.LCFI29:
 1516              		.cfi_restore_state
 547:Core/Src/main.c **** }
 1517              		.loc 1 547 12 view .LVU388
 1518 0050 4FF0FF30 		mov	r0, #-1
 1519 0054 FAE7     		b	.L76
 1520              	.L78:
 1521 0056 4FF0FF30 		mov	r0, #-1
 1522 005a F7E7     		b	.L76
 1523              	.L79:
 1524 005c 4FF0FF30 		mov	r0, #-1
 1525 0060 F4E7     		b	.L76
 1526              	.L80:
 1527 0062 4FF0FF30 		mov	r0, #-1
 1528 0066 F1E7     		b	.L76
 1529              	.L84:
 1530              		.align	2
 1531              	.L83:
 1532 0068 00000000 		.word	.LC4
 1533 006c 08000000 		.word	.LC5
 1534              		.cfi_endproc
 1535              	.LFE260:
 1537              		.section	.rodata.parseWRCommand.str1.4,"aMS",%progbits,1
 1538              		.align	2
 1539              	.LC6:
 1540 0000 25327320 		.ascii	"%2s %[^\012]\000"
 1540      255B5E0A 
 1540      5D00
 1541 000a 0000     		.align	2
 1542              	.LC7:
 1543 000c 575200   		.ascii	"WR\000"
 1544              		.section	.text.parseWRCommand,"ax",%progbits
 1545              		.align	1
 1546              		.global	parseWRCommand
 1547              		.syntax unified
 1548              		.thumb
 1549              		.thumb_func
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 87


 1551              	parseWRCommand:
 1552              	.LVL79:
 1553              	.LFB261:
 549:Core/Src/main.c **** 
 550:Core/Src/main.c **** int parseWRCommand(const char *msg, char *line1, char *line2, int maxLen) {
 1554              		.loc 1 550 75 is_stmt 1 view -0
 1555              		.cfi_startproc
 1556              		@ args = 0, pretend = 0, frame = 520
 1557              		@ frame_needed = 0, uses_anonymous_args = 0
 1558              		.loc 1 550 75 is_stmt 0 view .LVU390
 1559 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1560              	.LCFI30:
 1561              		.cfi_def_cfa_offset 28
 1562              		.cfi_offset 4, -28
 1563              		.cfi_offset 5, -24
 1564              		.cfi_offset 6, -20
 1565              		.cfi_offset 7, -16
 1566              		.cfi_offset 8, -12
 1567              		.cfi_offset 9, -8
 1568              		.cfi_offset 14, -4
 1569 0004 ADF5037D 		sub	sp, sp, #524
 1570              	.LCFI31:
 1571              		.cfi_def_cfa_offset 552
 1572 0008 0E46     		mov	r6, r1
 1573 000a 1546     		mov	r5, r2
 1574 000c 1F46     		mov	r7, r3
 551:Core/Src/main.c ****     char buffer[256];
 1575              		.loc 1 551 5 is_stmt 1 view .LVU391
 552:Core/Src/main.c ****     strncpy(buffer, msg, sizeof(buffer)-1);
 1576              		.loc 1 552 5 view .LVU392
 1577 000e FF22     		movs	r2, #255
 1578              	.LVL80:
 1579              		.loc 1 552 5 is_stmt 0 view .LVU393
 1580 0010 0146     		mov	r1, r0
 1581              	.LVL81:
 1582              		.loc 1 552 5 view .LVU394
 1583 0012 42A8     		add	r0, sp, #264
 1584              	.LVL82:
 1585              		.loc 1 552 5 view .LVU395
 1586 0014 FFF7FEFF 		bl	strncpy
 1587              	.LVL83:
 553:Core/Src/main.c ****     buffer[sizeof(buffer)-1] = '\0';
 1588              		.loc 1 553 5 is_stmt 1 view .LVU396
 1589              		.loc 1 553 30 is_stmt 0 view .LVU397
 1590 0018 0024     		movs	r4, #0
 1591 001a 8DF80742 		strb	r4, [sp, #519]
 554:Core/Src/main.c ****     rtrim(buffer);
 1592              		.loc 1 554 5 is_stmt 1 view .LVU398
 1593 001e 42A8     		add	r0, sp, #264
 1594 0020 FFF7FEFF 		bl	rtrim
 1595              	.LVL84:
 555:Core/Src/main.c **** 
 556:Core/Src/main.c ****     char cmd[3] = {0};
 1596              		.loc 1 556 5 view .LVU399
 1597              		.loc 1 556 10 is_stmt 0 view .LVU400
 1598 0024 ADF80441 		strh	r4, [sp, #260]	@ movhi
 1599 0028 8DF80641 		strb	r4, [sp, #262]
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 88


 557:Core/Src/main.c ****     char rest[256] = {0};
 1600              		.loc 1 557 5 is_stmt 1 view .LVU401
 1601              		.loc 1 557 10 is_stmt 0 view .LVU402
 1602 002c 4FF48072 		mov	r2, #256
 1603 0030 2146     		mov	r1, r4
 1604 0032 01A8     		add	r0, sp, #4
 1605 0034 FFF7FEFF 		bl	memset
 1606              	.LVL85:
 558:Core/Src/main.c **** 
 559:Core/Src/main.c ****     // Separate the command and the rest
 560:Core/Src/main.c ****     if (sscanf(buffer, "%2s %[^\n]", cmd, rest) != 2)
 1607              		.loc 1 560 5 is_stmt 1 view .LVU403
 1608              		.loc 1 560 9 is_stmt 0 view .LVU404
 1609 0038 01AB     		add	r3, sp, #4
 1610 003a 41AA     		add	r2, sp, #260
 1611 003c 1A49     		ldr	r1, .L90
 1612 003e 42A8     		add	r0, sp, #264
 1613 0040 FFF7FEFF 		bl	sscanf
 1614              	.LVL86:
 1615              		.loc 1 560 8 discriminator 1 view .LVU405
 1616 0044 0228     		cmp	r0, #2
 1617 0046 26D1     		bne	.L87
 561:Core/Src/main.c ****         return 0;
 562:Core/Src/main.c **** 
 563:Core/Src/main.c ****     if (strcmp(cmd, "WR") != 0)
 1618              		.loc 1 563 5 is_stmt 1 view .LVU406
 1619              		.loc 1 563 9 is_stmt 0 view .LVU407
 1620 0048 1849     		ldr	r1, .L90+4
 1621 004a 41A8     		add	r0, sp, #260
 1622 004c FFF7FEFF 		bl	strcmp
 1623              	.LVL87:
 1624              		.loc 1 563 8 discriminator 1 view .LVU408
 1625 0050 0446     		mov	r4, r0
 1626 0052 30BB     		cbnz	r0, .L88
 564:Core/Src/main.c ****         return 0;
 565:Core/Src/main.c **** 
 566:Core/Src/main.c ****     // Split by ';'
 567:Core/Src/main.c ****     char *sep = strchr(rest, ';');
 1627              		.loc 1 567 5 is_stmt 1 view .LVU409
 1628              		.loc 1 567 17 is_stmt 0 view .LVU410
 1629 0054 3B21     		movs	r1, #59
 1630 0056 01A8     		add	r0, sp, #4
 1631 0058 FFF7FEFF 		bl	strchr
 1632              	.LVL88:
 568:Core/Src/main.c ****     if (!sep)
 1633              		.loc 1 568 5 is_stmt 1 view .LVU411
 1634              		.loc 1 568 8 is_stmt 0 view .LVU412
 1635 005c 8046     		mov	r8, r0
 1636 005e D8B1     		cbz	r0, .L85
 569:Core/Src/main.c ****         return 0;
 570:Core/Src/main.c **** 
 571:Core/Src/main.c ****     *sep = '\0';
 1637              		.loc 1 571 5 is_stmt 1 view .LVU413
 1638              		.loc 1 571 10 is_stmt 0 view .LVU414
 1639 0060 4FF00009 		mov	r9, #0
 1640 0064 08F8019B 		strb	r9, [r8], #1
 572:Core/Src/main.c ****     strncpy(line1, rest, maxLen-1);
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 89


 1641              		.loc 1 572 5 is_stmt 1 view .LVU415
 1642              		.loc 1 572 32 is_stmt 0 view .LVU416
 1643 0068 013F     		subs	r7, r7, #1
 1644              	.LVL89:
 1645              		.loc 1 572 5 view .LVU417
 1646 006a 3A46     		mov	r2, r7
 1647 006c 01A9     		add	r1, sp, #4
 1648 006e 3046     		mov	r0, r6
 1649              	.LVL90:
 1650              		.loc 1 572 5 view .LVU418
 1651 0070 FFF7FEFF 		bl	strncpy
 1652              	.LVL91:
 573:Core/Src/main.c ****     line1[maxLen-1] = '\0';
 1653              		.loc 1 573 5 is_stmt 1 view .LVU419
 1654              		.loc 1 573 21 is_stmt 0 view .LVU420
 1655 0074 06F80790 		strb	r9, [r6, r7]
 574:Core/Src/main.c ****     strncpy(line2, sep+1, maxLen-1);
 1656              		.loc 1 574 5 is_stmt 1 view .LVU421
 1657 0078 3A46     		mov	r2, r7
 1658 007a 4146     		mov	r1, r8
 1659 007c 2846     		mov	r0, r5
 1660 007e FFF7FEFF 		bl	strncpy
 1661              	.LVL92:
 575:Core/Src/main.c ****     line2[maxLen-1] = '\0';
 1662              		.loc 1 575 5 view .LVU422
 1663              		.loc 1 575 21 is_stmt 0 view .LVU423
 1664 0082 05F80790 		strb	r9, [r5, r7]
 576:Core/Src/main.c **** 
 577:Core/Src/main.c ****     rtrim(line1);
 1665              		.loc 1 577 5 is_stmt 1 view .LVU424
 1666 0086 3046     		mov	r0, r6
 1667 0088 FFF7FEFF 		bl	rtrim
 1668              	.LVL93:
 578:Core/Src/main.c ****     rtrim(line2);
 1669              		.loc 1 578 5 view .LVU425
 1670 008c 2846     		mov	r0, r5
 1671 008e FFF7FEFF 		bl	rtrim
 1672              	.LVL94:
 579:Core/Src/main.c **** 
 580:Core/Src/main.c ****     return 1;
 1673              		.loc 1 580 5 view .LVU426
 1674              		.loc 1 580 12 is_stmt 0 view .LVU427
 1675 0092 0124     		movs	r4, #1
 1676 0094 00E0     		b	.L85
 1677              	.LVL95:
 1678              	.L87:
 561:Core/Src/main.c **** 
 1679              		.loc 1 561 16 view .LVU428
 1680 0096 0024     		movs	r4, #0
 1681              	.LVL96:
 1682              	.L85:
 581:Core/Src/main.c **** }
 1683              		.loc 1 581 1 view .LVU429
 1684 0098 2046     		mov	r0, r4
 1685 009a 0DF5037D 		add	sp, sp, #524
 1686              	.LCFI32:
 1687              		.cfi_remember_state
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 90


 1688              		.cfi_def_cfa_offset 28
 1689              		@ sp needed
 1690 009e BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1691              	.LVL97:
 1692              	.L88:
 1693              	.LCFI33:
 1694              		.cfi_restore_state
 564:Core/Src/main.c **** 
 1695              		.loc 1 564 16 view .LVU430
 1696 00a2 0024     		movs	r4, #0
 1697 00a4 F8E7     		b	.L85
 1698              	.L91:
 1699 00a6 00BF     		.align	2
 1700              	.L90:
 1701 00a8 00000000 		.word	.LC6
 1702 00ac 0C000000 		.word	.LC7
 1703              		.cfi_endproc
 1704              	.LFE261:
 1706              		.section	.rodata.handle.str1.4,"aMS",%progbits,1
 1707              		.align	2
 1708              	.LC8:
 1709 0000 436F6E74 		.ascii	"Controller\000"
 1709      726F6C6C 
 1709      657200
 1710 000b 00       		.align	2
 1711              	.LC9:
 1712 000c 436F6E6E 		.ascii	"Connected.\000"
 1712      65637465 
 1712      642E00
 1713 0017 00       		.align	2
 1714              	.LC14:
 1715 0018 44697363 		.ascii	"Disconnected\000"
 1715      6F6E6E65 
 1715      63746564 
 1715      00
 1716 0025 000000   		.align	2
 1717              	.LC10:
 1718 0028 4845590D 		.ascii	"HEY\015\012\000"
 1718      0A00
 1719 002e 0000     		.align	2
 1720              	.LC11:
 1721 0030 5945530D 		.ascii	"YES\015\012\000"
 1721      0A00
 1722 0036 0000     		.align	2
 1723              	.LC12:
 1724 0038 4449440D 		.ascii	"DID\015\012\000"
 1724      0A00
 1725 003e 0000     		.align	2
 1726              	.LC13:
 1727 0040 4C49540D 		.ascii	"LIT\015\012\000"
 1727      0A00
 1728 0046 0000     		.align	2
 1729              	.LC15:
 1730 0048 53484F0D 		.ascii	"SHO\015\012\000"
 1730      0A00
 1731              		.section	.text.handle,"ax",%progbits
 1732              		.align	1
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 91


 1733              		.global	handle
 1734              		.syntax unified
 1735              		.thumb
 1736              		.thumb_func
 1738              	handle:
 1739              	.LVL98:
 1740              	.LFB258:
 467:Core/Src/main.c **** 
 1741              		.loc 1 467 23 is_stmt 1 view -0
 1742              		.cfi_startproc
 1743              		@ args = 0, pretend = 0, frame = 112
 1744              		@ frame_needed = 0, uses_anonymous_args = 0
 467:Core/Src/main.c **** 
 1745              		.loc 1 467 23 is_stmt 0 view .LVU432
 1746 0000 10B5     		push	{r4, lr}
 1747              	.LCFI34:
 1748              		.cfi_def_cfa_offset 8
 1749              		.cfi_offset 4, -8
 1750              		.cfi_offset 14, -4
 1751 0002 9CB0     		sub	sp, sp, #112
 1752              	.LCFI35:
 1753              		.cfi_def_cfa_offset 120
 1754 0004 0446     		mov	r4, r0
 469:Core/Src/main.c ****     lcd_command(CLEAR);
 1755              		.loc 1 469 3 is_stmt 1 view .LVU433
 469:Core/Src/main.c ****     lcd_command(CLEAR);
 1756              		.loc 1 469 12 is_stmt 0 view .LVU434
 1757 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 469:Core/Src/main.c ****     lcd_command(CLEAR);
 1758              		.loc 1 469 6 view .LVU435
 1759 0008 482B     		cmp	r3, #72
 1760 000a 0DD0     		beq	.L101
 1761              	.LVL99:
 1762              	.L93:
 479:Core/Src/main.c **** 
 1763              		.loc 1 479 3 is_stmt 1 view .LVU436
 479:Core/Src/main.c **** 
 1764              		.loc 1 479 12 is_stmt 0 view .LVU437
 1765 000c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 479:Core/Src/main.c **** 
 1766              		.loc 1 479 6 view .LVU438
 1767 000e 552B     		cmp	r3, #85
 1768 0010 2AD0     		beq	.L102
 1769              	.L94:
 487:Core/Src/main.c **** 
 1770              		.loc 1 487 3 is_stmt 1 view .LVU439
 487:Core/Src/main.c **** 
 1771              		.loc 1 487 12 is_stmt 0 view .LVU440
 1772 0012 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 487:Core/Src/main.c **** 
 1773              		.loc 1 487 6 view .LVU441
 1774 0014 572B     		cmp	r3, #87
 1775 0016 3BD0     		beq	.L103
 1776              	.L95:
 503:Core/Src/main.c ****     int Led = parseLIValue(Msg);
 1777              		.loc 1 503 3 is_stmt 1 view .LVU442
 503:Core/Src/main.c ****     int Led = parseLIValue(Msg);
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 92


 1778              		.loc 1 503 12 is_stmt 0 view .LVU443
 1779 0018 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 503:Core/Src/main.c ****     int Led = parseLIValue(Msg);
 1780              		.loc 1 503 6 view .LVU444
 1781 001a 4C2B     		cmp	r3, #76
 1782 001c 60D0     		beq	.L104
 1783              	.L97:
 512:Core/Src/main.c ****     lcd_command(CLEAR);
 1784              		.loc 1 512 3 is_stmt 1 view .LVU445
 512:Core/Src/main.c ****     lcd_command(CLEAR);
 1785              		.loc 1 512 12 is_stmt 0 view .LVU446
 1786 001e 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 512:Core/Src/main.c ****     lcd_command(CLEAR);
 1787              		.loc 1 512 6 view .LVU447
 1788 0020 452B     		cmp	r3, #69
 1789 0022 79D0     		beq	.L105
 1790              	.L92:
 521:Core/Src/main.c **** 
 1791              		.loc 1 521 1 view .LVU448
 1792 0024 1CB0     		add	sp, sp, #112
 1793              	.LCFI36:
 1794              		.cfi_remember_state
 1795              		.cfi_def_cfa_offset 8
 1796              		@ sp needed
 1797 0026 10BD     		pop	{r4, pc}
 1798              	.LVL100:
 1799              	.L101:
 1800              	.LCFI37:
 1801              		.cfi_restore_state
 469:Core/Src/main.c ****     lcd_command(CLEAR);
 1802              		.loc 1 469 31 discriminator 1 view .LVU449
 1803 0028 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 469:Core/Src/main.c ****     lcd_command(CLEAR);
 1804              		.loc 1 469 24 discriminator 1 view .LVU450
 1805 002a 492B     		cmp	r3, #73
 1806 002c EED1     		bne	.L93
 1807              	.LBB24:
 470:Core/Src/main.c ****     lcd_putstring("Controller");
 1808              		.loc 1 470 5 is_stmt 1 view .LVU451
 1809 002e 0120     		movs	r0, #1
 1810              	.LVL101:
 470:Core/Src/main.c ****     lcd_putstring("Controller");
 1811              		.loc 1 470 5 is_stmt 0 view .LVU452
 1812 0030 FFF7FEFF 		bl	lcd_command
 1813              	.LVL102:
 471:Core/Src/main.c ****     lcd_command(LINE_TWO);
 1814              		.loc 1 471 5 is_stmt 1 view .LVU453
 1815 0034 4848     		ldr	r0, .L107
 1816 0036 FFF7FEFF 		bl	lcd_putstring
 1817              	.LVL103:
 472:Core/Src/main.c ****     lcd_putstring("Connected.");
 1818              		.loc 1 472 5 view .LVU454
 1819 003a C020     		movs	r0, #192
 1820 003c FFF7FEFF 		bl	lcd_command
 1821              	.LVL104:
 473:Core/Src/main.c **** 
 1822              		.loc 1 473 5 view .LVU455
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 93


 1823 0040 4648     		ldr	r0, .L107+4
 1824 0042 FFF7FEFF 		bl	lcd_putstring
 1825              	.LVL105:
 475:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 1826              		.loc 1 475 5 view .LVU456
 475:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 1827              		.loc 1 475 10 is_stmt 0 view .LVU457
 1828 0046 464B     		ldr	r3, .L107+8
 1829 0048 93E80300 		ldm	r3, {r0, r1}
 1830 004c 0F90     		str	r0, [sp, #60]
 1831 004e ADF84010 		strh	r1, [sp, #64]	@ movhi
 476:Core/Src/main.c ****   }
 1832              		.loc 1 476 5 is_stmt 1 view .LVU458
 476:Core/Src/main.c ****   }
 1833              		.loc 1 476 47 is_stmt 0 view .LVU459
 1834 0052 0FA8     		add	r0, sp, #60
 1835 0054 FFF7FEFF 		bl	strlen
 1836              	.LVL106:
 476:Core/Src/main.c ****   }
 1837              		.loc 1 476 5 discriminator 1 view .LVU460
 1838 0058 4FF0FF33 		mov	r3, #-1
 1839 005c 82B2     		uxth	r2, r0
 1840 005e 0FA9     		add	r1, sp, #60
 1841 0060 4048     		ldr	r0, .L107+12
 1842 0062 FFF7FEFF 		bl	HAL_UART_Transmit
 1843              	.LVL107:
 1844 0066 D1E7     		b	.L93
 1845              	.L102:
 476:Core/Src/main.c ****   }
 1846              		.loc 1 476 5 discriminator 1 view .LVU461
 1847              	.LBE24:
 479:Core/Src/main.c **** 
 1848              		.loc 1 479 31 discriminator 1 view .LVU462
 1849 0068 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 479:Core/Src/main.c **** 
 1850              		.loc 1 479 24 discriminator 1 view .LVU463
 1851 006a 502B     		cmp	r3, #80
 1852 006c D1D1     		bne	.L94
 1853              	.LBB25:
 482:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 1854              		.loc 1 482 5 is_stmt 1 view .LVU464
 482:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 1855              		.loc 1 482 10 is_stmt 0 view .LVU465
 1856 006e 3E4B     		ldr	r3, .L107+16
 1857 0070 93E80300 		ldm	r3, {r0, r1}
 1858 0074 0F90     		str	r0, [sp, #60]
 1859 0076 ADF84010 		strh	r1, [sp, #64]	@ movhi
 483:Core/Src/main.c ****   }
 1860              		.loc 1 483 5 is_stmt 1 view .LVU466
 483:Core/Src/main.c ****   }
 1861              		.loc 1 483 47 is_stmt 0 view .LVU467
 1862 007a 0FA8     		add	r0, sp, #60
 1863 007c FFF7FEFF 		bl	strlen
 1864              	.LVL108:
 483:Core/Src/main.c ****   }
 1865              		.loc 1 483 5 discriminator 1 view .LVU468
 1866 0080 4FF0FF33 		mov	r3, #-1
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 94


 1867 0084 82B2     		uxth	r2, r0
 1868 0086 0FA9     		add	r1, sp, #60
 1869 0088 3648     		ldr	r0, .L107+12
 1870 008a FFF7FEFF 		bl	HAL_UART_Transmit
 1871              	.LVL109:
 1872 008e C0E7     		b	.L94
 1873              	.L103:
 483:Core/Src/main.c ****   }
 1874              		.loc 1 483 5 discriminator 1 view .LVU469
 1875              	.LBE25:
 487:Core/Src/main.c **** 
 1876              		.loc 1 487 31 discriminator 1 view .LVU470
 1877 0090 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 487:Core/Src/main.c **** 
 1878              		.loc 1 487 24 discriminator 1 view .LVU471
 1879 0092 522B     		cmp	r3, #82
 1880 0094 C0D1     		bne	.L95
 1881              	.LBB26:
 489:Core/Src/main.c ****     char line2[50];
 1882              		.loc 1 489 5 is_stmt 1 view .LVU472
 490:Core/Src/main.c ****     if ( parseWRCommand(Msg,line1,line2,50 ) ){
 1883              		.loc 1 490 5 view .LVU473
 491:Core/Src/main.c ****       lcd_command(CLEAR);
 1884              		.loc 1 491 5 view .LVU474
 491:Core/Src/main.c ****       lcd_command(CLEAR);
 1885              		.loc 1 491 10 is_stmt 0 view .LVU475
 1886 0096 3223     		movs	r3, #50
 1887 0098 0FAA     		add	r2, sp, #60
 1888 009a 02A9     		add	r1, sp, #8
 1889 009c 2046     		mov	r0, r4
 1890 009e FFF7FEFF 		bl	parseWRCommand
 1891              	.LVL110:
 491:Core/Src/main.c ****       lcd_command(CLEAR);
 1892              		.loc 1 491 8 discriminator 1 view .LVU476
 1893 00a2 80B9     		cbnz	r0, .L106
 1894              	.L96:
 499:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 1895              		.loc 1 499 5 is_stmt 1 view .LVU477
 499:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 1896              		.loc 1 499 10 is_stmt 0 view .LVU478
 1897 00a4 314B     		ldr	r3, .L107+20
 1898 00a6 93E80300 		ldm	r3, {r0, r1}
 1899 00aa 0090     		str	r0, [sp]
 1900 00ac ADF80410 		strh	r1, [sp, #4]	@ movhi
 500:Core/Src/main.c ****   }
 1901              		.loc 1 500 5 is_stmt 1 view .LVU479
 500:Core/Src/main.c ****   }
 1902              		.loc 1 500 47 is_stmt 0 view .LVU480
 1903 00b0 6846     		mov	r0, sp
 1904 00b2 FFF7FEFF 		bl	strlen
 1905              	.LVL111:
 500:Core/Src/main.c ****   }
 1906              		.loc 1 500 5 discriminator 1 view .LVU481
 1907 00b6 4FF0FF33 		mov	r3, #-1
 1908 00ba 82B2     		uxth	r2, r0
 1909 00bc 6946     		mov	r1, sp
 1910 00be 2948     		ldr	r0, .L107+12
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 95


 1911 00c0 FFF7FEFF 		bl	HAL_UART_Transmit
 1912              	.LVL112:
 1913 00c4 A8E7     		b	.L95
 1914              	.L106:
 492:Core/Src/main.c ****       lcd_putstring(line1);
 1915              		.loc 1 492 7 is_stmt 1 view .LVU482
 1916 00c6 0120     		movs	r0, #1
 1917 00c8 FFF7FEFF 		bl	lcd_command
 1918              	.LVL113:
 493:Core/Src/main.c ****       lcd_command(LINE_TWO);
 1919              		.loc 1 493 7 view .LVU483
 1920 00cc 02A8     		add	r0, sp, #8
 1921 00ce FFF7FEFF 		bl	lcd_putstring
 1922              	.LVL114:
 494:Core/Src/main.c ****       lcd_putstring(line2);
 1923              		.loc 1 494 7 view .LVU484
 1924 00d2 C020     		movs	r0, #192
 1925 00d4 FFF7FEFF 		bl	lcd_command
 1926              	.LVL115:
 495:Core/Src/main.c ****     }
 1927              		.loc 1 495 7 view .LVU485
 1928 00d8 0FA8     		add	r0, sp, #60
 1929 00da FFF7FEFF 		bl	lcd_putstring
 1930              	.LVL116:
 1931 00de E1E7     		b	.L96
 1932              	.L104:
 495:Core/Src/main.c ****     }
 1933              		.loc 1 495 7 is_stmt 0 view .LVU486
 1934              	.LBE26:
 503:Core/Src/main.c ****     int Led = parseLIValue(Msg);
 1935              		.loc 1 503 31 discriminator 1 view .LVU487
 1936 00e0 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 503:Core/Src/main.c ****     int Led = parseLIValue(Msg);
 1937              		.loc 1 503 24 discriminator 1 view .LVU488
 1938 00e2 492B     		cmp	r3, #73
 1939 00e4 9BD1     		bne	.L97
 1940              	.LBB27:
 504:Core/Src/main.c ****     if (Led != -1){
 1941              		.loc 1 504 5 is_stmt 1 view .LVU489
 504:Core/Src/main.c ****     if (Led != -1){
 1942              		.loc 1 504 15 is_stmt 0 view .LVU490
 1943 00e6 2046     		mov	r0, r4
 1944 00e8 FFF7FEFF 		bl	parseLIValue
 1945              	.LVL117:
 505:Core/Src/main.c ****       GPIOB->ODR = Led;
 1946              		.loc 1 505 5 is_stmt 1 view .LVU491
 505:Core/Src/main.c ****       GPIOB->ODR = Led;
 1947              		.loc 1 505 8 is_stmt 0 view .LVU492
 1948 00ec B0F1FF3F 		cmp	r0, #-1
 1949 00f0 01D0     		beq	.L98
 506:Core/Src/main.c ****     }
 1950              		.loc 1 506 7 is_stmt 1 view .LVU493
 506:Core/Src/main.c ****     }
 1951              		.loc 1 506 18 is_stmt 0 view .LVU494
 1952 00f2 1F4B     		ldr	r3, .L107+24
 1953 00f4 5861     		str	r0, [r3, #20]
 1954              	.L98:
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 96


 508:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 1955              		.loc 1 508 5 is_stmt 1 view .LVU495
 508:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 1956              		.loc 1 508 10 is_stmt 0 view .LVU496
 1957 00f6 1F4B     		ldr	r3, .L107+28
 1958 00f8 93E80300 		ldm	r3, {r0, r1}
 1959              	.LVL118:
 508:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 1960              		.loc 1 508 10 view .LVU497
 1961 00fc 0F90     		str	r0, [sp, #60]
 1962 00fe ADF84010 		strh	r1, [sp, #64]	@ movhi
 509:Core/Src/main.c ****   }
 1963              		.loc 1 509 5 is_stmt 1 view .LVU498
 509:Core/Src/main.c ****   }
 1964              		.loc 1 509 47 is_stmt 0 view .LVU499
 1965 0102 0FA8     		add	r0, sp, #60
 1966 0104 FFF7FEFF 		bl	strlen
 1967              	.LVL119:
 509:Core/Src/main.c ****   }
 1968              		.loc 1 509 5 discriminator 1 view .LVU500
 1969 0108 4FF0FF33 		mov	r3, #-1
 1970 010c 82B2     		uxth	r2, r0
 1971 010e 0FA9     		add	r1, sp, #60
 1972 0110 1448     		ldr	r0, .L107+12
 1973 0112 FFF7FEFF 		bl	HAL_UART_Transmit
 1974              	.LVL120:
 1975 0116 82E7     		b	.L97
 1976              	.LVL121:
 1977              	.L105:
 509:Core/Src/main.c ****   }
 1978              		.loc 1 509 5 discriminator 1 view .LVU501
 1979              	.LBE27:
 512:Core/Src/main.c ****     lcd_command(CLEAR);
 1980              		.loc 1 512 31 discriminator 1 view .LVU502
 1981 0118 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 512:Core/Src/main.c ****     lcd_command(CLEAR);
 1982              		.loc 1 512 24 discriminator 1 view .LVU503
 1983 011a 532B     		cmp	r3, #83
 1984 011c 82D1     		bne	.L92
 1985              	.LBB28:
 513:Core/Src/main.c ****     lcd_putstring("Controller");
 1986              		.loc 1 513 5 is_stmt 1 view .LVU504
 1987 011e 0120     		movs	r0, #1
 1988 0120 FFF7FEFF 		bl	lcd_command
 1989              	.LVL122:
 514:Core/Src/main.c ****     lcd_command(LINE_TWO);
 1990              		.loc 1 514 5 view .LVU505
 1991 0124 0C48     		ldr	r0, .L107
 1992 0126 FFF7FEFF 		bl	lcd_putstring
 1993              	.LVL123:
 515:Core/Src/main.c ****     lcd_putstring("Disconnected");
 1994              		.loc 1 515 5 view .LVU506
 1995 012a C020     		movs	r0, #192
 1996 012c FFF7FEFF 		bl	lcd_command
 1997              	.LVL124:
 516:Core/Src/main.c ****     char msg[] = "SHO\r\n";
 1998              		.loc 1 516 5 view .LVU507
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 97


 1999 0130 1148     		ldr	r0, .L107+32
 2000 0132 FFF7FEFF 		bl	lcd_putstring
 2001              	.LVL125:
 517:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 2002              		.loc 1 517 5 view .LVU508
 517:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 2003              		.loc 1 517 10 is_stmt 0 view .LVU509
 2004 0136 114B     		ldr	r3, .L107+36
 2005 0138 93E80300 		ldm	r3, {r0, r1}
 2006 013c 0F90     		str	r0, [sp, #60]
 2007 013e ADF84010 		strh	r1, [sp, #64]	@ movhi
 518:Core/Src/main.c ****   }
 2008              		.loc 1 518 5 is_stmt 1 view .LVU510
 518:Core/Src/main.c ****   }
 2009              		.loc 1 518 47 is_stmt 0 view .LVU511
 2010 0142 0FA8     		add	r0, sp, #60
 2011 0144 FFF7FEFF 		bl	strlen
 2012              	.LVL126:
 518:Core/Src/main.c ****   }
 2013              		.loc 1 518 5 discriminator 1 view .LVU512
 2014 0148 4FF0FF33 		mov	r3, #-1
 2015 014c 82B2     		uxth	r2, r0
 2016 014e 0FA9     		add	r1, sp, #60
 2017 0150 0448     		ldr	r0, .L107+12
 2018 0152 FFF7FEFF 		bl	HAL_UART_Transmit
 2019              	.LVL127:
 2020              	.LBE28:
 521:Core/Src/main.c **** 
 2021              		.loc 1 521 1 view .LVU513
 2022 0156 65E7     		b	.L92
 2023              	.L108:
 2024              		.align	2
 2025              	.L107:
 2026 0158 00000000 		.word	.LC8
 2027 015c 0C000000 		.word	.LC9
 2028 0160 28000000 		.word	.LC10
 2029 0164 00000000 		.word	huart1
 2030 0168 30000000 		.word	.LC11
 2031 016c 38000000 		.word	.LC12
 2032 0170 00040240 		.word	1073873920
 2033 0174 40000000 		.word	.LC13
 2034 0178 18000000 		.word	.LC14
 2035 017c 48000000 		.word	.LC15
 2036              		.cfi_endproc
 2037              	.LFE258:
 2039              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 2040              		.align	2
 2041              	.LC16:
 2042 0000 504F5430 		.ascii	"POT0 %4u\015\012\000"
 2042      20253475 
 2042      0D0A00
 2043 000b 00       		.align	2
 2044              	.LC17:
 2045 000c 504F5431 		.ascii	"POT1 %4u\015\012\000"
 2045      20253475 
 2045      0D0A00
 2046              		.section	.text.main,"ax",%progbits
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 98


 2047              		.align	1
 2048              		.global	main
 2049              		.syntax unified
 2050              		.thumb
 2051              		.thumb_func
 2053              	main:
 2054              	.LFB242:
  82:Core/Src/main.c ****   HAL_Init();
 2055              		.loc 1 82 1 is_stmt 1 view -0
 2056              		.cfi_startproc
 2057              		@ args = 0, pretend = 0, frame = 16
 2058              		@ frame_needed = 0, uses_anonymous_args = 0
 2059 0000 30B5     		push	{r4, r5, lr}
 2060              	.LCFI38:
 2061              		.cfi_def_cfa_offset 12
 2062              		.cfi_offset 4, -12
 2063              		.cfi_offset 5, -8
 2064              		.cfi_offset 14, -4
 2065 0002 85B0     		sub	sp, sp, #20
 2066              	.LCFI39:
 2067              		.cfi_def_cfa_offset 32
  83:Core/Src/main.c **** 
 2068              		.loc 1 83 3 view .LVU515
 2069 0004 FFF7FEFF 		bl	HAL_Init
 2070              	.LVL128:
  85:Core/Src/main.c **** 
 2071              		.loc 1 85 3 view .LVU516
 2072 0008 FFF7FEFF 		bl	SystemClock_Config
 2073              	.LVL129:
  87:Core/Src/main.c ****   MX_DMA_Init();
 2074              		.loc 1 87 3 view .LVU517
 2075 000c FFF7FEFF 		bl	MX_GPIO_Init
 2076              	.LVL130:
  88:Core/Src/main.c ****   UART1_Init();
 2077              		.loc 1 88 3 view .LVU518
 2078 0010 FFF7FEFF 		bl	MX_DMA_Init
 2079              	.LVL131:
  89:Core/Src/main.c ****   ADC1_Init();
 2080              		.loc 1 89 3 view .LVU519
 2081 0014 FFF7FEFF 		bl	UART1_Init
 2082              	.LVL132:
  90:Core/Src/main.c ****   ADC1_Start( 5);
 2083              		.loc 1 90 3 view .LVU520
 2084 0018 FFF7FEFF 		bl	ADC1_Init
 2085              	.LVL133:
  91:Core/Src/main.c **** 
 2086              		.loc 1 91 3 view .LVU521
 2087 001c 0520     		movs	r0, #5
 2088 001e FFF7FEFF 		bl	ADC1_Start
 2089              	.LVL134:
  93:Core/Src/main.c **** 
 2090              		.loc 1 93 3 view .LVU522
 2091 0022 0122     		movs	r2, #1
 2092 0024 2E49     		ldr	r1, .L117
 2093 0026 2F48     		ldr	r0, .L117+4
 2094 0028 FFF7FEFF 		bl	HAL_UART_Receive_IT
 2095              	.LVL135:
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 99


  95:Core/Src/main.c ****   lcd_command(CLEAR);
 2096              		.loc 1 95 3 view .LVU523
 2097 002c FFF7FEFF 		bl	init_LCD
 2098              	.LVL136:
  96:Core/Src/main.c **** 
 2099              		.loc 1 96 3 view .LVU524
 2100 0030 0120     		movs	r0, #1
 2101 0032 FFF7FEFF 		bl	lcd_command
 2102              	.LVL137:
 2103              	.L112:
  98:Core/Src/main.c **** 
 2104              		.loc 1 98 3 view .LVU525
 101:Core/Src/main.c ****   {
 2105              		.loc 1 101 3 view .LVU526
 105:Core/Src/main.c ****         old_pot0_value = pot0_value;
 2106              		.loc 1 105 5 view .LVU527
 105:Core/Src/main.c ****         old_pot0_value = pot0_value;
 2107              		.loc 1 105 25 is_stmt 0 view .LVU528
 2108 0036 2C4B     		ldr	r3, .L117+8
 2109 0038 1B88     		ldrh	r3, [r3]
 2110 003a 9BB2     		uxth	r3, r3
 2111 003c 2B4A     		ldr	r2, .L117+12
 2112 003e 1288     		ldrh	r2, [r2]
 2113 0040 92B2     		uxth	r2, r2
 2114 0042 9B1A     		subs	r3, r3, r2
 105:Core/Src/main.c ****         old_pot0_value = pot0_value;
 2115              		.loc 1 105 10 view .LVU529
 2116 0044 002B     		cmp	r3, #0
 2117 0046 B8BF     		it	lt
 2118 0048 5B42     		rsblt	r3, r3, #0
 105:Core/Src/main.c ****         old_pot0_value = pot0_value;
 2119              		.loc 1 105 8 view .LVU530
 2120 004a CD2B     		cmp	r3, #205
 2121 004c 1CDC     		bgt	.L115
 2122              	.L110:
 113:Core/Src/main.c ****         old_pot1_value = pot1_value;
 2123              		.loc 1 113 5 is_stmt 1 view .LVU531
 113:Core/Src/main.c ****         old_pot1_value = pot1_value;
 2124              		.loc 1 113 25 is_stmt 0 view .LVU532
 2125 004e 284B     		ldr	r3, .L117+16
 2126 0050 1B88     		ldrh	r3, [r3]
 2127 0052 9BB2     		uxth	r3, r3
 2128 0054 274A     		ldr	r2, .L117+20
 2129 0056 1288     		ldrh	r2, [r2]
 2130 0058 92B2     		uxth	r2, r2
 2131 005a 9B1A     		subs	r3, r3, r2
 113:Core/Src/main.c ****         old_pot1_value = pot1_value;
 2132              		.loc 1 113 10 view .LVU533
 2133 005c 002B     		cmp	r3, #0
 2134 005e B8BF     		it	lt
 2135 0060 5B42     		rsblt	r3, r3, #0
 113:Core/Src/main.c ****         old_pot1_value = pot1_value;
 2136              		.loc 1 113 8 view .LVU534
 2137 0062 CD2B     		cmp	r3, #205
 2138 0064 26DC     		bgt	.L116
 2139              	.L111:
 120:Core/Src/main.c ****         {
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 100


 2140              		.loc 1 120 5 is_stmt 1 view .LVU535
 120:Core/Src/main.c ****         {
 2141              		.loc 1 120 9 is_stmt 0 view .LVU536
 2142 0066 244B     		ldr	r3, .L117+24
 2143 0068 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 120:Core/Src/main.c ****         {
 2144              		.loc 1 120 8 view .LVU537
 2145 006a 002B     		cmp	r3, #0
 2146 006c E3D0     		beq	.L112
 2147              	.LBB29:
 122:Core/Src/main.c ****             char * Recieved =  (char*)rxBuffer;
 2148              		.loc 1 122 13 is_stmt 1 view .LVU538
 122:Core/Src/main.c ****             char * Recieved =  (char*)rxBuffer;
 2149              		.loc 1 122 25 is_stmt 0 view .LVU539
 2150 006e 0025     		movs	r5, #0
 2151 0070 214B     		ldr	r3, .L117+24
 2152 0072 1D70     		strb	r5, [r3]
 123:Core/Src/main.c ****             handle(Recieved);
 2153              		.loc 1 123 13 is_stmt 1 view .LVU540
 2154              	.LVL138:
 124:Core/Src/main.c ****             memset(rxBuffer, 0, RX_BUFFER_SIZE);
 2155              		.loc 1 124 13 view .LVU541
 2156 0074 214C     		ldr	r4, .L117+28
 2157 0076 2046     		mov	r0, r4
 2158 0078 FFF7FEFF 		bl	handle
 2159              	.LVL139:
 125:Core/Src/main.c ****         }
 2160              		.loc 1 125 13 view .LVU542
 2161 007c 3222     		movs	r2, #50
 2162 007e 2946     		mov	r1, r5
 2163 0080 2046     		mov	r0, r4
 2164 0082 FFF7FEFF 		bl	memset
 2165              	.LVL140:
 2166 0086 D6E7     		b	.L112
 2167              	.LVL141:
 2168              	.L115:
 125:Core/Src/main.c ****         }
 2169              		.loc 1 125 13 is_stmt 0 view .LVU543
 2170              	.LBE29:
 106:Core/Src/main.c **** 
 2171              		.loc 1 106 9 is_stmt 1 view .LVU544
 106:Core/Src/main.c **** 
 2172              		.loc 1 106 24 is_stmt 0 view .LVU545
 2173 0088 174A     		ldr	r2, .L117+8
 2174 008a 1388     		ldrh	r3, [r2]
 2175 008c 9BB2     		uxth	r3, r3
 2176 008e 1749     		ldr	r1, .L117+12
 2177 0090 0B80     		strh	r3, [r1]	@ movhi
 108:Core/Src/main.c **** 
 2178              		.loc 1 108 9 is_stmt 1 view .LVU546
 2179 0092 1288     		ldrh	r2, [r2]
 2180 0094 92B2     		uxth	r2, r2
 2181 0096 1A49     		ldr	r1, .L117+32
 2182 0098 01A8     		add	r0, sp, #4
 2183 009a FFF7FEFF 		bl	sprintf
 2184              	.LVL142:
 110:Core/Src/main.c ****     }
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 101


 2185              		.loc 1 110 9 view .LVU547
 110:Core/Src/main.c ****     }
 2186              		.loc 1 110 51 is_stmt 0 view .LVU548
 2187 009e 01A8     		add	r0, sp, #4
 2188 00a0 FFF7FEFF 		bl	strlen
 2189              	.LVL143:
 110:Core/Src/main.c ****     }
 2190              		.loc 1 110 9 discriminator 1 view .LVU549
 2191 00a4 4FF0FF33 		mov	r3, #-1
 2192 00a8 82B2     		uxth	r2, r0
 2193 00aa 01A9     		add	r1, sp, #4
 2194 00ac 0D48     		ldr	r0, .L117+4
 2195 00ae FFF7FEFF 		bl	HAL_UART_Transmit
 2196              	.LVL144:
 2197 00b2 CCE7     		b	.L110
 2198              	.L116:
 114:Core/Src/main.c **** 
 2199              		.loc 1 114 9 is_stmt 1 view .LVU550
 114:Core/Src/main.c **** 
 2200              		.loc 1 114 24 is_stmt 0 view .LVU551
 2201 00b4 0E4A     		ldr	r2, .L117+16
 2202 00b6 1388     		ldrh	r3, [r2]
 2203 00b8 9BB2     		uxth	r3, r3
 2204 00ba 0E49     		ldr	r1, .L117+20
 2205 00bc 0B80     		strh	r3, [r1]	@ movhi
 116:Core/Src/main.c ****         HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 2206              		.loc 1 116 9 is_stmt 1 view .LVU552
 2207 00be 1288     		ldrh	r2, [r2]
 2208 00c0 92B2     		uxth	r2, r2
 2209 00c2 1049     		ldr	r1, .L117+36
 2210 00c4 01A8     		add	r0, sp, #4
 2211 00c6 FFF7FEFF 		bl	sprintf
 2212              	.LVL145:
 117:Core/Src/main.c ****     }
 2213              		.loc 1 117 9 view .LVU553
 117:Core/Src/main.c ****     }
 2214              		.loc 1 117 51 is_stmt 0 view .LVU554
 2215 00ca 01A8     		add	r0, sp, #4
 2216 00cc FFF7FEFF 		bl	strlen
 2217              	.LVL146:
 117:Core/Src/main.c ****     }
 2218              		.loc 1 117 9 discriminator 1 view .LVU555
 2219 00d0 4FF0FF33 		mov	r3, #-1
 2220 00d4 82B2     		uxth	r2, r0
 2221 00d6 01A9     		add	r1, sp, #4
 2222 00d8 0248     		ldr	r0, .L117+4
 2223 00da FFF7FEFF 		bl	HAL_UART_Transmit
 2224              	.LVL147:
 2225 00de C2E7     		b	.L111
 2226              	.L118:
 2227              		.align	2
 2228              	.L117:
 2229 00e0 00000000 		.word	rxByte
 2230 00e4 00000000 		.word	huart1
 2231 00e8 00000000 		.word	pot0_value
 2232 00ec 00000000 		.word	old_pot0_value
 2233 00f0 00000000 		.word	pot1_value
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 102


 2234 00f4 00000000 		.word	old_pot1_value
 2235 00f8 00000000 		.word	stringReady
 2236 00fc 00000000 		.word	rxBuffer
 2237 0100 00000000 		.word	.LC16
 2238 0104 0C000000 		.word	.LC17
 2239              		.cfi_endproc
 2240              	.LFE242:
 2242              		.section	.data.current_channel.0,"aw"
 2245              	current_channel.0:
 2246 0000 05       		.byte	5
 2247              		.global	lastInterruptTime
 2248              		.section	.bss.lastInterruptTime,"aw",%nobits
 2249              		.align	2
 2252              	lastInterruptTime:
 2253 0000 00000000 		.space	16
 2253      00000000 
 2253      00000000 
 2253      00000000 
 2254              		.global	stringReady
 2255              		.section	.bss.stringReady,"aw",%nobits
 2258              	stringReady:
 2259 0000 00       		.space	1
 2260              		.global	rxByte
 2261              		.section	.bss.rxByte,"aw",%nobits
 2264              	rxByte:
 2265 0000 00       		.space	1
 2266              		.global	rxIndex
 2267              		.section	.bss.rxIndex,"aw",%nobits
 2270              	rxIndex:
 2271 0000 00       		.space	1
 2272              		.global	rxBuffer
 2273              		.section	.bss.rxBuffer,"aw",%nobits
 2274              		.align	2
 2277              	rxBuffer:
 2278 0000 00000000 		.space	50
 2278      00000000 
 2278      00000000 
 2278      00000000 
 2278      00000000 
 2279              		.global	old_pot1_value
 2280              		.section	.bss.old_pot1_value,"aw",%nobits
 2281              		.align	1
 2284              	old_pot1_value:
 2285 0000 0000     		.space	2
 2286              		.global	old_pot0_value
 2287              		.section	.bss.old_pot0_value,"aw",%nobits
 2288              		.align	1
 2291              	old_pot0_value:
 2292 0000 0000     		.space	2
 2293              		.global	pot1_value
 2294              		.section	.bss.pot1_value,"aw",%nobits
 2295              		.align	1
 2298              	pot1_value:
 2299 0000 0000     		.space	2
 2300              		.global	pot0_value
 2301              		.section	.bss.pot0_value,"aw",%nobits
 2302              		.align	1
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 103


 2305              	pot0_value:
 2306 0000 0000     		.space	2
 2307              		.global	huart1
 2308              		.section	.bss.huart1,"aw",%nobits
 2309              		.align	2
 2312              	huart1:
 2313 0000 00000000 		.space	72
 2313      00000000 
 2313      00000000 
 2313      00000000 
 2313      00000000 
 2314              		.global	hdma_tim2_ch1
 2315              		.section	.bss.hdma_tim2_ch1,"aw",%nobits
 2316              		.align	2
 2319              	hdma_tim2_ch1:
 2320 0000 00000000 		.space	96
 2320      00000000 
 2320      00000000 
 2320      00000000 
 2320      00000000 
 2321              		.global	htim3
 2322              		.section	.bss.htim3,"aw",%nobits
 2323              		.align	2
 2326              	htim3:
 2327 0000 00000000 		.space	72
 2327      00000000 
 2327      00000000 
 2327      00000000 
 2327      00000000 
 2328              		.global	htim2
 2329              		.section	.bss.htim2,"aw",%nobits
 2330              		.align	2
 2333              	htim2:
 2334 0000 00000000 		.space	72
 2334      00000000 
 2334      00000000 
 2334      00000000 
 2334      00000000 
 2335              		.text
 2336              	.Letext0:
 2337              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 2338              		.file 5 "C:\\ST\\STM32CubeIDE_1.19.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 2339              		.file 6 "C:\\ST\\STM32CubeIDE_1.19.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 2340              		.file 7 "C:\\ST\\STM32CubeIDE_1.19.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 2341              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2342              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2343              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2344              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2345              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2346              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2347              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2348              		.file 15 "C:\\ST\\STM32CubeIDE_1.19.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltoo
 2349              		.file 16 "C:\\ST\\STM32CubeIDE_1.19.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltoo
 2350              		.file 17 "Core/Inc/lcd_stm32f4.h"
 2351              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 2352              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2353              		.file 20 "<built-in>"
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 104


ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 105


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:21     .text.MX_GPIO_Init:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:267    .text.MX_GPIO_Init:00000140 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:275    .text.MX_DMA_Init:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:280    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:329    .text.MX_DMA_Init:00000030 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:334    .text.EXTI0_IRQHandler:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:340    .text.EXTI0_IRQHandler:00000000 EXTI0_IRQHandler
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:361    .text.EXTI1_IRQHandler:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:367    .text.EXTI1_IRQHandler:00000000 EXTI1_IRQHandler
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:388    .text.EXTI2_IRQHandler:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:394    .text.EXTI2_IRQHandler:00000000 EXTI2_IRQHandler
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:415    .text.EXTI3_IRQHandler:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:421    .text.EXTI3_IRQHandler:00000000 EXTI3_IRQHandler
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:442    .rodata.HAL_GPIO_EXTI_Callback.str1.4:00000000 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:455    .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:461    .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:488    .text.HAL_GPIO_EXTI_Callback:00000014 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:496    .text.HAL_GPIO_EXTI_Callback:0000001c $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:676    .text.HAL_GPIO_EXTI_Callback:00000100 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2252   .bss.lastInterruptTime:00000000 lastInterruptTime
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2312   .bss.huart1:00000000 huart1
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:686    .text.ADC1_Start:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:692    .text.ADC1_Start:00000000 ADC1_Start
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:718    .text.ADC1_Start:00000014 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:723    .text.USART1_IRQHandler:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:729    .text.USART1_IRQHandler:00000000 USART1_IRQHandler
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:749    .text.USART1_IRQHandler:0000000c $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:754    .text.ADC_IRQHandler:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:760    .text.ADC_IRQHandler:00000000 ADC_IRQHandler
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:835    .text.ADC_IRQHandler:0000003c $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2245   .data.current_channel.0:00000000 current_channel.0
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2298   .bss.pot1_value:00000000 pot1_value
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2305   .bss.pot0_value:00000000 pot0_value
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:844    .text.HAL_UART_RxCpltCallback:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:850    .text.HAL_UART_RxCpltCallback:00000000 HAL_UART_RxCpltCallback
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:936    .text.HAL_UART_RxCpltCallback:0000004c $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2264   .bss.rxByte:00000000 rxByte
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2270   .bss.rxIndex:00000000 rxIndex
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2277   .bss.rxBuffer:00000000 rxBuffer
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2258   .bss.stringReady:00000000 stringReady
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:946    .text.ADC1_Init:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:952    .text.ADC1_Init:00000000 ADC1_Init
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1039   .text.ADC1_Init:00000058 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1046   .text.Error_Handler:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1052   .text.Error_Handler:00000000 Error_Handler
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1084   .text.UART1_Init:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1089   .text.UART1_Init:00000000 UART1_Init
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1222   .text.UART1_Init:00000084 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1230   .text.SystemClock_Config:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1236   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1365   .text.SystemClock_Config:00000084 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1371   .text.rtrim:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1377   .text.rtrim:00000000 rtrim
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1425   .rodata.parseLIValue.str1.4:00000000 $d
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 106


C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1432   .text.parseLIValue:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1438   .text.parseLIValue:00000000 parseLIValue
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1532   .text.parseLIValue:00000068 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1538   .rodata.parseWRCommand.str1.4:00000000 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1545   .text.parseWRCommand:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1551   .text.parseWRCommand:00000000 parseWRCommand
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1701   .text.parseWRCommand:000000a8 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1707   .rodata.handle.str1.4:00000000 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1732   .text.handle:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:1738   .text.handle:00000000 handle
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2026   .text.handle:00000158 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2040   .rodata.main.str1.4:00000000 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2047   .text.main:00000000 $t
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2053   .text.main:00000000 main
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2229   .text.main:000000e0 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2291   .bss.old_pot0_value:00000000 old_pot0_value
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2284   .bss.old_pot1_value:00000000 old_pot1_value
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2249   .bss.lastInterruptTime:00000000 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2259   .bss.stringReady:00000000 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2265   .bss.rxByte:00000000 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2271   .bss.rxIndex:00000000 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2274   .bss.rxBuffer:00000000 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2281   .bss.old_pot1_value:00000000 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2288   .bss.old_pot0_value:00000000 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2295   .bss.pot1_value:00000000 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2302   .bss.pot0_value:00000000 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2309   .bss.huart1:00000000 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2319   .bss.hdma_tim2_ch1:00000000 hdma_tim2_ch1
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2316   .bss.hdma_tim2_ch1:00000000 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2326   .bss.htim3:00000000 htim3
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2323   .bss.htim3:00000000 $d
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2333   .bss.htim2:00000000 htim2
C:\Users\thele\AppData\Local\Temp\cc53wQEr.s:2330   .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_WritePin
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_EXTI_IRQHandler
HAL_GetTick
strlen
HAL_UART_Transmit
HAL_UART_IRQHandler
HAL_UART_Receive_IT
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
strncpy
sscanf
strcmp
strchr
lcd_command
lcd_putstring
HAL_Init
init_LCD
ARM GAS  C:\Users\thele\AppData\Local\Temp\cc53wQEr.s 			page 107


sprintf
