strict digraph "compose( ,  )" {
	node [label="\N"];
	"27:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f43f4b0f290>",
		def_var="['sync2']",
		fillcolor=deepskyblue,
		label="27:AS
sync2 = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"29:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f43f48313d0>",
		def_var="['new_byte_available']",
		fillcolor=deepskyblue,
		label="29:AS
new_byte_available = new_bit_available && (sync2[2:0] == 3'h0) && (sync2[9:3] != 0);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['new_bit_available', 'sync2', 'sync2']"];
	"27:AS" -> "29:AS";
	"84:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f43f4c427d0>",
		clk_sens=True,
		fillcolor=gold,
		label="84:AL",
		sens="['clk48']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['sync2', 'end_of_Ethernet_frame', 'transition_timeout']"];
	"27:AS" -> "84:AL";
	"54:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f43f4c3ee10>",
		clk_sens=True,
		fillcolor=gold,
		label="54:AL",
		sens="['clk48']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['new_bit_available', 'sync2', 'end_of_Ethernet_frame', 'RcvData', 'sync1']"];
	"27:AS" -> "54:AL";
	"45:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f43f4c3e890>",
		fillcolor=turquoise,
		label="45:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"46:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f43f4c3ec90>",
		fillcolor=springgreen,
		label="46:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"45:BL" -> "46:IF"	 [cond="[]",
		lineno=None];
	"57:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c403d0>",
		fillcolor=firebrick,
		label="57:NS
sync2 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c403d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_54:AL"	 [def_var="['RcvStart', 'sync2']",
		label="Leaf_54:AL"];
	"57:NS" -> "Leaf_54:AL"	 [cond="[]",
		lineno=None];
	"54:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f43f4c40190>",
		fillcolor=turquoise,
		label="54:BL
RcvStart <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c400d0>]",
		style=filled,
		typ=Block];
	"56:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f43f4c40390>",
		fillcolor=springgreen,
		label="56:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"54:BL" -> "56:IF"	 [cond="[]",
		lineno=None];
	"66:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f43f4c40dd0>",
		fillcolor=springgreen,
		label="66:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"67:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f43f4c40ed0>",
		fillcolor=turquoise,
		label="67:BL
RcvStart <= 1;
sync2 <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c40f10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f43f4c42090>]",
		style=filled,
		typ=Block];
	"66:IF" -> "67:BL"	 [cond="['sync1', 'RcvData']",
		label="(&sync1 && (RcvData == 8'hD5))",
		lineno=66];
	"50:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c40050>",
		fillcolor=firebrick,
		label="50:NS
sync1 <= sync1 + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c40050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_41:AL"	 [def_var="['sync1']",
		label="Leaf_41:AL"];
	"50:NS" -> "Leaf_41:AL"	 [cond="[]",
		lineno=None];
	"79:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c42350>",
		fillcolor=firebrick,
		label="79:NS
transition_timeout <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c42350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_77:AL"	 [def_var="['transition_timeout']",
		label="Leaf_77:AL"];
	"79:NS" -> "Leaf_77:AL"	 [cond="[]",
		lineno=None];
	"56:IF" -> "57:NS"	 [cond="['end_of_Ethernet_frame']",
		label=end_of_Ethernet_frame,
		lineno=56];
	"58:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f43f4c40590>",
		fillcolor=springgreen,
		label="58:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"56:IF" -> "58:IF"	 [cond="['end_of_Ethernet_frame']",
		label="!(end_of_Ethernet_frame)",
		lineno=56];
	"17:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f43f4c6e250>",
		def_var="['RcvData']",
		fillcolor=deepskyblue,
		label="17:AS
RcvData = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"41:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f43f4c3e4d0>",
		clk_sens=True,
		fillcolor=gold,
		label="41:AL",
		sens="['clk48']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['new_bit_available', 'RcvData', 'end_of_Ethernet_frame', 'sync1']"];
	"17:AS" -> "41:AL";
	"17:AS" -> "54:AL";
	"31:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f43f4831610>",
		clk_sens=True,
		fillcolor=gold,
		label="31:AL",
		sens="['clk48']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['cnt', 'in_data', 'RcvData', 'manchester_data_in']"];
	"17:AS" -> "31:AL";
	"64:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c40b90>",
		fillcolor=firebrick,
		label="64:NS
sync2 <= 8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c40b90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"64:NS" -> "Leaf_54:AL"	 [cond="[]",
		lineno=None];
	"78:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f43f4c42310>",
		fillcolor=springgreen,
		label="78:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"78:IF" -> "79:NS"	 [cond="['in_data', 'in_data']",
		label="(in_data[2] ^ in_data[1])",
		lineno=78];
	"80:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f43f4c42550>",
		fillcolor=springgreen,
		label="80:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"78:IF" -> "80:IF"	 [cond="['in_data', 'in_data']",
		label="!((in_data[2] ^ in_data[1]))",
		lineno=78];
	"41:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f43f4c3e550>",
		fillcolor=turquoise,
		label="41:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"41:AL" -> "41:BL"	 [cond="[]",
		lineno=None];
	"44:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f43f4c3e8d0>",
		fillcolor=springgreen,
		label="44:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"44:IF" -> "45:BL"	 [cond="['new_bit_available']",
		label=new_bit_available,
		lineno=44];
	"42:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f43f4c3e6d0>",
		fillcolor=springgreen,
		label="42:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"42:IF" -> "44:IF"	 [cond="['end_of_Ethernet_frame']",
		label="!(end_of_Ethernet_frame)",
		lineno=42];
	"43:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c3e710>",
		fillcolor=firebrick,
		label="43:NS
sync1 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c3e710>]",
		style=filled,
		typ=NonblockingSubstitution];
	"42:IF" -> "43:NS"	 [cond="['end_of_Ethernet_frame']",
		label=end_of_Ethernet_frame,
		lineno=42];
	"63:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f43f4c40a50>",
		fillcolor=springgreen,
		label="63:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"63:IF" -> "64:NS"	 [cond="['sync2']",
		label="(&sync2)",
		lineno=63];
	"81:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c42710>",
		fillcolor=firebrick,
		label="81:NS
transition_timeout <= transition_timeout + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c42710>]",
		style=filled,
		typ=NonblockingSubstitution];
	"81:NS" -> "Leaf_77:AL"	 [cond="[]",
		lineno=None];
	"60:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f43f4c40c10>",
		fillcolor=springgreen,
		label="60:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"60:IF" -> "66:IF"	 [cond="['sync2']",
		label="!((|sync2))",
		lineno=60];
	"61:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f43f4c40950>",
		fillcolor=turquoise,
		label="61:BL
sync2 <= sync2 + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c408d0>]",
		style=filled,
		typ=Block];
	"60:IF" -> "61:BL"	 [cond="['sync2']",
		label="(|sync2)",
		lineno=60];
	"59:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f43f4c405d0>",
		fillcolor=turquoise,
		label="59:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"59:BL" -> "60:IF"	 [cond="[]",
		lineno=None];
	"37:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c3e450>",
		fillcolor=firebrick,
		label="37:NS
RcvData <= { in_data[1], RcvData[7:1] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c3e450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_31:AL"	 [def_var="['cnt', 'in_data', 'RcvData', 'new_bit_available']",
		label="Leaf_31:AL"];
	"37:NS" -> "Leaf_31:AL"	 [cond="[]",
		lineno=None];
	"84:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f43f4c42b90>",
		fillcolor=turquoise,
		label="84:BL
RcvStop <= 0;
end_of_Ethernet_frame <= &transition_timeout;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c428d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f43f4c42b10>]",
		style=filled,
		typ=Block];
	"87:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f43f4c42c90>",
		fillcolor=springgreen,
		label="87:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"84:BL" -> "87:IF"	 [cond="[]",
		lineno=None];
	"21:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f43f4c834d0>",
		def_var="['end_of_Ethernet_frame']",
		fillcolor=deepskyblue,
		label="21:AS
end_of_Ethernet_frame = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"21:AS" -> "41:AL";
	"21:AS" -> "84:AL";
	"21:AS" -> "54:AL";
	"41:BL" -> "42:IF"	 [cond="[]",
		lineno=None];
	"Leaf_54:AL" -> "29:AS";
	"Leaf_54:AL" -> "84:AL";
	"Leaf_54:AL" -> "54:AL";
	"80:IF" -> "81:NS"	 [cond="['cnt']",
		label="(~&cnt)",
		lineno=80];
	"67:BL" -> "Leaf_54:AL"	 [cond="[]",
		lineno=None];
	"58:IF" -> "59:BL"	 [cond="['new_bit_available']",
		label=new_bit_available,
		lineno=58];
	"26:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f43f4b0fad0>",
		def_var="['sync1']",
		fillcolor=deepskyblue,
		label="26:AS
sync1 = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"26:AS" -> "41:AL";
	"26:AS" -> "54:AL";
	"25:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f43f4b0fcd0>",
		def_var="['transition_timeout']",
		fillcolor=deepskyblue,
		label="25:AS
transition_timeout = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"25:AS" -> "84:AL";
	"77:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f43f4c40550>",
		clk_sens=True,
		fillcolor=gold,
		label="77:AL",
		sens="['clk48']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['cnt', 'in_data', 'transition_timeout']"];
	"25:AS" -> "77:AL";
	"31:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f43f4831b10>",
		fillcolor=turquoise,
		label="31:BL
in_data <= { in_data[1:0], manchester_data_in };
new_bit_available <= cnt == 3;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4831890>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f43f4831a90>]",
		style=filled,
		typ=Block];
	"36:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f43f4c3e0d0>",
		fillcolor=springgreen,
		label="36:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"31:BL" -> "36:IF"	 [cond="[]",
		lineno=None];
	"34:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f43f4831d90>",
		fillcolor=springgreen,
		label="34:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"31:BL" -> "34:IF"	 [cond="[]",
		lineno=None];
	"Leaf_84:AL"	 [def_var="['end_of_Ethernet_frame', 'RcvStop']",
		label="Leaf_84:AL"];
	"Leaf_84:AL" -> "41:AL";
	"Leaf_84:AL" -> "84:AL";
	"Leaf_84:AL" -> "54:AL";
	"Leaf_41:AL" -> "41:AL";
	"Leaf_41:AL" -> "54:AL";
	"48:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f43f4c3ee90>",
		fillcolor=springgreen,
		label="48:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"46:IF" -> "48:IF"	 [cond="['RcvData', 'RcvData']",
		label="!((!((RcvData == 8'h55) || (RcvData == 8'hAA))))",
		lineno=46];
	"47:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c3ecd0>",
		fillcolor=firebrick,
		label="47:NS
sync1 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c3ecd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"46:IF" -> "47:NS"	 [cond="['RcvData', 'RcvData']",
		label="(!((RcvData == 8'h55) || (RcvData == 8'hAA)))",
		lineno=46];
	"Leaf_77:AL" -> "84:AL";
	"Leaf_77:AL" -> "77:AL";
	"88:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c42f90>",
		fillcolor=firebrick,
		label="88:NS
RcvStop <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4c42f90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"88:NS" -> "Leaf_84:AL"	 [cond="[]",
		lineno=None];
	"84:AL" -> "84:BL"	 [cond="[]",
		lineno=None];
	"36:IF" -> "37:NS"	 [cond="['cnt']",
		label="(cnt == 3)",
		lineno=36];
	"87:IF" -> "88:NS"	 [cond="['end_of_Ethernet_frame', 'transition_timeout', 'sync2']",
		label="(!end_of_Ethernet_frame && &transition_timeout && |sync2)",
		lineno=87];
	"77:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f43f4c40910>",
		fillcolor=turquoise,
		label="77:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"77:BL" -> "78:IF"	 [cond="[]",
		lineno=None];
	"18:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f43f4c581d0>",
		def_var="['RcvStart']",
		fillcolor=deepskyblue,
		label="18:AS
RcvStart = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"35:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4831f90>",
		fillcolor=firebrick,
		label="35:NS
cnt <= cnt + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43f4831f90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"35:NS" -> "Leaf_31:AL"	 [cond="[]",
		lineno=None];
	"43:NS" -> "Leaf_41:AL"	 [cond="[]",
		lineno=None];
	"54:AL" -> "54:BL"	 [cond="[]",
		lineno=None];
	"31:AL" -> "31:BL"	 [cond="[]",
		lineno=None];
	"20:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f43f4c8c650>",
		def_var="['new_bit_available']",
		fillcolor=deepskyblue,
		label="20:AS
new_bit_available = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"20:AS" -> "41:AL";
	"20:AS" -> "29:AS";
	"20:AS" -> "54:AL";
	"48:IF" -> "50:NS"	 [cond="['sync1']",
		label="(~&sync1)",
		lineno=48];
	"Leaf_31:AL" -> "41:AL";
	"Leaf_31:AL" -> "29:AS";
	"Leaf_31:AL" -> "54:AL";
	"Leaf_31:AL" -> "31:AL";
	"Leaf_31:AL" -> "77:AL";
	"77:AL" -> "77:BL"	 [cond="[]",
		lineno=None];
	"61:BL" -> "63:IF"	 [cond="[]",
		lineno=None];
	"24:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f43f4b0f850>",
		def_var="['cnt']",
		fillcolor=deepskyblue,
		label="24:AS
cnt = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"24:AS" -> "31:AL";
	"24:AS" -> "77:AL";
	"47:NS" -> "Leaf_41:AL"	 [cond="[]",
		lineno=None];
	"23:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f43f4b0fc10>",
		def_var="['in_data']",
		fillcolor=deepskyblue,
		label="23:AS
in_data = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"23:AS" -> "31:AL";
	"23:AS" -> "77:AL";
	"19:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f43f554f690>",
		def_var="['RcvStop']",
		fillcolor=deepskyblue,
		label="19:AS
RcvStop = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"34:IF" -> "35:NS"	 [cond="['cnt', 'in_data', 'in_data']",
		label="(|cnt || in_data[2] ^ in_data[1])",
		lineno=34];
}
