#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Wed Jun 20 16:41:54 2018
# Process ID: 14084
# Current directory: C:/Users/ga0191/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14680
# Log file: C:/Users/ga0191/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/ga0191/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
create_project Lab1 C:/Users/ga0191/Desktop/Lab1 -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
file mkdir C:/Users/ga0191/Desktop/Lab1/Lab1.srcs/sources_1/new
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
close [ open C:/Users/ga0191/Desktop/Lab1/Lab1.srcs/sources_1/new/Lab1.vhd w ]
add_files C:/Users/ga0191/Desktop/Lab1/Lab1.srcs/sources_1/new/Lab1.vhd
update_compile_order -fileset sources_1
file mkdir C:/Users/ga0191/Desktop/Lab1/Lab1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ga0191/Desktop/Lab1/Lab1.srcs/sim_1/new/Lab1_tb.vhd w ]
add_files -fileset sim_1 C:/Users/ga0191/Desktop/Lab1/Lab1.srcs/sim_1/new/Lab1_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
source Lab1.tcl
close_sim
launch_simulation
source Lab1.tcl
close_sim
update_compile_order -fileset sim_1
launch_simulation
source Lab1_tb.tcl
run 170 ms
archive_project C:/Users/ga0191/Desktop/Lab1.xpr.zip -temp_dir C:/Users/ga0191/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-14084-PC3VGN482-CSE -force -include_local_ip_cache
