{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744563410106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744563410107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 18:56:49 2025 " "Processing started: Sun Apr 13 18:56:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744563410107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744563410107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off device_HELLO_FSM -c device_HELLO_FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off device_HELLO_FSM -c device_HELLO_FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744563410107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744563411107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744563411107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hello_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HELLO_FSM-structure " "Found design unit 1: HELLO_FSM-structure" {  } { { "HELLO_FSM.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/HELLO_FSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424779 ""} { "Info" "ISGN_ENTITY_NAME" "1 HELLO_FSM " "Found entity 1: HELLO_FSM" {  } { { "HELLO_FSM.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/HELLO_FSM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744563424779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRegn-structure " "Found design unit 1: shiftRegn-structure" {  } { { "shiftRegister.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/shiftRegister.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424784 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftRegn " "Found entity 1: shiftRegn" {  } { { "shiftRegister.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/shiftRegister.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744563424784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-Behavior " "Found design unit 1: regn-Behavior" {  } { { "regn.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/regn.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424807 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/regn.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744563424807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse1Hz-structural " "Found design unit 1: pulse1Hz-structural" {  } { { "pulse1Hz.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/pulse1Hz.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424816 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse1Hz " "Found entity 1: pulse1Hz" {  } { { "pulse1Hz.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/pulse1Hz.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744563424816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux7bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux7bit-stuctural " "Found design unit 1: mux7bit-stuctural" {  } { { "mux7bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/mux7bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424826 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux7bit " "Found entity 1: mux7bit" {  } { { "mux7bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/mux7bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744563424826 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/mux.vhd" 10 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1744563424881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-stuctural " "Found design unit 1: mux-stuctural" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424882 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744563424882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulocounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulocounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moduloCounter-structure " "Found design unit 1: moduloCounter-structure" {  } { { "moduloCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/moduloCounter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424919 ""} { "Info" "ISGN_ENTITY_NAME" "1 moduloCounter " "Found entity 1: moduloCounter" {  } { { "moduloCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/moduloCounter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744563424919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behaviour " "Found design unit 1: FSM-behaviour" {  } { { "FSM.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/FSM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424926 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/FSM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744563424926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-Behavior " "Found design unit 1: flipflop-Behavior" {  } { { "flipflop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/flipflop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424957 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/flipflop.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744563424957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elementarycounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elementarycounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elemCounter-structure " "Found design unit 1: elemCounter-structure" {  } { { "elementaryCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/elementaryCounter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424984 ""} { "Info" "ISGN_ENTITY_NAME" "1 elemCounter " "Found entity 1: elemCounter" {  } { { "elementaryCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/elementaryCounter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563424984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744563424984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-dataflow " "Found design unit 1: comparator-dataflow" {  } { { "comparator.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/comparator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563425005 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/comparator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563425005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744563425005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "device_hello_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file device_hello_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 device_HELLO_FSM-structure " "Found design unit 1: device_HELLO_FSM-structure" {  } { { "device_HELLO_FSM.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/device_HELLO_FSM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563425009 ""} { "Info" "ISGN_ENTITY_NAME" "1 device_HELLO_FSM " "Found entity 1: device_HELLO_FSM" {  } { { "device_HELLO_FSM.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/device_HELLO_FSM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744563425009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744563425009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "device_HELLO_FSM " "Elaborating entity \"device_HELLO_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744563425244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HELLO_FSM HELLO_FSM:U1 " "Elaborating entity \"HELLO_FSM\" for hierarchy \"HELLO_FSM:U1\"" {  } { { "device_HELLO_FSM.vhd" "U1" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/device_HELLO_FSM.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744563425286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM HELLO_FSM:U1\|FSM:FSM0 " "Elaborating entity \"FSM\" for hierarchy \"HELLO_FSM:U1\|FSM:FSM0\"" {  } { { "HELLO_FSM.vhd" "FSM0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/HELLO_FSM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744563425328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegn HELLO_FSM:U1\|shiftRegn:REG " "Elaborating entity \"shiftRegn\" for hierarchy \"HELLO_FSM:U1\|shiftRegn:REG\"" {  } { { "HELLO_FSM.vhd" "REG" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/HELLO_FSM.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744563425384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn HELLO_FSM:U1\|shiftRegn:REG\|regn:\\regn_generate:0:REG " "Elaborating entity \"regn\" for hierarchy \"HELLO_FSM:U1\|shiftRegn:REG\|regn:\\regn_generate:0:REG\"" {  } { { "shiftRegister.vhd" "\\regn_generate:0:REG" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/shiftRegister.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744563425433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux7bit HELLO_FSM:U1\|mux7bit:MUX " "Elaborating entity \"mux7bit\" for hierarchy \"HELLO_FSM:U1\|mux7bit:MUX\"" {  } { { "HELLO_FSM.vhd" "MUX" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/HELLO_FSM.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744563425517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse1Hz HELLO_FSM:U1\|pulse1Hz:PULSE_GEN " "Elaborating entity \"pulse1Hz\" for hierarchy \"HELLO_FSM:U1\|pulse1Hz:PULSE_GEN\"" {  } { { "HELLO_FSM.vhd" "PULSE_GEN" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/HELLO_FSM.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744563425609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloCounter HELLO_FSM:U1\|pulse1Hz:PULSE_GEN\|moduloCounter:MOD50M_COUNTER " "Elaborating entity \"moduloCounter\" for hierarchy \"HELLO_FSM:U1\|pulse1Hz:PULSE_GEN\|moduloCounter:MOD50M_COUNTER\"" {  } { { "pulse1Hz.vhd" "MOD50M_COUNTER" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/pulse1Hz.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744563425798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elemCounter HELLO_FSM:U1\|pulse1Hz:PULSE_GEN\|moduloCounter:MOD50M_COUNTER\|elemCounter:CNT " "Elaborating entity \"elemCounter\" for hierarchy \"HELLO_FSM:U1\|pulse1Hz:PULSE_GEN\|moduloCounter:MOD50M_COUNTER\|elemCounter:CNT\"" {  } { { "moduloCounter.vhd" "CNT" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/moduloCounter.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744563425885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop HELLO_FSM:U1\|pulse1Hz:PULSE_GEN\|moduloCounter:MOD50M_COUNTER\|elemCounter:CNT\|flipflop:DFF " "Elaborating entity \"flipflop\" for hierarchy \"HELLO_FSM:U1\|pulse1Hz:PULSE_GEN\|moduloCounter:MOD50M_COUNTER\|elemCounter:CNT\|flipflop:DFF\"" {  } { { "elementaryCounter.vhd" "DFF" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/elementaryCounter.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744563425987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux HELLO_FSM:U1\|pulse1Hz:PULSE_GEN\|moduloCounter:MOD50M_COUNTER\|elemCounter:CNT\|mux:MUX0 " "Elaborating entity \"mux\" for hierarchy \"HELLO_FSM:U1\|pulse1Hz:PULSE_GEN\|moduloCounter:MOD50M_COUNTER\|elemCounter:CNT\|mux:MUX0\"" {  } { { "elementaryCounter.vhd" "MUX0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/elementaryCounter.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744563426118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator HELLO_FSM:U1\|pulse1Hz:PULSE_GEN\|moduloCounter:MOD50M_COUNTER\|comparator:CMP " "Elaborating entity \"comparator\" for hierarchy \"HELLO_FSM:U1\|pulse1Hz:PULSE_GEN\|moduloCounter:MOD50M_COUNTER\|comparator:CMP\"" {  } { { "moduloCounter.vhd" "CMP" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/moduloCounter.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744563426342 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744563429146 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744563430539 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744563430539 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "device_HELLO_FSM.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/device_HELLO_FSM.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744563431089 "|device_HELLO_FSM|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "device_HELLO_FSM.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/device_HELLO_FSM.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744563431089 "|device_HELLO_FSM|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "device_HELLO_FSM.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/device_HELLO_FSM.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744563431089 "|device_HELLO_FSM|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744563431089 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744563431096 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744563431096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744563431096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744563431096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744563431283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 13 18:57:11 2025 " "Processing ended: Sun Apr 13 18:57:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744563431283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744563431283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744563431283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744563431283 ""}
