.ALIASES
_    U1(CLK=N00641 CLR=N00645 D0=D0 D0NOT=D0NOT D1=D1 D1NOT=D1NOT D2=D2 D2NOT=D2NOT IN0=N00263 IN1=N00259 IN2=N00127 ) CN 
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS44@LAB06-FINAL.3bitParallelRegister(sch_1)
_    U1.U2(Q=D2 QNOT=D2NOT CLK=N00641 CLR=N00645 D=N00127 ) CN 
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS44@LAB06-FINAL.3bitParallelRegister(sch_1):INS2926@LAB06-PARTS.DFF(sch_1)
X_U1_U2_U2A          U1.U2.U2A(A=N00127 Y=U1_U2_N00229 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS44@LAB06-FINAL.3bitParallelRegister(sch_1):INS2926@LAB06-PARTS.DFF(sch_1):INS546@EVAL.7404.Normal(chips)
X_U1_U2_U1A          U1.U2.U1A(CLK=N00641 CLRbar=N00645 J=N00127 K=U1_U2_N00229 Q=D2 Qbar=D2NOT VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS44@LAB06-FINAL.3bitParallelRegister(sch_1):INS2926@LAB06-PARTS.DFF(sch_1):INS38@EVAL.74107.Normal(chips)
_    _(U1.U2.CLK=N00641)
_    _(U1.U2.CLR=N00645)
_    _(U1.U2.D=N00127)
_    _(U1.U2.Q=D2)
_    _(U1.U2.QNOT=D2NOT)
_    U1.U3(Q=D1 QNOT=D1NOT CLK=N00641 CLR=N00645 D=N00259 ) CN 
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS44@LAB06-FINAL.3bitParallelRegister(sch_1):INS3028@LAB06-PARTS.DFF(sch_1)
X_U1_U3_U2A          U1.U3.U2A(A=N00259 Y=U1_U3_N00229 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS44@LAB06-FINAL.3bitParallelRegister(sch_1):INS3028@LAB06-PARTS.DFF(sch_1):INS546@EVAL.7404.Normal(chips)
X_U1_U3_U1A          U1.U3.U1A(CLK=N00641 CLRbar=N00645 J=N00259 K=U1_U3_N00229 Q=D1 Qbar=D1NOT VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS44@LAB06-FINAL.3bitParallelRegister(sch_1):INS3028@LAB06-PARTS.DFF(sch_1):INS38@EVAL.74107.Normal(chips)
_    _(U1.U3.CLK=N00641)
_    _(U1.U3.CLR=N00645)
_    _(U1.U3.D=N00259)
_    _(U1.U3.Q=D1)
_    _(U1.U3.QNOT=D1NOT)
_    U1.U4(Q=D0 QNOT=D0NOT CLK=N00641 CLR=N00645 D=N00263 ) CN 
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS44@LAB06-FINAL.3bitParallelRegister(sch_1):INS3088@LAB06-PARTS.DFF(sch_1)
X_U1_U4_U2A          U1.U4.U2A(A=N00263 Y=U1_U4_N00229 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS44@LAB06-FINAL.3bitParallelRegister(sch_1):INS3088@LAB06-PARTS.DFF(sch_1):INS546@EVAL.7404.Normal(chips)
X_U1_U4_U1A          U1.U4.U1A(CLK=N00641 CLRbar=N00645 J=N00263 K=U1_U4_N00229 Q=D0 Qbar=D0NOT VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS44@LAB06-FINAL.3bitParallelRegister(sch_1):INS3088@LAB06-PARTS.DFF(sch_1):INS38@EVAL.74107.Normal(chips)
_    _(U1.U4.CLK=N00641)
_    _(U1.U4.CLR=N00645)
_    _(U1.U4.D=N00263)
_    _(U1.U4.Q=D0)
_    _(U1.U4.QNOT=D0NOT)
_    _(U1.CLK=N00641)
_    _(U1.CLR=N00645)
_    _(U1.D0=D0)
_    _(U1.D0NOT=D0NOT)
_    _(U1.D1=D1)
_    _(U1.D1NOT=D1NOT)
_    _(U1.D2=D2)
_    _(U1.D2NOT=D2NOT)
_    _(U1.IN0=N00263)
_    _(U1.IN1=N00259)
_    _(U1.IN2=N00127)
_    U2(ENABLE=N00323 S0=N00356 S1=N00411 OUT=N00127 I0=D2 I1=N01447 I2=D1 I3=N01997 ) CN 
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS99@LAB06-PARTS.4to1MUX(sch_1)
X_U2_U3A          U2.U3A(A=U2_N00763 B=U2_N02401 C=U2_N02408 D=U2_N01672 Y=N00127 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS99@LAB06-PARTS.4to1MUX(sch_1):INS708@EVAL.7420.Normal(chips)
X_U2_U4A          U2.U4A(A=N01997 B=N00411 C=N00356 D=N00323 Y=U2_N01672 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS99@LAB06-PARTS.4to1MUX(sch_1):INS2130@EVAL.7420.Normal(chips)
X_U2_U6B          U2.U6B(A=N00411 B=N00411 Y=U2_N02636 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS99@LAB06-PARTS.4to1MUX(sch_1):INS2842@EVAL.7400.Normal(chips)
X_U2_U5A          U2.U5A(A=D1 B=N00411 C=U2_N02656 D=N00323 Y=U2_N02408 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS99@LAB06-PARTS.4to1MUX(sch_1):INS2233@EVAL.7420.Normal(chips)
X_U2_U6A          U2.U6A(A=N00356 B=N00356 Y=U2_N02656 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS99@LAB06-PARTS.4to1MUX(sch_1):INS2774@EVAL.7400.Normal(chips)
X_U2_U3B          U2.U3B(A=D2 B=U2_N02636 C=U2_N02656 D=N00323 Y=U2_N00763 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS99@LAB06-PARTS.4to1MUX(sch_1):INS2077@EVAL.7420.Normal(chips)
X_U2_U4B          U2.U4B(A=N01447 B=U2_N02636 C=N00356 D=N00323 Y=U2_N02401 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS99@LAB06-PARTS.4to1MUX(sch_1):INS2183@EVAL.7420.Normal(chips)
_    _(U2.ENABLE=N00323)
_    _(U2.I0=D2)
_    _(U2.I1=N01447)
_    _(U2.I2=D1)
_    _(U2.I3=N01997)
_    _(U2.OUT=N00127)
_    _(U2.S0=N00356)
_    _(U2.S1=N00411)
_    U3(ENABLE=N00323 S0=N00356 S1=N00411 OUT=N00259 I0=D1 I1=N01491 I2=D0 I3=D2 ) CN 
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS181@LAB06-PARTS.4to1MUX(sch_1)
X_U3_U3A          U3.U3A(A=U3_N00763 B=U3_N02401 C=U3_N02408 D=U3_N01672 Y=N00259 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS181@LAB06-PARTS.4to1MUX(sch_1):INS708@EVAL.7420.Normal(chips)
X_U3_U4A          U3.U4A(A=D2 B=N00411 C=N00356 D=N00323 Y=U3_N01672 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS181@LAB06-PARTS.4to1MUX(sch_1):INS2130@EVAL.7420.Normal(chips)
X_U3_U6B          U3.U6B(A=N00411 B=N00411 Y=U3_N02636 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS181@LAB06-PARTS.4to1MUX(sch_1):INS2842@EVAL.7400.Normal(chips)
X_U3_U5A          U3.U5A(A=D0 B=N00411 C=U3_N02656 D=N00323 Y=U3_N02408 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS181@LAB06-PARTS.4to1MUX(sch_1):INS2233@EVAL.7420.Normal(chips)
X_U3_U6A          U3.U6A(A=N00356 B=N00356 Y=U3_N02656 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS181@LAB06-PARTS.4to1MUX(sch_1):INS2774@EVAL.7400.Normal(chips)
X_U3_U3B          U3.U3B(A=D1 B=U3_N02636 C=U3_N02656 D=N00323 Y=U3_N00763 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS181@LAB06-PARTS.4to1MUX(sch_1):INS2077@EVAL.7420.Normal(chips)
X_U3_U4B          U3.U4B(A=N01491 B=U3_N02636 C=N00356 D=N00323 Y=U3_N02401 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS181@LAB06-PARTS.4to1MUX(sch_1):INS2183@EVAL.7420.Normal(chips)
_    _(U3.ENABLE=N00323)
_    _(U3.I0=D1)
_    _(U3.I1=N01491)
_    _(U3.I2=D0)
_    _(U3.I3=D2)
_    _(U3.OUT=N00259)
_    _(U3.S0=N00356)
_    _(U3.S1=N00411)
_    U4(ENABLE=N00323 S0=N00356 S1=N00411 OUT=N00263 I0=D0 I1=N01557 I2=N02476 I3=D1 ) CN 
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS231@LAB06-PARTS.4to1MUX(sch_1)
X_U4_U3A          U4.U3A(A=U4_N00763 B=U4_N02401 C=U4_N02408 D=U4_N01672 Y=N00263 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS231@LAB06-PARTS.4to1MUX(sch_1):INS708@EVAL.7420.Normal(chips)
X_U4_U4A          U4.U4A(A=D1 B=N00411 C=N00356 D=N00323 Y=U4_N01672 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS231@LAB06-PARTS.4to1MUX(sch_1):INS2130@EVAL.7420.Normal(chips)
X_U4_U6B          U4.U6B(A=N00411 B=N00411 Y=U4_N02636 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS231@LAB06-PARTS.4to1MUX(sch_1):INS2842@EVAL.7400.Normal(chips)
X_U4_U5A          U4.U5A(A=N02476 B=N00411 C=U4_N02656 D=N00323 Y=U4_N02408 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS231@LAB06-PARTS.4to1MUX(sch_1):INS2233@EVAL.7420.Normal(chips)
X_U4_U6A          U4.U6A(A=N00356 B=N00356 Y=U4_N02656 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS231@LAB06-PARTS.4to1MUX(sch_1):INS2774@EVAL.7400.Normal(chips)
X_U4_U3B          U4.U3B(A=D0 B=U4_N02636 C=U4_N02656 D=N00323 Y=U4_N00763 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS231@LAB06-PARTS.4to1MUX(sch_1):INS2077@EVAL.7420.Normal(chips)
X_U4_U4B          U4.U4B(A=N01557 B=U4_N02636 C=N00356 D=N00323 Y=U4_N02401 VCC=$G_DPWR GND=$G_DGND ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS231@LAB06-PARTS.4to1MUX(sch_1):INS2183@EVAL.7420.Normal(chips)
_    _(U4.ENABLE=N00323)
_    _(U4.I0=D0)
_    _(U4.I1=N01557)
_    _(U4.I2=N02476)
_    _(U4.I3=D1)
_    _(U4.OUT=N00263)
_    _(U4.S0=N00356)
_    _(U4.S1=N00411)
U_P2            P2(VCC=$G_DPWR GND=$G_DGND OUT=N01447 ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS1415@SOURCSTM.DigStim1.Normal(chips)
U_P1            P1(VCC=$G_DPWR GND=$G_DGND OUT=N01491 ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS1467@SOURCSTM.DigStim1.Normal(chips)
U_P0            P0(VCC=$G_DPWR GND=$G_DGND OUT=N01557 ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS1511@SOURCSTM.DigStim1.Normal(chips)
U_SHIFT_R          SHIFT_R(VCC=$G_DPWR GND=$G_DGND OUT=N01997 ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS2024@SOURCSTM.DigStim1.Normal(chips)
U_ENABLE          ENABLE(VCC=$G_DPWR GND=$G_DGND OUT=N00323 ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS2075@SOURCSTM.DigStim1.Normal(chips)
U_S0            S0(VCC=$G_DPWR GND=$G_DGND OUT=N00356 ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS2165@SOURCSTM.DigStim1.Normal(chips)
U_S1            S1(VCC=$G_DPWR GND=$G_DGND OUT=N00411 ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS2213@SOURCSTM.DigStim1.Normal(chips)
U_SHIFT_L          SHIFT_L(VCC=$G_DPWR GND=$G_DGND OUT=N02476 ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS2497@SOURCSTM.DigStim1.Normal(chips)
U_CLK           CLK(VCC=$G_DPWR GND=$G_DGND OUT=N00641 ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS3018@SOURCSTM.DigStim1.Normal(chips)
U_CLR           CLR(VCC=$G_DPWR GND=$G_DGND OUT=N00645 ) CN
+@LAB06-FINAL.UniversalShiftReg(sch_1):INS3066@SOURCSTM.DigStim1.Normal(chips)
_    _(D0=D0)
_    _(D0not=D0NOT)
_    _(D1=D1)
_    _(D1not=D1NOT)
_    _(D2=D2)
_    _(D2not=D2NOT)
.ENDALIASES
