\doxysection{/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+STM32\+G4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.h File Reference}
\label{stm32g4xx__hal__rcc__ex_8h}\index{/home/yule/Documents/ENSEA/Ensea\_2022-\/2023/Actionneur\_et\_automatique/TP\_actionneur/TP\_actionneur/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_rcc\_ex.h@{/home/yule/Documents/ENSEA/Ensea\_2022-\/2023/Actionneur\_et\_automatique/TP\_actionneur/TP\_actionneur/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_rcc\_ex.h}}


Header file of RCC HAL Extended module.  


{\ttfamily \#include \char`\"{}stm32g4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ RCC\+\_\+\+Periph\+CLKInit\+Type\+Def}
\begin{DoxyCompactList}\small\item\em RCC extended clocks structure definition. \end{DoxyCompactList}\item 
struct \textbf{ RCC\+\_\+\+CRSInit\+Type\+Def}
\begin{DoxyCompactList}\small\item\em RCC\+\_\+\+CRS Init structure definition. \end{DoxyCompactList}\item 
struct \textbf{ RCC\+\_\+\+CRSSynchro\+Info\+Type\+Def}
\begin{DoxyCompactList}\small\item\em RCC\+\_\+\+CRS Synchronization structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RCC\+\_\+\+LSCOSOURCE\+\_\+\+LSI}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+LSCOSOURCE\+\_\+\+LSE}~RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+USART1}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+USART2}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+USART3}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+LPUART1}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+C1}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+C2}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+C3}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+LPTIM1}~0x00000200U
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+SAI1}~0x00000400U
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+I2S}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+USB}~0x00002000U
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+RNG}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+ADC12}~0x00008000U
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+RTC}~0x00080000U
\item 
\#define \textbf{ RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK2}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE}~(\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0} $\vert$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1})
\item 
\#define \textbf{ RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+SYSCLK}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+LSE}~(\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+0} $\vert$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+1})
\item 
\#define \textbf{ RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+SYSCLK}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+LSE}~(\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+0} $\vert$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+1})
\item 
\#define \textbf{ RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+SYSCLK}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+LSE}~(\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+0} $\vert$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+1})
\item 
\#define \textbf{ RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+SYSCLK}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+SYSCLK}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+LSI}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+LSE}~RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL
\item 
\#define \textbf{ RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+SYSCLK}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PLL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+EXT}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+HSI}~(\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+1} $\vert$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+0})
\item 
\#define \textbf{ RCC\+\_\+\+I2\+SCLKSOURCE\+\_\+\+SYSCLK}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+I2\+SCLKSOURCE\+\_\+\+PLL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+I2\+SCLKSOURCE\+\_\+\+EXT}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+I2\+SCLKSOURCE\+\_\+\+HSI}~(\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+1} $\vert$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+0})
\item 
\#define \textbf{ RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+HSI48}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+PLL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+USBCLKSOURCE\+\_\+\+HSI48}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+ADC12\+CLKSOURCE\+\_\+\+NONE}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+ADC12\+CLKSOURCE\+\_\+\+PLL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+ADC12\+CLKSOURCE\+\_\+\+SYSCLK}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM19}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+NONE}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+TIMEOUT}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNCOK}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNCWARN}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNCERR}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNCMISS}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+TRIMOVF}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+SOURCE\+\_\+\+GPIO}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+SOURCE\+\_\+\+LSE}~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+SOURCE\+\_\+\+USB}~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV2}~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV4}~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV8}~(\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+1} $\vert$ \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+0})
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV16}~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+2}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV32}~(\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+2} $\vert$ \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+0})
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV64}~(\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+2} $\vert$ \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+1})
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV128}~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+POLARITY\+\_\+\+RISING}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+POLARITY\+\_\+\+FALLING}~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCPOL}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+RELOADVALUE\+\_\+\+DEFAULT}~0x0000\+BB7\+FU
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+ERRORLIMIT\+\_\+\+DEFAULT}~0x00000022U
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+HSI48\+CALIBRATION\+\_\+\+DEFAULT}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+FREQERRORDIR\+\_\+\+UP}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+FREQERRORDIR\+\_\+\+DOWN}~\textbf{ CRS\+\_\+\+ISR\+\_\+\+FEDIR}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+IT\+\_\+\+SYNCOK}~\textbf{ CRS\+\_\+\+CR\+\_\+\+SYNCOKIE}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+IT\+\_\+\+SYNCWARN}~\textbf{ CRS\+\_\+\+CR\+\_\+\+SYNCWARNIE}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+IT\+\_\+\+ERR}~\textbf{ CRS\+\_\+\+CR\+\_\+\+ERRIE}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+IT\+\_\+\+ESYNC}~\textbf{ CRS\+\_\+\+CR\+\_\+\+ESYNCIE}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+IT\+\_\+\+SYNCERR}~\textbf{ CRS\+\_\+\+CR\+\_\+\+ERRIE}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+IT\+\_\+\+SYNCMISS}~\textbf{ CRS\+\_\+\+CR\+\_\+\+ERRIE}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+IT\+\_\+\+TRIMOVF}~\textbf{ CRS\+\_\+\+CR\+\_\+\+ERRIE}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+FLAG\+\_\+\+SYNCOK}~\textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCOKF}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+FLAG\+\_\+\+SYNCWARN}~\textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCWARNF}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+FLAG\+\_\+\+ERR}~\textbf{ CRS\+\_\+\+ISR\+\_\+\+ERRF}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+FLAG\+\_\+\+ESYNC}~\textbf{ CRS\+\_\+\+ISR\+\_\+\+ESYNCF}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+FLAG\+\_\+\+SYNCERR}~\textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCERR}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+FLAG\+\_\+\+SYNCMISS}~\textbf{ CRS\+\_\+\+ISR\+\_\+\+SYNCMISS}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+FLAG\+\_\+\+TRIMOVF}~\textbf{ CRS\+\_\+\+ISR\+\_\+\+TRIMOVF}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CONFIG}(\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL, (\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the USART1 clock (USART1\+CLK). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART1\+\_\+\+SOURCE}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the USART1 clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CONFIG}(\+\_\+\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL, (\+\_\+\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the USART2 clock (USART2\+CLK). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART2\+\_\+\+SOURCE}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the USART2 clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CONFIG}(\+\_\+\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL, (\+\_\+\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the USART3 clock (USART3\+CLK). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART3\+\_\+\+SOURCE}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the USART3 clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CONFIG}(\+\_\+\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL, (\+\_\+\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the LPUART1 clock (LPUART1\+CLK). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPUART1\+\_\+\+SOURCE}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the LPUART1 clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CONFIG}(\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL, (\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C1 clock (I2\+C1\+CLK). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C1\+\_\+\+SOURCE}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+C1 clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CONFIG}(\+\_\+\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL, (\+\_\+\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C2 clock (I2\+C2\+CLK). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C2\+\_\+\+SOURCE}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+C2 clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CONFIG}(\+\_\+\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL, (\+\_\+\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C3 clock (I2\+C3\+CLK). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C3\+\_\+\+SOURCE}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+C3 clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CONFIG}(\+\_\+\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL, (\+\_\+\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the LPTIM1 clock (LPTIM1\+CLK). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPTIM1\+\_\+\+SOURCE}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the LPTIM1 clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CONFIG}(\+\_\+\+\_\+\+SAI1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL, (\+\_\+\+\_\+\+SAI1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the SAI1 clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+SAI1\+\_\+\+SOURCE}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the SAI1 clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CONFIG}(\+\_\+\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL, (\+\_\+\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2S clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+S\+\_\+\+SOURCE}()~((uint32\+\_\+t)(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL)))
\begin{DoxyCompactList}\small\item\em Macro to get the I2S clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CONFIG}(\+\_\+\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL, (\+\_\+\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the RNG clock. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+RNG\+\_\+\+SOURCE}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the RNG clock. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CONFIG}(\+\_\+\+\_\+\+ADC12\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL, (\+\_\+\+\_\+\+ADC12\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the ADC12 interface clock. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+ADC12\+\_\+\+SOURCE}()~(READ\+\_\+\+BIT(RCC-\/$>$CCIPR, RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL))
\begin{DoxyCompactList}\small\item\em Macro to get the ADC12 clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}()~SET\+\_\+\+BIT(EXTI-\/$>$IMR1, \textbf{ RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS})
\begin{DoxyCompactList}\small\item\em Enable the RCC LSE CSS Extended Interrupt Line. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}()~CLEAR\+\_\+\+BIT(EXTI-\/$>$IMR1, \textbf{ RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS})
\begin{DoxyCompactList}\small\item\em Disable the RCC LSE CSS Extended Interrupt Line. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+EVENT}()~SET\+\_\+\+BIT(EXTI-\/$>$EMR1, \textbf{ RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS})
\begin{DoxyCompactList}\small\item\em Enable the RCC LSE CSS Event Line. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+EVENT}()~CLEAR\+\_\+\+BIT(EXTI-\/$>$EMR1, \textbf{ RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS})
\begin{DoxyCompactList}\small\item\em Disable the RCC LSE CSS Event Line. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+FALLING\+\_\+\+EDGE}()~SET\+\_\+\+BIT(EXTI-\/$>$FTSR1, \textbf{ RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS})
\begin{DoxyCompactList}\small\item\em Enable the RCC LSE CSS Extended Interrupt Falling Trigger. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+FALLING\+\_\+\+EDGE}()~CLEAR\+\_\+\+BIT(EXTI-\/$>$FTSR1, \textbf{ RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS})
\begin{DoxyCompactList}\small\item\em Disable the RCC LSE CSS Extended Interrupt Falling Trigger. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+EDGE}()~SET\+\_\+\+BIT(EXTI-\/$>$RTSR1, \textbf{ RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS})
\begin{DoxyCompactList}\small\item\em Enable the RCC LSE CSS Extended Interrupt Rising Trigger. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+EDGE}()~CLEAR\+\_\+\+BIT(EXTI-\/$>$RTSR1, \textbf{ RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS})
\begin{DoxyCompactList}\small\item\em Disable the RCC LSE CSS Extended Interrupt Rising Trigger. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE}()
\begin{DoxyCompactList}\small\item\em Enable the RCC LSE CSS Extended Interrupt Rising \& Falling Trigger. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE}()
\begin{DoxyCompactList}\small\item\em Disable the RCC LSE CSS Extended Interrupt Rising \& Falling Trigger. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}()~(READ\+\_\+\+BIT(EXTI-\/$>$PR1, \textbf{ RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS}) == \textbf{ RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS})
\begin{DoxyCompactList}\small\item\em Check whether the specified RCC LSE CSS EXTI interrupt flag is set or not. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}()~WRITE\+\_\+\+REG(EXTI-\/$>$PR1, \textbf{ RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS})
\begin{DoxyCompactList}\small\item\em Clear the RCC LSE CSS EXTI flag. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+GENERATE\+\_\+\+SWIT}()~SET\+\_\+\+BIT(EXTI-\/$>$SWIER1, \textbf{ RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS})
\begin{DoxyCompactList}\small\item\em Generate a Software interrupt on the RCC LSE CSS EXTI line. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+ENABLE\+\_\+\+IT}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~SET\+\_\+\+BIT(CRS-\/$>$CR, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the specified CRS interrupts. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+DISABLE\+\_\+\+IT}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~CLEAR\+\_\+\+BIT(CRS-\/$>$CR, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the specified CRS interrupts. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((READ\+\_\+\+BIT(CRS-\/$>$CR, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) != 0U) ? SET \+: RESET)
\begin{DoxyCompactList}\small\item\em Check whether the CRS interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+IT\+\_\+\+ERROR\+\_\+\+MASK}~(\textbf{ RCC\+\_\+\+CRS\+\_\+\+IT\+\_\+\+TRIMOVF} $\vert$ \textbf{ RCC\+\_\+\+CRS\+\_\+\+IT\+\_\+\+SYNCERR} $\vert$ \textbf{ RCC\+\_\+\+CRS\+\_\+\+IT\+\_\+\+SYNCMISS})
\begin{DoxyCompactList}\small\item\em Clear the CRS interrupt pending bits. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLEAR\+\_\+\+IT}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+GET\+\_\+\+FLAG}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(READ\+\_\+\+BIT(CRS-\/$>$ISR, (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified CRS flag is set or not. \end{DoxyCompactList}\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+FLAG\+\_\+\+ERROR\+\_\+\+MASK}~(\textbf{ RCC\+\_\+\+CRS\+\_\+\+FLAG\+\_\+\+TRIMOVF} $\vert$ \textbf{ RCC\+\_\+\+CRS\+\_\+\+FLAG\+\_\+\+SYNCERR} $\vert$ \textbf{ RCC\+\_\+\+CRS\+\_\+\+FLAG\+\_\+\+SYNCMISS})
\begin{DoxyCompactList}\small\item\em Clear the CRS specified FLAG. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLEAR\+\_\+\+FLAG}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+FREQ\+\_\+\+ERROR\+\_\+\+COUNTER\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(CRS-\/$>$CR, \textbf{ CRS\+\_\+\+CR\+\_\+\+CEN})
\begin{DoxyCompactList}\small\item\em Enable the oscillator clock for frequency error counter. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+FREQ\+\_\+\+ERROR\+\_\+\+COUNTER\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(CRS-\/$>$CR, \textbf{ CRS\+\_\+\+CR\+\_\+\+CEN})
\begin{DoxyCompactList}\small\item\em Disable the oscillator clock for frequency error counter. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+AUTOMATIC\+\_\+\+CALIB\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(CRS-\/$>$CR, \textbf{ CRS\+\_\+\+CR\+\_\+\+AUTOTRIMEN})
\begin{DoxyCompactList}\small\item\em Enable the automatic hardware adjustment of TRIM bits. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+AUTOMATIC\+\_\+\+CALIB\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(CRS-\/$>$CR, \textbf{ CRS\+\_\+\+CR\+\_\+\+AUTOTRIMEN})
\begin{DoxyCompactList}\small\item\em Enable or disable the automatic hardware adjustment of TRIM bits. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+RELOADVALUE\+\_\+\+CALCULATE}(\+\_\+\+\_\+\+FTARGET\+\_\+\+\_\+,  \+\_\+\+\_\+\+FSYNC\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+FTARGET\+\_\+\+\_\+) / (\+\_\+\+\_\+\+FSYNC\+\_\+\+\_\+)) -\/ 1U)
\begin{DoxyCompactList}\small\item\em Macro to calculate reload value to be set in CRS register according to target and sync frequencies. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+LSCOSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+USART1\+CLKSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+USART2\+CLKSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+USART3\+CLKSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+LPUART1\+CLKSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+I2\+C1\+CLKSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+I2\+C2\+CLKSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+I2\+C3\+CLKSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+LPTIM1\+CLKSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+SAI1\+CLKSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+I2\+SCLKSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+RNGCLKSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+ADC12\+CLKSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+SOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV}(\+\_\+\+\_\+\+DIV\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+POLARITY}(\+\_\+\+\_\+\+POLARITY\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+RELOADVALUE}(\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+) $<$= 0x\+FFFFU))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+ERRORLIMIT}(\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+) $<$= 0x\+FFU))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+HSI48\+CALIBRATION}(\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+) $<$= 0x3\+FU))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+FREQERRORDIR}(\+\_\+\+\_\+\+DIR\+\_\+\+\_\+)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+Periph\+CLKConfig} (\textbf{ RCC\+\_\+\+Periph\+CLKInit\+Type\+Def} $\ast$Periph\+Clk\+Init)
\item 
void {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+Get\+Periph\+CLKConfig} (\textbf{ RCC\+\_\+\+Periph\+CLKInit\+Type\+Def} $\ast$Periph\+Clk\+Init)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+Get\+Periph\+CLKFreq} (uint32\+\_\+t Periph\+Clk)
\item 
void {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+Enable\+LSECSS} (void)
\item 
void {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+Disable\+LSECSS} (void)
\item 
void {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+Enable\+LSECSS\+\_\+\+IT} (void)
\item 
void {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+LSECSS\+\_\+\+IRQHandler} (void)
\item 
void {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+LSECSS\+\_\+\+Callback} (void)
\item 
void {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+Enable\+LSCO} (uint32\+\_\+t LSCOSource)
\item 
void {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+Disable\+LSCO} (void)
\item 
void {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+CRSConfig} (\textbf{ RCC\+\_\+\+CRSInit\+Type\+Def} $\ast$p\+Init)
\item 
void {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+CRSSoftware\+Synchronization\+Generate} (void)
\item 
void {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+CRSGet\+Synchronization\+Info} (\textbf{ RCC\+\_\+\+CRSSynchro\+Info\+Type\+Def} $\ast$p\+Synchro\+Info)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+CRSWait\+Synchronization} (uint32\+\_\+t Timeout)
\item 
void {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+CRS\+\_\+\+IRQHandler} (void)
\item 
void {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+CRS\+\_\+\+Sync\+Ok\+Callback} (void)
\item 
void {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+CRS\+\_\+\+Sync\+Warn\+Callback} (void)
\item 
void {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+CRS\+\_\+\+Expected\+Sync\+Callback} (void)
\item 
void {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+CRS\+\_\+\+Error\+Callback} (uint32\+\_\+t Error)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of RCC HAL Extended module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2019 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

Definition in file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}.

