m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FPGA/FPGA_text/5_full_adder/quarttus_prj/simulation/modelsim
T_opt
Z1 !s110 1669076589
VTed3N7I@0?<<c9jfIP7Dm1
04 13 4 work tb_full_adder fast 0
=1-f80dac57e236-637c166d-2c5-16cc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;10.5;63
vfull_adder
R1
!i10b 1
!s100 eK8=9iT:@J;^CFiYhW>I93
IkKQ6ST4TfDM7ZXR`JjdjI0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1669035857
8D:/FPGA/FPGA_text/5_full_adder/rtl/full_adder.v
FD:/FPGA/FPGA_text/5_full_adder/rtl/full_adder.v
L0 2
Z4 OL;L;10.5;63
r1
!s85 0
31
Z5 !s108 1669076589.000000
!s107 D:/FPGA/FPGA_text/5_full_adder/rtl/full_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/5_full_adder/rtl|D:/FPGA/FPGA_text/5_full_adder/rtl/full_adder.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 !s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA_text/5_full_adder/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vhalf_adder
!s110 1669076588
!i10b 1
!s100 Zki9@WJVaR>c2QJ?NlLcf0
IePLa8Yc8YFP29nAVUPzQe0
R3
R0
w1668688412
8D:/FPGA/FPGA_text/5_full_adder/rtl/half_adder.v
FD:/FPGA/FPGA_text/5_full_adder/rtl/half_adder.v
L0 1
R4
r1
!s85 0
31
!s108 1669076588.000000
!s107 D:/FPGA/FPGA_text/5_full_adder/rtl/half_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/5_full_adder/rtl|D:/FPGA/FPGA_text/5_full_adder/rtl/half_adder.v|
!i113 0
R6
R7
R2
vtb_full_adder
R1
!i10b 1
!s100 k7el_PE>U24@I`J52DQAP3
I>Dm`CEeI]acB=Y?6OdJcK1
R3
R0
w1669033041
8D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/../sim/tb_full_adder.v
FD:/FPGA/FPGA_text/5_full_adder/quarttus_prj/../sim/tb_full_adder.v
L0 4
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/../sim/tb_full_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/../sim|D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/../sim/tb_full_adder.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA_text/5_full_adder/quarttus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
