<stg><name>compute_connectivity_mask</name>


<trans_list>

<trans id="21" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="22" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="23" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:3 %call_ln0 = call void @compute_connectivity_mask_Pipeline_1, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:3 %call_ln0 = call void @compute_connectivity_mask_Pipeline_1, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="11" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:4 %call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_371_1, i32 %edge_list, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="12" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:4 %call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_371_1, i32 %edge_list, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="13" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
codeRepl:5 %call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_376_2, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="14" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
codeRepl:5 %call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_376_2, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="15" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
codeRepl:6 %call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_380_3_VITIS_LOOP_381_4, i32 %connectivity_mask_final_0, i32 %connectivity_mask, i32 %connectivity_mask_final_1, i32 %connectivity_mask_final_2, i32 %connectivity_mask_final_3, i32 %connectivity_mask_final_4, i32 %connectivity_mask_final_5, i32 %connectivity_mask_final_6, i32 %connectivity_mask_final_7, i32 %connectivity_mask_final_8, i32 %connectivity_mask_final_9, i32 %connectivity_mask_final_10, i32 %connectivity_mask_final_11, i32 %connectivity_mask_final_12, i32 %connectivity_mask_final_13, i32 %connectivity_mask_final_14, i32 %connectivity_mask_final_15, i32 %connectivity_mask_final_16, i32 %connectivity_mask_final_17, i32 %connectivity_mask_final_18

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="16" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="64" op_102_bw="64" op_103_bw="64">
<![CDATA[
codeRepl:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_0, i32 %connectivity_mask_final_1, i32 %connectivity_mask_final_2, i32 %connectivity_mask_final_3, i32 %connectivity_mask_final_4, i32 %connectivity_mask_final_5, i32 %connectivity_mask_final_6, i32 %connectivity_mask_final_7, i32 %connectivity_mask_final_8, i32 %connectivity_mask_final_9, i32 %connectivity_mask_final_10, i32 %connectivity_mask_final_11, i32 %connectivity_mask_final_12, i32 %connectivity_mask_final_13, i32 %connectivity_mask_final_14, i32 %connectivity_mask_final_15, i32 %connectivity_mask_final_16, i32 %connectivity_mask_final_17, i32 %connectivity_mask_final_18, void @connectivity_mask_final_19, void @connectivity_mask_final_20, void @connectivity_mask_final_21, void @connectivity_mask_final_22, void @connectivity_mask_final_23, void @connectivity_mask_final_24, void @connectivity_mask_final_25, void @connectivity_mask_final_26, void @connectivity_mask_final_27, void @connectivity_mask_final_28, void @connectivity_mask_final_29, void @connectivity_mask_final_30, void @connectivity_mask_final_31, void @connectivity_mask_final_32, void @connectivity_mask_final_33, void @connectivity_mask_final_34, void @connectivity_mask_final_35, void @connectivity_mask_final_36, void @connectivity_mask_final_37, void @connectivity_mask_final_38, void @connectivity_mask_final_39, void @connectivity_mask_final_40, void @connectivity_mask_final_41, void @connectivity_mask_final_42, void @connectivity_mask_final_43, void @connectivity_mask_final_44, void @connectivity_mask_final_45, void @connectivity_mask_final_46, void @connectivity_mask_final_47, void @connectivity_mask_final_48, void @connectivity_mask_final_49, void @connectivity_mask_final_50, void @connectivity_mask_final_51, void @connectivity_mask_final_52, void @connectivity_mask_final_53, void @connectivity_mask_final_54, void @connectivity_mask_final_55, void @connectivity_mask_final_56, void @connectivity_mask_final_57, void @connectivity_mask_final_58, void @connectivity_mask_final_59, void @connectivity_mask_final_60, void @connectivity_mask_final_61, void @connectivity_mask_final_62, void @connectivity_mask_final_63, void @connectivity_mask_final_64, void @connectivity_mask_final_65, void @connectivity_mask_final_66, void @connectivity_mask_final_67, void @connectivity_mask_final_68, void @connectivity_mask_final_69, void @connectivity_mask_final_70, void @connectivity_mask_final_71, void @connectivity_mask_final_72, void @connectivity_mask_final_73, void @connectivity_mask_final_74, void @connectivity_mask_final_75, void @connectivity_mask_final_76, void @connectivity_mask_final_77, void @connectivity_mask_final_78, void @connectivity_mask_final_79, void @connectivity_mask_final_80, void @connectivity_mask_final_81, void @connectivity_mask_final_82, void @connectivity_mask_final_83, void @connectivity_mask_final_84, void @connectivity_mask_final_85, void @connectivity_mask_final_86, void @connectivity_mask_final_87, void @connectivity_mask_final_88, void @connectivity_mask_final_89, void @connectivity_mask_final_90, void @connectivity_mask_final_91, void @connectivity_mask_final_92, void @connectivity_mask_final_93, void @connectivity_mask_final_94, void @connectivity_mask_final_95, void @connectivity_mask_final_96, void @connectivity_mask_final_97, void @connectivity_mask_final_98, void @connectivity_mask_final_99, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
codeRepl:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
codeRepl:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
codeRepl:6 %call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_380_3_VITIS_LOOP_381_4, i32 %connectivity_mask_final_0, i32 %connectivity_mask, i32 %connectivity_mask_final_1, i32 %connectivity_mask_final_2, i32 %connectivity_mask_final_3, i32 %connectivity_mask_final_4, i32 %connectivity_mask_final_5, i32 %connectivity_mask_final_6, i32 %connectivity_mask_final_7, i32 %connectivity_mask_final_8, i32 %connectivity_mask_final_9, i32 %connectivity_mask_final_10, i32 %connectivity_mask_final_11, i32 %connectivity_mask_final_12, i32 %connectivity_mask_final_13, i32 %connectivity_mask_final_14, i32 %connectivity_mask_final_15, i32 %connectivity_mask_final_16, i32 %connectivity_mask_final_17, i32 %connectivity_mask_final_18

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="20" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
codeRepl:7 %ret_ln390 = ret

]]></Node>
<StgValue><ssdm name="ret_ln390"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
