/*
 * cm7120.h  --  CM7120 ALSA SoC audio driver
 *
 * Copyright 2019 Cmedia Electronics Inc.
 * Author: Support <sales@cmedia.com.tw>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __CM7120_H__
#define __CM7120_H__

#define CM7120_DEVICE_ID 0x6385

#define CM7120_RESET 0x0000
#define CM7120_LOUT 0x0001
#define CM7120_HP_OUT 0x0003
#define CM7120_MONO_OUT 0x0005
#define CM7120_BST12_CTRL 0x0007
#define CM7120_BST34_CTRL 0x0008
#define CM7120_VAD_INBUF_CTRL 0x0009
#define CM7120_CAL_ADC_MIXER_CTRL 0x000a
#define CM7120_MICBIAS1_CTRL1 0x0010
#define CM7120_MICBIAS1_CTRL2 0x0011
#define CM7120_DAC1_POST_DIG_VOL 0x0014
#define CM7120_DAC1_DIG_VOL 0x0015
#define CM7120_DAC2_DIG_VOL 0x0016
#define CM7120_DAC3_DIG_VOL 0x0017
#define CM7120_STO1_ADC_DIG_VOL 0x001a
#define CM7120_MONO_ADC_DIG_VOL 0x001b
#define CM7120_STO2_ADC_DIG_VOL 0x001c
#define CM7120_STO3_ADC_DIG_VOL 0x001d
#define CM7120_ADC_BST_GAIN_CTRL1 0x0020
#define CM7120_ADC_BST_GAIN_CTRL2 0x0021
#define CM7120_ADC_BST_GAIN_CTRL3 0x0022
#define CM7120_SPDIF_IN_CTRL 0x0028
#define CM7120_IF3_DATA_CTRL 0x002a
#define CM7120_IF4_DATA_CTRL 0x002b
#define CM7120_IF5_DATA_CTRL 0x002c
#define CM7120_TDM1_CTRL1 0x0030
#define CM7120_TDM1_CTRL2 0x0031
#define CM7120_TDM1_CTRL3 0x0032
#define CM7120_TDM1_CTRL4 0x0033
#define CM7120_TDM1_CTRL5 0x0034
#define CM7120_TDM1_CTRL6 0x0035
#define CM7120_TDM1_CTRL7 0x0036
#define CM7120_TDM2_CTRL1 0x0038
#define CM7120_TDM2_CTRL2 0x0039
#define CM7120_TDM2_CTRL3 0x003a
#define CM7120_TDM2_CTRL4 0x003b
#define CM7120_TDM2_CTRL5 0x003c
#define CM7120_TDM2_CTRL6 0x003d
#define CM7120_TDM2_CTRL7 0x003e
#define CM7120_STO1_DAC_MIXER_CTRL1 0x0040
#define CM7120_STO1_DAC_MIXER_CTRL2 0x0041
#define CM7120_MONO_DAC_MIXER_CTRL1 0x0042
#define CM7120_MONO_DAC_MIXER_CTRL2 0x0043
#define CM7120_DD_MIXER_CTRL1 0x0044
#define CM7120_DD_MIXER_CTRL2 0x0045
#define CM7120_DAC1_MIXER_CTRL 0x0046
#define CM7120_DAC2_MIXER_CTRL 0x0047
#define CM7120_DAC3_MIXER_CTRL 0x0048
#define CM7120_DAC_SOURCE_CTRL 0x0049
#define CM7120_STO1_ADC_MIXER_CTRL 0x004a
#define CM7120_MONO_ADC_MIXER_CTRL1 0x004b
#define CM7120_MONO_ADC_MIXER_CTRL2 0x004c
#define CM7120_STO2_ADC_MIXER_CTRL 0x004d
#define CM7120_STO3_ADC_MIXER_CTRL 0x004e
#define CM7120_DMIC_CTRL1 0x0050
#define CM7120_DMIC_CTRL2 0x0051
#define CM7120_HPF_CTRL1 0x0053
#define CM7120_SV_ZCD_CTRL1 0x0055
#define CM7120_PWR_ADC 0x0060
#define CM7120_PWR_DIG1 0x0061
#define CM7120_PWR_DIG2 0x0062
#define CM7120_PWR_ANA1 0x0063
#define CM7120_PWR_ANA2 0x0064
#define CM7120_PWR_DSP 0x0065
#define CM7120_PWR_LDO1 0x0066
#define CM7120_PWR_LDO2 0x0067
#define CM7120_PWR_LDO3 0x0068
#define CM7120_PWR_LDO4 0x0069
#define CM7120_PWR_LDO5 0x006a
#define CM7120_I2S1_SDP 0x0070
#define CM7120_I2S2_SDP 0x0071
#define CM7120_I2S3_SDP 0x0072
#define CM7120_I2S4_SDP 0x0073
#define CM7120_I2S5_SDP 0x0074
#define CM7120_I2S_LRCK_BCLK_SOURCE 0x0075
#define CM7120_CLK_TREE_CTRL1 0x0076
#define CM7120_CLK_TREE_CTRL2 0x0077
#define CM7120_CLK_TREE_CTRL3 0x0078
#define CM7120_CLK_TREE_CTRL4 0x0079
#define CM7120_PLL1_CTRL1 0x007a
#define CM7120_PLL1_CTRL2 0x007b
#define CM7120_PLL2_CTRL1 0x007c
#define CM7120_PLL2_CTRL2 0x007d
#define CM7120_DSP_CLK_SOURCE1 0x007e
#define CM7120_DSP_CLK_SOURCE2 0x007f
#define CM7120_GLB_CLK1 0x0080
#define CM7120_GLB_CLK2 0x0081
#define CM7120_ASRC1 0x0083
#define CM7120_ASRC2 0x0084
#define CM7120_ASRC3 0x0085
#define CM7120_ASRC4 0x0086
#define CM7120_ASRC5 0x0087
#define CM7120_ASRC6 0x0088
#define CM7120_ASRC7 0x0089
#define CM7120_ASRC8 0x008a
#define CM7120_ASRC9 0x008b
#define CM7120_ASRC10 0x008c
#define CM7120_ASRC11 0x008d
#define CM7120_ASRC12 0x008e
#define CM7120_ASRC13 0x008f
#define CM7120_ASRC14 0x0090
#define CM7120_ASRC15 0x0091
#define CM7120_ASRC16 0x0092
#define CM7120_ASRC17 0x0093
#define CM7120_ASRC18 0x0094
#define CM7120_ASRC19 0x0095
#define CM7120_ASRC20 0x0096
#define CM7120_ASRC21 0x0097
#define CM7120_ASRC22 0x0098
#define CM7120_ASRC23 0x0099
#define CM7120_ASRC24 0x009a
#define CM7120_ASRC25 0x009b
#define CM7120_FRAC_DIV_CTRL1 0x009c
#define CM7120_FRAC_DIV_CTRL2 0x009d
#define CM7120_JACK_MIC_DET_CTRL1 0x00a0
#define CM7120_JACK_MIC_DET_CTRL2 0x00a1
#define CM7120_JACK_MIC_DET_CTRL3 0x00a2
#define CM7120_JACK_MIC_DET_CTRL4 0x00a3
#define CM7120_JACK_DET_CTRL1 0x00b0
#define CM7120_JACK_DET_CTRL2 0x00b1
#define CM7120_JACK_DET_CTRL3 0x00b2
#define CM7120_JACK_DET_CTRL4 0x00b3
#define CM7120_JACK_DET_CTRL5 0x00b4
#define CM7120_IRQ_ST1 0x00b5
#define CM7120_IRQ_ST2 0x00b6
#define CM7120_IRQ_CTRL1 0x00b7
#define CM7120_IRQ_CTRL2 0x00b8
#define CM7120_IRQ_CTRL3 0x00b9
#define CM7120_IRQ_CTRL4 0x00ba
#define CM7120_IRQ_CTRL5 0x00bb
#define CM7120_IRQ_CTRL6 0x00bc
#define CM7120_IRQ_CTRL7 0x00bd
#define CM7120_IRQ_CTRL8 0x00be
#define CM7120_IRQ_CTRL9 0x00bf
#define CM7120_MF_PIN_CTRL1 0x00c0
#define CM7120_MF_PIN_CTRL2 0x00c1
#define CM7120_MF_PIN_CTRL3 0x00c2
#define CM7120_GPIO_CTRL1 0x00c3
#define CM7120_GPIO_CTRL2 0x00c4
#define CM7120_GPIO_CTRL3 0x00c5
#define CM7120_GPIO_CTRL4 0x00c6
#define CM7120_GPIO_CTRL5 0x00c7
#define CM7120_GPIO_CTRL6 0x00c8
#define CM7120_GPIO_ST1 0x00c9
#define CM7120_GPIO_ST2 0x00ca
#define CM7120_LP_DET_CTRL 0x00cf
#define CM7120_STO1_ADC_HPF_CTRL1 0x00d0
#define CM7120_STO1_ADC_HPF_CTRL2 0x00d1
#define CM7120_MONO_ADC_HPF_CTRL1 0x00d2
#define CM7120_MONO_ADC_HPF_CTRL2 0x00d3
#define CM7120_STO2_ADC_HPF_CTRL1 0x00d4
#define CM7120_STO2_ADC_HPF_CTRL2 0x00d5
#define CM7120_STO3_ADC_HPF_CTRL1 0x00d6
#define CM7120_STO3_ADC_HPF_CTRL2 0x00d7
#define CM7120_ZCD_CTRL 0x00da
#define CM7120_IL_CMD1 0x00db
#define CM7120_IL_CMD2 0x00dc
#define CM7120_IL_CMD3 0x00dd
#define CM7120_IL_CMD4 0x00de
#define CM7120_4BTN_IL_CMD1 0x00df
#define CM7120_4BTN_IL_CMD2 0x00e0
#define CM7120_4BTN_IL_CMD3 0x00e1
#define CM7120_PS_IL_CMD1 0x00e4
#define CM7120_DSP_OUTB_0123_MIXER_CTRL 0x00f7
#define CM7120_DSP_OUTB_45_MIXER_CTRL 0x00f8
#define CM7120_DSP_OUTB_67_MIXER_CTRL 0x00f9
#define CM7120_MCLK_GATING_CTRL 0x00fa
#define CM7120_VENDOR_ID 0x00fd
#define CM7120_VENDOR_ID1 0x00fe
#define CM7120_VENDOR_ID2 0x00ff
#define CM7120_PDM_OUTPUT_CTRL 0x0100
#define CM7120_PDM1_CTRL1 0x0101
#define CM7120_PDM1_CTRL2 0x0102
#define CM7120_PDM1_CTRL3 0x0103
#define CM7120_PDM1_CTRL4 0x0104
#define CM7120_PDM1_CTRL5 0x0105
#define CM7120_PDM2_CTRL1 0x0106
#define CM7120_PDM2_CTRL2 0x0107
#define CM7120_PDM2_CTRL3 0x0108
#define CM7120_PDM2_CTRL4 0x0109
#define CM7120_PDM2_CTRL5 0x010a
#define CM7120_STO_DAC_POST_VOL_CTRL 0x0112
#define CM7120_ST_CTRL 0x011a
#define CM7120_MCLK_DET_PROTECT_CTRL 0x011d
#define CM7120_STO_HP_NG2_CTRL1 0x0120
#define CM7120_STO_HP_NG2_CTRL2 0x0121
#define CM7120_STO_HP_NG2_CTRL3 0x0122
#define CM7120_STO_HP_NG2_CTRL4 0x0123
#define CM7120_STO_HP_NG2_CTRL5 0x0124
#define CM7120_STO_HP_NG2_CTRL6 0x0125
#define CM7120_STO_HP_NG2_ST1 0x0126
#define CM7120_STO_HP_NG2_ST2 0x0127
#define CM7120_STO_HP_NG2_ST3 0x0128
#define CM7120_NG2_ENV_DITHER_CTRL 0x0129
#define CM7120_MONO_AMP_NG2_CTRL1 0x012a
#define CM7120_MONO_AMP_NG2_CTRL2 0x012b
#define CM7120_MONO_AMP_NG2_CTRL3 0x012c
#define CM7120_MONO_AMP_NG2_CTRL4 0x012d
#define CM7120_MONO_AMP_NG2_CTRL5 0x012e
#define CM7120_MONO_AMP_NG2_ST1 0x012f
#define CM7120_MONO_AMP_NG2_ST2 0x0130
#define CM7120_IF_INPUT_DET_ST1 0x013a
#define CM7120_IF_INPUT_DET_ST2 0x013b
#define CM7120_IF_INPUT_DET_ST3 0x013c
#define CM7120_STO_DAC_SIL_DET_CTRL 0x0150
#define CM7120_MONO_DACL_SIL_DET_CTRL 0x0151
#define CM7120_MONO_DACR_SIL_DET_CTRL 0x0152
#define CM7120_DD_MIXERL_SIL_DET_CTRL 0x0153
#define CM7120_DD_MIXERR_SIL_DET_CTRL 0x0154
#define CM7120_SIL_DET_CTRLOUTPUT1 0x0155
#define CM7120_SIL_DET_CTRLOUTPUT2 0x0156
#define CM7120_SIL_DET_CTRLOUTPUT3 0x0157
#define CM7120_SIL_DET_CTRLOUTPUT4 0x0158
#define CM7120_SIL_DET_CTRLOUTPUT5 0x0159
#define CM7120_SIL_DET_CTRLOUTPUT6 0x015a
#define CM7120_SIL_DET_CTRLOUTPUT7 0x015b
#define CM7120_SIL_DET_CTRLOUTPUT8 0x015c
#define CM7120_ADC_EQ_CTRL1 0x0160
#define CM7120_ADC_EQ_CTRL2 0x0161
#define CM7120_DAC_EQ_CTRL1 0x0164
#define CM7120_DAC_EQ_CTRL2 0x0165
#define CM7120_DAC_EQ_CTRL3 0x0166
#define CM7120_DAC_EQ_CTRL4 0x0167
#define CM7120_I2S_MASTER_CLK_CTRL1 0x0170
#define CM7120_I2S_MASTER_CLK_CTRL2 0x0171
#define CM7120_I2S_MASTER_CLK_CTRL3 0x0172
#define CM7120_I2S_MASTER_CLK_CTRL4 0x0173
#define CM7120_I2S_MASTER_CLK_CTRL5 0x0174
#define CM7120_I2S_MASTER_CLK_CTRL6 0x0175
#define CM7120_I2S_MASTER_CLK_CTRL7 0x0176
#define CM7120_I2S_MASTER_CLK_CTRL8 0x0177
#define CM7120_I2S_MASTER_CLK_CTRL9 0x0178
#define CM7120_I2S_MASTER_CLK_CTRL10 0x0179
#define CM7120_I2S_MASTER_CLK_CTRL11 0x017a
#define CM7120_I2S_MASTER_CLK_CTRL12 0x017b
#define CM7120_I2S_MASTER_CLK_CTRL13 0x017c
#define CM7120_HP_DECR_DECOUP_CTRL1 0x0180
#define CM7120_HP_DECR_DECOUP_CTRL2 0x0181
#define CM7120_HP_DECR_DECOUP_CTRL3 0x0182
#define CM7120_HP_DECR_DECOUP_CTRL4 0x0183
#define CM7120_VAD_ADC_FILTER_CTRL1 0x0192
#define CM7120_VAD_ADC_FILTER_CTRL2 0x0193
#define CM7120_VAD_CLK_SETTING1 0x0194
#define CM7120_VAD_CLK_SETTING2 0x0195
#define CM7120_VAD_ADC_PLL3_CTRL1 0x0196
#define CM7120_VAD_ADC_PLL3_CTRL2 0x0197
#define CM7120_HP_BL_CTRL1 0x019a
#define CM7120_HP_BL_CTRL2 0x019b
#define CM7120_HP_IMP_SENS_CTRL1 0x01a0
#define CM7120_HP_IMP_SENS_CTRL2 0x01a1
#define CM7120_HP_IMP_SENS_CTRL3 0x01a2
#define CM7120_HP_IMP_SENS_CTRL4 0x01a3
#define CM7120_HP_IMP_SENS_CTRL5 0x01a4
#define CM7120_HP_IMP_SENS_CTRL6 0x01a5
#define CM7120_HP_IMP_SENS_CTRL7 0x01a6
#define CM7120_HP_IMP_SENS_CTRL8 0x01a7
#define CM7120_HP_IMP_SENS_CTRL9 0x01a8
#define CM7120_HP_IMP_SENS_CTRL10 0x01a9
#define CM7120_HP_IMP_SENS_CTRL11 0x01aa
#define CM7120_HP_IMP_SENS_CTRL12 0x01ab
#define CM7120_HP_IMP_SENS_CTRL13 0x01ac
#define CM7120_HP_IMP_SENS_CTRL14 0x01ad
#define CM7120_HP_IMP_SENS_CTRL15 0x01ae
#define CM7120_HP_IMP_SENS_CTRL16 0x01af
#define CM7120_HP_IMP_SENS_CTRL17 0x01b0
#define CM7120_HP_IMP_SENS_CTRL18 0x01b1
#define CM7120_HP_IMP_SENS_DIG_CTRL1 0x01b3
#define CM7120_HP_IMP_SENS_DIG_CTRL2 0x01b4
#define CM7120_HP_IMP_SENS_DIG_CTRL3 0x01b5
#define CM7120_HP_IMP_SENS_DIG_CTRL4 0x01b6
#define CM7120_HP_IMP_SENS_DIG_CTRL5 0x01b7
#define CM7120_HP_IMP_SENS_DIG_CTRL6 0x01b8
#define CM7120_HP_IMP_SENS_DIG_CTRL7 0x01b9
#define CM7120_HP_IMP_SENS_DIG_CTRL8 0x01ba
#define CM7120_HP_IMP_SENS_DIG_CTRL9 0x01bb
#define CM7120_HP_IMP_SENS_DIG_CTRL10 0x01bc
#define CM7120_HP_IMP_SENS_DIG_CTRL11 0x01bd
#define CM7120_HP_IMP_SENS_DIG_CTRL12 0x01be
#define CM7120_HP_IMP_SENS_DIG_CTRL13 0x01bf
#define CM7120_HP_IMP_SENS_DIG_CTRL14 0x01c0
#define CM7120_HP_IMP_SENS_DIG_CTRL15 0x01c1
#define CM7120_HP_IMP_SENS_DIG_CTRL16 0x01c2
#define CM7120_HP_IMP_SENS_DIG_CTRL17 0x01c3
#define CM7120_ALC_PGA_CTRL1 0x01d0
#define CM7120_ALC_PGA_CTRL2 0x01d1
#define CM7120_ALC_PGA_CTRL3 0x01d2
#define CM7120_ALC_PGA_CTRL4 0x01d3
#define CM7120_ALC_PGA_CTRL5 0x01d4
#define CM7120_ALC_PGA_CTRL6 0x01d5
#define CM7120_ALC_PGA_CTRL7 0x01d6
#define CM7120_ALC_PGA_ST1 0x01d7
#define CM7120_ALC_PGA_ST2 0x01d8
#define CM7120_ALC_PGA_ST3 0x01d9
#define CM7120_ALC_PGA_SOURCE_CTRL1 0x01da
#define CM7120_HAPTIC_GEN_CTRL1 0x01e0
#define CM7120_HAPTIC_GEN_CTRL2 0x01e1
#define CM7120_HAPTIC_GEN_CTRL3 0x01e2
#define CM7120_HAPTIC_GEN_CTRL4 0x01e3
#define CM7120_HAPTIC_GEN_CTRL5 0x01e4
#define CM7120_HAPTIC_GEN_CTRL6 0x01e5
#define CM7120_HAPTIC_GEN_CTRL7 0x01e6
#define CM7120_HAPTIC_GEN_CTRL8 0x01e7
#define CM7120_HAPTIC_GEN_CTRL9 0x01e8
#define CM7120_HAPTIC_GEN_CTRL10 0x01e9
#define CM7120_AUTO_RC_CLK_CTRL1 0x01f0
#define CM7120_AUTO_RC_CLK_CTRL2 0x01f1
#define CM7120_AUTO_RC_CLK_CTRL3 0x01f2
#define CM7120_DAC_L_EQ_LPF1_A1 0x0200
#define CM7120_DAC_L_EQ_LPF1_H0 0x0201
#define CM7120_DAC_R_EQ_LPF1_A1 0x0202
#define CM7120_DAC_R_EQ_LPF1_H0 0x0203
#define CM7120_DAC_L_EQ_LPF2_A1 0x0204
#define CM7120_DAC_L_EQ_LPF2_H0 0x0205
#define CM7120_DAC_R_EQ_LPF2_A1 0x0206
#define CM7120_DAC_R_EQ_LPF2_H0 0x0207
#define CM7120_DAC_L_EQ_BPF1_A1 0x0208
#define CM7120_DAC_L_EQ_BPF1_A2 0x0209
#define CM7120_DAC_L_EQ_BPF1_H0 0x020a
#define CM7120_DAC_R_EQ_BPF1_A1 0x020b
#define CM7120_DAC_R_EQ_BPF1_A2 0x020c
#define CM7120_DAC_R_EQ_BPF1_H0 0x020d
#define CM7120_DAC_L_EQ_BPF2_A1 0x020e
#define CM7120_DAC_L_EQ_BPF2_A2 0x020f
#define CM7120_DAC_L_EQ_BPF2_H0 0x0210
#define CM7120_DAC_R_EQ_BPF2_A1 0x0211
#define CM7120_DAC_R_EQ_BPF2_A2 0x0212
#define CM7120_DAC_R_EQ_BPF2_H0 0x0213
#define CM7120_DAC_L_EQ_BPF3_A1 0x0214
#define CM7120_DAC_L_EQ_BPF3_A2 0x0215
#define CM7120_DAC_L_EQ_BPF3_H0 0x0216
#define CM7120_DAC_R_EQ_BPF3_A1 0x0217
#define CM7120_DAC_R_EQ_BPF3_A2 0x0218
#define CM7120_DAC_R_EQ_BPF3_H0 0x0219
#define CM7120_DAC_L_EQ_BPF4_A1 0x021a
#define CM7120_DAC_L_EQ_BPF4_A2 0x021b
#define CM7120_DAC_L_EQ_BPF4_H0 0x021c
#define CM7120_DAC_R_EQ_BPF4_A1 0x021d
#define CM7120_DAC_R_EQ_BPF4_A2 0x021e
#define CM7120_DAC_R_EQ_BPF4_H0 0x021f
#define CM7120_DAC_L_EQ_BPF5_A1 0x0220
#define CM7120_DAC_L_EQ_BPF5_A2 0x0221
#define CM7120_DAC_L_EQ_BPF5_H0 0x0222
#define CM7120_DAC_R_EQ_BPF5_A1 0x0223
#define CM7120_DAC_R_EQ_BPF5_A2 0x0224
#define CM7120_DAC_R_EQ_BPF5_H0 0x0225
#define CM7120_DAC_L_EQ_HPF1_A1 0x0226
#define CM7120_DAC_L_EQ_HPF1_H0 0x0227
#define CM7120_DAC_R_EQ_HPF1_A1 0x0228
#define CM7120_DAC_R_EQ_HPF1_H0 0x0229
#define CM7120_DAC_L_EQ_HPF2_A1 0x022a
#define CM7120_DAC_L_EQ_HPF2_A2 0x022b
#define CM7120_DAC_L_EQ_HPF2_H0 0x022c
#define CM7120_DAC_R_EQ_HPF2_A1 0x022d
#define CM7120_DAC_R_EQ_HPF2_A2 0x022e
#define CM7120_DAC_R_EQ_HPF2_H0 0x022f
#define CM7120_DAC_L_EQ_HPF3_A1 0x0230
#define CM7120_DAC_L_EQ_HPF3_H0 0x0231
#define CM7120_DAC_R_EQ_HPF3_A1 0x0232
#define CM7120_DAC_R_EQ_HPF3_H0 0x0233
#define CM7120_DAC_L_BI_EQ_H0_1 0x0234
#define CM7120_DAC_L_BI_EQ_H0_2 0x0235
#define CM7120_DAC_L_BI_EQ_B1_1 0x0236
#define CM7120_DAC_L_BI_EQ_B1_2 0x0237
#define CM7120_DAC_L_BI_EQ_B2_1 0x0238
#define CM7120_DAC_L_BI_EQ_B2_2 0x0239
#define CM7120_DAC_L_BI_EQ_A1_1 0x023a
#define CM7120_DAC_L_BI_EQ_A1_2 0x023b
#define CM7120_DAC_L_BI_EQ_A2_1 0x023c
#define CM7120_DAC_L_BI_EQ_A2_2 0x023d
#define CM7120_DAC_R_BI_EQ_H0_1 0x023e
#define CM7120_DAC_R_BI_EQ_H0_2 0x023f
#define CM7120_DAC_R_BI_EQ_B1_1 0x0240
#define CM7120_DAC_R_BI_EQ_B1_2 0x0241
#define CM7120_DAC_R_BI_EQ_B2_1 0x0242
#define CM7120_DAC_R_BI_EQ_B2_2 0x0243
#define CM7120_DAC_R_BI_EQ_A1_1 0x0244
#define CM7120_DAC_R_BI_EQ_A1_2 0x0245
#define CM7120_DAC_R_BI_EQ_A2_1 0x0246
#define CM7120_DAC_R_BI_EQ_A2_2 0x0247
#define CM7120_DAC_L_EQ_PRE_VOL_CTRL 0x0248
#define CM7120_DAC_R_EQ_PRE_VOL_CTRL 0x0249
#define CM7120_DAC_L_EQ_POST_VOL_CTRL 0x024a
#define CM7120_DAC_R_EQ_POST_VOL_CTRL 0x024b
#define CM7120_ADC_L_EQ_LPF_A1 0x024c
#define CM7120_ADC_L_EQ_LPF_H0 0x024d
#define CM7120_ADC_R_EQ_LPF_A1 0x024e
#define CM7120_ADC_R_EQ_LPF_H0 0x024f
#define CM7120_ADC_L_EQ_BPF1_A1 0x0250
#define CM7120_ADC_L_EQ_BPF1_A2 0x0251
#define CM7120_ADC_L_EQ_BPF1_H0 0x0252
#define CM7120_ADC_R_EQ_BPF1_A1 0x0253
#define CM7120_ADC_R_EQ_BPF1_A2 0x0254
#define CM7120_ADC_R_EQ_BPF1_H0 0x0255
#define CM7120_ADC_L_EQ_BPF2_A1 0x0256
#define CM7120_ADC_L_EQ_BPF2_A2 0x0257
#define CM7120_ADC_L_EQ_BPF2_H0 0x0258
#define CM7120_ADC_R_EQ_BPF2_A1 0x0259
#define CM7120_ADC_R_EQ_BPF2_A2 0x025a
#define CM7120_ADC_R_EQ_BPF2_H0 0x025b
#define CM7120_ADC_L_EQ_BPF3_A1 0x025c
#define CM7120_ADC_L_EQ_BPF3_A2 0x025d
#define CM7120_ADC_L_EQ_BPF3_H0 0x025e
#define CM7120_ADC_R_EQ_BPF3_A1 0x025f
#define CM7120_ADC_R_EQ_BPF3_A2 0x0260
#define CM7120_ADC_R_EQ_BPF3_H0 0x0261
#define CM7120_ADC_L_EQ_BPF4_A1 0x0262
#define CM7120_ADC_L_EQ_BPF4_A2 0x0263
#define CM7120_ADC_L_EQ_BPF4_H0 0x0264
#define CM7120_ADC_R_EQ_BPF4_A1 0x0265
#define CM7120_ADC_R_EQ_BPF4_A2 0x0266
#define CM7120_ADC_R_EQ_BPF4_H0 0x0267
#define CM7120_ADC_L_EQ_HPF1_A1 0x0268
#define CM7120_ADC_L_EQ_HPF1_H0 0x0269
#define CM7120_ADC_R_EQ_HPF1_A1 0x026a
#define CM7120_ADC_R_EQ_HPF1_H0 0x026b
#define CM7120_ADC_L_EQ_PRE_VOL_CTRL 0x026c
#define CM7120_ADC_R_EQ_PRE_VOL_CTRL 0x026d
#define CM7120_ADC_L_EQ_POST_VOL_CTRL 0x026e
#define CM7120_ADC_R_EQ_POST_VOL_CTRL 0x026f
#define CM7120_PITCH_HELLO_DET_CTRL1 0x0280
#define CM7120_PITCH_HELLO_DET_CTRL2 0x0281
#define CM7120_PITCH_HELLO_DET_CTRL3 0x0282
#define CM7120_PITCH_HELLO_DET_CTRL4 0x0283
#define CM7120_PITCH_HELLO_DET_CTRL5 0x0284
#define CM7120_PITCH_HELLO_DET_CTRL6 0x0285
#define CM7120_PITCH_HELLO_DET_CTRL7 0x0286
#define CM7120_PITCH_HELLO_DET_CTRL8 0x0287
#define CM7120_PITCH_HELLO_DET_CTRL9 0x0288
#define CM7120_PITCH_HELLO_DET_CTRL10 0x0289
#define CM7120_PITCH_HELLO_DET_CTRL11 0x028a
#define CM7120_PITCH_HELLO_DET_CTRL12 0x028b
#define CM7120_PITCH_HELLO_DET_CTRL13 0x028c
#define CM7120_PITCH_HELLO_DET_CTRL14 0x028d
#define CM7120_PITCH_HELLO_DET_CTRL15 0x028e
#define CM7120_PITCH_HELLO_DET_CTRL16 0x028f
#define CM7120_PITCH_HELLO_DET_CTRL17 0x0290
#define CM7120_PITCH_HELLO_DET_CTRL18 0x0291
#define CM7120_PITCH_HELLO_DET_CTRL19 0x0292
#define CM7120_PITCH_HELLO_DET_CTRL20 0x0293
#define CM7120_PITCH_HELLO_DET_CTRL21 0x0294
#define CM7120_PITCH_HELLO_DET_CTRL22 0x0295
#define CM7120_PITCH_HELLO_DET_CTRL23 0x0296
#define CM7120_OK_DET_CTRL1 0x02a0
#define CM7120_OK_DET_CTRL2 0x02a1
#define CM7120_OK_DET_CTRL3 0x02a2
#define CM7120_OK_DET_CTRL4 0x02a3
#define CM7120_OK_DET_CTRL5 0x02a4
#define CM7120_OK_DET_CTRL6 0x02a5
#define CM7120_OK_DET_CTRL7 0x02a6
#define CM7120_OK_DET_CTRL8 0x02a7
#define CM7120_OK_DET_CTRL9 0x02a8
#define CM7120_OK_DET_CTRL10 0x02a9
#define CM7120_OK_DET_CTRL11 0x02aa
#define CM7120_OK_DET_CTRL12 0x02ab
#define CM7120_OK_DET_CTRL13 0x02ac
#define CM7120_OK_DET_CTRL14 0x02ad
#define CM7120_OK_DET_CTRL15 0x02ae
#define CM7120_DFLL_CAL_CTRL1 0x02b0
#define CM7120_DFLL_CAL_CTRL2 0x02b1
#define CM7120_DFLL_CAL_CTRL3 0x02b2
#define CM7120_DFLL_CAL_CTRL4 0x02b3
#define CM7120_DFLL_CAL_CTRL5 0x02b4
#define CM7120_DFLL_CAL_CTRL6 0x02b5
#define CM7120_DFLL_CAL_CTRL7 0x02b6
#define CM7120_DFLL_CAL_CTRL8 0x02b7
#define CM7120_DFLL_CAL_CTRL9 0x02b8
#define CM7120_DFLL_CAL_CTRL10 0x02b9
#define CM7120_DFLL_CAL_CTRL11 0x02ba
#define CM7120_DFLL_CAL_CTRL12 0x02bb
#define CM7120_DFLL_CAL_CTRL13 0x02bc
#define CM7120_DFLL_CAL_CTRL14 0x02bd
#define CM7120_VAD_FUNCTION_CTRL1 0x02c5
#define CM7120_DELAY_BUFFER_SRAM_CTRL1 0x02d0
#define CM7120_DELAY_BUFFER_SRAM_CTRL2 0x02d1
#define CM7120_DELAY_BUFFER_SRAM_CTRL3 0x02d2
#define CM7120_DELAY_BUFFER_SRAM_CTRL4 0x02d3
#define CM7120_DELAY_BUFFER_SRAM_CTRL5 0x02d4
#define CM7120_DELAY_BUFFER_SRAM_CTRL6 0x02d5
#define CM7120_DELAY_BUFFER_SRAM_CTRL7 0x02d6
#define CM7120_DMIC_CLK_ON_OFF_CTRL1 0x02e0
#define CM7120_DMIC_CLK_ON_OFF_CTRL2 0x02e1
#define CM7120_DMIC_CLK_ON_OFF_CTRL3 0x02e2
#define CM7120_DMIC_CLK_ON_OFF_CTRL4 0x02e3
#define CM7120_DMIC_CLK_ON_OFF_CTRL5 0x02e4
#define CM7120_DMIC_CLK_ON_OFF_CTRL6 0x02e5
#define CM7120_DMIC_CLK_ON_OFF_CTRL7 0x02e6
#define CM7120_DMIC_CLK_ON_OFF_CTRL8 0x02e7
#define CM7120_DMIC_CLK_ON_OFF_CTRL9 0x02e8
#define CM7120_DMIC_CLK_ON_OFF_CTRL10 0x02e9
#define CM7120_DMIC_CLK_ON_OFF_CTRL11 0x02ea
#define CM7120_DMIC_CLK_ON_OFF_CTRL12 0x02eb
#define CM7120_DAC_MULTI_DRC_MISC_CTRL 0x0300
#define CM7120_DAC_MULTI_DRC_COEF_FB1_CTRL1 0x0301
#define CM7120_DAC_MULTI_DRC_COEF_FB1_CTRL2 0x0302
#define CM7120_DAC_MULTI_DRC_COEF_FB1_CTRL3 0x0303
#define CM7120_DAC_MULTI_DRC_COEF_FB1_CTRL4 0x0304
#define CM7120_DAC_MULTI_DRC_COEF_FB1_CTRL5 0x0305
#define CM7120_DAC_MULTI_DRC_COEF_FB1_CTRL6 0x0306
#define CM7120_DAC_MULTI_DRC_COEF_FB2_CTRL7 0x0307
#define CM7120_DAC_MULTI_DRC_COEF_FB2_CTRL8 0x0308
#define CM7120_DAC_MULTI_DRC_COEF_FB2_CTRL9 0x0309
#define CM7120_DAC_MULTI_DRC_COEF_FB2_CTRL10 0x030a
#define CM7120_DAC_MULTI_DRC_COEF_FB2_CTRL11 0x030b
#define CM7120_DAC_MULTI_DRC_COEF_FB2_CTRL12 0x030c
#define CM7120_DAC_MULTI_DRC_HB_CTRL1 0x0310
#define CM7120_DAC_MULTI_DRC_HB_CTRL2 0x0311
#define CM7120_DAC_MULTI_DRC_HB_CTRL3 0x0312
#define CM7120_DAC_MULTI_DRC_HB_CTRL4 0x0313
#define CM7120_DAC_MULTI_DRC_HB_CTRL5 0x0314
#define CM7120_DAC_MULTI_DRC_HB_CTRL6 0x0315
#define CM7120_DAC_MULTI_DRC_HB_CTRL7 0x0316
#define CM7120_DAC_MULTI_DRC_HB_CTRL8 0x0317
#define CM7120_DAC_MULTI_DRC_HB_CTRL9 0x0318
#define CM7120_DAC_MULTI_DRC_HB_CTRL10 0x0319
#define CM7120_DAC_MULTI_DRC_HB_CTRL11 0x031a
#define CM7120_DAC_MULTI_DRC_HB_CTRL12 0x031b
#define CM7120_DAC_MULTI_DRC_MB_CTRL1 0x0320
#define CM7120_DAC_MULTI_DRC_MB_CTRL2 0x0321
#define CM7120_DAC_MULTI_DRC_MB_CTRL3 0x0322
#define CM7120_DAC_MULTI_DRC_MB_CTRL4 0x0323
#define CM7120_DAC_MULTI_DRC_MB_CTRL5 0x0324
#define CM7120_DAC_MULTI_DRC_MB_CTRL6 0x0325
#define CM7120_DAC_MULTI_DRC_MB_CTRL7 0x0326
#define CM7120_DAC_MULTI_DRC_MB_CTRL8 0x0327
#define CM7120_DAC_MULTI_DRC_MB_CTRL9 0x0328
#define CM7120_DAC_MULTI_DRC_MB_CTRL10 0x0329
#define CM7120_DAC_MULTI_DRC_MB_CTRL11 0x032a
#define CM7120_DAC_MULTI_DRC_MB_CTRL12 0x032b
#define CM7120_DAC_MULTI_DRC_BB_CTRL1 0x0330
#define CM7120_DAC_MULTI_DRC_BB_CTRL2 0x0331
#define CM7120_DAC_MULTI_DRC_BB_CTRL3 0x0332
#define CM7120_DAC_MULTI_DRC_BB_CTRL4 0x0333
#define CM7120_DAC_MULTI_DRC_BB_CTRL5 0x0334
#define CM7120_DAC_MULTI_DRC_BB_CTRL6 0x0335
#define CM7120_DAC_MULTI_DRC_BB_CTRL7 0x0336
#define CM7120_DAC_MULTI_DRC_BB_CTRL8 0x0337
#define CM7120_DAC_MULTI_DRC_BB_CTRL9 0x0338
#define CM7120_DAC_MULTI_DRC_BB_CTRL10 0x0339
#define CM7120_DAC_MULTI_DRC_BB_CTRL11 0x033a
#define CM7120_DAC_MULTI_DRC_BB_CTRL12 0x033b
#define CM7120_DAC_MULTI_DRC_POS_CTRL1 0x0340
#define CM7120_DAC_MULTI_DRC_POS_CTRL2 0x0341
#define CM7120_DAC_MULTI_DRC_POS_CTRL3 0x0342
#define CM7120_DAC_MULTI_DRC_POS_CTRL4 0x0343
#define CM7120_DAC_MULTI_DRC_POS_CTRL5 0x0344
#define CM7120_DAC_MULTI_DRC_POS_CTRL6 0x0345
#define CM7120_DAC_MULTI_DRC_POS_CTRL7 0x0346
#define CM7120_DAC_MULTI_DRC_POS_CTRL8 0x0347
#define CM7120_DAC_MULTI_DRC_POS_CTRL9 0x0348
#define CM7120_DAC_MULTI_DRC_POS_CTRL10 0x0349
#define CM7120_DAC_MULTI_DRC_POS_CTRL11 0x034a
#define CM7120_DAC_MULTI_DRC_POS_CTRL12 0x034b
#define CM7120_DAC_MULTI_DRC_POS_CTRL13 0x034c
#define CM7120_DAC_MULTI_DRC_POS_ST1 0x034d
#define CM7120_DAC_MULTI_DRC_POS_ST2 0x034e
#define CM7120_ADC_ALC_CTRL1 0x0350
#define CM7120_ADC_ALC_CTRL2 0x0351
#define CM7120_ADC_ALC_CTRL3 0x0352
#define CM7120_ADC_ALC_CTRL4 0x0353
#define CM7120_ADC_ALC_CTRL5 0x0354
#define CM7120_ADC_ALC_CTRL6 0x0355
#define CM7120_ADC_ALC_CTRL7 0x0356
#define CM7120_ADC_ALC_CTRL8 0x0357
#define CM7120_ADC_ALC_CTRL9 0x0358
#define CM7120_ADC_ALC_CTRL10 0x0359
#define CM7120_ADC_ALC_CTRL11 0x035a
#define CM7120_ADC_ALC_CTRL12 0x035b
#define CM7120_ADC_ALC_CTRL13 0x035c
#define CM7120_ADC_ALC_CTRL14 0x035d
#define CM7120_ADC_ALC_ST1 0x035e
#define CM7120_ADC_ALC_ST2 0x035f
#define CM7120_HP_DC_CAL_CTRL1 0x0400
#define CM7120_HP_DC_CAL_CTRL2 0x0401
#define CM7120_HP_DC_CAL_CTRL3 0x0402
#define CM7120_HP_DC_CAL_CTRL4 0x0403
#define CM7120_HP_DC_CAL_CTRL5 0x0404
#define CM7120_HP_DC_CAL_CTRL6 0x0405
#define CM7120_HP_DC_CAL_CTRL7 0x0406
#define CM7120_HP_DC_CAL_CTRL8 0x0407
#define CM7120_HP_DC_CAL_CTRL9 0x0408
#define CM7120_HP_DC_CAL_CTRL10 0x0409
#define CM7120_HP_DC_CAL_CTRL11 0x040a
#define CM7120_HP_DC_CAL_CTRL12 0x040b
#define CM7120_HP_DC_CAL_ST1 0x040c
#define CM7120_HP_DC_CAL_ST2 0x040d
#define CM7120_HP_DC_CAL_ST3 0x040e
#define CM7120_HP_DC_CAL_ST4 0x040f
#define CM7120_HP_DC_CAL_ST5 0x0410
#define CM7120_HP_DC_CAL_ST6 0x0411
#define CM7120_HP_DC_CAL_ST7 0x0412
#define CM7120_HP_DC_CAL_ST8 0x0413
#define CM7120_HP_DC_CAL_ST9 0x0414
#define CM7120_HP_DC_CAL_ST10 0x0415
#define CM7120_HP_DC_CAL_ST11 0x0416
#define CM7120_HP_DC_CAL_ST12 0x0417
#define CM7120_HP_DC_CAL_ST13 0x0418
#define CM7120_MONO_AMP_DC_CAL_CTRL1 0x0420
#define CM7120_MONO_AMP_DC_CAL_CTRL2 0x0421
#define CM7120_MONO_AMP_DC_CAL_CTRL3 0x0422
#define CM7120_MONO_AMP_DC_CAL_CTRL4 0x0423
#define CM7120_MONO_AMP_DC_CAL_CTRL5 0x0424
#define CM7120_MONO_AMP_DC_CAL_CTRL6 0x0425
#define CM7120_MONO_AMP_DC_CAL_CTRL7 0x0426
#define CM7120_MONO_AMP_DC_CAL_ST1 0x0427
#define CM7120_MONO_AMP_DC_CAL_ST2 0x0428
#define CM7120_MONO_AMP_DC_CAL_ST3 0x0429
#define CM7120_DSP_IB_CTRL1 0x0500
#define CM7120_DSP_IB_CTRL2 0x0501
#define CM7120_DSP_IN_OB_CTRL 0x0502
#define CM7120_DSP_OB01_DIG_VOL 0x0503
#define CM7120_DSP_OB23_DIG_VOL 0x0504
#define CM7120_DSP_OB45_DIG_VOL 0x0505
#define CM7120_DSP_OB67_DIG_VOL 0x0506
#define CM7120_MINI_DSP_OB01_DIG_VOL 0x0507
#define CM7120_DSP_IB1_SRC_CTRL1 0x0508
#define CM7120_DSP_IB1_SRC_CTRL2 0x0509
#define CM7120_DSP_IB1_SRC_CTRL3 0x050a
#define CM7120_DSP_IB1_SRC_CTRL4 0x050b
#define CM7120_DSP_IB2_SRC_CTRL1 0x050c
#define CM7120_DSP_IB2_SRC_CTRL2 0x050d
#define CM7120_DSP_IB2_SRC_CTRL3 0x050e
#define CM7120_DSP_IB2_SRC_CTRL4 0x050f
#define CM7120_DSP_IB3_SRC_CTRL1 0x0510
#define CM7120_DSP_IB3_SRC_CTRL2 0x0511
#define CM7120_DSP_IB3_SRC_CTRL3 0x0512
#define CM7120_DSP_IB3_SRC_CTRL4 0x0513
#define CM7120_DSP_OB1_SRC_CTRL1 0x0514
#define CM7120_DSP_OB1_SRC_CTRL2 0x0515
#define CM7120_DSP_OB1_SRC_CTRL3 0x0516
#define CM7120_DSP_OB1_SRC_CTRL4 0x0517
#define CM7120_DSP_OB2_SRC_CTRL1 0x0518
#define CM7120_DSP_OB2_SRC_CTRL2 0x0519
#define CM7120_DSP_OB2_SRC_CTRL3 0x051a
#define CM7120_DSP_OB2_SRC_CTRL4 0x051b
#define CM7120_HIFI_MINI_DSP_CTRL_ST 0x0520
#define CM7120_SPI_SLAVE_CRC_CHECK_CTRL 0x0530
#define CM7120_EFUSE_CTRL1 0x0540
#define CM7120_EFUSE_CTRL2 0x0541
#define CM7120_EFUSE_CTRL3 0x0542
#define CM7120_EFUSE_CTRL4 0x0543
#define CM7120_EFUSE_CTRL5 0x0544
#define CM7120_EFUSE_CTRL6 0x0545
#define CM7120_EFUSE_CTRL7 0x0546
#define CM7120_EFUSE_CTRL8 0x0547
#define CM7120_EFUSE_CTRL9 0x0548
#define CM7120_EFUSE_CTRL10 0x0549
#define CM7120_EFUSE_CTRL11 0x054a
#define CM7120_I2C_AND_SPI_SCRAM_CTRL 0x0550
#define CM7120_I2C_SCRAM_WRITE_KEY1_MSB 0x0551
#define CM7120_I2C_SCRAM_WRITE_KEY1_LSB 0x0552
#define CM7120_I2C_SCRAM_WRITE_KEY2_MSB 0x0553
#define CM7120_I2C_SCRAM_WRITE_KEY2_LSB 0x0554
#define CM7120_I2C_SCRAM_READ_KEY1_MSB 0x0555
#define CM7120_I2C_SCRAM_READ_KEY1_LSB 0x0556
#define CM7120_I2C_SCRAM_READ_KEY2_MSB 0x0557
#define CM7120_I2C_SCRAM_READ_KEY2_LSB 0x0558
#define CM7120_SPI_SCRAM_WRITE_KEY1_1 0x0559
#define CM7120_SPI_SCRAM_WRITE_KEY1_2 0x055a
#define CM7120_SPI_SCRAM_WRITE_KEY1_3 0x055b
#define CM7120_SPI_SCRAM_WRITE_KEY1_4 0x055c
#define CM7120_SPI_SCRAM_WRITE_KEY2_1 0x055d
#define CM7120_SPI_SCRAM_WRITE_KEY2_2 0x055e
#define CM7120_SPI_SCRAM_WRITE_KEY2_3 0x055f
#define CM7120_SPI_SCRAM_WRITE_KEY2_4 0x0560
#define CM7120_SPI_SCRAM_READ_KEY1_1 0x0561
#define CM7120_SPI_SCRAM_READ_KEY1_2 0x0562
#define CM7120_SPI_SCRAM_READ_KEY1_3 0x0563
#define CM7120_SPI_SCRAM_READ_KEY1_4 0x0564
#define CM7120_SPI_SCRAM_READ_KEY2_1 0x0565
#define CM7120_SPI_SCRAM_READ_KEY2_2 0x0566
#define CM7120_SPI_SCRAM_READ_KEY2_3 0x0567
#define CM7120_SPI_SCRAM_READ_KEY2_4 0x0568
#define CM7120_GPIO1_TEST_OUTPUT_SEL1 0x0569
#define CM7120_GPIO1_TEST_OUTPUT_SEL2 0x056a
#define CM7120_GPIO1_TEST_OUTPUT_SEL3 0x056b
#define CM7120_GPIO1_TEST_OUTPUT_SEL4 0x056c
#define CM7120_PR_REG_MONO_AMP_BIAS_CTRL 0x0600
#define CM7120_PR_REG_BIAS_CTRL1 0x0601
#define CM7120_PR_REG_BIAS_CTRL2 0x0602
#define CM7120_PR_REG_BIAS_CTRL3 0x0603
#define CM7120_PR_REG_BIAS_CTRL4 0x0604
#define CM7120_PR_REG_BIAS_CTRL5 0x0605
#define CM7120_PR_REG_BIAS_CTRL6 0x0606
#define CM7120_PR_REG_BIAS_CTRL7 0x0607
#define CM7120_PR_REG_BIAS_CTRL8 0x0608
#define CM7120_PR_REG_BIAS_CTRL9 0x0609
#define CM7120_PR_REG_BIAS_CTRL10 0x060a
#define CM7120_PR_REG_BIAS_CTRL11 0x060b
#define CM7120_PR_REG_BIAS_CTRL12 0x060c
#define CM7120_PR_REG_BIAS_CTRL13 0x060d
#define CM7120_PR_REG_ADC12_CLK_CTRL 0x0610
#define CM7120_PR_REG_ADC34_CLK_CTRL 0x0611
#define CM7120_PR_REG_ADC5_CLK_CTRL1 0x0612
#define CM7120_PR_REG_ADC5_CLK_CTRL2 0x0613
#define CM7120_PR_REG_ADC67_CLK_CTRL 0x0614
#define CM7120_PR_REG_PLL1_CTRL1 0x0619
#define CM7120_PR_REG_PLL1_CTRL2 0x061a
#define CM7120_PR_REG_PLL2_CTRL1 0x061b
#define CM7120_PR_REG_PLL2_CTRL2 0x061c
#define CM7120_PR_REG_VREF_CTRL1 0x061d
#define CM7120_PR_REG_VREF_CTRL2 0x061e
#define CM7120_PR_REG_BST1_CTRL 0x0620
#define CM7120_PR_REG_BST2_CTRL 0x0621
#define CM7120_PR_REG_BST3_CTRL 0x0622
#define CM7120_PR_REG_BST4_CTRL 0x0623
#define CM7120_DAC_ADC_DIG_VOL1 0x0636
#define CM7120_DAC_ADC_DIG_VOL2 0x0637
#define CM7120_VAD_SRAM_TEST 0x063c
#define CM7120_PAD_DRIVING_CTRL1 0x063d
#define CM7120_PAD_DRIVING_CTRL2 0x063e
#define CM7120_PAD_DRIVING_CTRL3 0x063f
#define CM7120_DIG_INPUT_PIN_ST_CTRL1 0x0640
#define CM7120_DIG_INPUT_PIN_ST_CTRL2 0x0641
#define CM7120_DIG_INPUT_PIN_ST_CTRL3 0x0642
#define CM7120_DIG_INPUT_PIN_ST_CTRL4 0x0643
#define CM7120_DIG_INPUT_PIN_ST_CTRL5 0x0644
#define CM7120_TEST_MODE_CTRL1 0x0652
#define CM7120_TEST_MODE_CTRL2 0x0653
#define CM7120_GPIO1_GPIO3_TEST_MODE_CTRL 0x0654
#define CM7120_GPIO5_GPIO6_TEST_MODE_CTRL 0x0655
#define CM7120_GPIO6_GPIO7_TEST_MODE_CTRL 0x0656
#define CM7120_CODEC_DOMAIN_REG_RW_CTRL 0x0657
#define CM7120_DAC1_CLK_AND_CHOPPER_CTRL 0x0660
#define CM7120_DAC2_CLK_AND_CHOPPER_CTRL 0x0661
#define CM7120_DAC3_CLK_AND_CHOPPER_CTRL 0x0662
#define CM7120_DAC4_CLK_AND_CHOPPER_CTRL 0x0663
#define CM7120_DAC5_CLK_AND_CHOPPER_CTRL 0x0664
#define CM7120_DAC1_DAC2_DUMMY_REG 0x0665
#define CM7120_HP_CTRL1 0x0670
#define CM7120_HP_CTRL2 0x0671
#define CM7120_HP_CTRL3 0x0672
#define CM7120_HP_CTRL4 0x0673
#define CM7120_HP_CTRL5 0x0674
#define CM7120_HP_CTRL6 0x0675
#define CM7120_LDO6_PR_CTRL1 0x0680
#define CM7120_LDO6_PR_CTRL2 0x0681
#define CM7120_LDO6_PR_CTRL3 0x0682
#define CM7120_LDO6_PR_CTRL4 0x0683
#define CM7120_LDO_AVDD1_PR_CTRL 0x0684
#define CM7120_LDO_HV2_PR_CTRL 0x0689
#define CM7120_LDO_HV3_PR_CTRL 0x068a
#define CM7120_LDO1_LDO3_LDO4_PR_CTRL 0x068c
#define CM7120_LDO8_LDO9_PR_CTRL 0x068d
#define CM7120_VREF5_L_PR_CTRL 0x068f
#define CM7120_VREF5_R_PR_CTRL 0x0690
#define CM7120_SLIMBUS_PARAMETER 0x0700
#define CM7120_SLIMBUS_RX 0x0701
#define CM7120_SLIMBUS_CTRL 0x0702
#define CM7120_LOUT_CTRL 0x0710
#define CM7120_DUMMY_REG_1 0x07f0
#define CM7120_DUMMY_REG_2 0x07f1
#define CM7120_DUMMY_REG_3 0x07f2
#define CM7120_DUMMY_REG_4 0x07f3

/* DSP Mode I2C Control */
#define CM7120_DSP_I2C_OP_CODE 0x0000
#define CM7120_DSP_I2C_ADDR_LSB 0x0001
#define CM7120_DSP_I2C_ADDR_MSB 0x0002
#define CM7120_DSP_I2C_DATA_LSB 0x0003
#define CM7120_DSP_I2C_DATA_MSB 0x0004

/* global definition */
#define CM7120_L_MUTE (0x1 << 15)
#define CM7120_L_MUTE_SFT 15
#define CM7120_VOL_L_MUTE (0x1 << 14)
#define CM7120_VOL_L_SFT 14
#define CM7120_R_MUTE (0x1 << 7)
#define CM7120_R_MUTE_SFT 7
#define CM7120_VOL_R_MUTE (0x1 << 6)
#define CM7120_VOL_R_SFT 6
#define CM7120_L_VOL_MASK (0x3f << 8)
#define CM7120_L_VOL_SFT 8
#define CM7120_R_VOL_MASK (0x3f)
#define CM7120_R_VOL_SFT 0

/* LOUT Output Control (0x0001) */
#define CM7120_LOUT1_DF (0x1 << 13)
#define CM7120_LOUT1_DF_SFT 13
#define CM7120_EN_DAC3_LOUT1 (0x1 << 12)
#define CM7120_EN_DAC3_LOUT1_SFT 12
#define CM7120_LOUT2_DF (0x1 << 5)
#define CM7120_LOUT2_DF_SFT 5
#define CM7120_EN_DAC4_LOUT2 (0x1 << 4)
#define CM7120_EN_DAC4_LOUT2_SFT 4

/* HP Output Control (0x0003) */
#define CM7120_EN_DAC1_HPL (0x1 << 15)
#define CM7120_EN_DAC1_HPL_SFT 15
#define CM7120_EN_DAC2_HPR (0x1 << 7)
#define CM7120_EN_DAC2_HPR_SFT 7

/* MONO Output Control (0x0005) */
#define CM7120_EN_DAC5_MONO_MASK (0x1 << 14)
#define CM7120_EN_DAC5_MONO_SFT 14

/* IN1/IN2 Control (0x0007) */
#define CM7120_IN1_DF (0x1 << 15)
#define CM7120_IN1_DF_SFT 15
#define CM7120_BST1_MASK (0x7f << 8)
#define CM7120_BST1_SFT 8
#define CM7120_IN2_DF (0x1 << 7)
#define CM7120_IN2_DF_SFT 7
#define CM7120_BST2_MASK (0x7f << 0)
#define CM7120_BST2_SFT 0

/* IN3/IN4 Control (0x0008) */
#define CM7120_IN3_DF (0x1 << 15)
#define CM7120_IN3_DF_SFT 15
#define CM7120_BST3_MASK (0x7f << 8)
#define CM7120_BST3_SFT 8
#define CM7120_IN4_DF (0x1 << 7)
#define CM7120_IN4_DF_SFT 7
#define CM7120_BST4_MASK (0x7f << 0)
#define CM7120_BST4_SFT 0

/* VAD ADC5 Input Buffer Control (0x0009) */
#define CM7120_SEL_VIN_INBUF (0x1 << 4)
#define CM7120_SEL_VIN_INBUF_SFT 4

/* Stereo1 ADC Digital Volume Control (0x001a) */
#define CM7120_STO1_ADC_L_VOL_MASK (0x7f << 8)
#define CM7120_STO1_ADC_L_VOL_SFT 8
#define CM7120_STO1_ADC_R_VOL_MASK (0x7f)
#define CM7120_STO1_ADC_R_VOL_SFT 0

/* Mono ADC Digital Volume Control (0x001b) */
#define CM7120_MONO_ADC_L_VOL_MASK (0x7f << 8)
#define CM7120_MONO_ADC_L_VOL_SFT 8
#define CM7120_MONO_ADC_R_VOL_MASK (0x7f)
#define CM7120_MONO_ADC_R_VOL_SFT 0

/* Stereo2 ADC Digital Volume Control (0x001c) */
#define CM7120_STO2_ADC_L_VOL_MASK (0x7f << 8)
#define CM7120_STO2_ADC_L_VOL_SFT 8
#define CM7120_STO2_ADC_R_VOL_MASK (0x7f)
#define CM7120_STO2_ADC_R_VOL_SFT 0

/* Stereo3 ADC Digital Volume Control (0x001d) */
#define CM7120_STO3_ADC_L_VOL_MASK (0x7f << 8)
#define CM7120_STO3_ADC_L_VOL_SFT 8
#define CM7120_STO3_ADC_R_VOL_MASK (0x7f)
#define CM7120_STO3_ADC_R_VOL_SFT 0

/* Stereo 1/2 ADC Boost Gain Control (0x0020) */
#define CM7120_STO1_ADC_L_BST_MASK (0x3 << 14)
#define CM7120_STO1_ADC_L_BST_SFT 14
#define CM7120_STO1_ADC_R_BST_MASK (0x3 << 12)
#define CM7120_STO1_ADC_R_BST_SFT 12
#define CM7120_STO1_ADC_COMP_MASK (0x3 << 10)
#define CM7120_STO1_ADC_COMP_SFT 10
#define CM7120_STO2_ADC_L_BST_MASK (0x3 << 8)
#define CM7120_STO2_ADC_L_BST_SFT 8
#define CM7120_STO2_ADC_R_BST_MASK (0x3 << 6)
#define CM7120_STO2_ADC_R_BST_SFT 6
#define CM7120_STO2_ADC_COMP_MASK (0x3 << 4)
#define CM7120_STO2_ADC_COMP_SFT 4

/* Mono ADC Boost Gain Control (0x0021) */
#define CM7120_MONO_ADC_L_BST_MASK (0x3 << 14)
#define CM7120_MONO_ADC_L_BST_SFT 14
#define CM7120_MONO_ADC_R_BST_MASK (0x3 << 12)
#define CM7120_MONO_ADC_R_BST_SFT 12
#define CM7120_MONO_ADC_COMP_MASK (0x3 << 10)
#define CM7120_MONO_ADC_COMP_SFT 10

/* Stereo 3 ADC Boost Gain Control (0x0022) */
#define CM7120_STO3_ADC_L_BST_MASK (0x3 << 14)
#define CM7120_STO3_ADC_L_BST_SFT 14
#define CM7120_STO3_ADC_R_BST_MASK (0x3 << 12)
#define CM7120_STO3_ADC_R_BST_SFT 12
#define CM7120_STO3_ADC_COMP_MASK (0x3 << 10)
#define CM7120_STO3_ADC_COMP_SFT 10

/* IF3 Data Control (0x002a) */
#define CM7120_IF3_DAC_SEL_MASK (0x3 << 6)
#define CM7120_IF3_DAC_SEL_SFT 6
#define CM7120_IF3_ADC_SEL_MASK (0x3 << 4)
#define CM7120_IF3_ADC_SEL_SFT 4
#define CM7120_IF3_ADC_IN_MASK (0xf << 0)
#define CM7120_IF3_ADC_IN_SFT 0

/* IF4 Data Control (0x002b) */
#define CM7120_IF4_DAC_SEL_MASK (0x3 << 6)
#define CM7120_IF4_DAC_SEL_SFT 6
#define CM7120_IF4_ADC_SEL_MASK (0x3 << 4)
#define CM7120_IF4_ADC_SEL_SFT 4
#define CM7120_IF4_ADC_IN_MASK (0xf << 0)
#define CM7120_IF4_ADC_IN_SFT 0

/* IF5 Data Control (0x002c) */
#define CM7120_IF5_DAC_SEL_MASK (0x3 << 6)
#define CM7120_IF5_DAC_SEL_SFT 6
#define CM7120_IF5_ADC_SEL_MASK (0x3 << 4)
#define CM7120_IF5_ADC_SEL_SFT 4
#define CM7120_IF5_ADC_IN_MASK (0xf << 0)
#define CM7120_IF5_ADC_IN_SFT 0

/* TDM1/2 Control 1 (0x0030 0x0038) */
#define CM7120_TDM_TDM_MODE (0x1 << 15)
#define CM7120_TDM_TDM_MODE_BIT 15
#define CM7120_TDM_IN_SLOT_SEL_MASK (0x3 << 10)
#define CM7120_TDM_IN_SLOT_SEL_SFT 10
#define CM7120_TDM_IN_SLOT_SEL_4CH (0x1 << 10)
#define CM7120_TDM_IN_SLOT_SEL_6CH (0x2 << 10)
#define CM7120_TDM_IN_SLOT_SEL_8CH (0x3 << 10)
#define CM7120_TDM_OUT_SLOT_SEL_MASK (0x3 << 8)
#define CM7120_TDM_OUT_SLOT_SEL_SFT 8
#define CM7120_TDM_OUT_SLOT_SEL_4CH (0x1 << 8)
#define CM7120_TDM_OUT_SLOT_SEL_6CH (0x2 << 8)
#define CM7120_TDM_OUT_SLOT_SEL_8CH (0x3 << 8)
#define CM7120_TDM_IN_LEN_MASK (0x3 << 6)
#define CM7120_TDM_IN_LEN_SFT 6
#define CM7120_TDM_IN_LEN_20 (0x1 << 6)
#define CM7120_TDM_IN_LEN_24 (0x2 << 6)
#define CM7120_TDM_IN_LEN_32 (0x3 << 6)
#define CM7120_TDM_OUT_LEN_MASK (0x3 << 4)
#define CM7120_TDM_OUT_LEN_SFT 4
#define CM7120_TDM_OUT_LEN_20 (0x1 << 4)
#define CM7120_TDM_OUT_LEN_24 (0x2 << 4)
#define CM7120_TDM_OUT_LEN_32 (0x3 << 4)

/* TDM1 Control 2 (0x0031) */
#define CM7120_IF1_ADC1_SWAP_MASK (0x3 << 14)
#define CM7120_IF1_ADC1_SWAP_SFT 14
#define CM7120_IF1_ADC2_SWAP_MASK (0x3 << 12)
#define CM7120_IF1_ADC2_SWAP_SFT 12
#define CM7120_IF1_ADC3_SWAP_MASK (0x3 << 10)
#define CM7120_IF1_ADC3_SWAP_SFT 10
#define CM7120_IF1_ADC4_SWAP_MASK (0x3 << 8)
#define CM7120_IF1_ADC4_SWAP_SFT 8

/* TDM1 Control 3 (0x0032) */
#define CM7120_SEL_I2S1_RX_ADC4 (0x3 << 14)
#define CM7120_SEL_I2S1_RX_ADC4_SFT 14
#define CM7120_SEL_I2S1_RX_ADC3 (0x3 << 12)
#define CM7120_SEL_I2S1_RX_ADC3_SFT 12
#define CM7120_SEL_I2S1_RX_ADC2 (0x1 << 11)
#define CM7120_SEL_I2S1_RX_ADC2_SFT 11
#define CM7120_SEL_I2S1_RX_ADC1 (0x7 << 8)
#define CM7120_SEL_I2S1_RX_ADC1_SFT 8
#define CM7120_SEL_RX_I2S1 (0x1f << 0)
#define CM7120_SEL_RX_I2S1_SFT 0

/* TDM1 Control 5 (0x0034) */
#define CM7120_IF1_DAC0_MASK (0x7 << 12)
#define CM7120_IF1_DAC0_SFT 12
#define CM7120_IF1_DAC1_MASK (0x7 << 8)
#define CM7120_IF1_DAC1_SFT 8
#define CM7120_IF1_DAC2_MASK (0x7 << 4)
#define CM7120_IF1_DAC2_SFT 4
#define CM7120_IF1_DAC3_MASK (0x7 << 0)
#define CM7120_IF1_DAC3_SFT 0

/* TDM1 Control 6 (0x0035) */
#define CM7120_IF1_DAC4_MASK (0x7 << 12)
#define CM7120_IF1_DAC4_SFT 12
#define CM7120_IF1_DAC5_MASK (0x7 << 8)
#define CM7120_IF1_DAC5_SFT 8
#define CM7120_IF1_DAC6_MASK (0x7 << 4)
#define CM7120_IF1_DAC6_SFT 4
#define CM7120_IF1_DAC7_MASK (0x7 << 0)
#define CM7120_IF1_DAC7_SFT 0

/* TDM1/2 Control 7 (0x0036 0x003e) */
#define CM7120_TDM_M_TDM_MODE (0x1 << 6)
#define CM7120_TDM_M_TDM_MODE_BIT 6
#define CM7120_TDM_M_SLOT_SEL_MASK (0x3 << 2)
#define CM7120_TDM_M_SLOT_SEL_SFT 2
#define CM7120_TDM_M_SLOT_SEL_4CH (0x1 << 2)
#define CM7120_TDM_M_SLOT_SEL_6CH (0x2 << 2)
#define CM7120_TDM_M_SLOT_SEL_8CH (0x3 << 2)
#define CM7120_TDM_M_LEN_MASK (0x3 << 0)
#define CM7120_TDM_M_LEN_SFT 0
#define CM7120_TDM_M_LEN_20 (0x1 << 0)
#define CM7120_TDM_M_LEN_24 (0x2 << 0)
#define CM7120_TDM_M_LEN_32 (0x3 << 0)

/* TDM2 Control 2 (0x0039) */
#define CM7120_IF2_ADC1_SWAP_MASK (0x3 << 14)
#define CM7120_IF2_ADC1_SWAP_SFT 14
#define CM7120_IF2_ADC2_SWAP_MASK (0x3 << 12)
#define CM7120_IF2_ADC2_SWAP_SFT 12
#define CM7120_IF2_ADC3_SWAP_MASK (0x3 << 10)
#define CM7120_IF2_ADC3_SWAP_SFT 10
#define CM7120_IF2_ADC4_SWAP_MASK (0x3 << 8)
#define CM7120_IF2_ADC4_SWAP_SFT 8

/* TDM2 Control 3 (0x003a) */
#define CM7120_SEL_I2S2_RX_ADC4 (0x3 << 14)
#define CM7120_SEL_I2S2_RX_ADC4_SFT 14
#define CM7120_SEL_I2S2_RX_ADC3 (0x3 << 12)
#define CM7120_SEL_I2S2_RX_ADC3_SFT 12
#define CM7120_SEL_I2S2_RX_ADC2 (0x1 << 11)
#define CM7120_SEL_I2S2_RX_ADC2_SFT 11
#define CM7120_SEL_I2S2_RX_ADC1 (0x7 << 8)
#define CM7120_SEL_I2S2_RX_ADC1_SFT 8
#define CM7120_SEL_RX_I2S2 (0x1f << 0)
#define CM7120_SEL_RX_I2S2_SFT 0

/* TDM2 Control 5 (0x003c) */
#define CM7120_IF2_DAC0_MASK (0x7 << 12)
#define CM7120_IF2_DAC0_SFT 12
#define CM7120_IF2_DAC1_MASK (0x7 << 8)
#define CM7120_IF2_DAC1_SFT 8
#define CM7120_IF2_DAC2_MASK (0x7 << 4)
#define CM7120_IF2_DAC2_SFT 4
#define CM7120_IF2_DAC3_MASK (0x7 << 0)
#define CM7120_IF2_DAC3_SFT 0

/* TDM2 Control 6 (0x003d) */
#define CM7120_IF2_DAC4_MASK (0x7 << 12)
#define CM7120_IF2_DAC4_SFT 12
#define CM7120_IF2_DAC5_MASK (0x7 << 8)
#define CM7120_IF2_DAC5_SFT 8
#define CM7120_IF2_DAC6_MASK (0x7 << 4)
#define CM7120_IF2_DAC6_SFT 4
#define CM7120_IF2_DAC7_MASK (0x7 << 0)
#define CM7120_IF2_DAC7_SFT 0

/* Stereo1 DAC Mixer L/R Control1 (0x0040) */
#define CM7120_M_ST_DAC1_L (0x1 << 15)
#define CM7120_M_ST_DAC1_L_SFT 15
#define CM7120_M_ST_DAC1_R (0x1 << 14)
#define CM7120_M_ST_DAC1_R_SFT 14
#define CM7120_SEL_DAC_L1_MIXER (0x1 << 13)
#define CM7120_SEL_DAC_L1_MIXER_SFT 13
#define CM7120_SEL_DAC_R1_MIXER (0x1 << 12)
#define CM7120_SEL_DAC_R1_MIXER_SFT 12
#define CM7120_M_DAC_L1_STO1_MIXL (0x1 << 11)
#define CM7120_M_DAC_L1_STO1_MIXL_SFT 11
#define CM7120_G_DAC_L1_TO_STO1_L_MASK (0x1 << 10)
#define CM7120_G_DAC_L1_TO_STO1_L_SFT 10
#define CM7120_M_DAC_R1_STO1_MIXR (0x1 << 9)
#define CM7120_M_DAC_R1_STO1_MIXR_SFT 9
#define CM7120_G_DAC_R1_TO_STO1_R_MASK (0x1 << 8)
#define CM7120_G_DAC_R1_TO_STO1_R_SFT 8
#define CM7120_M_DAC_R1_STO1_MIXL (0x1 << 7)
#define CM7120_M_DAC_R1_STO1_MIXL_SFT 7
#define CM7120_G_DAC_R1_TO_STO1_L_MASK (0x1 << 6)
#define CM7120_G_DAC_R1_TO_STO1_L_SFT 6
#define CM7120_M_DAC_L1_STO1_MIXR (0x1 << 5)
#define CM7120_M_DAC_L1_STO1_MIXR_SFT 5
#define CM7120_G_DAC_L1_TO_STO1_R_MASK (0x1 << 4)
#define CM7120_G_DAC_L1_TO_STO1_R_SFT 4
#define CM7120_M_DAC_L2_STO1_MIXL (0x1 << 3)
#define CM7120_M_DAC_L2_STO1_MIXL_SFT 3
#define CM7120_G_DAC_L2_TO_STO1_L_MASK (0x1 << 2)
#define CM7120_G_DAC_L2_TO_STO1_L_SFT 2
#define CM7120_M_DAC_R2_STO1_MIXR (0x1 << 1)
#define CM7120_M_DAC_R2_STO1_MIXR_SFT 1
#define CM7120_G_DAC_R2_TO_STO1_R_MASK (0x1 << 0)
#define CM7120_G_DAC_R2_TO_STO1_R_SFT 0

/* Stereo1 DAC Mixer L/R Control2 (0x0041) */
#define CM7120_M_DAC_R2_STO1_MIXL (0x1 << 15)
#define CM7120_M_DAC_R2_STO1_MIXL_SFT 15
#define CM7120_G_DAC_R2_TO_STO1_L_MASK (0x1 << 14)
#define CM7120_G_DAC_R2_TO_STO1_L_SFT 14
#define CM7120_M_DAC_L2_STO1_MIXR (0x1 << 13)
#define CM7120_M_DAC_L2_STO1_MIXR_SFT 13
#define CM7120_G_DAC_L2_TO_STO1_R_MASK (0x1 << 12)
#define CM7120_G_DAC_L2_TO_STO1_R_SFT 12
#define CM7120_M_DAC_L3_STO1_MIXL (0x1 << 11)
#define CM7120_M_DAC_L3_STO1_MIXL_SFT 11
#define CM7120_G_DAC_L3_TO_STO1_L_MASK (0x1 << 10)
#define CM7120_G_DAC_L3_TO_STO1_L_SFT 10
#define CM7120_M_DAC_R3_STO1_MIXR (0x1 << 9)
#define CM7120_M_DAC_R3_STO1_MIXR_SFT 9
#define CM7120_G_DAC_R3_TO_STO1_R_MASK (0x1 << 8)
#define CM7120_G_DAC_R3_TO_STO1_R_SFT 8

/* Mono DAC Mixer L/R Control1 (0x0042) */
#define CM7120_M_ST_DAC2_L (0x1 << 15)
#define CM7120_M_ST_DAC2_L_SFT 15
#define CM7120_M_ST_DAC2_R (0x1 << 14)
#define CM7120_M_ST_DAC2_R_SFT 14
#define CM7120_M_DAC_L2_MONO_MIXL (0x1 << 11)
#define CM7120_M_DAC_L2_MONO_MIXL_SFT 11
#define CM7120_G_DAC_L2_TO_MONO_L_MASK (0x1 << 10)
#define CM7120_G_DAC_L2_TO_MONO_L_SFT 10
#define CM7120_M_DAC_R2_MONO_MIXR (0x1 << 9)
#define CM7120_M_DAC_R2_MONO_MIXR_SFT 9
#define CM7120_G_DAC_R2_TO_MONO_R_MASK (0x1 << 8)
#define CM7120_G_DAC_R2_TO_MONO_R_SFT 8
#define CM7120_M_DAC_L1_MONO_MIXL (0x1 << 7)
#define CM7120_M_DAC_L1_MONO_MIXL_SFT 7
#define CM7120_G_DAC_L1_TO_MONO_L_MASK (0x1 << 6)
#define CM7120_G_DAC_L1_TO_MONO_L_SFT 6
#define CM7120_M_DAC_R1_MONO_MIXR (0x1 << 5)
#define CM7120_M_DAC_R1_MONO_MIXR_SFT 5
#define CM7120_G_DAC_R1_TO_MONO_R_MASK (0x1 << 4)
#define CM7120_G_DAC_R1_TO_MONO_R_SFT 4
#define CM7120_M_DAC_R2_MONO_MIXL (0x1 << 3)
#define CM7120_M_DAC_R2_MONO_MIXL_SFT 3
#define CM7120_G_DAC_R2_TO_MONO_L_MASK (0x1 << 2)
#define CM7120_G_DAC_R2_TO_MONO_L_SFT 2
#define CM7120_M_DAC_L2_MONO_MIXR (0x1 << 1)
#define CM7120_M_DAC_L2_MONO_MIXR_SFT 1
#define CM7120_G_DAC_L2_TO_MONO_R_MASK (0x1 << 0)
#define CM7120_G_DAC_L2_TO_MONO_R_SFT 0

/* Mono DAC Mixer L/R Control2 (0x0043) */
#define CM7120_M_DACL3_MONO_MIXL (0x1 << 15)
#define CM7120_M_DACL3_MONO_MIXL_SFT 15
#define CM7120_G_DACL3_TO_MONO_L_MASK (0x1 << 14)
#define CM7120_G_DACL3_TO_MONO_L_SFT 14
#define CM7120_M_DACR3_MONO_MIXR (0x1 << 13)
#define CM7120_M_DACR3_MONO_MIXR_SFT 13
#define CM7120_G_DACR3_TO_MONO_R_MASK (0x1 << 12)
#define CM7120_G_DACR3_TO_MONO_R_SFT 12
#define CM7120_M_DACR3_MONO_MIXL (0x1 << 11)
#define CM7120_M_DACR3_MONO_MIXL_SFT 11
#define CM7120_G_DACR3_TO_MONO_L_MASK (0x1 << 10)
#define CM7120_G_DACR3_TO_MONO_L_SFT 10
#define CM7120_M_DACL3_MONO_MIXR (0x1 << 9)
#define CM7120_M_DACL3_MONO_MIXR_SFT 9
#define CM7120_G_DACL3_TO_MONO_R_MASK (0x1 << 8)
#define CM7120_G_DACL3_TO_MONO_R_SFT 8

/* DD Mixer Control1 (0x0044) */
#define CM7120_M_STO1_MIXL_TO_DD_MIXL (0x1 << 15)
#define CM7120_M_STO1_MIXL_TO_DD_MIXL_SFT 15
#define CM7120_G_STO1_MIXL_TO_DD_MIXL_MASK (0x1 << 14)
#define CM7120_G_STO1_MIXL_TO_DD_MIXL_SFT 14
#define CM7120_M_STO1_MIXR_TO_DD_MIXR (0x1 << 13)
#define CM7120_M_STO1_MIXR_TO_DD_MIXR_SFT 13
#define CM7120_G_STO1_MIXR_TO_DD_MIXR_MASK (0x1 << 12)
#define CM7120_G_STO1_MIXR_TO_DD_MIXR_SFT 12
#define CM7120_M_MONO_MIXL_TO_DD_MIXL (0x1 << 11)
#define CM7120_M_MONO_MIXL_TO_DD_MIXL_SFT 11
#define CM7120_G_MONO_MIXL_TO_DD_MIXL_MASK (0x1 << 10)
#define CM7120_G_MONO_MIXL_TO_DD_MIXL_SFT 10
#define CM7120_M_MONO_MIXR_TO_DD_MIXR (0x1 << 9)
#define CM7120_M_MONO_MIXR_TO_DD_MIXR_SFT 9
#define CM7120_G_MONO_MIXR_TO_DD_MIXR_MASK (0x1 << 8)
#define CM7120_G_MONO_MIXR_TO_DD_MIXR_SFT 8
#define CM7120_M_DAC_L3_TO_DD_MIXL (0x1 << 7)
#define CM7120_M_DAC_L3_TO_DD_MIXL_SFT 7
#define CM7120_G_DAC_L3_TO_DD_MIXL_MASK (0x1 << 6)
#define CM7120_G_DAC_L3_TO_DD_MIXL_SFT 6
#define CM7120_M_DAC_R3_TO_DD_MIXR (0x1 << 5)
#define CM7120_M_DAC_R3_TO_DD_MIXR_SFT 5
#define CM7120_G_DAC_R3_TO_DD_MIXR_MASK (0x1 << 4)
#define CM7120_G_DAC_R3_TO_DD_MIXR_SFT 4
#define CM7120_M_DAC_R3_TO_DD_MIXL (0x1 << 3)
#define CM7120_M_DAC_R3_TO_DD_MIXL_SFT 3
#define CM7120_G_DAC_R3_TO_DD_MIXL_MASK (0x1 << 2)
#define CM7120_G_DAC_R3_TO_DD_MIXL_SFT 2
#define CM7120_M_DAC_L3_TO_DD_MIXR (0x1 << 1)
#define CM7120_M_DAC_L3_TO_DD_MIXR_SFT 1
#define CM7120_G_DAC_L3_TO_DD_MIXR_MASK (0x1 << 0)
#define CM7120_G_DAC_L3_TO_DD_MIXR_SFT 0

/* DD Mixer Control2 (0x0045) */
#define CM7120_M_DAC_L1_TO_DDMIXL (0x1 << 15)
#define CM7120_M_DAC_L1_TO_DDMIXL_SFT 15
#define CM7120_G_DAC_L1_TO_DDMIXL_MASK (0x1 << 14)
#define CM7120_G_DAC_L1_TO_DDMIXL_SFT 14
#define CM7120_M_DAC_L2_TO_DDMIXL (0x1 << 13)
#define CM7120_M_DAC_L2_TO_DDMIXL_SFT 13
#define CM7120_G_DAC_L2_TO_DDMIXL_MASK (0x1 << 12)
#define CM7120_G_DAC_L2_TO_DDMIXL_SFT 12
#define CM7120_M_DAC_R1_TO_DDMIXR (0x1 << 11)
#define CM7120_M_DAC_R1_TO_DDMIXR_SFT 11
#define CM7120_G_DAC_R1_TO_DDMIXR_MASK (0x1 << 10)
#define CM7120_G_DAC_R1_TO_DDMIXR_SFT 10
#define CM7120_M_DAC_R2_TO_DDMIXR (0x1 << 9)
#define CM7120_M_DAC_R2_TO_DDMIXR_SFT 9
#define CM7120_G_DAC_R2_TO_DDMIXR_MASK (0x1 << 8)
#define CM7120_G_DAC_R2_TO_DDMIXR_SFT 8

/* ADC/IF/DSP to DAC1 Mixer Control (0x0046) */
#define CM7120_M_ADDA_MIXER1_L (0x1 << 15)
#define CM7120_M_ADDA_MIXER1_L_SFT 15
#define CM7120_M_DAC1_L (0x1 << 14)
#define CM7120_M_DAC1_L_SFT 14
#define CM7120_DAC1_SEL_MASK (0x7 << 8)
#define CM7120_DAC1_SEL_SFT 8
#define CM7120_M_ADDA_MIXER1_R (0x1 << 7)
#define CM7120_M_ADDA_MIXER1_R_SFT 7
#define CM7120_M_DAC1_R (0x1 << 6)
#define CM7120_M_DAC1_R_SFT 6
#define CM7120_ADDA1_SEL_MASK (0x3 << 0)
#define CM7120_ADDA1_SEL_SFT 0

/* IF/DSP to DAC2 Mixer Control (0x0047) */
#define CM7120_M_DAC2_L_VOL (0x1 << 9)
#define CM7120_M_DAC2_L_VOL_SFT 9
#define CM7120_M_DAC2_R_VOL (0x1 << 8)
#define CM7120_M_DAC2_R_VOL_SFT 8
#define CM7120_SEL_DAC2_L_SRC_MASK (0xf << 4)
#define CM7120_SEL_DAC2_L_SRC_SFT 4
#define CM7120_SEL_DAC2_R_SRC_MASK (0xf << 0)
#define CM7120_SEL_DAC2_R_SRC_SFT 0

/* IF/DSP to DAC2 Mixer Control (0x0048) */
#define CM7120_M_DAC3_L_VOL (0x1 << 9)
#define CM7120_M_DAC3_L_VOL_SFT 9
#define CM7120_M_DAC3_R_VOL (0x1 << 8)
#define CM7120_M_DAC3_R_VOL_SFT 8
#define CM7120_SEL_DAC3_L_SRC_MASK (0xf << 4)
#define CM7120_SEL_DAC3_L_SRC_SFT 4
#define CM7120_SEL_DAC3_R_SRC_MASK (0xf << 0)
#define CM7120_SEL_DAC3_R_SRC_SFT 0

/* Analog DAC Source Control (0x0049) */
#define CM7120_SEL_DAC12_SOURCE_MASK (0x3 << 14)
#define CM7120_SEL_DAC12_SOURCE_SFT 14
#define CM7120_SEL_DAC3_SOURCE_MASK (0x3 << 12)
#define CM7120_SEL_DAC3_SOURCE_SFT 12
#define CM7120_SEL_DAC4_SOURCE_MASK (0x3 << 10)
#define CM7120_SEL_DAC4_SOURCE_SFT 10
#define CM7120_SEL_DAC5_SOURCE_MASK (0x3 << 8)
#define CM7120_SEL_DAC5_SOURCE_SFT 8

/* Stereo1 ADC Mixer Control (0x004a) */
#define CM7120_M_STO1_ADC_L1 (0x1 << 15)
#define CM7120_M_STO1_ADC_L1_SFT 15
#define CM7120_M_STO1_ADC_L2 (0x1 << 14)
#define CM7120_M_STO1_ADC_L2_SFT 14
#define CM7120_SEL_STO1_ADC1 (0x1 << 13)
#define CM7120_SEL_STO1_ADC1_SFT 13
#define CM7120_SEL_STO1_ADC2 (0x1 << 12)
#define CM7120_SEL_STO1_ADC2_SFT 12
#define CM7120_SEL_STO1_ANA_ADC (0x3 << 10)
#define CM7120_SEL_STO1_ANA_ADC_SFT 10
#define CM7120_SEL_STO1_DD1 (0x1 << 8)
#define CM7120_SEL_STO1_DD1_SFT 8
#define CM7120_M_STO1_ADC_R1 (0x1 << 7)
#define CM7120_M_STO1_ADC_R1_SFT 7
#define CM7120_M_STO1_ADC_R2 (0x1 << 6)
#define CM7120_M_STO1_ADC_R2_SFT 6
#define CM7120_SEL_STO1_DMIC (0x3 << 4)
#define CM7120_SEL_STO1_DMIC_SFT 4
#define CM7120_SEL_STO1_DD2 (0x3 << 2)
#define CM7120_SEL_STO1_DD2_SFT 2

/* Mono ADC Mixer Control1 (0x004b) */
#define CM7120_M_MONO_ADC_L1 (0x1 << 15)
#define CM7120_M_MONO_ADC_L1_SFT 15
#define CM7120_M_MONO_ADC_L2 (0x1 << 14)
#define CM7120_M_MONO_ADC_L2_SFT 14
#define CM7120_SEL_MONO_ADC_L1 (0x1 << 13)
#define CM7120_SEL_MONO_ADC_L1_SFT 13
#define CM7120_SEL_MONO_ADC_L2 (0x1 << 12)
#define CM7120_SEL_MONO_ADC_L2_SFT 12
#define CM7120_M_MONO_ADC_R1 (0x1 << 7)
#define CM7120_M_MONO_ADC_R1_SFT 7
#define CM7120_M_MONO_ADC_R2 (0x1 << 6)
#define CM7120_M_MONO_ADC_R2_SFT 6
#define CM7120_SEL_MONO_ADC_R1 (0x1 << 5)
#define CM7120_SEL_MONO_ADC_R1_SFT 5
#define CM7120_SEL_MONO_ADC_R2 (0x1 << 4)
#define CM7120_SEL_MONO_ADC_R2_SFT 4

/* Mono ADC Mixer Control2 (0x004c) */
#define CM7120_SEL_MONOL_ANA_ADC (0x1 << 14)
#define CM7120_SEL_MONOL_ANA_ADC_SFT 14
#define CM7120_SEL_MONOL_DD1 (0x1 << 12)
#define CM7120_SEL_MONOL_DD1_SFT 12
#define CM7120_SEL_MONOL_DMIC (0x1 << 10)
#define CM7120_SEL_MONOL_DMIC_SFT 10
#define CM7120_SEL_MONOL_DD2 (0x1 << 8)
#define CM7120_SEL_MONOL_DD2_SFT 8
#define CM7120_SEL_MONOR_ANA_ADC (0x1 << 6)
#define CM7120_SEL_MONOR_ANA_ADC_SFT 6
#define CM7120_SEL_MONOR_DD1 (0x1 << 4)
#define CM7120_SEL_MONOR_DD1_SFT 4
#define CM7120_SEL_MONOR_DMIC (0x1 << 2)
#define CM7120_SEL_MONOR_DMIC_SFT 2
#define CM7120_SEL_MONOR_DD2 (0x1 << 0)
#define CM7120_SEL_MONOR_DD2_SFT 0

/* Stereo2 ADC Mixer Control (0x004d) */
#define CM7120_M_STO2_ADC_L1 (0x1 << 15)
#define CM7120_M_STO2_ADC_L1_SFT 15
#define CM7120_M_STO2_ADC_L2 (0x1 << 14)
#define CM7120_M_STO2_ADC_L2_SFT 14
#define CM7120_SEL_STO2_ADC1 (0x1 << 13)
#define CM7120_SEL_STO2_ADC1_SFT 13
#define CM7120_SEL_STO2_ADC2 (0x1 << 12)
#define CM7120_SEL_STO2_ADC2_SFT 12
#define CM7120_SEL_STO2_ANA_ADC (0x3 << 10)
#define CM7120_SEL_STO2_ANA_ADC_SFT 10
#define CM7120_SEL_STO2_DD1 (0x1 << 8)
#define CM7120_SEL_STO2_DD1_SFT 8
#define CM7120_M_STO2_ADC_R1 (0x1 << 7)
#define CM7120_M_STO2_ADC_R1_SFT 7
#define CM7120_M_STO2_ADC_R2 (0x1 << 6)
#define CM7120_M_STO2_ADC_R2_SFT 6
#define CM7120_SEL_STO2_DMIC (0x3 << 4)
#define CM7120_SEL_STO2_DMIC_SFT 4
#define CM7120_SEL_STO2_DD2 (0x3 << 2)
#define CM7120_SEL_STO2_DD2_SFT 2

/* Stereo3 ADC Mixer Control (0x004e) */
#define CM7120_M_STO3_ADC_L1 (0x1 << 15)
#define CM7120_M_STO3_ADC_L1_SFT 15
#define CM7120_M_STO3_ADC_L2 (0x1 << 14)
#define CM7120_M_STO3_ADC_L2_SFT 14
#define CM7120_SEL_STO3_ADC1 (0x1 << 13)
#define CM7120_SEL_STO3_ADC1_SFT 13
#define CM7120_SEL_STO3_ADC2 (0x1 << 12)
#define CM7120_SEL_STO3_ADC2_SFT 12
#define CM7120_SEL_STO3_ANA_ADC (0x3 << 10)
#define CM7120_SEL_STO3_ANA_ADC_SFT 10
#define CM7120_SEL_STO3_DD1 (0x1 << 8)
#define CM7120_SEL_STO3_DD1_SFT 8
#define CM7120_M_STO3_ADC_R1 (0x1 << 7)
#define CM7120_M_STO3_ADC_R1_SFT 7
#define CM7120_M_STO3_ADC_R2 (0x1 << 6)
#define CM7120_M_STO3_ADC_R2_SFT 6
#define CM7120_SEL_STO3_DMIC (0x3 << 4)
#define CM7120_SEL_STO3_DMIC_SFT 4
#define CM7120_SEL_STO3_DD2 (0x3 << 2)
#define CM7120_SEL_STO3_DD2_SFT 2

/* Digital Microphone Control 1 (0x0050) */
#define CM7120_DMIC_1_EN_MASK (0x1 << 15)
#define CM7120_DMIC_1_EN_SFT 15
#define CM7120_DMIC_1_DIS (0x0 << 15)
#define CM7120_DMIC_1_EN (0x1 << 15)
#define CM7120_DMIC_2_EN_MASK (0x1 << 14)
#define CM7120_DMIC_2_EN_SFT 14
#define CM7120_DMIC_2_DIS (0x0 << 14)
#define CM7120_DMIC_2_EN (0x1 << 14)
#define CM7120_DMIC_3_EN_MASK (0x1 << 13)
#define CM7120_DMIC_3_EN_SFT 13
#define CM7120_DMIC_3_DIS (0x0 << 13)
#define CM7120_DMIC_3_EN (0x1 << 13)
#define CM7120_DMIC_4_EN_MASK (0x1 << 12)
#define CM7120_DMIC_4_EN_SFT 12
#define CM7120_DMIC_4_DIS (0x0 << 12)
#define CM7120_DMIC_4_EN (0x1 << 12)
#define CM7120_DMIC_L_STO1_LH_MASK (0x1 << 11)
#define CM7120_DMIC_L_STO1_LH_SFT 11
#define CM7120_DMIC_L_STO1_LH_FALLING (0x0 << 11)
#define CM7120_DMIC_L_STO1_LH_RISING (0x1 << 11)
#define CM7120_DMIC_R_STO1_LH_MASK (0x1 << 10)
#define CM7120_DMIC_R_STO1_LH_SFT 10
#define CM7120_DMIC_R_STO1_LH_FALLING (0x0 << 10)
#define CM7120_DMIC_R_STO1_LH_RISING (0x1 << 10)
#define CM7120_DMIC_L_STO2_LH_MASK (0x1 << 9)
#define CM7120_DMIC_L_STO2_LH_SFT 9
#define CM7120_DMIC_L_STO2_LH_FALLING (0x0 << 9)
#define CM7120_DMIC_L_STO2_LH_RISING (0x1 << 9)
#define CM7120_DMIC_R_STO2_LH_MASK (0x1 << 8)
#define CM7120_DMIC_R_STO2_LH_SFT 8
#define CM7120_DMIC_R_STO2_LH_FALLING (0x0 << 8)
#define CM7120_DMIC_R_STO2_LH_RISING (0x1 << 8)
#define CM7120_DMIC_L_STO3_LH_MASK (0x1 << 7)
#define CM7120_DMIC_L_STO3_LH_SFT 7
#define CM7120_DMIC_L_STO3_LH_FALLING (0x0 << 7)
#define CM7120_DMIC_L_STO3_LH_RISING (0x1 << 7)
#define CM7120_DMIC_R_STO3_LH_MASK (0x1 << 6)
#define CM7120_DMIC_R_STO3_LH_SFT 6
#define CM7120_DMIC_R_STO3_LH_FALLING (0x0 << 6)
#define CM7120_DMIC_R_STO3_LH_RISING (0x1 << 6)
#define CM7120_DMIC_L_MONO_LH_MASK (0x1 << 5)
#define CM7120_DMIC_L_MONO_LH_SFT 5
#define CM7120_DMIC_L_MONO_LH_FALLING (0x0 << 5)
#define CM7120_DMIC_L_MONO_LH_RISING (0x1 << 5)
#define CM7120_DMIC_R_MONO_LH_MASK (0x1 << 4)
#define CM7120_DMIC_R_MONO_LH_SFT 4
#define CM7120_DMIC_R_MONO_LH_FALLING (0x0 << 4)
#define CM7120_DMIC_R_MONO_LH_RISING (0x1 << 4)
#define CM7120_DMIC_CLK_MASK (0x7 << 0)
#define CM7120_DMIC_CLK_SFT 0

/* Digital Microphone Control 2 (0x0051) */
#define CM7120_DMIC4_DP_MASK (0x1 << 11)
#define CM7120_DMIC4_DP_SFT 11
#define CM7120_DMIC4_DP_GPIO6 (0x0 << 11)
#define CM7120_DMIC4_DP_IN3P (0x1 << 11)
#define CM7120_DMIC3_DP_MASK (0x1 << 10)
#define CM7120_DMIC3_DP_SFT 10
#define CM7120_DMIC3_DP_GPIO24 (0x0 << 10)
#define CM7120_DMIC3_DP_IN3N (0x1 << 10)
#define CM7120_DMIC2_DP_MASK (0x1 << 9)
#define CM7120_DMIC2_DP_SFT 9
#define CM7120_DMIC2_DP_GPIO23 (0x0 << 9)
#define CM7120_DMIC2_DP_IN4P (0x1 << 9)
#define CM7120_DMIC1_DP_MASK (0x1 << 8)
#define CM7120_DMIC1_DP_SFT 8
#define CM7120_DMIC1_DP_GPIO22 (0x0 << 8)
#define CM7120_DMIC1_DP_IN4N (0x1 << 8)

/* Power Management for ADC (0x0060) */
#define CM7120_PWR_INBUF (0x1 << 7)
#define CM7120_PWR_INBUF_BIT 7
#define CM7120_PWR_ADC1 (0x1 << 6)
#define CM7120_PWR_ADC1_BIT 6
#define CM7120_PWR_ADC2 (0x1 << 5)
#define CM7120_PWR_ADC2_BIT 5
#define CM7120_PWR_ADC3 (0x1 << 4)
#define CM7120_PWR_ADC3_BIT 4
#define CM7120_PWR_ADC4 (0x1 << 3)
#define CM7120_PWR_ADC4_BIT 3
#define CM7120_PWR_ADC5 (0x1 << 2)
#define CM7120_PWR_ADC5_BIT 2
#define CM7120_PWR_ADC6 (0x1 << 1)
#define CM7120_PWR_ADC6_BIT 1
#define CM7120_PWR_ADC7 (0x1 << 0)
#define CM7120_PWR_ADC7_BIT 0

/* Power Management for Digital 1 (0x0061) */
#define CM7120_PWR_I2S1 (0x1 << 15)
#define CM7120_PWR_I2S1_BIT 15
#define CM7120_PWR_I2S2 (0x1 << 14)
#define CM7120_PWR_I2S2_BIT 14
#define CM7120_PWR_I2S3 (0x1 << 13)
#define CM7120_PWR_I2S3_BIT 13
#define CM7120_PWR_I2S4 (0x1 << 12)
#define CM7120_PWR_I2S4_BIT 12
#define CM7120_PWR_I2S5 (0x1 << 11)
#define CM7120_PWR_I2S5_BIT 11
#define CM7120_PWR_SLB (0x1 << 10)
#define CM7120_PWR_SLB_BIT 10
#define CM7120_PWR_DAC1 (0x1 << 9)
#define CM7120_PWR_DAC1_BIT 9
#define CM7120_PWR_DAC2 (0x1 << 8)
#define CM7120_PWR_DAC2_BIT 8
#define CM7120_PWR_DAC3 (0x1 << 7)
#define CM7120_PWR_DAC3_BIT 7
#define CM7120_PWR_DAC4 (0x1 << 6)
#define CM7120_PWR_DAC4_BIT 6
#define CM7120_PWR_DAC5 (0x1 << 5)
#define CM7120_PWR_DAC5_BIT 5

/* Power Management for Digital 2 (0x0062) */
#define CM7120_PWR_ADC_S1F (0x1 << 15)
#define CM7120_PWR_ADC_S1F_BIT 15
#define CM7120_PWR_ADC_S2F (0x1 << 14)
#define CM7120_PWR_ADC_S2F_BIT 14
#define CM7120_PWR_ADC_S3F (0x1 << 13)
#define CM7120_PWR_ADC_S3F_BIT 13
#define CM7120_PWR_ADC_MF_L (0x1 << 12)
#define CM7120_PWR_ADC_MF_L_BIT 12
#define CM7120_PWR_ADC_MF_R (0x1 << 11)
#define CM7120_PWR_ADC_MF_R_BIT 11
#define CM7120_PWR_DAC_S1F (0x1 << 10)
#define CM7120_PWR_DAC_S1F_BIT 10
#define CM7120_PWR_DAC_M2F_L (0x1 << 9)
#define CM7120_PWR_DAC_M2F_L_BIT 9
#define CM7120_PWR_DAC_M2F_R (0x1 << 8)
#define CM7120_PWR_DAC_M2F_R_BIT 8
#define CM7120_PWR_DAC_M3F_L (0x1 << 7)
#define CM7120_PWR_DAC_M3F_L_BIT 7
#define CM7120_PWR_DAC_M3F_R (0x1 << 6)
#define CM7120_PWR_DAC_M3F_R_BIT 6
#define CM7120_PWR_PDM1 (0x1 << 1)
#define CM7120_PWR_PDM1_BIT 1
#define CM7120_PWR_PDM2 (0x1 << 0)
#define CM7120_PWR_PDM2_BIT 0

/* Power Management for Analog 1 (0x0063) */
#define CM7120_PWR_VREF1 (0x1 << 15)
#define CM7120_PWR_VREF1_BIT 15
#define CM7120_PWR_FV1 (0x1 << 14)
#define CM7120_PWR_FV1_BIT 14
#define CM7120_PWR_MB (0x1 << 13)
#define CM7120_PWR_MB_BIT 13
#define CM7120_PWR_BG (0x1 << 12)
#define CM7120_PWR_BG_BIT 12
#define CM7120_PWR_LO1 (0x1 << 11)
#define CM7120_PWR_LO1_BIT 11
#define CM7120_PWR_LO2 (0x1 << 10)
#define CM7120_PWR_LO2_BIT 10
#define CM7120_PWR_VREF2 (0x1 << 9)
#define CM7120_PWR_VREF2_BIT 9
#define CM7120_PWR_FV2 (0x1 << 8)
#define CM7120_PWR_FV2_BIT 8
#define CM7120_PWR_VREF4 (0x1 << 7)
#define CM7120_PWR_VREF4_BIT 7
#define CM7120_PWR_FV4 (0x1 << 6)
#define CM7120_PWR_FV4_BIT 6
#define CM7120_RST_PLL1 (0x1 << 5)
#define CM7120_RST_PLL1_BIT 5
#define CM7120_RST_PLL2 (0x1 << 4)
#define CM7120_RST_PLL2_BIT 4
#define CM7120_PWR_PLL1 (0x1 << 3)
#define CM7120_PWR_PLL1_BIT 3
#define CM7120_PWR_PLL2 (0x1 << 2)
#define CM7120_PWR_PLL2_BIT 2
#define CM7120_PWR_CLK_25M (0x1 << 1)
#define CM7120_PWR_CLK_25M_BIT 1
#define CM7120_PWR_CLK_1M (0x1 << 0)
#define CM7120_PWR_CLK_1M_BIT 0

/* Power Management for Analog 2 (0x0064) */
#define CM7120_PWR_BST1 (0x1 << 15)
#define CM7120_PWR_BST1_BIT 15
#define CM7120_PWR_BST2 (0x1 << 14)
#define CM7120_PWR_BST2_BIT 14
#define CM7120_PWR_BST3 (0x1 << 13)
#define CM7120_PWR_BST3_BIT 13
#define CM7120_PWR_BST4 (0x1 << 12)
#define CM7120_PWR_BST4_BIT 12
#define CM7120_PWR_VREF3 (0x1 << 7)
#define CM7120_PWR_VREF3_BIT 7
#define CM7120_PWR_FV3 (0x1 << 6)
#define CM7120_PWR_FV3_BIT 6
#define CM7120_PWR_CLK_MB1 (0x1 << 5)
#define CM7120_PWR_CLK_MB1_BIT 5
#define CM7120_PWR_MB1 (0x1 << 4)
#define CM7120_PWR_MB1_BIT 4
#define CM7120_PWR_MIC_DET (0x1 << 1)
#define CM7120_PWR_MIC_DET_BIT 1
#define CM7120_PWR_MA (0x1 << 0)
#define CM7120_PWR_MA_BIT 0

/* Power Management for DSP (0x0065) */
#define CM7120_PWR_DCVDD9_ISO (0x1 << 6)
#define CM7120_PWR_DCVDD9_ISO_BIT 6
#define CM7120_PWR_DCVDD3_ISO (0x1 << 5)
#define CM7120_PWR_DCVDD3_ISO_BIT 5
#define CM7120_PWR_SRAM (0x1 << 4)
#define CM7120_PWR_SRAM_BIT 4
#define CM7120_PWR_MINI_DSP (0x1 << 3)
#define CM7120_PWR_MINI_DSP_BIT 3
#define CM7120_PWR_EP_DSP (0x1 << 2)
#define CM7120_PWR_EP_DSP_BIT 2

/* Power Management for LDO (0x0066) */
#define CM7120_PWR_LDO_DACREF1 (0x1 << 15)
#define CM7120_PWR_LDO_DACREF1_BIT 15
#define CM7120_PWR_LDO_DACREF2 (0x1 << 14)
#define CM7120_PWR_LDO_DACREF2_BIT 14
#define CM7120_PWR_LDO_ADDA (0x1 << 13)
#define CM7120_PWR_LDO_ADDA_BIT 13
#define CM7120_PWR_VREF5_L (0x1 << 12)
#define CM7120_PWR_VREF5_L_BIT 12
#define CM7120_PWR_FV5_L (0x1 << 11)
#define CM7120_PWR_FV5_L_BIT 11
#define CM7120_PWR_BG_VREF5_L (0x1 << 10)
#define CM7120_PWR_BG_VREF5_L_BIT 10
#define CM7120_PWR_VREF5_R (0x1 << 9)
#define CM7120_PWR_VREF5_R_BIT 9
#define CM7120_PWR_FV5_R (0x1 << 8)
#define CM7120_PWR_FV5_R_BIT 8
#define CM7120_PWR_BG_VREF5_R (0x1 << 7)
#define CM7120_PWR_BG_VREF5_R_BIT 7
#define CM7120_PWR_LDO4_3 (0x1 << 6)
#define CM7120_PWR_LDO4_3_BIT 6
#define CM7120_PWR_LDO4_2 (0x1 << 5)
#define CM7120_PWR_LDO4_2_BIT 5
#define CM7120_PWR_LDO4_1 (0x1 << 4)
#define CM7120_PWR_LDO4_1_BIT 4
#define CM7120_PWR_BG_LDO4 (0x1 << 3)
#define CM7120_PWR_BG_LDO4_BIT 3
#define CM7120_PWR_LDO3_ON (0x1 << 1)
#define CM7120_PWR_LDO3_ON_BIT 1

/* Power Management for LDO (0x0067) */
#define CM7120_LDO_PLL2 (0x1 << 11)
#define CM7120_LDO_PLL2_BIT 11
#define CM7120_LDO_PLL1 (0x1 << 10)
#define CM7120_LDO_PLL1_BIT 10
#define CM7120_PWR_LDO9 (0x1 << 3)
#define CM7120_PWR_LDO9_BIT 3
#define CM7120_PWR_LDO8 (0x1 << 1)
#define CM7120_PWR_LDO8_BIT 1

/* I2S1/2/3/4/5 Audio Serial Data Port Control (0x0070 0x0071 0x0072 0x0073 0x0074) */
#define CM7120_I2S_MS_MASK (0x1 << 15)
#define CM7120_I2S_MS_SFT 15
#define CM7120_I2S_MS_M (0x0 << 15)
#define CM7120_I2S_MS_S (0x1 << 15)
#define CM7120_I2S_O_CP_MASK (0x3 << 12)
#define CM7120_I2S_O_CP_SFT 12
#define CM7120_I2S_O_CP_OFF (0x0 << 12)
#define CM7120_I2S_O_CP_U_LAW (0x1 << 12)
#define CM7120_I2S_O_CP_A_LAW (0x2 << 12)
#define CM7120_I2S_I_CP_MASK (0x3 << 10)
#define CM7120_I2S_I_CP_SFT 10
#define CM7120_I2S_I_CP_OFF (0x0 << 10)
#define CM7120_I2S_I_CP_U_LAW (0x1 << 10)
#define CM7120_I2S_I_CP_A_LAW (0x2 << 10)
#define CM7120_I2S_BP_MASK (0x1 << 8)
#define CM7120_I2S_BP_SFT 8
#define CM7120_I2S_BP_NOR (0x0 << 8)
#define CM7120_I2S_BP_INV (0x1 << 8)
#define CM7120_I2S_DL_MASK (0x3 << 4)
#define CM7120_I2S_DL_SFT 4
#define CM7120_I2S_DL_16 (0x0 << 4)
#define CM7120_I2S_DL_20 (0x1 << 4)
#define CM7120_I2S_DL_24 (0x2 << 4)
#define CM7120_I2S_DL_8 (0x3 << 4)
#define CM7120_I2S_DF_MASK (0x7 << 0)
#define CM7120_I2S_DF_SFT 0
#define CM7120_I2S_DF_I2S (0x0 << 0)
#define CM7120_I2S_DF_LEFT (0x1 << 0)
#define CM7120_I2S_DF_PCM_A (0x2 << 0)
#define CM7120_I2S_DF_PCM_B (0x3 << 0)
#define CM7120_I2S_DF_PCM_A_N (0x6 << 0)
#define CM7120_I2S_DF_PCM_B_N (0x7 << 0)

/* PLL Control (0x007b 0x007d) */
#define CM7120_UPDATE_PLL (0x1 << 1)
#define CM7120_UPDATE_PLL_BIT 1

/* Clock Tree Control 1 (0x0076) */
#define CM7120_I2S_PD1_MASK (0x7 << 12)
#define CM7120_I2S_PD1_SFT 12
#define CM7120_I2S_PD1_1 (0x0 << 12)
#define CM7120_I2S_PD1_2 (0x1 << 12)
#define CM7120_I2S_PD1_3 (0x2 << 12)
#define CM7120_I2S_PD1_4 (0x3 << 12)
#define CM7120_I2S_PD1_6 (0x4 << 12)
#define CM7120_I2S_PD1_8 (0x5 << 12)
#define CM7120_I2S_PD1_12 (0x6 << 12)
#define CM7120_I2S_PD1_16 (0x7 << 12)
#define CM7120_I2S_PD2_MASK (0x7 << 8)
#define CM7120_I2S_PD2_SFT 8
#define CM7120_I2S_PD2_1 (0x0 << 8)
#define CM7120_I2S_PD2_2 (0x1 << 8)
#define CM7120_I2S_PD2_3 (0x2 << 8)
#define CM7120_I2S_PD2_4 (0x3 << 8)
#define CM7120_I2S_PD2_6 (0x4 << 8)
#define CM7120_I2S_PD2_8 (0x5 << 8)
#define CM7120_I2S_PD2_12 (0x6 << 8)
#define CM7120_I2S_PD2_16 (0x7 << 8)
#define CM7120_I2S_BCLK_MS3_MASK (0x1 << 7)
#define CM7120_I2S_BCLK_MS3_SFT 7
#define CM7120_I2S_BCLK_MS3_32 (0x0 << 7)
#define CM7120_I2S_BCLK_MS3_64 (0x1 << 7)
#define CM7120_I2S_PD3_MASK (0x7 << 4)
#define CM7120_I2S_PD3_SFT 4
#define CM7120_I2S_PD3_1 (0x0 << 4)
#define CM7120_I2S_PD3_2 (0x1 << 4)
#define CM7120_I2S_PD3_3 (0x2 << 4)
#define CM7120_I2S_PD3_4 (0x3 << 4)
#define CM7120_I2S_PD3_6 (0x4 << 4)
#define CM7120_I2S_PD3_8 (0x5 << 4)
#define CM7120_I2S_PD3_12 (0x6 << 4)
#define CM7120_I2S_PD3_16 (0x7 << 4)
#define CM7120_I2S_BCLK_MS4_MASK (0x1 << 3)
#define CM7120_I2S_BCLK_MS4_SFT 3
#define CM7120_I2S_BCLK_MS4_32 (0x0 << 3)
#define CM7120_I2S_BCLK_MS4_64 (0x1 << 3)
#define CM7120_I2S_PD4_MASK (0x7 << 0)
#define CM7120_I2S_PD4_SFT 0
#define CM7120_I2S_PD4_1 (0x0 << 0)
#define CM7120_I2S_PD4_2 (0x1 << 0)
#define CM7120_I2S_PD4_3 (0x2 << 0)
#define CM7120_I2S_PD4_4 (0x3 << 0)
#define CM7120_I2S_PD4_6 (0x4 << 0)
#define CM7120_I2S_PD4_8 (0x5 << 0)
#define CM7120_I2S_PD4_12 (0x6 << 0)
#define CM7120_I2S_PD4_16 (0x7 << 0)

/* Clock Tree Control 2 (0x0077) */
#define CM7120_I2S_BCLK_MS5_MASK (0x1 << 15)
#define CM7120_I2S_BCLK_MS5_SFT 15
#define CM7120_I2S_BCLK_MS5_32 (0x0 << 15)
#define CM7120_I2S_BCLK_MS5_64 (0x1 << 15)
#define CM7120_I2S_PD5_MASK (0x7 << 12)
#define CM7120_I2S_PD5_SFT 12
#define CM7120_I2S_PD5_1 (0x0 << 12)
#define CM7120_I2S_PD5_2 (0x1 << 12)
#define CM7120_I2S_PD5_3 (0x2 << 12)
#define CM7120_I2S_PD5_4 (0x3 << 12)
#define CM7120_I2S_PD5_6 (0x4 << 12)
#define CM7120_I2S_PD5_8 (0x5 << 12)
#define CM7120_I2S_PD5_12 (0x6 << 12)
#define CM7120_I2S_PD5_16 (0x7 << 12)
#define CM7120_I2S_PD6_MASK (0x7 << 8)
#define CM7120_I2S_PD6_SFT 8
#define CM7120_I2S_PD6_1 (0x0 << 8)
#define CM7120_I2S_PD6_2 (0x1 << 8)
#define CM7120_I2S_PD6_3 (0x2 << 8)
#define CM7120_I2S_PD6_4 (0x3 << 8)
#define CM7120_I2S_PD6_6 (0x4 << 8)
#define CM7120_I2S_PD6_8 (0x5 << 8)
#define CM7120_I2S_PD6_12 (0x6 << 8)
#define CM7120_I2S_PD6_16 (0x7 << 8)
#define CM7120_I2S_PD7_MASK (0x7 << 4)
#define CM7120_I2S_PD7_SFT 4
#define CM7120_I2S_PD7_1 (0x0 << 4)
#define CM7120_I2S_PD7_2 (0x1 << 4)
#define CM7120_I2S_PD7_3 (0x2 << 4)
#define CM7120_I2S_PD7_4 (0x3 << 4)
#define CM7120_I2S_PD7_6 (0x4 << 4)
#define CM7120_I2S_PD7_8 (0x5 << 4)
#define CM7120_I2S_PD7_12 (0x6 << 4)
#define CM7120_I2S_PD7_16 (0x7 << 4)
#define CM7120_I2S_PD8_MASK (0x7 << 0)
#define CM7120_I2S_PD8_SFT 0
#define CM7120_I2S_PD8_1 (0x0 << 0)
#define CM7120_I2S_PD8_2 (0x1 << 0)
#define CM7120_I2S_PD8_3 (0x2 << 0)
#define CM7120_I2S_PD8_4 (0x3 << 0)
#define CM7120_I2S_PD8_6 (0x4 << 0)
#define CM7120_I2S_PD8_8 (0x5 << 0)
#define CM7120_I2S_PD8_12 (0x6 << 0)
#define CM7120_I2S_PD8_16 (0x7 << 0)

#define CM7120_PLL_INP_MAX 40000000
#define CM7120_PLL_INP_MIN 256000
/* PLL1 M/N/K Code Control 1 (0x007a) */
#define CM7120_PLL_N_MAX 0x1ff
#define CM7120_PLL_N_MASK (CM7120_PLL_N_MAX << 7)
#define CM7120_PLL_N_SFT 7
#define CM7120_PLL_K_BP (0x1 << 5)
#define CM7120_PLL_K_BP_SFT 5
#define CM7120_PLL_K_MAX 0x1f
#define CM7120_PLL_K_MASK (CM7120_PLL_K_MAX)
#define CM7120_PLL_K_SFT 0

/* PLL1 M/N/K Code Control 2 (0x007b) */
#define CM7120_PLL_M_MAX 0xf
#define CM7120_PLL_M_MASK (CM7120_PLL_M_MAX << 12)
#define CM7120_PLL_M_SFT 12
#define CM7120_PLL_M_BP (0x1 << 11)
#define CM7120_PLL_M_BP_SFT 11

/* Global Clock Control 1 (0x0080) */
#define CM7120_SCLK_SRC_MASK (0x7 << 12)
#define CM7120_SCLK_SRC_SFT 12
#define CM7120_SCLK_SRC_MCLK1 (0x0 << 12)
#define CM7120_SCLK_SRC_MCLK2 (0x1 << 12)
#define CM7120_SCLK_SRC_PLL1 (0x2 << 12)
#define CM7120_SCLK_SRC_PLL2 (0x3 << 12)
#define CM7120_SCLK_SRC_PLL3 (0x4 << 12)
#define CM7120_SCLK_SRC_SLIM (0x5 << 12)
#define CM7120_SCLK_SRC_RCCLK (0x6 << 12)
#define CM7120_PLL1_SRC_MASK (0xf << 8)
#define CM7120_PLL1_SRC_SFT 8
#define CM7120_PLL1_SRC_MCLK (0x0 << 8)
#define CM7120_PLL1_SRC_BCLK1 (0x1 << 8)
#define CM7120_PLL1_SRC_BCLK2 (0x2 << 8)
#define CM7120_PLL1_SRC_BCLK3 (0x3 << 8)
#define CM7120_PLL1_SRC_BCLK4 (0x4 << 8)
#define CM7120_PLL1_SRC_BCLK5 (0x5 << 8)
#define CM7120_PLL1_SRC_SLIM (0x6 << 8)
#define CM7120_PLL1_SRC_RCCLK_25M (0x7 << 8)
#define CM7120_PLL1_SRC_RCCLK_1M (0x8 << 8)
#define CM7120_PLL2_PD_MASK (0x3 << 6)
#define CM7120_PLL2_PD_SFT 6
#define CM7120_PLL2_PD_MCLK1 (0x0 << 6)
#define CM7120_PLL2_PD_MCLK1_2 (0x1 << 6)
#define CM7120_PLL2_PD_MCLK2 (0x2 << 6)
#define CM7120_PLL2_PD_MCLK1_5 (0x3 << 6)
#define CM7120_PLL1_PD_MASK (0x3 << 4)
#define CM7120_PLL1_PD_SFT 4
#define CM7120_PLL1_PD_MCLK1 (0x0 << 4)
#define CM7120_PLL1_PD_MCLK1_2 (0x1 << 4)
#define CM7120_PLL1_PD_MCLK2 (0x2 << 4)
#define CM7120_PLL1_PD_MCLK1_5 (0x3 << 4)
#define CM7120_DAC_OSR_MASK (0x3 << 2)
#define CM7120_DAC_OSR_SFT 2
#define CM7120_DAC_OSR_128 (0x0 << 2)
#define CM7120_DAC_OSR_64 (0x1 << 2)
#define CM7120_DAC_OSR_32 (0x2 << 2)
#define CM7120_ADC_OSR_MASK (0x3 << 0)
#define CM7120_ADC_OSR_SFT 0
#define CM7120_ADC_OSR_128 (0x0 << 0)
#define CM7120_ADC_OSR_64 (0x1 << 0)
#define CM7120_ADC_OSR_32 (0x2 << 0)

/* ASRC Control 1 (0x0083) */
#define CM7120_EN_MONO_DA_3L_ASRC (0x1 << 15)
#define CM7120_EN_MONO_DA_3L_ASRC_BIT 15
#define CM7120_EN_MONO_DA_3R_ASRC (0x1 << 14)
#define CM7120_EN_MONO_DA_3R_ASRC_BIT 14
#define CM7120_EN_I2S7_ASRC (0x1 << 6)
#define CM7120_EN_I2S7_ASRC_BIT 6
#define CM7120_EN_I2S6_ASRC (0x1 << 5)
#define CM7120_EN_I2S6_ASRC_BIT 5
#define CM7120_EN_I2S5_ASRC (0x1 << 4)
#define CM7120_EN_I2S5_ASRC_BIT 4
#define CM7120_EN_I2S4_ASRC (0x1 << 3)
#define CM7120_EN_I2S4_ASRC_BIT 3
#define CM7120_EN_I2S3_ASRC (0x1 << 2)
#define CM7120_EN_I2S3_ASRC_BIT 2
#define CM7120_EN_I2S2_ASRC (0x1 << 1)
#define CM7120_EN_I2S2_ASRC_BIT 1
#define CM7120_EN_I2S1_ASRC (0x1 << 0)
#define CM7120_EN_I2S1_ASRC_BIT 0

/* ASRC Control 2 (0x0084) */
#define CM7120_EN_STO_DAC_ASRC (0x1 << 14)
#define CM7120_EN_STO_DAC_ASRC_BIT 14
#define CM7120_EN_MONO_DAC_L_ASRC (0x1 << 13)
#define CM7120_EN_MONO_DAC_L_ASRC_BIT 13
#define CM7120_EN_MONO_DAC_R_ASRC (0x1 << 12)
#define CM7120_EN_MONO_DAC_R_ASRC_BIT 12
#define CM7120_EN_DMIC_ASRC_STO1 (0x1 << 11)
#define CM7120_EN_DMIC_ASRC_STO1_BIT 11
#define CM7120_EN_DMIC_ASRC_STO2 (0x1 << 10)
#define CM7120_EN_DMIC_ASRC_STO2_BIT 10
#define CM7120_EN_DMIC_ASRC_STO3 (0x1 << 9)
#define CM7120_EN_DMIC_ASRC_STO3_BIT 9
#define CM7120_EN_DMIC_ASRC_MONOL (0x1 << 7)
#define CM7120_EN_DMIC_ASRC_MONOL_BIT 7
#define CM7120_EN_DMIC_ASRC_MONOR (0x1 << 6)
#define CM7120_EN_DMIC_ASRC_MONOR_BIT 6
#define CM7120_EN_ADC_ASRC_STO1 (0x1 << 5)
#define CM7120_EN_ADC_ASRC_STO1_BIT 5
#define CM7120_EN_ADC_ASRC_STO2 (0x1 << 4)
#define CM7120_EN_ADC_ASRC_STO2_BIT 4
#define CM7120_EN_ADC_ASRC_STO3 (0x1 << 3)
#define CM7120_EN_ADC_ASRC_STO3_BIT 3
#define CM7120_EN_ADC_ASRC_MONOL (0x1 << 1)
#define CM7120_EN_ADC_ASRC_MONOL_BIT 1
#define CM7120_EN_ADC_ASRC_MONOR (0x1 << 0)
#define CM7120_EN_ADC_ASRC_MONOR_BIT 0

/* ASRC Control 3 (0x0085) */
#define CM7120_DA_FILTER_STEREO_TRACK_MASK (0xf << 12)
#define CM7120_DA_FILTER_STEREO_TRACK_SFT 12
#define CM7120_DA_FILTER_MONO2L_TRACK_MASK (0xf << 4)
#define CM7120_DA_FILTER_MONO2L_TRACK_SFT 4
#define CM7120_DA_FILTER_MONO2R_TRACK_MASK (0xf << 0)
#define CM7120_DA_FILTER_MONO2R_TRACK_SFT 0

/* ASRC Control 4 (0x0086) */
#define CM7120_DA_FILTER_MONO3L_TRACK_MASK (0xf << 12)
#define CM7120_DA_FILTER_MONO3L_TRACK_SFT 12
#define CM7120_DA_FILTER_MONO3R_TRACK_MASK (0xf << 8)
#define CM7120_DA_FILTER_MONO3R_TRACK_SFT 8

/* ASRC Control 5 (0x0087) */
#define CM7120_AD_FILTER_STEREO1_TRACK_MASK (0xf << 12)
#define CM7120_AD_FILTER_STEREO1_TRACK_SFT 12
#define CM7120_AD_FILTER_STEREO2_TRACK_MASK (0xf << 8)
#define CM7120_AD_FILTER_STEREO2_TRACK_SFT 8
#define CM7120_AD_FILTER_STEREO3_TRACK_MASK (0xf << 4)
#define CM7120_AD_FILTER_STEREO3_TRACK_SFT 4

/* ASRC Control 6 (0x0088) */
#define CM7120_AD_FILTER_MONOL_TRACK_MASK (0xf << 12)
#define CM7120_AD_FILTER_MONOL_TRACK_SFT 12
#define CM7120_AD_FILTER_MONOR_TRACK_MASK (0xf << 8)
#define CM7120_AD_FILTER_MONOR_TRACK_SFT 8
#define CM7120_VAD_ADC_CLOCK_MASK (0xf << 4)
#define CM7120_VAD_ADC_CLOCK_SFT 4
#define CM7120_DSP_MINI_OUT_FS_MASK (0xf << 0)
#define CM7120_DSP_MINI_OUT_FS_SFT 0

/* ASRC Control 7 (0x0089) */
#define CM7120_DSP_OUT_FS_SEC1_MASK (0xf << 12)
#define CM7120_DSP_OUT_FS_SEC1_SFT 12
#define CM7120_DSP_OUT_FS_SEC2_MASK (0xf << 8)
#define CM7120_DSP_OUT_FS_SEC2_SFT 8

/* Multi-Function Pin Control 1 (0x00c0) */
#define CM7120_GP1_TYPE_GPIO (0x0 << 15)
#define CM7120_GP1_TYPE_IRQ1 (0x1 << 15)
#define CM7120_GP1_TYPE_MASK (0x1 << 15)
#define CM7120_GP1_TYPE_SFT 15
#define CM7120_GP2_TYPE_GPIO (0x0 << 13)
#define CM7120_GP2_TYPE_FUNC (0x1 << 13)
#define CM7120_GP2_TYPE_MASK (0x1 << 13)
#define CM7120_GP2_TYPE_SFT 13
#define CM7120_GP3_TYPE_GPIO (0x0 << 12)
#define CM7120_GP3_TYPE_DMIC2_SCL (0x1 << 12)
#define CM7120_GP3_TYPE_MASK (0x1 << 12)
#define CM7120_GP3_TYPE_SFT 12
#define CM7120_GP4_TYPE_GPIO (0x0 << 11)
#define CM7120_GP4_TYPE_FUNC (0x1 << 11)
#define CM7120_GP4_TYPE_MASK (0x1 << 11)
#define CM7120_GP4_TYPE_SFT 11
#define CM7120_GP5_TYPE_GPIO (0x0 << 10)
#define CM7120_GP5_TYPE_FUNC (0x1 << 10)
#define CM7120_GP5_TYPE_MASK (0x1 << 10)
#define CM7120_GP5_TYPE_SFT 10
#define CM7120_GP7_TYPE_DMIC4_SCL (0x2 << 8)
#define CM7120_GP7_TYPE_MASK (0x3 << 8)
#define CM7120_GP7_TYPE_SFT 8
#define CM7120_GP4_PRE_TYPE_DMIC2_SCL (0x0 << 5)
#define CM7120_GP4_PRE_TYPE_MASK (0x3 << 5)
#define CM7120_GP4_PRE_TYPE_SFT 5
#define CM7120_GP16_TYPE_DMIC3_SCL (0x1 << 2)
#define CM7120_GP16_TYPE_MASK (0x3 << 2)
#define CM7120_GP16_TYPE_SFT 2

/* Multi-Function Pin Control 2 (0x00c1) */
#define CM7120_GP2_PRE_TYPE_DMIC1_SCL (0x1 << 14)
#define CM7120_GP2_PRE_TYPE_MASK (0x3 << 14)
#define CM7120_GP2_PRE_TYPE_SFT 14
#define CM7120_GP5_PRE_TYPE_DMIC3_SCL (0x0 << 12)
#define CM7120_GP5_PRE_TYPE_MASK (0x3 << 12)
#define CM7120_GP5_PRE_TYPE_SFT 12
#define CM7120_MCLK2_TYPE_DMIC2_SCL (0x1 << 8)
#define CM7120_MCLK2_TYPE_MASK (0x3 << 8)
#define CM7120_MCLK2_TYPE_SFT 8
#define CM7120_GP6_TYPE_DMIC4_SDA (0x2 << 0)
#define CM7120_GP6_TYPE_MASK (0x3 << 0)
#define CM7120_GP6_TYPE_SFT 0

/* Multi-Function Pin Control 3 (0x00c2) */
#define CM7120_GP21_TYPE_DMIC1_SCL (0x1 << 14)
#define CM7120_GP21_TYPE_MASK (0x3 << 14)
#define CM7120_GP21_TYPE_SFT 14
#define CM7120_GP22_TYPE_DMIC1_SDA (0x1 << 12)
#define CM7120_GP22_TYPE_MASK (0x3 << 12)
#define CM7120_GP22_TYPE_SFT 12
#define CM7120_GP23_TYPE_DMIC2_SDA (0x1 << 10)
#define CM7120_GP23_TYPE_MASK (0x3 << 10)
#define CM7120_GP23_TYPE_SFT 10
#define CM7120_GP24_TYPE_DMIC3_SDA (0x1 << 8)
#define CM7120_GP24_TYPE_MASK (0x3 << 8)
#define CM7120_GP24_TYPE_SFT 8

/* GPIO Control 1 (0x00c3) */
#define CM7120_GP1_PF_IN (0x0 << 14)
#define CM7120_GP1_PF_OUT (0x1 << 14)
#define CM7120_GP1_PF_MASK (0x1 << 14)
#define CM7120_GP1_PF_SFT 14
#define CM7120_GP2_PF_IN (0x0 << 11)
#define CM7120_GP2_PF_OUT (0x1 << 11)
#define CM7120_GP2_PF_MASK (0x1 << 11)
#define CM7120_GP2_PF_SFT 11
#define CM7120_GP3_PF_IN (0x0 << 8)
#define CM7120_GP3_PF_OUT (0x1 << 8)
#define CM7120_GP3_PF_MASK (0x1 << 8)
#define CM7120_GP3_PF_SFT 8
#define CM7120_GP4_PF_IN (0x0 << 5)
#define CM7120_GP4_PF_OUT (0x1 << 5)
#define CM7120_GP4_PF_MASK (0x1 << 5)
#define CM7120_GP4_PF_SFT 5
#define CM7120_GP5_PF_IN (0x0 << 2)
#define CM7120_GP5_PF_OUT (0x1 << 2)
#define CM7120_GP5_PF_MASK (0x1 << 2)
#define CM7120_GP5_PF_SFT 2

/* GPIO Control 2 (0x00c4) */
#define CM7120_GP6_PF_IN (0x0 << 14)
#define CM7120_GP6_PF_OUT (0x1 << 14)
#define CM7120_GP6_PF_MASK (0x1 << 14)
#define CM7120_GP6_PF_SFT 14
#define CM7120_GP7_PF_IN (0x0 << 11)
#define CM7120_GP7_PF_OUT (0x1 << 11)
#define CM7120_GP7_PF_MASK (0x1 << 11)
#define CM7120_GP7_PF_SFT 11
#define CM7120_GP8_PF_IN (0x0 << 8)
#define CM7120_GP8_PF_OUT (0x1 << 8)
#define CM7120_GP8_PF_MASK (0x1 << 8)
#define CM7120_GP8_PF_SFT 8
#define CM7120_GP9_PF_IN (0x0 << 5)
#define CM7120_GP9_PF_OUT (0x1 << 5)
#define CM7120_GP9_PF_MASK (0x1 << 5)
#define CM7120_GP9_PF_SFT 5
#define CM7120_GP10_PF_IN (0x0 << 2)
#define CM7120_GP10_PF_OUT (0x1 << 2)
#define CM7120_GP10_PF_MASK (0x1 << 2)
#define CM7120_GP10_PF_SFT 2

/* GPIO Control 3 (0x00c5) */
#define CM7120_GP11_PF_IN (0x0 << 14)
#define CM7120_GP11_PF_OUT (0x1 << 14)
#define CM7120_GP11_PF_MASK (0x1 << 14)
#define CM7120_GP11_PF_SFT 14
#define CM7120_GP12_PF_IN (0x0 << 11)
#define CM7120_GP12_PF_OUT (0x1 << 11)
#define CM7120_GP12_PF_MASK (0x1 << 11)
#define CM7120_GP12_PF_SFT 11
#define CM7120_GP13_PF_IN (0x0 << 8)
#define CM7120_GP13_PF_OUT (0x1 << 8)
#define CM7120_GP13_PF_MASK (0x1 << 8)
#define CM7120_GP13_PF_SFT 8
#define CM7120_GP14_PF_IN (0x0 << 5)
#define CM7120_GP14_PF_OUT (0x1 << 5)
#define CM7120_GP14_PF_MASK (0x1 << 5)
#define CM7120_GP14_PF_SFT 5
#define CM7120_GP15_PF_IN (0x0 << 2)
#define CM7120_GP15_PF_OUT (0x1 << 2)
#define CM7120_GP15_PF_MASK (0x1 << 2)
#define CM7120_GP15_PF_SFT 2

/* GPIO Control 4 (0x00c6) */
#define CM7120_GP16_PF_IN (0x0 << 15)
#define CM7120_GP16_PF_OUT (0x1 << 15)
#define CM7120_GP16_PF_MASK (0x1 << 15)
#define CM7120_GP16_PF_SFT 15
#define CM7120_GP17_PF_IN (0x0 << 12)
#define CM7120_GP17_PF_OUT (0x1 << 12)
#define CM7120_GP17_PF_MASK (0x1 << 12)
#define CM7120_GP17_PF_SFT 12
#define CM7120_GP18_PF_IN (0x0 << 9)
#define CM7120_GP18_PF_OUT (0x1 << 9)
#define CM7120_GP18_PF_MASK (0x1 << 9)
#define CM7120_GP18_PF_SFT 9
#define CM7120_GP19_PF_IN (0x0 << 6)
#define CM7120_GP19_PF_OUT (0x1 << 6)
#define CM7120_GP19_PF_MASK (0x1 << 6)
#define CM7120_GP19_PF_SFT 6
#define CM7120_GP20_PF_IN (0x0 << 3)
#define CM7120_GP20_PF_OUT (0x1 << 3)
#define CM7120_GP20_PF_MASK (0x1 << 3)
#define CM7120_GP20_PF_SFT 3

/* GPIO Control 5 (0x00c7) */
#define CM7120_GP21_PF_IN (0x0 << 15)
#define CM7120_GP21_PF_OUT (0x1 << 15)
#define CM7120_GP21_PF_MASK (0x1 << 15)
#define CM7120_GP21_PF_SFT 15
#define CM7120_GP22_PF_IN (0x0 << 12)
#define CM7120_GP22_PF_OUT (0x1 << 12)
#define CM7120_GP22_PF_MASK (0x1 << 12)
#define CM7120_GP22_PF_SFT 12
#define CM7120_GP23_PF_IN (0x0 << 9)
#define CM7120_GP23_PF_OUT (0x1 << 9)
#define CM7120_GP23_PF_MASK (0x1 << 9)
#define CM7120_GP23_PF_SFT 9
#define CM7120_GP24_PF_IN (0x0 << 6)
#define CM7120_GP24_PF_OUT (0x1 << 6)
#define CM7120_GP24_PF_MASK (0x1 << 6)
#define CM7120_GP24_PF_SFT 6
#define CM7120_GP25_PF_IN (0x0 << 3)
#define CM7120_GP25_PF_OUT (0x1 << 3)
#define CM7120_GP25_PF_MASK (0x1 << 3)
#define CM7120_GP25_PF_SFT 3

/* Virtual DSP Mixer Control (0x00f7 0x00f8 0x00f9) */
#define CM7120_DSP_IB_01_H (0x1 << 15)
#define CM7120_DSP_IB_01_H_SFT 15
#define CM7120_DSP_IB_23_H (0x1 << 14)
#define CM7120_DSP_IB_23_H_SFT 14
#define CM7120_DSP_IB_45_H (0x1 << 13)
#define CM7120_DSP_IB_45_H_SFT 13
#define CM7120_DSP_IB_6_H (0x1 << 12)
#define CM7120_DSP_IB_6_H_SFT 12
#define CM7120_DSP_IB_7_H (0x1 << 11)
#define CM7120_DSP_IB_7_H_SFT 11
#define CM7120_DSP_IB_01_L (0x1 << 7)
#define CM7120_DSP_IB_01_L_SFT 7
#define CM7120_DSP_IB_23_L (0x1 << 6)
#define CM7120_DSP_IB_23_L_SFT 6
#define CM7120_DSP_IB_45_L (0x1 << 5)
#define CM7120_DSP_IB_45_L_SFT 5
#define CM7120_DSP_IB_6_L (0x1 << 4)
#define CM7120_DSP_IB_6_L_SFT 4
#define CM7120_DSP_IB_7_L (0x1 << 3)
#define CM7120_DSP_IB_7_L_SFT 3

/* MCLK Gating Control (0x00fa) */
#define CM7120_MCLK_GATE_MASK (0x1 << 0)
#define CM7120_MCLK_GATE_SFT 0
#define CM7120_MCLK_GATE_DIS (0x0 << 0)
#define CM7120_MCLK_GATE_EN (0x1 << 0)

/* PDM Output Control (0x0100) */
#define CM7120_M_PDM1_L (0x1 << 15)
#define CM7120_M_PDM1_L_SFT 15
#define CM7120_M_PDM1_R (0x1 << 14)
#define CM7120_M_PDM1_R_SFT 14
#define CM7120_SEL_PDM1_L_MASK (0x3 << 12)
#define CM7120_SEL_PDM1_L_SFT 12
#define CM7120_SEL_PDM1_R_MASK (0x3 << 10)
#define CM7120_SEL_PDM1_R_SFT 10
#define CM7120_M_PDM2_L (0x1 << 7)
#define CM7120_M_PDM2_L_SFT 7
#define CM7120_M_PDM2_R (0x1 << 6)
#define CM7120_M_PDM2_R_SFT 6
#define CM7120_SEL_PDM2_L_MASK (0x3 << 4)
#define CM7120_SEL_PDM2_L_SFT 4
#define CM7120_SEL_PDM2_R_MASK (0x3 << 2)
#define CM7120_SEL_PDM2_R_SFT 2

/* Sidetone Control (0x011a) */
#define CM7120_ST_HPF_SEL_MASK (0x7 << 13)
#define CM7120_ST_HPF_SEL_SFT 13
#define CM7120_ST_HPF_PATH (0x1 << 12)
#define CM7120_ST_HPF_PATH_SFT 12
#define CM7120_ST_SEL_MASK (0x7 << 9)
#define CM7120_ST_SEL_SFT 9
#define CM7120_ST_EN (0x1 << 6)
#define CM7120_ST_EN_SFT 6

/* Headphone Amp L/R Analog Gain and Digital NG2 Gain Control (0x0121 0x0122) */
#define CM7120_G_STO_DA_DMIX (0x3f << 8)
#define CM7120_G_STO_DA_SFT 8
#define CM7120_G_HP (0x3f)
#define CM7120_G_HP_SFT 0

/* Mono Amp L/R Analog Gain and Digital NG2 Gain Control (0x012a) */
#define CM7120_G_MONO_DA_DMIX (0x3f << 8)
#define CM7120_G_MONO_DA_SFT 8
#define CM7120_G_MONO (0x3f)
#define CM7120_G_MONO_SFT 0

/* I2S Master Mode Clock Control1 (0x0170) */
#define CM7120_SEL_M_CLK_I2S1_MASK (0x3 << 12)
#define CM7120_SEL_M_CLK_I2S1_SFT 12
#define CM7120_SEL_M_CLK_I2S1_PLL1 (0x1 << 12)
#define CM7120_SEL_M_CLK_I2S1_RCCLK (0x3 << 12)
#define CM7120_MASTER_I2S_DIV1_MASK (0x7 << 8)
#define CM7120_MASTER_I2S_DIV1_SFT 8
#define CM7120_SEL_M_CLK_I2S2_MASK (0x3 << 4)
#define CM7120_SEL_M_CLK_I2S2_SFT 4
#define CM7120_SEL_M_CLK_I2S2_PLL1 (0x1 << 4)
#define CM7120_SEL_M_CLK_I2S2_RCCLK (0x3 << 4)
#define CM7120_MASTER_I2S_DIV2_MASK (0x7 << 0)
#define CM7120_MASTER_I2S_DIV2_SFT 0

/* I2S Master Mode Clock Control2 (0x0171) */
#define CM7120_SEL_M_CLK_I2S3_MASK (0x3 << 12)
#define CM7120_SEL_M_CLK_I2S3_SFT 12
#define CM7120_SEL_M_CLK_I2S3_PLL1 (0x1 << 12)
#define CM7120_SEL_M_CLK_I2S3_RCCLK (0x3 << 12)
#define CM7120_MASTER_I2S_DIV3_MASK (0x7 << 8)
#define CM7120_MASTER_I2S_DIV3_SFT 8
#define CM7120_SEL_M_CLK_I2S4_MASK (0x3 << 4)
#define CM7120_SEL_M_CLK_I2S4_SFT 4
#define CM7120_SEL_M_CLK_I2S4_PLL1 (0x1 << 4)
#define CM7120_SEL_M_CLK_I2S4_RCCLK (0x3 << 4)
#define CM7120_MASTER_I2S_DIV4_MASK (0x7 << 0)
#define CM7120_MASTER_I2S_DIV4_SFT 0

/* I2S Master Mode Clock Control3 (0x0172) */
#define CM7120_SEL_M_CLK_I2S5_MASK (0x3 << 12)
#define CM7120_SEL_M_CLK_I2S5_SFT 12
#define CM7120_SEL_M_CLK_I2S5_PLL1 (0x1 << 12)
#define CM7120_SEL_M_CLK_I2S5_RCCLK (0x3 << 12)
#define CM7120_MASTER_I2S_DIV5_MASK (0x7 << 8)
#define CM7120_MASTER_I2S_DIV5_SFT 8

/* VAD ADC Filter Control2 (0x0193) */
#define CM7120_AD_INPUT_SEL_MASK (0x1 << 0)
#define CM7120_AD_INPUT_SEL_SFT 0

/* VAD Function Control (0x02c5) */
#define CM7120_VAD_SRC_MASK (0x7 << 4)
#define CM7120_VAD_SRC_SFT 4

/* DSP InBound Control (0x0500) */
#define CM7120_IB01_SRC_MASK (0xf << 12)
#define CM7120_IB01_SRC_SFT 12
#define CM7120_IB23_SRC_MASK (0x7 << 8)
#define CM7120_IB23_SRC_SFT 8
#define CM7120_IB45_SRC_MASK (0x7 << 4)
#define CM7120_IB45_SRC_SFT 4
#define CM7120_IB6_SRC_MASK (0x7 << 0)
#define CM7120_IB6_SRC_SFT 0

/* DSP InBound Control (0x0x0501) */
#define CM7120_IB7_SRC_MASK (0x7 << 12)
#define CM7120_IB7_SRC_SFT 12
#define CM7120_IB01_MINI_SRC_MASK (0x7 << 0)
#define CM7120_IB01_MINI_SRC_SFT 0

/* DSP In/OutBound Control (0x0502) */
#define CM7120_SEL_SRC_OB23 (0x1 << 4)
#define CM7120_SEL_SRC_OB23_SFT 4
#define CM7120_SEL_SRC_OB01 (0x1 << 3)
#define CM7120_SEL_SRC_OB01_SFT 3
#define CM7120_SEL_SRC_IB45 (0x1 << 2)
#define CM7120_SEL_SRC_IB45_SFT 2
#define CM7120_SEL_SRC_IB23 (0x1 << 1)
#define CM7120_SEL_SRC_IB23_SFT 1
#define CM7120_SEL_SRC_IB01 (0x1 << 0)
#define CM7120_SEL_SRC_IB01_SFT 0

/* DAC1 Clock and Chopper Control (0x0660 0x0661 0x0662 0x0663 0x0664) */
#define CM7120_EN_CKGEN_DAC (0x1 << 12)
#define CM7120_EN_CKGEN_DAC_SFT 12

/* SLIMbus Rx (0x0701) */
#define CM7120_SLB_ADC4_MASK (0x3 << 6)
#define CM7120_SLB_ADC4_SFT 6
#define CM7120_SLB_ADC3_MASK (0x3 << 4)
#define CM7120_SLB_ADC3_SFT 4
#define CM7120_SLB_ADC2_MASK (0x3 << 2)
#define CM7120_SLB_ADC2_SFT 2
#define CM7120_SLB_ADC1_MASK (0x3 << 0)
#define CM7120_SLB_ADC1_SFT 0

/* Debug String Length */
#define CM7120_REG_DISP_LEN 12

/* Audio Jack Mask */
#define CM7120_JACK_MASK  (SND_JACK_MECHANICAL | \
		SND_JACK_LINEOUT | \
		SND_JACK_HEADPHONE)

/* DSP (0x5FFC0004) out config register */
#define CM7120_DSP_OUT_CONFIG_REG 0x5ffc0004
#define CM7120_CRECI2S1_R_MUTE_MASK (0x1 << 31)
#define CM7120_CRECI2S1_R_MUTE_SFT 31
#define CM7120_CRECI2S1_L_MUTE_MASK (0x1 << 30)
#define CM7120_CRECI2S1_L_MUTE_SFT 30
#define CM7120_CREC_R_MUTE_MASK (0x1 << 29)
#define CM7120_CREC_R_MUTE_SFT 29
#define CM7120_CREC_L_MUTE_MASK (0x1 << 28)
#define CM7120_CREC_L_MUTE_SFT 28
#define CM7120_CSPK_R2_MUTE_MASK (0x1 << 27)
#define CM7120_CSPK_R2_MUTE_SFT 27
#define CM7120_CSPK_R1_MUTE_MASK (0x1 << 26)
#define CM7120_CSPK_R1_MUTE_SFT 26
#define CM7120_CSPK_L2_MUTE_MASK (0x1 << 25)
#define CM7120_CSPK_L2_MUTE_SFT 25
#define CM7120_CSPK_L1_MUTE_MASK (0x1 << 24)
#define CM7120_CSPK_L1_MUTE_SFT 24
#define CM7120_CSPK_2CH_TO_4CH_MASK (0x1 << 22)
#define CM7120_CSPK_2CH_TO_4CH_SFT 22
#define CM7120_UPDATE_FIR_COEFFICIENT_MASK (0x1 << 21)
#define CM7120_UPDATE_FIR_COEFFICIENT_SFT 21
#define CM7120_MIC_FIR_ON_OFF_MASK (0x1 << 20)
#define CM7120_MIC_FIR_ON_OFF_SFT 20
#define CM7120_RIGHT_FIR_ON_OFF_MASK (0x1 << 19)
#define CM7120_RIGHT_FIR_ON_OFF_SFT 19
#define CM7120_LEFT_FIR_ON_OFF_MASK (0x1 << 18)
#define CM7120_LEFT_FIR_ON_OFF_SFT 18
#define CM7120_RIGHT_HIGH_FIR_FLIP_MASK (0x1 << 17)
#define CM7120_RIGHT_HIGH_FIR_FLIP_SFT 17
#define CM7120_LEFT_HIGH_FIR_FLIP_MASK (0x1 << 16)
#define CM7120_LEFT_HIGH_FIR_FLIP_SFT 16
#define CM7120_MIC_ID_DUMP_TO_I2S11_MASK (0xf << 12)
#define CM7120_MIC_ID_DUMP_TO_I2S11_SFT 12
#define CM7120_MIC_ID_DUMP_TO_I2S10_MASK (0xf << 8)
#define CM7120_MIC_ID_DUMP_TO_I2S10_SFT 8
#define CM7120_MIC_ID_DUMP_TO_CHANNEL1_MASK (0xf << 4)
#define CM7120_MIC_ID_DUMP_TO_CHANNEL1_SFT 4
#define CM7120_MIC_ID_DUMP_TO_CHANNEL0_MASK (0xf << 0)
#define CM7120_MIC_ID_DUMP_TO_CHANNEL0_SFT 0

/* DSP (0x5FFC001C) check version register */
#define CM7120_DSP_CHECK_VERSION_REG 0x5ffc001c

/* System Clock Source */
enum {
	CM7120_SCLK_S_MCLK,
	CM7120_SCLK_S_PLL1,
	CM7120_SCLK_S_RCCLK,
};

/* PLL1 Source */
enum {
	CM7120_PLL1_S_MCLK,
	CM7120_PLL1_S_BCLK1,
	CM7120_PLL1_S_BCLK2,
	CM7120_PLL1_S_BCLK3,
	CM7120_PLL1_S_BCLK4,
	CM7120_PLL1_S_BCLK5,
};

enum {
	CM7120_AIF1,
	CM7120_AIF2,
	CM7120_AIF3,
	CM7120_AIF4,
	CM7120_AIF5,
	CM7120_AIF6,
	CM7120_AIFS,
};

enum cm7120_type {
	CM7120,
};

enum {
	SPK_POLAR_FLIP_ON_OFF = 0x01,
	MIC_EQ_ON_OFF,
	MIC_EQ_AGC_ON_OFF,
	MIC_DSP_PROCESS_ON_OFF,
	MIC_DSP_AEC_ON_OFF,
	MIC_DSP_ENC_ON_OFF,
	MIC_DSP_WW_AEC_ON_OFF,
	MIC_MONITOR_ON_OFF,
	MIC_ADC1_ON_OFF,
	MIC_ADC2_ON_OFF,
	MIC_ADC3_ON_OFF,
	SPK_L1_MUTE,
	SPK_L2_MUTE,
	SPK_R1_MUTE,
	SPK_R2_MUTE,
	SPK_2CH_TO_4CH,
	MIC_TO_CHANNEL0,
	MIC_TO_CHANNEL1,
	MIC_TO_I2S10,
	MIC_TO_I2S11,
	LEFT_FIR_FLIP,
	RIGHT_FIR_FLIP,
	LEFT_FIR_ONOFF,
	RIGHT_FIR_ONOFF,
	MIC_FIR_ONOFF,
	UPDATE_FIR_COEFFICIENT,
	REC_L_MUTE,
	REC_R_MUTE,
	REC_I2S1L_MUTE,
	REC_I2S1R_MUTE,
	MIC_EQ_PRE_GAIN,
	HP_IMPEDANCE,

	MIC_EQ_LOWPASS_FC,
	MIC_EQ_BAND_01_FC,
	MIC_EQ_BAND_02_FC,
	MIC_EQ_BAND_03_FC,
	MIC_EQ_BAND_04_FC,
	MIC_EQ_BAND_05_FC,
	MIC_EQ_BAND_06_FC,
	MIC_EQ_BAND_07_FC,
	MIC_EQ_BAND_08_FC,
	MIC_EQ_BAND_09_FC,
	MIC_EQ_BAND_10_FC,
	MIC_EQ_HIGHPASS_FC,
	MIC_EQ_LOWPASS_GAIN,
	MIC_EQ_BAND_01_GAIN,
	MIC_EQ_BAND_02_GAIN,
	MIC_EQ_BAND_03_GAIN,
	MIC_EQ_BAND_04_GAIN,
	MIC_EQ_BAND_05_GAIN,
	MIC_EQ_BAND_06_GAIN,
	MIC_EQ_BAND_07_GAIN,
	MIC_EQ_BAND_08_GAIN,
	MIC_EQ_BAND_09_GAIN,
	MIC_EQ_BAND_10_GAIN,
	MIC_EQ_HIGHPASS_GAIN,
	MIC_EQ_BAND_01_Q,
	MIC_EQ_BAND_02_Q,
	MIC_EQ_BAND_03_Q,
	MIC_EQ_BAND_04_Q,
	MIC_EQ_BAND_05_Q,
	MIC_EQ_BAND_06_Q,
	MIC_EQ_BAND_07_Q,
	MIC_EQ_BAND_08_Q,
	MIC_EQ_BAND_09_Q,
	MIC_EQ_BAND_10_Q,
	MIC_MUTE_STO2,
};

enum {
	MIC_DSP_AEC_MAXNR = 0,
	MIC_DSP_ENC_MAXNR,
	MIC_DSP_ENC_MODE,
	MIC_DSP_AEC_TBRR_STATE,
	MIC_DSP_NOISE_GATE,
	MIC_DSP_REF_DELAY,
	MIC_DSP_WW_AEC_MAXNR,
};

struct EQSpkParam {
	unsigned long PolarFlipLF : 1;
	unsigned long PolarFlipHF : 1;
	unsigned long CutOffFreq : 15;  // 0~32767
};

struct EQParamMic {
	unsigned long Enable : 1;
	unsigned long CenterFreq : 15; /* 0~32767 */
	unsigned long Gain : 6; /* 31~-32 */
	unsigned long Q : 9; /* 1~511 (means 0.01~5.11. 0 means LPF/HPF) */
	unsigned long HPF : 1; /* 1 is HPF, 0 is LPF, value ignored of Q != 0 */
};

struct cm7120_priv {
	struct device *dev;
	struct snd_soc_component *component;
	struct regmap *virt_regmap, *real_regmap;
	struct mutex dsp_lock;

	bool bEnableSpkPolarFlip;
	bool bEnableMicEQ;
	bool bEnableMicDspProcess;
	bool bEnableAEC;
	bool bEnableENC;
	bool bEnableWWAEC;
	bool bEnableMonitor;
	bool bEnableAGC;
	bool bEnableADC1;
	bool bEnableADC2;
	bool bEnableADC3;

	struct regulator *codec_3v3;
	struct regulator *codec_1v8;

	struct pinctrl *pinctrl;
	struct pinctrl_state *pin_active;
	struct pinctrl_state *pin_suspend;
	struct pinctrl_state *pin_spk_en;
	struct pinctrl_state *pin_spk_suspend;

	struct clk *mclk;

	const struct firmware *fw;
	struct work_struct fw_download_work;
	struct completion fw_download_complete;
	const char *fw_name;

	bool is_dsp_mode;
	unsigned int sampleRate;
	unsigned int microphoneSrc;

	struct EQSpkParam EQSPKParam[4];
	struct EQParamMic MICEQParam[10];

	char preGain[4]; /* for SPK channel: L1, L2, R1, R2 */
	char preGainMic; /* for MIC channel */
	unsigned char PassFilterOrder; /* 1 ~ 4 */

	unsigned char spkl1mute;
	unsigned char spkl2mute;
	unsigned char spkr1mute;
	unsigned char spkr2mute;
	unsigned char spk2chto4ch;
	unsigned char mictochannel0;
	unsigned char mictochannel1;
	unsigned char mictoi2s10;
	unsigned char mictoi2s11;
	unsigned char leftfirflip;
	unsigned char rightfirflip;
	unsigned char leftfironoff;
	unsigned char rightfironoff;
	unsigned char micfironoff;
	unsigned char updateFIR;
	unsigned char adcsto2;

	unsigned char hp_impedance;
	struct notifier_block pm_nb;
	unsigned int *hp_irq_gpios;
	int *hp_irqs;
	int hp_count;
	struct delayed_work hp_det_dwork;
	bool hp_inserted;
	struct snd_soc_jack jack;
	struct snd_soc_card *card;
};

#endif /* __CM7120_H__ */
