Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 16:43:31 on Nov 29,2020
vlog -l reuleaux.gate-vlog.rpt -sv "+define+AG_NETLIST" "+acc=rnp" reuleaux_ag.sv simulation/modelsim/reuleaux.vo vga-core/rtl_vga_adapter.sv vga-core/syn_vga_adapter.sv 
-- Compiling module reuleaux_ag
-- Compiling module reuleaux
-- Compiling module vga_adapter

Top level modules:
	reuleaux_ag
End time: 16:43:31 on Nov 29,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7c

# vsim -l reuleaux.gate-vsim.rpt -t 1ps -L /CMC/tools/altera/17.0/modelsim_ase/altera/verilog/altera -L /CMC/tools/altera/17.0/modelsim_ase/altera/verilog/cyclonev -c -do "source vga-core/vga_image.tcl;vcd file reuleaux.gate.vcd;vcd add -r /reuleaux_ag/dut/*;run -all;quit" reuleaux_ag 
# Start time: 16:43:33 on Nov 29,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
# ** Warning: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
# ** Warning: simulation/modelsim/reuleaux.vo(19480): (vopt-2241) Connection width does not match width of port 'az'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/mentor/cyclonev_atoms_for_vhdl.v(38).
# ** Warning: simulation/modelsim/reuleaux.vo(19480): (vopt-2241) Connection width does not match width of port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/mentor/cyclonev_atoms_for_vhdl.v(38).
# ** Warning: simulation/modelsim/reuleaux.vo(19480): (vopt-2241) Connection width does not match width of port 'by'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/mentor/cyclonev_atoms_for_vhdl.v(38).
# ** Warning: simulation/modelsim/reuleaux.vo(19480): (vopt-2241) Connection width does not match width of port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/mentor/cyclonev_atoms_for_vhdl.v(38).
# ** Warning: simulation/modelsim/reuleaux.vo(19480): (vopt-2241) Connection width does not match width of port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/mentor/cyclonev_atoms_for_vhdl.v(38).
# ** Warning: simulation/modelsim/reuleaux.vo(19480): (vopt-2241) Connection width does not match width of port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/mentor/cyclonev_atoms_for_vhdl.v(38).
# ** Warning: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
# ** Warning: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
# ** Warning: simulation/modelsim/reuleaux.vo(19705): (vopt-2241) Connection width does not match width of port 'az'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/mentor/cyclonev_atoms_for_vhdl.v(38).
# ** Warning: simulation/modelsim/reuleaux.vo(19705): (vopt-2241) Connection width does not match width of port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/mentor/cyclonev_atoms_for_vhdl.v(38).
# ** Warning: simulation/modelsim/reuleaux.vo(19705): (vopt-2241) Connection width does not match width of port 'by'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/mentor/cyclonev_atoms_for_vhdl.v(38).
# ** Warning: simulation/modelsim/reuleaux.vo(19705): (vopt-2241) Connection width does not match width of port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/mentor/cyclonev_atoms_for_vhdl.v(38).
# ** Warning: simulation/modelsim/reuleaux.vo(19705): (vopt-2241) Connection width does not match width of port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/mentor/cyclonev_atoms_for_vhdl.v(38).
# ** Warning: simulation/modelsim/reuleaux.vo(19705): (vopt-2241) Connection width does not match width of port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/mentor/cyclonev_atoms_for_vhdl.v(38).
# //  ModelSim SE-64 10.7c Aug 17 2018Linux 3.10.0-957.27.2.el7.x86_64
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading sv_std.mti_fli
# Loading work.reuleaux_ag(fast)
# Loading work.reuleaux(fast)
# Loading /CMC/tools/altera/17.0/modelsim_ase/altera/verilog/altera.dffeas(fast)
# Loading work.vga_adapter(fast)
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult1~8  File: simulation/modelsim/reuleaux.vo Line: 19480
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult1~8  File: simulation/modelsim/reuleaux.vo Line: 19480
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult1~8  File: simulation/modelsim/reuleaux.vo Line: 19480
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult1~8  File: simulation/modelsim/reuleaux.vo Line: 19480
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult1~8  File: simulation/modelsim/reuleaux.vo Line: 19480
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult1~8  File: simulation/modelsim/reuleaux.vo Line: 19480
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult1~8  File: simulation/modelsim/reuleaux.vo Line: 19480
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult1~8  File: simulation/modelsim/reuleaux.vo Line: 19480
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult1~8  File: simulation/modelsim/reuleaux.vo Line: 19480
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult1~8  File: simulation/modelsim/reuleaux.vo Line: 19480
# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult1~8  File: simulation/modelsim/reuleaux.vo Line: 19480
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult1~8  File: simulation/modelsim/reuleaux.vo Line: 19480
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult0~8  File: simulation/modelsim/reuleaux.vo Line: 19705
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult0~8  File: simulation/modelsim/reuleaux.vo Line: 19705
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult0~8  File: simulation/modelsim/reuleaux.vo Line: 19705
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult0~8  File: simulation/modelsim/reuleaux.vo Line: 19705
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult0~8  File: simulation/modelsim/reuleaux.vo Line: 19705
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult0~8  File: simulation/modelsim/reuleaux.vo Line: 19705
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult0~8  File: simulation/modelsim/reuleaux.vo Line: 19705
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult0~8  File: simulation/modelsim/reuleaux.vo Line: 19705
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult0~8  File: simulation/modelsim/reuleaux.vo Line: 19705
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult0~8  File: simulation/modelsim/reuleaux.vo Line: 19705
# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult0~8  File: simulation/modelsim/reuleaux.vo Line: 19705
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /reuleaux_ag/dut/\Mult0~8  File: simulation/modelsim/reuleaux.vo Line: 19705
# source vga-core/vga_image.tcl
# vcd file reuleaux.gate.vcd
# vcd add -r /reuleaux_ag/dut/*
# run -all
# msg: DUT: reuleaux.sv. Test           0. Expectation: done asserted within        1930 cycles. Actual:       1377
# PASSED at t=13790
# reuleaux_0.memh
# msg: DUT: circle.sv. Test           0. Expectation: pixels match colours on reference drawing. 100% >= 10% Drawn: 226 Matched: 226/226 +/-1: 0
# PASSED at t=205790
# msg: DUT: circle.sv. Test           0. Expectation: pixels match colours on reference drawing. 100% >= 20% Drawn: 226 Matched: 226/226 +/-1: 0
# PASSED at t=205790
# msg: DUT: circle.sv. Test           0. Expectation: pixels match colours on reference drawing. 100% >= 30% Drawn: 226 Matched: 226/226 +/-1: 0
# PASSED at t=205790
# msg: DUT: circle.sv. Test           0. Expectation: pixels match colours on reference drawing. 100% >= 40% Drawn: 226 Matched: 226/226 +/-1: 0
# PASSED at t=205790
# msg: DUT: circle.sv. Test           0. Expectation: pixels match colours on reference drawing. 100% >= 50% Drawn: 226 Matched: 226/226 +/-1: 0
# PASSED at t=205790
# msg: DUT: circle.sv. Test           0. Expectation: pixels match colours on reference drawing. 100% >= 60% Drawn: 226 Matched: 226/226 +/-1: 0
# PASSED at t=205790
# msg: DUT: circle.sv. Test           0. Expectation: pixels match colours on reference drawing. 100% >= 70% Drawn: 226 Matched: 226/226 +/-1: 0
# PASSED at t=205790
# msg: DUT: circle.sv. Test           0. Expectation: pixels match colours on reference drawing. 100% >= 80% Drawn: 226 Matched: 226/226 +/-1: 0
# PASSED at t=205790
# msg: DUT: circle.sv. Test           0. Expectation: pixels match colours on reference drawing. 100% >= 90% Drawn: 226 Matched: 226/226 +/-1: 0
# PASSED at t=205790
# msg: DUT: reuleaux.sv. Test           1. Expectation: done asserted within         490 cycles. Actual:        369
# PASSED at t=209500
# reuleaux_1.memh
# msg: DUT: circle.sv. Test           1. Expectation: pixels match colours on reference drawing. 100% >= 10% Drawn: 0 Matched: 56/56 +/-1: 0
# PASSED at t=401500
# msg: DUT: circle.sv. Test           1. Expectation: pixels match colours on reference drawing. 100% >= 20% Drawn: 0 Matched: 56/56 +/-1: 0
# PASSED at t=401500
# msg: DUT: circle.sv. Test           1. Expectation: pixels match colours on reference drawing. 100% >= 30% Drawn: 0 Matched: 56/56 +/-1: 0
# PASSED at t=401500
# msg: DUT: circle.sv. Test           1. Expectation: pixels match colours on reference drawing. 100% >= 40% Drawn: 0 Matched: 56/56 +/-1: 0
# PASSED at t=401500
# msg: DUT: circle.sv. Test           1. Expectation: pixels match colours on reference drawing. 100% >= 50% Drawn: 0 Matched: 56/56 +/-1: 0
# PASSED at t=401500
# msg: DUT: circle.sv. Test           1. Expectation: pixels match colours on reference drawing. 100% >= 60% Drawn: 0 Matched: 56/56 +/-1: 0
# PASSED at t=401500
# msg: DUT: circle.sv. Test           1. Expectation: pixels match colours on reference drawing. 100% >= 70% Drawn: 0 Matched: 56/56 +/-1: 0
# PASSED at t=401500
# msg: DUT: circle.sv. Test           1. Expectation: pixels match colours on reference drawing. 100% >= 80% Drawn: 0 Matched: 56/56 +/-1: 0
# PASSED at t=401500
# msg: DUT: circle.sv. Test           1. Expectation: pixels match colours on reference drawing. 100% >= 90% Drawn: 0 Matched: 56/56 +/-1: 0
# PASSED at t=401500
# msg: DUT: reuleaux.sv. Test           2. Expectation: done asserted within         730 cycles. Actual:        537
# PASSED at t=406890
# reuleaux_2.memh
# msg: DUT: circle.sv. Test           2. Expectation: pixels match colours on reference drawing. 100% >= 10% Drawn: 84 Matched: 84/84 +/-1: 0
# PASSED at t=598890
# msg: DUT: circle.sv. Test           2. Expectation: pixels match colours on reference drawing. 100% >= 20% Drawn: 84 Matched: 84/84 +/-1: 0
# PASSED at t=598890
# msg: DUT: circle.sv. Test           2. Expectation: pixels match colours on reference drawing. 100% >= 30% Drawn: 84 Matched: 84/84 +/-1: 0
# PASSED at t=598890
# msg: DUT: circle.sv. Test           2. Expectation: pixels match colours on reference drawing. 100% >= 40% Drawn: 84 Matched: 84/84 +/-1: 0
# PASSED at t=598890
# msg: DUT: circle.sv. Test           2. Expectation: pixels match colours on reference drawing. 100% >= 50% Drawn: 84 Matched: 84/84 +/-1: 0
# PASSED at t=598890
# msg: DUT: circle.sv. Test           2. Expectation: pixels match colours on reference drawing. 100% >= 60% Drawn: 84 Matched: 84/84 +/-1: 0
# PASSED at t=598890
# msg: DUT: circle.sv. Test           2. Expectation: pixels match colours on reference drawing. 100% >= 70% Drawn: 84 Matched: 84/84 +/-1: 0
# PASSED at t=598890
# msg: DUT: circle.sv. Test           2. Expectation: pixels match colours on reference drawing. 100% >= 80% Drawn: 84 Matched: 84/84 +/-1: 0
# PASSED at t=598890
# msg: DUT: circle.sv. Test           2. Expectation: pixels match colours on reference drawing. 100% >= 90% Drawn: 84 Matched: 84/84 +/-1: 0
# PASSED at t=598890
# msg: DUT: reuleaux.sv. Test           3. Expectation: done asserted within        2410 cycles. Actual:       1713
# PASSED at t=616040
# reuleaux_3.memh
# msg: DUT: circle.sv. Test           3. Expectation: pixels match colours on reference drawing. 100% >= 10% Drawn: 282 Matched: 282/282 +/-1: 0
# PASSED at t=808040
# msg: DUT: circle.sv. Test           3. Expectation: pixels match colours on reference drawing. 100% >= 20% Drawn: 282 Matched: 282/282 +/-1: 0
# PASSED at t=808040
# msg: DUT: circle.sv. Test           3. Expectation: pixels match colours on reference drawing. 100% >= 30% Drawn: 282 Matched: 282/282 +/-1: 0
# PASSED at t=808040
# msg: DUT: circle.sv. Test           3. Expectation: pixels match colours on reference drawing. 100% >= 40% Drawn: 282 Matched: 282/282 +/-1: 0
# PASSED at t=808040
# msg: DUT: circle.sv. Test           3. Expectation: pixels match colours on reference drawing. 100% >= 50% Drawn: 282 Matched: 282/282 +/-1: 0
# PASSED at t=808040
# msg: DUT: circle.sv. Test           3. Expectation: pixels match colours on reference drawing. 100% >= 60% Drawn: 282 Matched: 282/282 +/-1: 0
# PASSED at t=808040
# msg: DUT: circle.sv. Test           3. Expectation: pixels match colours on reference drawing. 100% >= 70% Drawn: 282 Matched: 282/282 +/-1: 0
# PASSED at t=808040
# msg: DUT: circle.sv. Test           3. Expectation: pixels match colours on reference drawing. 100% >= 80% Drawn: 282 Matched: 282/282 +/-1: 0
# PASSED at t=808040
# msg: DUT: circle.sv. Test           3. Expectation: pixels match colours on reference drawing. 100% >= 90% Drawn: 282 Matched: 282/282 +/-1: 0
# PASSED at t=808040
# ** Note: $stop    : reuleaux_ag.sv(185)
#    Time: 808040 ps  Iteration: 1  Instance: /reuleaux_ag
# Break at reuleaux_ag.sv line 185
# Stopped at reuleaux_ag.sv line 185
# quit
# End time: 16:44:14 on Nov 29,2020, Elapsed time: 0:00:41
# Errors: 0, Warnings: 40
