Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Tue Mar 15 13:26:31 2016
| Host         : fx5.pld.ttu.ee running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : report_control_sets -verbose -file Lab3_wrapper_control_sets_placed.rpt
| Design       : Lab3_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    37 |
| Minimum Number of register sites lost to control set restrictions |    98 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             116 |           39 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |             184 |           60 |
| Yes          | No                    | No                     |             306 |           76 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             134 |           37 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                        Enable Signal                                                                       |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                     |                1 |              2 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      |                                                                                                                                                     |                3 |              4 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                     |                1 |              4 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                     |                1 |              4 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]   |                                                                                                                                                     |                2 |              4 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                     |                1 |              4 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                     |                1 |              4 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        |                                                                                                                                                     |                2 |              4 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                     |                2 |              4 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                     |                1 |              4 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]     |                                                                                                                                                     |                2 |              4 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | Lab3_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              4 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/interrupt0                                                                            |                                                                                                                                                     |                1 |              4 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | Lab3_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                          |                4 |              8 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                     |                4 |             13 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                     |                2 |             14 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                     |                2 |             14 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store0                                                                              | Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store[31]_i_1_n_0                                                            |                3 |             16 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]      |                                                                                                                                                     |                4 |             20 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                     |                6 |             27 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                     |                9 |             27 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0] |                                                                                                                                                     |                9 |             27 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                     |                6 |             27 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store0_0                                                                          | Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_store[31]_i_1_n_0                                                          |                8 |             32 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/a_store0                                                                              |                                                                                                                                                     |                7 |             32 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/slv_reg_rden                                                                                       | Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[1]_0                                                         |               14 |             32 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/result0                                                                               | Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/result[31]_i_1_n_0                                                             |                6 |             32 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                     |                9 |             34 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                     |                9 |             47 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                     |                9 |             47 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | Lab3_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               19 |             69 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | Lab3_i/MYMULTIPLIER_0/U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/current_state_reg[1]_0                                                         |               36 |            105 |
|  Lab3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            |                                                                                                                                                     |               40 |            117 |
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


