<html>
  <head>
    <title>
      Instruction Pipelining
    </title>
    <style type="text/css">
      <!--
	body {
	background: white;
	color: black;
	font-family: Arial, Verdana, Myriad Web, Syntax, sans-serif;
	margin-left: 2em;
	margin-right: 2em;
	}
	#boundingbox {
	background: white;
	color: black;
	font-family: Arial, Verdana, Myriad Web, Syntax, sans-serif;
	position: relative;
	width: 865px;
	margin: 0 auto;
	padding: 20px;
	border-style: dashed;
	border-width: 1px;
	border-spacing: 10px;
	border-collapse: separate;
	}
	a {
	text-decoration: none;
	}
	a:visited {
	color: blue;
	}
	a:link {
	color: green;
	}
	a:active {
	color: green;
	}
	a:hover {
	color: green;
	}
	a:offsite {
	color: green;
	}
	h1 {
	font-size: 14pt;
	font-weight: bold;
	}
	h1.center {
	font-size: 14pt;
	font-weight: bold;
	text-align: center;
	}
	h2 {
	font-size: 12pt;
	}
	caption {
	padding-top: 1em;
	}
	table.thin {
	border-width: thin;
	border-spacing: 0px;
	border-style: inset;
	border-color: gray;
	border-collapse: collapse;
	background-color: rgb(250, 240, 230);
	}
	table th.thin {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: 0px 0px 0px 0px;
	}
	table th.thin2 {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: rgb(250, 240, 230);
	-moz-border-radius: 0px 0px 0px 0px;
	}
	table td.thin {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: 0px 0px 0px 0px;
	}
	table td.thin2 {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: rgb(250, 240, 230);
	-moz-border-radius: 0px 0px 0px 0px;
	}
	pre {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	}
	.proto {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	padding-left: 1em;
	text-indent: -1em;
	}
	.protohead {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	padding-left: 2em;
	text-indent: -2em;
	}
	.protobody {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	padding-left: 4em;
	text-indent: -2em;
	}
	.rotate {
	display: block;
	-webkit-transform: rotate(-90deg); 
        -moz-transform:
	rotate(-90deg);
	filter: progid:DXImageTransform.Microsoft.BasicImage(rotation=3);
	padding-top: 20px;                       
}
	.light {
	font-size: 75%;
	color: SlateGrey;
	}
	table.format {
	border-width: thin;
	border-spacing: 0px;
	border-style: inset;
	border-color: gray;
	border-collapse: collapse;
	background-color: rgb(250, 240, 230);
	font-size: 75%;
	}
	table.format th {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: #FFF5EE;
	-moz-border-radius: 0px 0px 0px 0px;
	vertical-align: bottom;
	font-size: 75%;
	}
	table.format td {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: 0px 0px 0px 0px;
	font-size: 75%;
	}
	table.format td.opcodeBit_present {
	background-color: #FFE4E1;
	text-align: center;
	}
	table.format td.formatBit_present {
	background-color: #EEE8AA;
	text-align: center;
	}
	table.format td.slotBit_present {
	background-color: #B0E0E6;
	text-align: center;
	vertical-align: bottom;
	}
	
        -->
    </style>
  </head>
  <body>
    <h1>
      Instruction Pipelining
    </h1>
    <h2>
      Pipeline Stages
    </h2>
    <ul>
      <li>
	P-Stage: PC Generation
      </li>
      <li>
	H-Stage: Instruction Memory Pipeline
      </li>
      <li>
	I-Stage: Instruction Alignment
      </li>
      <li>
	R-Stage (0): Decode and Dispatch
      </li>
      <li>
	E-Stage (1): Execute, Branch Resolution, and Load/Store Address
	Generation
      </li>
      <li>
	L-Stage (2): Data Memory Pipeline
      </li>
      <li>
	M-Stage (3): Memory Access
      </li>
      <li>
	W-Stage (4): Commit and Writeback
      </li>
    </ul>
    <table class="thin">
      <col width=192><col width=264><col width=264>
      <thead>
	<tr class="thin">
	  <th align="left" class="thin">
	    Instruction
	  </th>
	  <th align="left" class="thin">
	    In
	  </th>
	  <th align="left" class="thin">
	    Out
	  </th>
	</tr>
      </thead>
      <tbody>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ABS.html">ABS</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Absolute Value Single"><a href="instruction/ABSS.html">ABS.S</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_mov_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_mov_vt&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ADD.html">ADD</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ADDN.html">ADD.N</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Add Single"><a href="instruction/ADDS.html">ADD.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>RoundMode&nbsp;Mstage</code>, <code>opnd_vfpu2_sem_spfma_vs&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spfma_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_spfma_vt&nbsp;Wstage+2</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Add Exponent Single"><a href="instruction/ADDEXPS.html">ADDEXP.S</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_spmisc_vsM&nbsp;Mstage</code>, <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_spmisc_vsM&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Add Exponent from Mantissa Single"><a href="instruction/ADDEXPMS.html">ADDEXPM.S</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_spmisc_vsM&nbsp;Mstage</code>, <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_spmisc_vsM&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ADDI.html">ADDI</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ADDIN.html">ADDI.N</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ADDMI.html">ADDMI</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ADDX2.html">ADDX2</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ADDX4.html">ADDX4</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ADDX8.html">ADDX8</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="4-way 16-bit absolute value with saturation"><a href="instruction/AE_ABS16S.html">AE_ABS16S</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 24-bit absolute value with saturation"><a href="instruction/AE_ABS24S.html">AE_ABS24S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit absolute value"><a href="instruction/AE_ABS32.html">AE_ABS32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit absolute value with saturation"><a href="instruction/AE_ABS32S.html">AE_ABS32S</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit absolute value"><a href="instruction/AE_ABS64.html">AE_ABS64</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit absolute value with saturation"><a href="instruction/AE_ABS64S.html">AE_ABS64S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="56-bit absolute value with saturation"><a href="instruction/AE_ABSSQ56S.html">AE_ABSSQ56S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="4-way 16-bit addition"><a href="instruction/AE_ADD16.html">AE_ADD16</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="4-way 16-bit signed, saturating addition"><a href="instruction/AE_ADD16S.html">AE_ADD16S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 24-bit signed, saturating addition"><a href="instruction/AE_ADD24S.html">AE_ADD24S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit addition"><a href="instruction/AE_ADD32.html">AE_ADD32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit signed, saturating addition"><a href="instruction/AE_ADD32S.html">AE_ADD32S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Generalized Saturating Reduction Add"><a href="instruction/AE_ADD32S_HL_LH.html">AE_ADD32S_HL_LH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Generalized Reduction Add"><a href="instruction/AE_ADD32_HL_LH.html">AE_ADD32_HL_LH</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit addition"><a href="instruction/AE_ADD64.html">AE_ADD64</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit signed addition with saturation"><a href="instruction/AE_ADD64S.html">AE_ADD64S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="72-bit addition"><a href="instruction/AE_ADD72.html">AE_ADD72</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_arithmetic_ep&nbsp;Wstage+1</code>, <code>ae_arth_v&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_arithmetic_ep1&nbsp;Wstage+1</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_arithmetic_ep&nbsp;Wstage+1</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="72-bit addition"><a href="instruction/AE_ADD72X64.html">AE_ADD72X64</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_arithmetic_ep&nbsp;Wstage+1</code>, <code>ae_arth_v&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_arithmetic_ep&nbsp;Wstage+1</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit signed, saturating addition and subtraction"><a href="instruction/AE_ADDANDSUB32S.html">AE_ADDANDSUB32S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_arithmetic_ds&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit addition and subtraction with normalization"><a href="instruction/AE_ADDANDSUBRNG32.html">AE_ADDANDSUBRNG32</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>, <code>opnd_ae_sem_arithmetic_ds&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit add to a bit-reversed base"><a href="instruction/AE_ADDBRBA32.html">AE_ADDBRBA32</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Circular addition"><a href="instruction/AE_ADDCIRCXC.html">AE_ADDCIRC.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Circular addition"><a href="instruction/AE_ADDCIRCXC1.html">AE_ADDCIRC.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Circular addition"><a href="instruction/AE_ADDICIRC.html">AE_ADDICIRC</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>opnd_ae_sem_loads_stores_end&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit addition with normalization"><a href="instruction/AE_ADDRNG32.html">AE_ADDRNG32</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="56-bit signed addition with saturation"><a href="instruction/AE_ADDSQ56S.html">AE_ADDSQ56S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit addition/subtraction"><a href="instruction/AE_ADDSUB32.html">AE_ADDSUB32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit signed, saturating addition/subtraction"><a href="instruction/AE_ADDSUB32S.html">AE_ADDSUB32S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="bitwise AND on two AE_DR register inputs"><a href="instruction/AE_AND.html">AE_AND</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_dr_v0&nbsp;Mstage</code>, <code>ae_dr_to_dr_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_dr_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="reverse all 32-bits"><a href="instruction/AE_BITSWAP.html">AE_BITSWAP</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Set AE_SAR for normalization"><a href="instruction/AE_CALCRNG1.html">AE_CALCRNG1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Set AE_SAR for normalization"><a href="instruction/AE_CALCRNG2.html">AE_CALCRNG2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Set AE_SAR for normalization"><a href="instruction/AE_CALCRNG3.html">AE_CALCRNG3</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Signed Clamp to 16-bits"><a href="instruction/AE_CLAMPS16.html">AE_CLAMPS16</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="ITU intrinsic L_deposit_h"><a href="instruction/AE_CVT32X2F1610.html">AE_CVT32X2F16.10</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_to_dr_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="ITU intrinsic L_deposit_h"><a href="instruction/AE_CVT32X2F1632.html">AE_CVT32X2F16.32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_to_dr_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Convert a 1.31-bit fraction to 17.47-bits"><a href="instruction/AE_CVT48A32.html">AE_CVT48A32</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ar_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Convert a 1.31 to 17.47"><a href="instruction/AE_CVT48F32H.html">AE_CVT48F32.H</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_dr_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_dr_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Convert a 1.31 to 17.47"><a href="instruction/AE_CVT48F32L.html">AE_CVT48F32.L</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_dr_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_dr_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Convert a 1.31-bit fraction to 1.63-bits"><a href="instruction/AE_CVT64A32.html">AE_CVT64A32</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ar_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Convert a 1.31-bit fraction to 1.63-bits"><a href="instruction/AE_CVT64F32H.html">AE_CVT64F32.H</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_dr_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_dr_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Convert a 9.23-bit fraction to 1.31-bits"><a href="instruction/AE_CVTA32F24SH.html">AE_CVTA32F24S.H</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_ar_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Convert a 9.23-bit fraction to 1.31-bits"><a href="instruction/AE_CVTA32F24SL.html">AE_CVTA32F24S.L</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_ar_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Convert 16-bits to 24-bits"><a href="instruction/AE_CVTP24A16X2HH.html">AE_CVTP24A16X2.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ar_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Convert 16-bits to 24-bits"><a href="instruction/AE_CVTP24A16X2HL.html">AE_CVTP24A16X2.HL</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ar_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Convert 16-bits to 24-bits"><a href="instruction/AE_CVTP24A16X2LH.html">AE_CVTP24A16X2.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ar_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Convert 16-bits to 24-bits"><a href="instruction/AE_CVTP24A16X2LL.html">AE_CVTP24A16X2.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ar_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Convert a 1.31-bit fraction to 9.55-bits"><a href="instruction/AE_CVTQ56A32S.html">AE_CVTQ56A32S</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ar_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Convert a 1.31-bit fraction to 9.55-bits"><a href="instruction/AE_CVTQ56P32SH.html">AE_CVTQ56P32S.H</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_dr_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_dr_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Convert a 1.31-bit fraction to 9.55-bits"><a href="instruction/AE_CVTQ56P32SL.html">AE_CVTQ56P32S.L</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_dr_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_dr_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="discard bits from the head of the input bit stream (count in AR register)"><a href="instruction/AE_DB.html">AE_DB</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="discard bits from the head of the input bit stream (count in AR register)"><a href="instruction/AE_DBIC.html">AE_DB.IC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN0&nbsp;Mstage</code>, <code>AE_CEND0&nbsp;Mstage</code>,
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CWRAP&nbsp;Mstage</code>, <code>AE_BITPTR&nbsp;Mstage</code>,
	    <code>AE_BITHEAD&nbsp;Mstage</code>, <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="discard bits from the head of the input bit stream (count in AR register)"><a href="instruction/AE_DBIC1.html">AE_DB.IC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN1&nbsp;Mstage</code>, <code>AE_CEND1&nbsp;Mstage</code>,
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CWRAP&nbsp;Mstage</code>, <code>AE_BITPTR&nbsp;Mstage</code>,
	    <code>AE_BITHEAD&nbsp;Mstage</code>, <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="discard bits from the head of the input bit stream (count in AR register)"><a href="instruction/AE_DBIP.html">AE_DB.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="discard bits from the head of the input bit stream (count in immediate)"><a href="instruction/AE_DBI.html">AE_DBI</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="discard bits from the head of the input bit stream (count in immediate)"><a href="instruction/AE_DBIIC.html">AE_DBI.IC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN0&nbsp;Mstage</code>, <code>AE_CEND0&nbsp;Mstage</code>,
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CWRAP&nbsp;Mstage</code>, <code>AE_BITPTR&nbsp;Mstage</code>,
	    <code>AE_BITHEAD&nbsp;Mstage</code>, <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="discard bits from the head of the input bit stream (count in immediate)"><a href="instruction/AE_DBIIC1.html">AE_DBI.IC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN1&nbsp;Mstage</code>, <code>AE_CEND1&nbsp;Mstage</code>,
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CWRAP&nbsp;Mstage</code>, <code>AE_BITPTR&nbsp;Mstage</code>,
	    <code>AE_BITHEAD&nbsp;Mstage</code>, <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="discard bits from the head of the input bit stream (count in immediate)"><a href="instruction/AE_DBIIP.html">AE_DBI.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="1-bit divide-step operation"><a href="instruction/AE_DIV64D32H.html">AE_DIV64D32.H</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="1-bit divide-step operation"><a href="instruction/AE_DIV64D32L.html">AE_DIV64D32.L</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="4-way 16-bit equality comparison"><a href="instruction/AE_EQ16.html">AE_EQ16</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>br4&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit equality comparison"><a href="instruction/AE_EQ32.html">AE_EQ32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>br2&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit signed equality"><a href="instruction/AE_EQ64.html">AE_EQ64</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>br&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 16-bit value and replicates into the AE_DR register"><a href="instruction/AE_L16I.html">AE_L16.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 16-bit value and replicates into the AE_DR register"><a href="instruction/AE_L16IP.html">AE_L16.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 16-bit value and replicates into the AE_DR register"><a href="instruction/AE_L16X.html">AE_L16.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 16-bit value and replicates into the AE_DR register"><a href="instruction/AE_L16XC.html">AE_L16.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 16-bit value and replicates into the AE_DR register"><a href="instruction/AE_L16XC1.html">AE_L16.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 16-bit value and replicates into the AE_DR register"><a href="instruction/AE_L16XP.html">AE_L16.XP</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 16-bit fractional values and place into the middle of each half of an AE_DR register"><a href="instruction/AE_L16MI.html">AE_L16M.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 16-bit fractional values and place into the middle of each half of an AE_DR register"><a href="instruction/AE_L16MIU.html">AE_L16M.IU</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 16-bit fractional values and place into the middle of each half of an AE_DR register"><a href="instruction/AE_L16MX.html">AE_L16M.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 16-bit fractional values and place into the middle of each half of an AE_DR register"><a href="instruction/AE_L16MXC.html">AE_L16M.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 16-bit fractional values and place into the middle of each half of an AE_DR register"><a href="instruction/AE_L16MXC1.html">AE_L16M.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 16-bit fractional values and place into the middle of each half of an AE_DR register"><a href="instruction/AE_L16MXU.html">AE_L16M.XU</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Narrow Load 16-bit Signed"><a href="instruction/AE_L16SIN.html">AE_L16SI.N</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Narrow Load 16-bit Unsigned"><a href="instruction/AE_L16UIN.html">AE_L16UI.N</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a pair of 16-bit fractional values and place into the middle of two havles of an AE_DR register"><a href="instruction/AE_L16X2MI.html">AE_L16X2M.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a pair of 16-bit fractional values and place into the middle of two havles of an AE_DR register"><a href="instruction/AE_L16X2MIU.html">AE_L16X2M.IU</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a pair of 16-bit fractional values and place into the middle of two havles of an AE_DR register"><a href="instruction/AE_L16X2MX.html">AE_L16X2M.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a pair of 16-bit fractional values and place into the middle of two havles of an AE_DR register"><a href="instruction/AE_L16X2MXC.html">AE_L16X2M.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a pair of 16-bit fractional values and place into the middle of two havles of an AE_DR register"><a href="instruction/AE_L16X2MXC1.html">AE_L16X2M.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a pair of 16-bit fractional values and place into the middle of two havles of an AE_DR register"><a href="instruction/AE_L16X2MXU.html">AE_L16X2M.XU</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load four 16-bit values into the AE_DR register"><a href="instruction/AE_L16X4I.html">AE_L16X4.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load four 16-bit values into the AE_DR register"><a href="instruction/AE_L16X4IP.html">AE_L16X4.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load four 16-bit values into the AE_DR register"><a href="instruction/AE_L16X4X.html">AE_L16X4.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load four 16-bit values into the AE_DR register"><a href="instruction/AE_L16X4XC.html">AE_L16X4.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load four 16-bit values into the AE_DR register"><a href="instruction/AE_L16X4XC1.html">AE_L16X4.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load four 16-bit values into the AE_DR register"><a href="instruction/AE_L16X4XP.html">AE_L16X4.XP</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 32-bit value and replicate into the AE_DR register"><a href="instruction/AE_L32I.html">AE_L32.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 32-bit value and replicate into the AE_DR register"><a href="instruction/AE_L32IP.html">AE_L32.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 32-bit value and replicate into the AE_DR register"><a href="instruction/AE_L32X.html">AE_L32.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 32-bit value and replicate into the AE_DR register"><a href="instruction/AE_L32XC.html">AE_L32.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 32-bit value and replicate into the AE_DR register"><a href="instruction/AE_L32XC1.html">AE_L32.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 32-bit value and replicate into the AE_DR register"><a href="instruction/AE_L32XP.html">AE_L32.XP</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 24-bit fractional value and replicate into the AE_DR register"><a href="instruction/AE_L32F24I.html">AE_L32F24.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 24-bit fractional value and replicate into the AE_DR register"><a href="instruction/AE_L32F24IP.html">AE_L32F24.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 24-bit fractional value and replicate into the AE_DR register"><a href="instruction/AE_L32F24X.html">AE_L32F24.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 24-bit fractional value and replicate into the AE_DR register"><a href="instruction/AE_L32F24XC.html">AE_L32F24.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 24-bit fractional value and replicate into the AE_DR register"><a href="instruction/AE_L32F24XC1.html">AE_L32F24.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 24-bit fractional value and replicate into the AE_DR register"><a href="instruction/AE_L32F24XP.html">AE_L32F24.XP</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 32-bit fractional values and place into the middle of an AE_DR register"><a href="instruction/AE_L32MI.html">AE_L32M.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 32-bit fractional values and place into the middle of an AE_DR register"><a href="instruction/AE_L32MIU.html">AE_L32M.IU</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 32-bit fractional values and place into the middle of an AE_DR register"><a href="instruction/AE_L32MX.html">AE_L32M.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 32-bit fractional values and place into the middle of an AE_DR register"><a href="instruction/AE_L32MXC.html">AE_L32M.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 32-bit fractional values and place into the middle of an AE_DR register"><a href="instruction/AE_L32MXU.html">AE_L32M.XU</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 32-bit values into the AE_DR register"><a href="instruction/AE_L32X2I.html">AE_L32X2.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 32-bit values into the AE_DR register"><a href="instruction/AE_L32X2IP.html">AE_L32X2.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 32-bit values into the AE_DR register"><a href="instruction/AE_L32X2RIC.html">AE_L32X2.RIC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 32-bit values into the AE_DR register"><a href="instruction/AE_L32X2RIC1.html">AE_L32X2.RIC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 32-bit values into the AE_DR register"><a href="instruction/AE_L32X2X.html">AE_L32X2.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 32-bit values into the AE_DR register"><a href="instruction/AE_L32X2XC.html">AE_L32X2.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 32-bit values into the AE_DR register"><a href="instruction/AE_L32X2XC1.html">AE_L32X2.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 32-bit values into the AE_DR register"><a href="instruction/AE_L32X2XP.html">AE_L32X2.XP</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 24-bit fractional values into the AE_DR register"><a href="instruction/AE_L32X2F24I.html">AE_L32X2F24.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 24-bit fractional values into the AE_DR register"><a href="instruction/AE_L32X2F24IP.html">AE_L32X2F24.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 24-bit fractional values into the AE_DR register"><a href="instruction/AE_L32X2F24RI.html">AE_L32X2F24.RI</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 24-bit fractional values into the AE_DR register"><a href="instruction/AE_L32X2F24RIC.html">AE_L32X2F24.RIC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 24-bit fractional values into the AE_DR register"><a href="instruction/AE_L32X2F24RIC1.html">AE_L32X2F24.RIC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 24-bit fractional values into the AE_DR register"><a href="instruction/AE_L32X2F24RIP.html">AE_L32X2F24.RIP</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 24-bit fractional values into the AE_DR register"><a href="instruction/AE_L32X2F24X.html">AE_L32X2F24.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 24-bit fractional values into the AE_DR register"><a href="instruction/AE_L32X2F24XC.html">AE_L32X2F24.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 24-bit fractional values into the AE_DR register"><a href="instruction/AE_L32X2F24XC1.html">AE_L32X2F24.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 24-bit fractional values into the AE_DR register"><a href="instruction/AE_L32X2F24XP.html">AE_L32X2F24.XP</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 64-bit value into the AE_DR register"><a href="instruction/AE_L64I.html">AE_L64.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 64-bit value into the AE_DR register"><a href="instruction/AE_L64IP.html">AE_L64.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 64-bit value into the AE_DR register"><a href="instruction/AE_L64X.html">AE_L64.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 64-bit value into the AE_DR register"><a href="instruction/AE_L64XC.html">AE_L64.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 64-bit value into the AE_DR register"><a href="instruction/AE_L64XC1.html">AE_L64.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 64-bit value into the AE_DR register"><a href="instruction/AE_L64XP.html">AE_L64.XP</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load four 8-bit fractional values into the AE_DR register"><a href="instruction/AE_L8X4FI.html">AE_L8X4F.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load four 8-bit fractional values into the AE_DR register"><a href="instruction/AE_L8X4FIP.html">AE_L8X4F.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load four 16-bit values into the AE_DR register"><a href="instruction/AE_LA16X4IC.html">AE_LA16X4.IC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load four 16-bit values into the AE_DR register"><a href="instruction/AE_LA16X4IC1.html">AE_LA16X4.IC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load four 16-bit values into the AE_DR register"><a href="instruction/AE_LA16X4IP.html">AE_LA16X4.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load four 16-bit values into the AE_DR register"><a href="instruction/AE_LA16X4RIC.html">AE_LA16X4.RIC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load four 16-bit values into the AE_DR register"><a href="instruction/AE_LA16X4RIC1.html">AE_LA16X4.RIC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load four 16-bit values into the AE_DR register"><a href="instruction/AE_LA16X4RIP.html">AE_LA16X4.RIP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Priming load alignment register"><a href="instruction/AE_LA16X4NEGPC.html">AE_LA16X4NEG.PC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN0&nbsp;Estage</code>, <code>AE_CEND0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Priming load alignment register"><a href="instruction/AE_LA16X4NEGPC1.html">AE_LA16X4NEG.PC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN1&nbsp;Estage</code>, <code>AE_CEND1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Priming load alignment register"><a href="instruction/AE_LA16X4POSPC.html">AE_LA16X4POS.PC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN0&nbsp;Estage</code>, <code>AE_CEND0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Priming load alignment register"><a href="instruction/AE_LA16X4POSPC1.html">AE_LA16X4POS.PC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN1&nbsp;Estage</code>, <code>AE_CEND1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Loads a packed 24-bit value and replicates into the AE_DR register"><a href="instruction/AE_LA24IC.html">AE_LA24.IC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Loads a packed 24-bit value and replicates into the AE_DR register"><a href="instruction/AE_LA24IC1.html">AE_LA24.IC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Loads a packed 24-bit value and replicates into the AE_DR register"><a href="instruction/AE_LA24IP.html">AE_LA24.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Loads a packed 24-bit value and replicates into the AE_DR register"><a href="instruction/AE_LA24RIC.html">AE_LA24.RIC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Loads a packed 24-bit value and replicates into the AE_DR register"><a href="instruction/AE_LA24RIC1.html">AE_LA24.RIC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Loads a packed 24-bit value and replicates into the AE_DR register"><a href="instruction/AE_LA24RIP.html">AE_LA24.RIP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Priming load alignment register"><a href="instruction/AE_LA24NEGPC.html">AE_LA24NEG.PC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN0&nbsp;Estage</code>, <code>AE_CEND0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Priming load alignment register"><a href="instruction/AE_LA24NEGPC1.html">AE_LA24NEG.PC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN1&nbsp;Estage</code>, <code>AE_CEND1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Priming load alignment register"><a href="instruction/AE_LA24POSPC.html">AE_LA24POS.PC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN0&nbsp;Estage</code>, <code>AE_CEND0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Priming load alignment register"><a href="instruction/AE_LA24POSPC1.html">AE_LA24POS.PC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN1&nbsp;Estage</code>, <code>AE_CEND1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Loads two packed 24-bit values into the AE_DR register"><a href="instruction/AE_LA24X2IC.html">AE_LA24X2.IC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Loads two packed 24-bit values into the AE_DR register"><a href="instruction/AE_LA24X2IC1.html">AE_LA24X2.IC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Loads two packed 24-bit values into the AE_DR register"><a href="instruction/AE_LA24X2IP.html">AE_LA24X2.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Loads two packed 24-bit values into the AE_DR register"><a href="instruction/AE_LA24X2RIC.html">AE_LA24X2.RIC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Loads two packed 24-bit values into the AE_DR register"><a href="instruction/AE_LA24X2RIC1.html">AE_LA24X2.RIC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Loads two packed 24-bit values into the AE_DR register"><a href="instruction/AE_LA24X2RIP.html">AE_LA24X2.RIP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Priming load alignment register"><a href="instruction/AE_LA24X2NEGPC.html">AE_LA24X2NEG.PC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN0&nbsp;Estage</code>, <code>AE_CEND0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Priming load alignment register"><a href="instruction/AE_LA24X2NEGPC1.html">AE_LA24X2NEG.PC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN1&nbsp;Estage</code>, <code>AE_CEND1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Priming load alignment register"><a href="instruction/AE_LA24X2POSPC.html">AE_LA24X2POS.PC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN0&nbsp;Estage</code>, <code>AE_CEND0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Priming load alignment register"><a href="instruction/AE_LA24X2POSPC1.html">AE_LA24X2POS.PC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN1&nbsp;Estage</code>, <code>AE_CEND1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 32-bit values into the AE_DR register"><a href="instruction/AE_LA32X2IC.html">AE_LA32X2.IC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 32-bit values into the AE_DR register"><a href="instruction/AE_LA32X2IC1.html">AE_LA32X2.IC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 32-bit values into the AE_DR register"><a href="instruction/AE_LA32X2IP.html">AE_LA32X2.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 32-bit values into the AE_DR register"><a href="instruction/AE_LA32X2RIC.html">AE_LA32X2.RIC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 32-bit values into the AE_DR register"><a href="instruction/AE_LA32X2RIC1.html">AE_LA32X2.RIC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 32-bit values into the AE_DR register"><a href="instruction/AE_LA32X2RIP.html">AE_LA32X2.RIP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 24-bit fractional values into the AE_DR register"><a href="instruction/AE_LA32X2F24IC.html">AE_LA32X2F24.IC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 24-bit fractional values into the AE_DR register"><a href="instruction/AE_LA32X2F24IC1.html">AE_LA32X2F24.IC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 24-bit fractional values into the AE_DR register"><a href="instruction/AE_LA32X2F24IP.html">AE_LA32X2F24.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 24-bit fractional values into the AE_DR register"><a href="instruction/AE_LA32X2F24RIC.html">AE_LA32X2F24.RIC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 24-bit fractional values into the AE_DR register"><a href="instruction/AE_LA32X2F24RIC1.html">AE_LA32X2F24.RIC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load two 24-bit fractional values into the AE_DR register"><a href="instruction/AE_LA32X2F24RIP.html">AE_LA32X2F24.RIP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_av&nbsp;Wstage</code>, <code>ae_ls_uu&nbsp;Wstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Priming load alignment register"><a href="instruction/AE_LA32X2NEGPC.html">AE_LA32X2NEG.PC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN0&nbsp;Estage</code>, <code>AE_CEND0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Priming load alignment register"><a href="instruction/AE_LA32X2NEGPC1.html">AE_LA32X2NEG.PC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN1&nbsp;Estage</code>, <code>AE_CEND1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Priming load alignment register"><a href="instruction/AE_LA32X2POSPC.html">AE_LA32X2POS.PC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN0&nbsp;Estage</code>, <code>AE_CEND0&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Priming load alignment register"><a href="instruction/AE_LA32X2POSPC1.html">AE_LA32X2POS.PC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN1&nbsp;Estage</code>, <code>AE_CEND1&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Priming load alignment register"><a href="instruction/AE_LA64PP.html">AE_LA64.PP</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Load a 64-bit value into the alignment register"><a href="instruction/AE_LALIGN64I.html">AE_LALIGN64.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_uu&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="bitstream lookahead, returning 1 to 16 bits based on AR register"><a href="instruction/AE_LB.html">AE_LB</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="bitstream lookahead, returning 1 to 16 bits based on immediate"><a href="instruction/AE_LBI.html">AE_LBI</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="bitstream lookahead, return bits based on AR register (keeping low bits of another AR)"><a href="instruction/AE_LBK.html">AE_LBK</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="bitstream lookahead, return bits based on immediate (keeping low bits of an AR register)"><a href="instruction/AE_LBKI.html">AE_LBKI</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="signed bitstream lookahead, returning 1 to 16 bits based on AR register"><a href="instruction/AE_LBS.html">AE_LBS</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="signed bitstream lookahead, returning 1 to 16 bits based on immediate"><a href="instruction/AE_LBSI.html">AE_LBSI</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="4-way 16-bit signed less-than-or-equal comparison"><a href="instruction/AE_LE16.html">AE_LE16</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>br4&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit signed less-than-or-equal comparison"><a href="instruction/AE_LE32.html">AE_LE32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>br2&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit signed less than or equal"><a href="instruction/AE_LE64.html">AE_LE64</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>br&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="4-way 16-bit signed less-than comparison"><a href="instruction/AE_LT16.html">AE_LT16</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>br4&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit signed less-than comparison"><a href="instruction/AE_LT32.html">AE_LT32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>br2&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit signed less than"><a href="instruction/AE_LT64.html">AE_LT64</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>br&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit maximum"><a href="instruction/AE_MAX32.html">AE_MAX32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit signed maximum"><a href="instruction/AE_MAX64.html">AE_MAX64</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way saturating maximum of absolute value"><a href="instruction/AE_MAXABS32S.html">AE_MAXABS32S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit signed maximum of absolute value with saturation"><a href="instruction/AE_MAXABS64S.html">AE_MAXABS64S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit minimum"><a href="instruction/AE_MIN32.html">AE_MIN32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit signed minimum"><a href="instruction/AE_MIN64.html">AE_MIN64</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way saturating minimum of absolute value"><a href="instruction/AE_MINABS32S.html">AE_MINABS32S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit signed minimum of absolute value with saturation"><a href="instruction/AE_MINABS64S.html">AE_MINABS64S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Copy AE_DR register"><a href="instruction/AE_MOV.html">AE_MOV</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_to_dr_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move and zero-extend 1 bit from BR to AR"><a href="instruction/AE_MOVAB.html">AE_MOVAB</a></code>
	  </th>
	  <td class="thin">
	    <code>bt&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move and zero-extend 2-bits from BR2 to AR"><a href="instruction/AE_MOVAB2.html">AE_MOVAB2</a></code>
	  </th>
	  <td class="thin">
	    <code>bt2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move and zero-extend 4-bits from BR4 to AR"><a href="instruction/AE_MOVAB4.html">AE_MOVAB4</a></code>
	  </th>
	  <td class="thin">
	    <code>bt4&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move and sign-extend 16-bits from AE_DR to AR"><a href="instruction/AE_MOVAD160.html">AE_MOVAD16.0</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_ar_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move and sign-extend 16-bits from AE_DR to AR"><a href="instruction/AE_MOVAD161.html">AE_MOVAD16.1</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_ar_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move and sign-extend 16-bits from AE_DR to AR"><a href="instruction/AE_MOVAD162.html">AE_MOVAD16.2</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_ar_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move and sign-extend 16-bits from AE_DR to AR"><a href="instruction/AE_MOVAD163.html">AE_MOVAD16.3</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_ar_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move 32-bits from AE_DR to AR"><a href="instruction/AE_MOVAD32H.html">AE_MOVAD32.H</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_ar_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move 32-bits from AE_DR to AR"><a href="instruction/AE_MOVAD32L.html">AE_MOVAD32.L</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_ar_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move and sign-extend AE_EP register e to AR register a"><a href="instruction/AE_MOVAE.html">AE_MOVAE</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_ep_ls_ei&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Copy of an AE_VALIGN register"><a href="instruction/AE_MOVALIGN.html">AE_MOVALIGN</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_uu_v&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_uu_uu&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move all 14 bits of AE_SAR into an AR register"><a href="instruction/AE_MOVASAR.html">AE_MOVASAR</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Copy of a BR2 register"><a href="instruction/AE_MOVB2.html">AE_MOVB2</a></code>
	  </th>
	  <td class="thin">
	    <code>bt2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>br2&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Copy of a BR4 register"><a href="instruction/AE_MOVB4.html">AE_MOVB4</a></code>
	  </th>
	  <td class="thin">
	    <code>bt4&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>br4&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move the lowest bit of AR register a to BR register b"><a href="instruction/AE_MOVBA.html">AE_MOVBA</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>br&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move the lowest bit from each of AR register a1 and a2 to BR2 register b2"><a href="instruction/AE_MOVBA1X2.html">AE_MOVBA1X2</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>, <code>ars&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>br2&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move the lower 2 bits of AR register a to BR2 register b2"><a href="instruction/AE_MOVBA2.html">AE_MOVBA2</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>br2&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move the lower 4 bits of AR register a to BR4 register b4"><a href="instruction/AE_MOVBA4.html">AE_MOVBA4</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>br4&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move 16-bits from an AR register into each quarter of AE_DR"><a href="instruction/AE_MOVDA16.html">AE_MOVDA16</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ar_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move 16-bits from each of two AR registers and copy into each half of AE_DR"><a href="instruction/AE_MOVDA16X2.html">AE_MOVDA16X2</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ar_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move an AR register into each half of AE_DR"><a href="instruction/AE_MOVDA32.html">AE_MOVDA32</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ar_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move two AR register into AE_DR"><a href="instruction/AE_MOVDA32X2.html">AE_MOVDA32X2</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ar_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move the lowest eight bits of AR register a to AE_EP register e"><a href="instruction/AE_MOVEA.html">AE_MOVEA</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_ep_ls_ar_s&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_ep_ls_eo&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Copy AE_EP register"><a href="instruction/AE_MOVEEP.html">AE_MOVEEP</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_ep_ls_ei&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_ep_ls_eo&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="4-way 16-bit conditional copy of an AE_DR register (if clear)"><a href="instruction/AE_MOVF16X4.html">AE_MOVF16X4</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_cmov_v&nbsp;Mstage</code>, <code>ae_cmov_v0&nbsp;Mstage</code>,
	    <code>bt4&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_cmov_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit dual conditional copy of an AE_DR register (if clear)"><a href="instruction/AE_MOVF32X2.html">AE_MOVF32X2</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_cmov_v&nbsp;Mstage</code>, <code>ae_cmov_v0&nbsp;Mstage</code>,
	    <code>bt2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_cmov_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit conditional copy of an AE_DR register (if clear) "><a href="instruction/AE_MOVF64.html">AE_MOVF64</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_cmov_v0&nbsp;Mstage</code>, <code>bt&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_cmov_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move from vector register to states RoundMode, InvalidFlag, DivZeroFlag, OverflowFlag, UnderflowFlag and InexactFlag"><a href="instruction/AE_MOVFCRFSRV.html">AE_MOVFCRFSRV</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_movfpstate_v&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>RoundMode&nbsp;Wstage</code>, <code>InvalidFlag&nbsp;Wstage+2</code>,
	    <code>DivZeroFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move immediate into each half of AE_DR"><a href="instruction/AE_MOVI.html">AE_MOVI</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	    <code>ae_ar_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move two AR register into AE_SAR"><a href="instruction/AE_MOVSARA7X2.html">AE_MOVSARA7X2</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move the low seven bits of each half of AE_DR to AE_SAR"><a href="instruction/AE_MOVSARD7.html">AE_MOVSARD7</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_ar_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="4-way 16-bit conditional copy of an AE_DR register (if set)"><a href="instruction/AE_MOVT16X4.html">AE_MOVT16X4</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_cmov_v&nbsp;Mstage</code>, <code>ae_cmov_v0&nbsp;Mstage</code>,
	    <code>bt4&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_cmov_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit dual conditional copy of an AE_DR register (if set)"><a href="instruction/AE_MOVT32X2.html">AE_MOVT32X2</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_cmov_v&nbsp;Mstage</code>, <code>ae_cmov_v0&nbsp;Mstage</code>,
	    <code>bt2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_cmov_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit conditional copy of an AE_DR register (if set) "><a href="instruction/AE_MOVT64.html">AE_MOVT64</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_cmov_v0&nbsp;Mstage</code>, <code>bt&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_cmov_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move from states RoundMode, InvalidFlag, DivZeroFlag, OverflowFlag, UnderflowFlag and InexactFlag into a vector register"><a href="instruction/AE_MOVVFCRFSR.html">AE_MOVVFCRFSR</a></code>
	  </th>
	  <td class="thin">
	    <code>RoundMode&nbsp;Wstage</code>, <code>InvalidFlag&nbsp;Wstage+2</code>,
	    <code>DivZeroFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_movfpstate_v&nbsp;Wstage+2</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed integer multiply"><a href="instruction/AE_MUL1600.html">AE_MUL16.00</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed integer multiply"><a href="instruction/AE_MUL1600_S2.html">AE_MUL16.00_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Four-way SIMD 16x16-bit signed integer multiply with 32-bit result."><a href="instruction/AE_MUL16X4.html">AE_MUL16X4</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer multiplication with 64-bit result, with no saturation."><a href="instruction/AE_MUL32HH.html">AE_MUL32.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer multiplication with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MUL32HH_S2.html">AE_MUL32.HH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer multiplication with 64-bit result, with no saturation."><a href="instruction/AE_MUL32LH.html">AE_MUL32.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer multiplication with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MUL32LH_S2.html">AE_MUL32.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer multiplication with 64-bit result, with no saturation."><a href="instruction/AE_MUL32LL.html">AE_MUL32.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer multiplication with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MUL32LL_S2.html">AE_MUL32.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer multiplication with 72-bit result, with no saturation."><a href="instruction/AE_MUL32EPHH.html">AE_MUL32EP.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer multiplication with 72-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MUL32EPHH_S2.html">AE_MUL32EP.HH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Complex Multiply by j"><a href="instruction/AE_MUL32JS.html">AE_MUL32JS</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit unsigned integer multiplication with 64-bit result"><a href="instruction/AE_MUL32ULL.html">AE_MUL32U.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit unsigned times signed integer multiplication with 72-bit result, with no saturation."><a href="instruction/AE_MUL32USEPLH.html">AE_MUL32USEP.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit unsigned times signed integer multiplication with 72-bit result, with no saturation."><a href="instruction/AE_MUL32USEPLL.html">AE_MUL32USEP.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiplication with 64-bit result, with no saturation."><a href="instruction/AE_MUL32X16H0.html">AE_MUL32X16.H0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiplication with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MUL32X16H0_S2.html">AE_MUL32X16.H0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiplication with 64-bit result, with no saturation."><a href="instruction/AE_MUL32X16H1.html">AE_MUL32X16.H1</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiplication with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MUL32X16H1_S2.html">AE_MUL32X16.H1_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiplication with 64-bit result, with no saturation."><a href="instruction/AE_MUL32X16H2.html">AE_MUL32X16.H2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiplication with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MUL32X16H2_S2.html">AE_MUL32X16.H2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiplication with 64-bit result, with no saturation."><a href="instruction/AE_MUL32X16H3.html">AE_MUL32X16.H3</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiplication with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MUL32X16H3_S2.html">AE_MUL32X16.H3_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiplication with 64-bit result, with no saturation."><a href="instruction/AE_MUL32X16L0.html">AE_MUL32X16.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiplication with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MUL32X16L0_S2.html">AE_MUL32X16.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiplication with 64-bit result, with no saturation."><a href="instruction/AE_MUL32X16L1.html">AE_MUL32X16.L1</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiplication with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MUL32X16L1_S2.html">AE_MUL32X16.L1_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiplication with 64-bit result, with no saturation."><a href="instruction/AE_MUL32X16L2.html">AE_MUL32X16.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiplication with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MUL32X16L2_S2.html">AE_MUL32X16.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiplication with 64-bit result, with no saturation."><a href="instruction/AE_MUL32X16L3.html">AE_MUL32X16.L3</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiplication with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MUL32X16L3_S2.html">AE_MUL32X16.L3_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed integer MAC"><a href="instruction/AE_MULA1600.html">AE_MULA16.00</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed integer MAC"><a href="instruction/AE_MULA1600_S2.html">AE_MULA16.00_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Four-way SIMD 16x16-bit signed integer MAC with 32-bit result."><a href="instruction/AE_MULA16X4.html">AE_MULA16X4</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer MAC with 64-bit result, with no saturation."><a href="instruction/AE_MULA32HH.html">AE_MULA32.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer MAC with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULA32HH_S2.html">AE_MULA32.HH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer MAC with 64-bit result, with no saturation."><a href="instruction/AE_MULA32LH.html">AE_MULA32.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer MAC with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULA32LH_S2.html">AE_MULA32.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer MAC with 64-bit result, with no saturation."><a href="instruction/AE_MULA32LL.html">AE_MULA32.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer MAC with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULA32LL_S2.html">AE_MULA32.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer MAC with 72-bit result, with no saturation."><a href="instruction/AE_MULA32EPHH.html">AE_MULA32EP.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer MAC with 72-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULA32EPHH_S2.html">AE_MULA32EP.HH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit unsigned integer MAC with 64-bit result"><a href="instruction/AE_MULA32ULL.html">AE_MULA32U.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit unsigned times signed integer MAC with 72-bit result, with no saturation."><a href="instruction/AE_MULA32USEPLH.html">AE_MULA32USEP.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit unsigned times signed integer MAC with 72-bit result, with no saturation."><a href="instruction/AE_MULA32USEPLL.html">AE_MULA32USEP.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer MAC with 64-bit result, with no saturation."><a href="instruction/AE_MULA32X16H0.html">AE_MULA32X16.H0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer MAC with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULA32X16H0_S2.html">AE_MULA32X16.H0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer MAC with 64-bit result, with no saturation."><a href="instruction/AE_MULA32X16H1.html">AE_MULA32X16.H1</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer MAC with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULA32X16H1_S2.html">AE_MULA32X16.H1_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer MAC with 64-bit result, with no saturation."><a href="instruction/AE_MULA32X16H2.html">AE_MULA32X16.H2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer MAC with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULA32X16H2_S2.html">AE_MULA32X16.H2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer MAC with 64-bit result, with no saturation."><a href="instruction/AE_MULA32X16H3.html">AE_MULA32X16.H3</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer MAC with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULA32X16H3_S2.html">AE_MULA32X16.H3_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer MAC with 64-bit result, with no saturation."><a href="instruction/AE_MULA32X16L0.html">AE_MULA32X16.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer MAC with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULA32X16L0_S2.html">AE_MULA32X16.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer MAC with 64-bit result, with no saturation."><a href="instruction/AE_MULA32X16L1.html">AE_MULA32X16.L1</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer MAC with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULA32X16L1_S2.html">AE_MULA32X16.L1_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer MAC with 64-bit result, with no saturation."><a href="instruction/AE_MULA32X16L2.html">AE_MULA32X16.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer MAC with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULA32X16L2_S2.html">AE_MULA32X16.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer MAC with 64-bit result, with no saturation."><a href="instruction/AE_MULA32X16L3.html">AE_MULA32X16.L3</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer MAC with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULA32X16L3_S2.html">AE_MULA32X16.L3_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction quad MAC with 64-bit (17.47) result without saturation."><a href="instruction/AE_MULAAAAFQ32X16.html">AE_MULAAAAFQ32X16</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_v1&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction quad MAC with 64-bit (17.47) result without saturation: second MAC slot version."><a href="instruction/AE_MULAAAAFQ32X16_S2.html">AE_MULAAAAFQ32X16_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_v1&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16-bit signed fraction quad MAC with 64-bit result without saturation."><a href="instruction/AE_MULAAAAQ16.html">AE_MULAAAAQ16</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16-bit signed fraction quad MAC with 64-bit result without saturation: second MAC slot version."><a href="instruction/AE_MULAAAAQ16_S2.html">AE_MULAAAAQ16_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer quad MAC with 64-bit result without saturation."><a href="instruction/AE_MULAAAAQ32X16.html">AE_MULAAAAQ32X16</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_v1&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer quad MAC with 64-bit result without saturation: second MAC slot version."><a href="instruction/AE_MULAAAAQ32X16_S2.html">AE_MULAAAAQ32X16_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_v1&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Addition and 64-bit result, without saturation"><a href="instruction/AE_MULAAD32HHLL.html">AE_MULAAD32.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Addition and 64-bit result, without saturation: second MAC slot version"><a href="instruction/AE_MULAAD32HHLL_S2.html">AE_MULAAD32.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Addition and 64-bit result, without saturation"><a href="instruction/AE_MULAAD32HLLH.html">AE_MULAAD32.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Addition and 64-bit result, without saturation: second MAC slot version"><a href="instruction/AE_MULAAD32HLLH_S2.html">AE_MULAAD32.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Addition and 72-bit result, without saturation"><a href="instruction/AE_MULAAD32EPHHLL.html">AE_MULAAD32EP.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Addition and 72-bit result, without saturation: second MAC slot version."><a href="instruction/AE_MULAAD32EPHHLL_S2.html">AE_MULAAD32EP.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit unsigned times signed integer dual MAC with Addition/Addition and 72-bit result, without saturation"><a href="instruction/AE_MULAAD32USEPHLLH.html">AE_MULAAD32USEP.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit unsigned times signed integer dual MAC with Addition/Addition and 72-bit result, without saturation: second MAC slot version."><a href="instruction/AE_MULAAD32USEPHLLH_S2.html">AE_MULAAD32USEP.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Addition and 64-bit result without saturation."><a href="instruction/AE_MULAAD32X16H0L1.html">AE_MULAAD32X16.H0.L1</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Addition and 64-bit result without saturation: second MAC slot version."><a href="instruction/AE_MULAAD32X16H0L1_S2.html">AE_MULAAD32X16.H0.L1_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Addition and 64-bit result, without saturation."><a href="instruction/AE_MULAAD32X16H1L0.html">AE_MULAAD32X16.H1.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Addition and 64-bit result, without saturation: second MAC slot version."><a href="instruction/AE_MULAAD32X16H1L0_S2.html">AE_MULAAD32X16.H1.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Addition and 64-bit result without saturation."><a href="instruction/AE_MULAAD32X16H2L3.html">AE_MULAAD32X16.H2.L3</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Addition and 64-bit result without saturation: second MAC slot version."><a href="instruction/AE_MULAAD32X16H2L3_S2.html">AE_MULAAD32X16.H2.L3_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Addition and 64-bit result, without saturation."><a href="instruction/AE_MULAAD32X16H3L2.html">AE_MULAAD32X16.H3.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Addition and 64-bit result, without saturation: second MAC slot version."><a href="instruction/AE_MULAAD32X16H3L2_S2.html">AE_MULAAD32X16.H3.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Addition/Addition and 32-bit (1.31) result, with saturation after every step.."><a href="instruction/AE_MULAAFD16SS11_00.html">AE_MULAAFD16SS.11_00</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Addition/Addition and 32-bit (1.31) result, with saturation after every step.: second MAC slot version."><a href="instruction/AE_MULAAFD16SS11_00_S2.html">AE_MULAAFD16SS.11_00_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Addition/Addition and 32-bit (1.31) result, with saturation after every step.."><a href="instruction/AE_MULAAFD16SS13_02.html">AE_MULAAFD16SS.13_02</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Addition/Addition and 32-bit (1.31) result, with saturation after every step.: second MAC slot version."><a href="instruction/AE_MULAAFD16SS13_02_S2.html">AE_MULAAFD16SS.13_02_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Addition/Addition and 32-bit (1.31) result, with saturation after every step.."><a href="instruction/AE_MULAAFD16SS33_22.html">AE_MULAAFD16SS.33_22</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Addition/Addition and 32-bit (1.31) result, with saturation after every step.: second MAC slot version."><a href="instruction/AE_MULAAFD16SS33_22_S2.html">AE_MULAAFD16SS.33_22_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Addition and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULAAFD32RAHHLL.html">AE_MULAAFD32RA.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Addition and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULAAFD32RAHHLL_S2.html">AE_MULAAFD32RA.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Addition and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULAAFD32RAHLLH.html">AE_MULAAFD32RA.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Addition and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULAAFD32RAHLLH_S2.html">AE_MULAAFD32RA.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Addition and 64-bit (1.63) result, with saturation"><a href="instruction/AE_MULAAFD32SHHLL.html">AE_MULAAFD32S.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Addition and 64-bit (1.63) result, with saturation: second MAC slot version"><a href="instruction/AE_MULAAFD32SHHLL_S2.html">AE_MULAAFD32S.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Addition and 64-bit (1.63) result, with saturation"><a href="instruction/AE_MULAAFD32SHLLH.html">AE_MULAAFD32S.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Addition and 64-bit (1.63) result, with saturation: second MAC slot version"><a href="instruction/AE_MULAAFD32SHLLH_S2.html">AE_MULAAFD32S.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Addition and 64-bit (17.47) result, without saturation."><a href="instruction/AE_MULAAFD32X16H0L1.html">AE_MULAAFD32X16.H0.L1</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Addition and 64-bit (17.47) result, without saturation: second MAC slot version."><a href="instruction/AE_MULAAFD32X16H0L1_S2.html">AE_MULAAFD32X16.H0.L1_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Addition and 64-bit (17.47) result, without saturation."><a href="instruction/AE_MULAAFD32X16H1L0.html">AE_MULAAFD32X16.H1.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Addition and 64-bit (17.47) result, without saturation: second MAC slot version."><a href="instruction/AE_MULAAFD32X16H1L0_S2.html">AE_MULAAFD32X16.H1.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Addition and 64-bit (17.47) result, without saturation."><a href="instruction/AE_MULAAFD32X16H2L3.html">AE_MULAAFD32X16.H2.L3</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Addition and 64-bit (17.47) result, without saturation: second MAC slot version."><a href="instruction/AE_MULAAFD32X16H2L3_S2.html">AE_MULAAFD32X16.H2.L3_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Addition and 64-bit (17.47) result, without saturation."><a href="instruction/AE_MULAAFD32X16H3L2.html">AE_MULAAFD32X16.H3.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Addition and 64-bit (17.47) result, without saturation: second MAC slot version."><a href="instruction/AE_MULAAFD32X16H3L2_S2.html">AE_MULAAFD32X16.H3.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Complex 32x32-bit signed integer quad MAC with 32-bit accumulation."><a href="instruction/AE_MULAC32.html">AE_MULAC32</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Complex 32x16-bit signed integer quad MAC with 32-bit accumulation."><a href="instruction/AE_MULAC32X16H.html">AE_MULAC32X16.H</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Complex 32x16-bit signed integer quad MAC with 32-bit accumulation."><a href="instruction/AE_MULAC32X16L.html">AE_MULAC32X16.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULAF16SS00.html">AE_MULAF16SS.00</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULAF16SS00_S2.html">AE_MULAF16SS.00_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULAF16SS10.html">AE_MULAF16SS.10</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULAF16SS10_S2.html">AE_MULAF16SS.10_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULAF16SS11.html">AE_MULAF16SS.11</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULAF16SS11_S2.html">AE_MULAF16SS.11_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULAF16SS20.html">AE_MULAF16SS.20</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULAF16SS20_S2.html">AE_MULAF16SS.20_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULAF16SS21.html">AE_MULAF16SS.21</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULAF16SS21_S2.html">AE_MULAF16SS.21_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULAF16SS22.html">AE_MULAF16SS.22</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULAF16SS22_S2.html">AE_MULAF16SS.22_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULAF16SS30.html">AE_MULAF16SS.30</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULAF16SS30_S2.html">AE_MULAF16SS.30_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULAF16SS31.html">AE_MULAF16SS.31</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULAF16SS31_S2.html">AE_MULAF16SS.31_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULAF16SS32.html">AE_MULAF16SS.32</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULAF16SS32_S2.html">AE_MULAF16SS.32_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULAF16SS33.html">AE_MULAF16SS.33</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULAF16SS33_S2.html">AE_MULAF16SS.33_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Four-way SIMD 16x16-bit signed fractional (1.15) MAC with 32-bit (1.31) result with intermediate product and accumulator saturation."><a href="instruction/AE_MULAF16X4SS.html">AE_MULAF16X4SS</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) MAC with symmetric rounding down to 17.47-bits."><a href="instruction/AE_MULAF32RHH.html">AE_MULAF32R.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) MAC with symmetric rounding down to 17.47-bits: second MAC slot version."><a href="instruction/AE_MULAF32RHH_S2.html">AE_MULAF32R.HH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) MAC with symmetric rounding down to 17.47-bits."><a href="instruction/AE_MULAF32RLH.html">AE_MULAF32R.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) MAC with symmetric rounding down to 17.47-bits: second MAC slot version."><a href="instruction/AE_MULAF32RLH_S2.html">AE_MULAF32R.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) MAC with symmetric rounding down to 17.47-bits."><a href="instruction/AE_MULAF32RLL.html">AE_MULAF32R.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) MAC with symmetric rounding down to 17.47-bits: second MAC slot version."><a href="instruction/AE_MULAF32RLL_S2.html">AE_MULAF32R.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) MAC with asymmetric rounding down to 17.47-bits."><a href="instruction/AE_MULAF32RAHH.html">AE_MULAF32RA.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) MAC with asymmetric rounding down to 17.47-bits: second MAC slot version."><a href="instruction/AE_MULAF32RAHH_S2.html">AE_MULAF32RA.HH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) MAC with asymmetric rounding down to 17.47-bits."><a href="instruction/AE_MULAF32RALH.html">AE_MULAF32RA.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) MAC with asymmetric rounding down to 17.47-bits: second MAC slot version."><a href="instruction/AE_MULAF32RALH_S2.html">AE_MULAF32RA.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) MAC with asymmetric rounding down to 17.47-bits."><a href="instruction/AE_MULAF32RALL.html">AE_MULAF32RA.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) MAC with asymmetric rounding down to 17.47-bits: second MAC slot version."><a href="instruction/AE_MULAF32RALL_S2.html">AE_MULAF32RA.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) MAC with 64-bit (1.63) result, with saturation."><a href="instruction/AE_MULAF32SHH.html">AE_MULAF32S.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) MAC with 64-bit (1.63) result, with saturation: second MAC slot version."><a href="instruction/AE_MULAF32SHH_S2.html">AE_MULAF32S.HH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) MAC with 64-bit (1.63) result, with saturation."><a href="instruction/AE_MULAF32SLH.html">AE_MULAF32S.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) MAC with 64-bit (1.63) result, with saturation: second MAC slot version."><a href="instruction/AE_MULAF32SLH_S2.html">AE_MULAF32S.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) MAC with 64-bit (1.63) result, with saturation."><a href="instruction/AE_MULAF32SLL.html">AE_MULAF32S.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) MAC with 64-bit (1.63) result, with saturation: second MAC slot version."><a href="instruction/AE_MULAF32SLL_S2.html">AE_MULAF32S.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional MAC with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULAF32X16H0.html">AE_MULAF32X16.H0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional MAC with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULAF32X16H0_S2.html">AE_MULAF32X16.H0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional MAC with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULAF32X16H1.html">AE_MULAF32X16.H1</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional MAC with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULAF32X16H1_S2.html">AE_MULAF32X16.H1_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional MAC with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULAF32X16H2.html">AE_MULAF32X16.H2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional MAC with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULAF32X16H2_S2.html">AE_MULAF32X16.H2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional MAC with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULAF32X16H3.html">AE_MULAF32X16.H3</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional MAC with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULAF32X16H3_S2.html">AE_MULAF32X16.H3_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional MAC with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULAF32X16L0.html">AE_MULAF32X16.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional MAC with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULAF32X16L0_S2.html">AE_MULAF32X16.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional MAC with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULAF32X16L1.html">AE_MULAF32X16.L1</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional MAC with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULAF32X16L1_S2.html">AE_MULAF32X16.L1_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional MAC with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULAF32X16L2.html">AE_MULAF32X16.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional MAC with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULAF32X16L2_S2.html">AE_MULAF32X16.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional MAC with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULAF32X16L3.html">AE_MULAF32X16.L3</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional MAC with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULAF32X16L3_S2.html">AE_MULAF32X16.L3_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 32x16-bit signed fraction (1.31 x 1.15) multiply-add to 64-bit (9.47) result without saturation."><a href="instruction/AE_MULAF48Q32SP16SL.html">AE_MULAF48Q32SP16S.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 32x16-bit signed fraction (1.31 x 1.15) multiply-add to 64-bit (9.47) result without saturation: second MAC slot version."><a href="instruction/AE_MULAF48Q32SP16SL_S2.html">AE_MULAF48Q32SP16S.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit signed x 16-bit unsigned fraction (1.31 x 1.15) multiply-add to 64-bit (9.47) result without saturation."><a href="instruction/AE_MULAF48Q32SP16UL.html">AE_MULAF48Q32SP16U.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit signed x 16-bit unsigned fraction (1.31 x 1.15) multiply-add to 64-bit (9.47) result without saturation: second MAC slot version."><a href="instruction/AE_MULAF48Q32SP16UL_S2.html">AE_MULAF48Q32SP16U.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Complex 24x24-bit signed fractional (1.23) quad MAC with asymmetric rounding down to 9.23-bits."><a href="instruction/AE_MULAFC24RA.html">AE_MULAFC24RA</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Complex 32x32-bit signed fractional (1.31) quad MAC with asymmetric rounding down to 1.31-bits."><a href="instruction/AE_MULAFC32RAS.html">AE_MULAFC32RAS</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Complex 32x16-bit signed fractional quad MAC with asymmetric rounding down to 1.31-bits."><a href="instruction/AE_MULAFC32X16RASH.html">AE_MULAFC32X16RAS.H</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Complex 32x16-bit signed fractional quad MAC with asymmetric rounding down to 1.31-bits."><a href="instruction/AE_MULAFC32X16RASL.html">AE_MULAFC32X16RAS.L</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Quad 32x16-bit signed fractional MAC into two  64-bit (17.47) results, with operands selected for FIR computations."><a href="instruction/AE_MULAFD32X16X2FIRHH.html">AE_MULAFD32X16X2.FIR.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Quad 32x16-bit signed fractional MAC into two  64-bit (17.47) results, with operands selected for FIR computations."><a href="instruction/AE_MULAFD32X16X2FIRHL.html">AE_MULAFD32X16X2.FIR.HL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Quad 32x16-bit signed fractional MAC into two  64-bit (17.47) results, with operands selected for FIR computations."><a href="instruction/AE_MULAFD32X16X2FIRLH.html">AE_MULAFD32X16X2.FIR.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Quad 32x16-bit signed fractional MAC into two  64-bit (17.47) results, with operands selected for FIR computations."><a href="instruction/AE_MULAFD32X16X2FIRLL.html">AE_MULAFD32X16X2.FIR.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Quad 32x32-bit signed fractional (1.31) MAC into two  17.47-bit results using asymmetric rounding, with operands selected for FIR computations."><a href="instruction/AE_MULAFD32X2RAFIRH.html">AE_MULAFD32X2RA.FIR.H</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Quad 32x32-bit signed fractional (1.31) MAC into two  17.47-bit results using asymmetric rounding, with operands selected for FIR computations."><a href="instruction/AE_MULAFD32X2RAFIRL.html">AE_MULAFD32X2RA.FIR.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Quad 32x32-bit signed fractional (1.31) MAC into two  64-bit (1.63) results, with operands selected for FIR computations."><a href="instruction/AE_MULAFD32X2SFIRH.html">AE_MULAFD32X2S.FIR.H</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Quad 32x32-bit signed fractional (1.31) MAC into two  64-bit (1.63) results, with operands selected for FIR computations."><a href="instruction/AE_MULAFD32X2SFIRL.html">AE_MULAFD32X2S.FIR.L</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 24x24-bit signed fractional (1.23) MAC with symmetric rounding down to 9.23-bits."><a href="instruction/AE_MULAFP24X2R.html">AE_MULAFP24X2R</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 24x24-bit signed fractional (1.23) MAC with asymmetric rounding down to 9.23-bits."><a href="instruction/AE_MULAFP24X2RA.html">AE_MULAFP24X2RA</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 24x24-bit signed fractional (1.23) MAC with asymmetric rounding down to 9.23-bits: second MAC slot version."><a href="instruction/AE_MULAFP24X2RA_S2.html">AE_MULAFP24X2RA_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 24x24-bit signed fractional (1.23) MAC with symmetric rounding down to 9.23-bits: second MAC slot version."><a href="instruction/AE_MULAFP24X2R_S2.html">AE_MULAFP24X2R_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional MAC with asymmetric rounding down to 1.31-bits."><a href="instruction/AE_MULAFP32X16X2RASH.html">AE_MULAFP32X16X2RAS.H</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional MAC with asymmetric rounding down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULAFP32X16X2RASH_S2.html">AE_MULAFP32X16X2RAS.H_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional MAC with asymmetric rounding down to 1.31-bits."><a href="instruction/AE_MULAFP32X16X2RASL.html">AE_MULAFP32X16X2RAS.L</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional MAC with asymmetric rounding down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULAFP32X16X2RASL_S2.html">AE_MULAFP32X16X2RAS.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional MAC with symmetric rounding down to 1.31-bits."><a href="instruction/AE_MULAFP32X16X2RSH.html">AE_MULAFP32X16X2RS.H</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional MAC with symmetric rounding down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULAFP32X16X2RSH_S2.html">AE_MULAFP32X16X2RS.H_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional MAC with symmetric rounding down to 1.31-bits."><a href="instruction/AE_MULAFP32X16X2RSL.html">AE_MULAFP32X16X2RS.L</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional MAC with symmetric rounding down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULAFP32X16X2RSL_S2.html">AE_MULAFP32X16X2RS.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional MAC with truncation of the product down to 1.31-bits."><a href="instruction/AE_MULAFP32X16X2SH.html">AE_MULAFP32X16X2S.H</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional MAC with truncation of the product down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULAFP32X16X2SH_S2.html">AE_MULAFP32X16X2S.H_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional MAC with truncation of the product down to 1.31-bits."><a href="instruction/AE_MULAFP32X16X2SL.html">AE_MULAFP32X16X2S.L</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional MAC with truncation of the product down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULAFP32X16X2SL_S2.html">AE_MULAFP32X16X2S.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x32-bit signed fractional (1.31) MAC with asymmetric rounding down to 1.31-bits."><a href="instruction/AE_MULAFP32X2RAS.html">AE_MULAFP32X2RAS</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x32-bit signed fractional (1.31) MAC with asymmetric rounding down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULAFP32X2RAS_S2.html">AE_MULAFP32X2RAS_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x32-bit signed fractional (1.31) MAC with symmetric rounding down to 1.31-bits."><a href="instruction/AE_MULAFP32X2RS.html">AE_MULAFP32X2RS</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x32-bit signed fractional (1.31) MAC with symmetric rounding down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULAFP32X2RS_S2.html">AE_MULAFP32X2RS_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed integer MAC with 32-bit accumulation."><a href="instruction/AE_MULAP32X16X2H.html">AE_MULAP32X16X2.H</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed integer MAC with 32-bit accumulation: second MAC slot version."><a href="instruction/AE_MULAP32X16X2H_S2.html">AE_MULAP32X16X2.H_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed integer MAC with 32-bit accumulation."><a href="instruction/AE_MULAP32X16X2L.html">AE_MULAP32X16X2.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed integer MAC with 32-bit accumulation: second MAC slot version."><a href="instruction/AE_MULAP32X16X2L_S2.html">AE_MULAP32X16X2.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x32-bit signed integer MAC with 32-bit accumulation."><a href="instruction/AE_MULAP32X2.html">AE_MULAP32X2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x32-bit signed integer MAC with 32-bit accumulation."><a href="instruction/AE_MULAP32X2_S2.html">AE_MULAP32X2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 32x16-bit signed integer multiply-add (MAC) to 64-bit result without saturation."><a href="instruction/AE_MULAQ32SP16SL.html">AE_MULAQ32SP16S.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 32x16-bit signed integer multiply-add (MAC) to 64-bit result without saturation: second MAC slot version."><a href="instruction/AE_MULAQ32SP16SL_S2.html">AE_MULAQ32SP16S.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit signed x 16-bit unsigned integer multiply-add (MAC) to 64-bit result without saturation."><a href="instruction/AE_MULAQ32SP16UL.html">AE_MULAQ32SP16U.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit signed x 16-bit unsigned integer multiply-add (MAC) to 64-bit result without saturation: second MAC slot version."><a href="instruction/AE_MULAQ32SP16UL_S2.html">AE_MULAQ32SP16U.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 16x16-bit signed fraction (1.15) to 32-bit (1.31) multiply-add (MAC) with 32-bit saturation."><a href="instruction/AE_MULAS32F48P16SHH.html">AE_MULAS32F48P16S.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 16x16-bit signed fraction (1.15) to 32-bit (1.31) multiply-add (MAC) with 32-bit saturation: second MAC slot version."><a href="instruction/AE_MULAS32F48P16SHH_S2.html">AE_MULAS32F48P16S.HH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 16x16-bit signed fraction (1.15) to 32-bit (1.31) multiply-add (MAC) with 32-bit saturation."><a href="instruction/AE_MULAS32F48P16SLH.html">AE_MULAS32F48P16S.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 16x16-bit signed fraction (1.15) to 32-bit (1.31) multiply-add (MAC) with 32-bit saturation: second MAC slot version."><a href="instruction/AE_MULAS32F48P16SLH_S2.html">AE_MULAS32F48P16S.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 16x16-bit signed fraction (1.15) to 32-bit (1.31) multiply-add (MAC) with 32-bit saturation."><a href="instruction/AE_MULAS32F48P16SLL.html">AE_MULAS32F48P16S.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 16x16-bit signed fraction (1.15) to 32-bit (1.31) multiply-add (MAC) with 32-bit saturation: second MAC slot version."><a href="instruction/AE_MULAS32F48P16SLL_S2.html">AE_MULAS32F48P16S.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Subtraction and 64-bit result, without saturation"><a href="instruction/AE_MULASD32HHLL.html">AE_MULASD32.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Subtraction and 64-bit result, without saturation: second MAC slot version"><a href="instruction/AE_MULASD32HHLL_S2.html">AE_MULASD32.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Subtraction and 64-bit result, without saturation"><a href="instruction/AE_MULASD32HLLH.html">AE_MULASD32.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Subtraction and 64-bit result, without saturation: second MAC slot version"><a href="instruction/AE_MULASD32HLLH_S2.html">AE_MULASD32.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Subtraction and 64-bit result, without saturation."><a href="instruction/AE_MULASD32X16H1L0.html">AE_MULASD32X16.H1.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Subtraction and 64-bit result, without saturation: second MAC slot version."><a href="instruction/AE_MULASD32X16H1L0_S2.html">AE_MULASD32X16.H1.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Subtraction and 64-bit result, without saturation."><a href="instruction/AE_MULASD32X16H3L2.html">AE_MULASD32X16.H3.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Subtraction and 64-bit result, without saturation: second MAC slot version."><a href="instruction/AE_MULASD32X16H3L2_S2.html">AE_MULASD32X16.H3.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Subtraction and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULASFD32RAHHLL.html">AE_MULASFD32RA.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Subtraction and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULASFD32RAHHLL_S2.html">AE_MULASFD32RA.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Subtraction and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULASFD32RAHLLH.html">AE_MULASFD32RA.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Subtraction and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULASFD32RAHLLH_S2.html">AE_MULASFD32RA.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Subtraction and 64-bit (1.63) result, with saturation"><a href="instruction/AE_MULASFD32SHHLL.html">AE_MULASFD32S.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Subtraction and 64-bit (1.63) result, with saturation: second MAC slot version"><a href="instruction/AE_MULASFD32SHHLL_S2.html">AE_MULASFD32S.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Subtraction and 64-bit (1.63) result, with saturation"><a href="instruction/AE_MULASFD32SHLLH.html">AE_MULASFD32S.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Subtraction and 64-bit (1.63) result, with saturation: second MAC slot version"><a href="instruction/AE_MULASFD32SHLLH_S2.html">AE_MULASFD32S.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Subtraction and 64-bit (17.47) result, without saturation."><a href="instruction/AE_MULASFD32X16H1L0.html">AE_MULASFD32X16.H1.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Subtraction and 64-bit (17.47) result, without saturation: second MAC slot version."><a href="instruction/AE_MULASFD32X16H1L0_S2.html">AE_MULASFD32X16.H1.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Subtraction and 64-bit (17.47) result, without saturation."><a href="instruction/AE_MULASFD32X16H3L2.html">AE_MULASFD32X16.H3.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Subtraction and 64-bit (17.47) result, without saturation: second MAC slot version."><a href="instruction/AE_MULASFD32X16H3L2_S2.html">AE_MULASFD32X16.H3.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Complex 32x32-bit signed integer quad multiply into 32-bits."><a href="instruction/AE_MULC32.html">AE_MULC32</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Complex 32x16-bit signed integer quad multiply into 32-bits."><a href="instruction/AE_MULC32X16H.html">AE_MULC32X16.H</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Complex 32x16-bit signed integer quad multiply into 32-bits."><a href="instruction/AE_MULC32X16L.html">AE_MULC32X16.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation."><a href="instruction/AE_MULF16SS00.html">AE_MULF16SS.00</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation: second MAC slot version."><a href="instruction/AE_MULF16SS00_S2.html">AE_MULF16SS.00_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation."><a href="instruction/AE_MULF16SS10.html">AE_MULF16SS.10</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation: second MAC slot version."><a href="instruction/AE_MULF16SS10_S2.html">AE_MULF16SS.10_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation."><a href="instruction/AE_MULF16SS11.html">AE_MULF16SS.11</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation: second MAC slot version."><a href="instruction/AE_MULF16SS11_S2.html">AE_MULF16SS.11_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation."><a href="instruction/AE_MULF16SS20.html">AE_MULF16SS.20</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation: second MAC slot version."><a href="instruction/AE_MULF16SS20_S2.html">AE_MULF16SS.20_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation."><a href="instruction/AE_MULF16SS21.html">AE_MULF16SS.21</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation: second MAC slot version."><a href="instruction/AE_MULF16SS21_S2.html">AE_MULF16SS.21_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation."><a href="instruction/AE_MULF16SS22.html">AE_MULF16SS.22</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation: second MAC slot version."><a href="instruction/AE_MULF16SS22_S2.html">AE_MULF16SS.22_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation."><a href="instruction/AE_MULF16SS30.html">AE_MULF16SS.30</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation: second MAC slot version."><a href="instruction/AE_MULF16SS30_S2.html">AE_MULF16SS.30_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation."><a href="instruction/AE_MULF16SS31.html">AE_MULF16SS.31</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation: second MAC slot version."><a href="instruction/AE_MULF16SS31_S2.html">AE_MULF16SS.31_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation."><a href="instruction/AE_MULF16SS32.html">AE_MULF16SS.32</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation: second MAC slot version."><a href="instruction/AE_MULF16SS32_S2.html">AE_MULF16SS.32_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation."><a href="instruction/AE_MULF16SS33.html">AE_MULF16SS.33</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiplication with 32-bit (1.31) results, with intermediate product  saturation: second MAC slot version."><a href="instruction/AE_MULF16SS33_S2.html">AE_MULF16SS.33_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Four-way SIMD 16x16-bit signed fractional (1.15) multiply with 32-bit (1.31) result and saturation."><a href="instruction/AE_MULF16X4SS.html">AE_MULF16X4SS</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiplication with symmetric rounding down to 17.47-bits."><a href="instruction/AE_MULF32RHH.html">AE_MULF32R.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiplication with symmetric rounding down to 17.47-bits: second MAC slot version."><a href="instruction/AE_MULF32RHH_S2.html">AE_MULF32R.HH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiplication with symmetric rounding down to 17.47-bits."><a href="instruction/AE_MULF32RLH.html">AE_MULF32R.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiplication with symmetric rounding down to 17.47-bits: second MAC slot version."><a href="instruction/AE_MULF32RLH_S2.html">AE_MULF32R.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiplication with symmetric rounding down to 17.47-bits."><a href="instruction/AE_MULF32RLL.html">AE_MULF32R.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiplication with symmetric rounding down to 17.47-bits: second MAC slot version."><a href="instruction/AE_MULF32RLL_S2.html">AE_MULF32R.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiplication with asymmetric rounding down to 17.47-bits."><a href="instruction/AE_MULF32RAHH.html">AE_MULF32RA.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiplication with asymmetric rounding down to 17.47-bits: second MAC slot version."><a href="instruction/AE_MULF32RAHH_S2.html">AE_MULF32RA.HH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiplication with asymmetric rounding down to 17.47-bits."><a href="instruction/AE_MULF32RALH.html">AE_MULF32RA.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiplication with asymmetric rounding down to 17.47-bits: second MAC slot version."><a href="instruction/AE_MULF32RALH_S2.html">AE_MULF32RA.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiplication with asymmetric rounding down to 17.47-bits."><a href="instruction/AE_MULF32RALL.html">AE_MULF32RA.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiplication with asymmetric rounding down to 17.47-bits: second MAC slot version."><a href="instruction/AE_MULF32RALL_S2.html">AE_MULF32RA.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiplication with 64-bit (1.63) result, with saturation."><a href="instruction/AE_MULF32SHH.html">AE_MULF32S.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiplication with 64-bit (1.63) result, with saturation: second MAC slot version."><a href="instruction/AE_MULF32SHH_S2.html">AE_MULF32S.HH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiplication with 64-bit (1.63) result, with saturation."><a href="instruction/AE_MULF32SLH.html">AE_MULF32S.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiplication with 64-bit (1.63) result, with saturation: second MAC slot version."><a href="instruction/AE_MULF32SLH_S2.html">AE_MULF32S.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiplication with 64-bit (1.63) result, with saturation."><a href="instruction/AE_MULF32SLL.html">AE_MULF32S.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiplication with 64-bit (1.63) result, with saturation: second MAC slot version."><a href="instruction/AE_MULF32SLL_S2.html">AE_MULF32S.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiplication with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULF32X16H0.html">AE_MULF32X16.H0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiplication with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULF32X16H0_S2.html">AE_MULF32X16.H0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiplication with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULF32X16H1.html">AE_MULF32X16.H1</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiplication with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULF32X16H1_S2.html">AE_MULF32X16.H1_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiplication with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULF32X16H2.html">AE_MULF32X16.H2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiplication with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULF32X16H2_S2.html">AE_MULF32X16.H2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiplication with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULF32X16H3.html">AE_MULF32X16.H3</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiplication with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULF32X16H3_S2.html">AE_MULF32X16.H3_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiplication with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULF32X16L0.html">AE_MULF32X16.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiplication with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULF32X16L0_S2.html">AE_MULF32X16.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiplication with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULF32X16L1.html">AE_MULF32X16.L1</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiplication with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULF32X16L1_S2.html">AE_MULF32X16.L1_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiplication with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULF32X16L2.html">AE_MULF32X16.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiplication with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULF32X16L2_S2.html">AE_MULF32X16.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiplication with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULF32X16L3.html">AE_MULF32X16.L3</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiplication with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULF32X16L3_S2.html">AE_MULF32X16.L3_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 32x16-bit signed fraction (1.31 x 1.15) multiply to 64-bit (9.47) result without saturation."><a href="instruction/AE_MULF48Q32SP16SL.html">AE_MULF48Q32SP16S.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 32x16-bit signed fraction (1.31 x 1.15) multiply to 64-bit (9.47) result without saturation: second MAC slot version."><a href="instruction/AE_MULF48Q32SP16SL_S2.html">AE_MULF48Q32SP16S.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit signed x 16-bit unsigned fraction (1.31 x 1.15) multiply to 64-bit (9.47) result without saturation."><a href="instruction/AE_MULF48Q32SP16UL.html">AE_MULF48Q32SP16U.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit signed x 16-bit unsigned fraction (1.31 x 1.15) multiply to 64-bit (9.47) result without saturation: second MAC slot version."><a href="instruction/AE_MULF48Q32SP16UL_S2.html">AE_MULF48Q32SP16U.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Complex 24x24-bit signed fractional (1.23) quad multiply with asymmetric rounding down to 9.23-bits."><a href="instruction/AE_MULFC24RA.html">AE_MULFC24RA</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Complex 32x32-bit signed fractional (1.31) quad multiply with asymmetric rounding down to 1.31-bits."><a href="instruction/AE_MULFC32RAS.html">AE_MULFC32RAS</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Complex 32x16-bit signed fractional quad multiply with asymmetric rounding down to 1.31-bits."><a href="instruction/AE_MULFC32X16RASH.html">AE_MULFC32X16RAS.H</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Complex 32x16-bit signed fractional quad multiply with asymmetric rounding down to 1.31-bits."><a href="instruction/AE_MULFC32X16RASL.html">AE_MULFC32X16RAS.L</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Quad 32x16-bit signed fractional multiply into two  64-bit (17.47) results, with operands selected for FIR computations."><a href="instruction/AE_MULFD32X16X2FIRHH.html">AE_MULFD32X16X2.FIR.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Quad 32x16-bit signed fractional multiply into two  64-bit (17.47) results, with operands selected for FIR computations."><a href="instruction/AE_MULFD32X16X2FIRHL.html">AE_MULFD32X16X2.FIR.HL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Quad 32x16-bit signed fractional multiply into two  64-bit (17.47) results, with operands selected for FIR computations."><a href="instruction/AE_MULFD32X16X2FIRLH.html">AE_MULFD32X16X2.FIR.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Quad 32x16-bit signed fractional multiply into two  64-bit (17.47) results, with operands selected for FIR computations."><a href="instruction/AE_MULFD32X16X2FIRLL.html">AE_MULFD32X16X2.FIR.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Quad 32x32-bit signed fractional (1.31) multiply into two  17.47-bit results using asymmetric rounding, with operands selected for FIR computations."><a href="instruction/AE_MULFD32X2RAFIRH.html">AE_MULFD32X2RA.FIR.H</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Quad 32x32-bit signed fractional (1.31) multiply into two  17.47-bit results using asymmetric rounding, with operands selected for FIR computations."><a href="instruction/AE_MULFD32X2RAFIRL.html">AE_MULFD32X2RA.FIR.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Quad 32x32-bit signed fractional (1.31) multiply into two  64-bit (1.63) results, with operands selected for FIR computations."><a href="instruction/AE_MULFD32X2SFIRH.html">AE_MULFD32X2S.FIR.H</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Quad 32x32-bit signed fractional (1.31) multiply into two  64-bit (1.63) results, with operands selected for FIR computations."><a href="instruction/AE_MULFD32X2SFIRL.html">AE_MULFD32X2S.FIR.L</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Four-way SIMD 16x16-bit signed fractional (1.15) multiply with 16-bit (1.15) result, asymmetric rounding and saturation."><a href="instruction/AE_MULFP16X4RAS.html">AE_MULFP16X4RAS</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Four-way SIMD 16x16-bit signed fractional (1.15) multiply with 16-bit (1.15) result and saturation."><a href="instruction/AE_MULFP16X4S.html">AE_MULFP16X4S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 24x24-bit signed fractional (1.23) multiply with symmetric rounding down to 9.23-bits."><a href="instruction/AE_MULFP24X2R.html">AE_MULFP24X2R</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 24x24-bit signed fractional (1.23) multiply with asymmetric rounding down to 9.23-bits."><a href="instruction/AE_MULFP24X2RA.html">AE_MULFP24X2RA</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 24x24-bit signed fractional (1.23) multiply with asymmetric rounding down to 9.23-bits: second MAC slot version."><a href="instruction/AE_MULFP24X2RA_S2.html">AE_MULFP24X2RA_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 24x24-bit signed fractional (1.23) multiply with symmetric rounding down to 9.23-bits: second MAC slot version."><a href="instruction/AE_MULFP24X2R_S2.html">AE_MULFP24X2R_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply with asymmetric rounding down to 1.31-bits."><a href="instruction/AE_MULFP32X16X2RASH.html">AE_MULFP32X16X2RAS.H</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply with asymmetric rounding down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULFP32X16X2RASH_S2.html">AE_MULFP32X16X2RAS.H_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply with asymmetric rounding down to 1.31-bits."><a href="instruction/AE_MULFP32X16X2RASL.html">AE_MULFP32X16X2RAS.L</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply with asymmetric rounding down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULFP32X16X2RASL_S2.html">AE_MULFP32X16X2RAS.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply with symmetric rounding down to 1.31-bits."><a href="instruction/AE_MULFP32X16X2RSH.html">AE_MULFP32X16X2RS.H</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply with symmetric rounding down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULFP32X16X2RSH_S2.html">AE_MULFP32X16X2RS.H_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply with symmetric rounding down to 1.31-bits."><a href="instruction/AE_MULFP32X16X2RSL.html">AE_MULFP32X16X2RS.L</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply with symmetric rounding down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULFP32X16X2RSL_S2.html">AE_MULFP32X16X2RS.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply with truncation of the product down to 1.31-bits."><a href="instruction/AE_MULFP32X16X2SH.html">AE_MULFP32X16X2S.H</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply with truncation of the product down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULFP32X16X2SH_S2.html">AE_MULFP32X16X2S.H_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply with truncation of the product down to 1.31-bits."><a href="instruction/AE_MULFP32X16X2SL.html">AE_MULFP32X16X2S.L</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply with truncation of the product down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULFP32X16X2SL_S2.html">AE_MULFP32X16X2S.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x32-bit signed fractional (1.31) multiply with asymmetric rounding down to 1.31-bits."><a href="instruction/AE_MULFP32X2RAS.html">AE_MULFP32X2RAS</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x32-bit signed fractional (1.31) multiply with asymmetric rounding down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULFP32X2RAS_S2.html">AE_MULFP32X2RAS_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x32-bit signed fractional (1.31) multiply with symmetric rounding down to 1.31-bits."><a href="instruction/AE_MULFP32X2RS.html">AE_MULFP32X2RS</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x32-bit signed fractional (1.31) multiply with symmetric rounding down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULFP32X2RS_S2.html">AE_MULFP32X2RS_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed integer multiply."><a href="instruction/AE_MULP32X16X2H.html">AE_MULP32X16X2.H</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed integer multiply: second MAC slot version."><a href="instruction/AE_MULP32X16X2H_S2.html">AE_MULP32X16X2.H_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed integer multiply."><a href="instruction/AE_MULP32X16X2L.html">AE_MULP32X16X2.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed integer multiply: second MAC slot version."><a href="instruction/AE_MULP32X16X2L_S2.html">AE_MULP32X16X2.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x32-bit signed integer multiply."><a href="instruction/AE_MULP32X2.html">AE_MULP32X2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x32-bit signed integer multiply."><a href="instruction/AE_MULP32X2_S2.html">AE_MULP32X2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 32x16-bit signed integer multiply to 64-bit result without saturation."><a href="instruction/AE_MULQ32SP16SL.html">AE_MULQ32SP16S.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 32x16-bit signed integer multiply to 64-bit result without saturation: second MAC slot version."><a href="instruction/AE_MULQ32SP16SL_S2.html">AE_MULQ32SP16S.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit signed x 16-bit unsigned integer multiply to 64-bit result without saturation."><a href="instruction/AE_MULQ32SP16UL.html">AE_MULQ32SP16U.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit signed x 16-bit unsigned integer multiply to 64-bit result without saturation: second MAC slot version."><a href="instruction/AE_MULQ32SP16UL_S2.html">AE_MULQ32SP16U.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Four-way SIMD 16x16-bit signed integer multiply-subtract with 32-bit result."><a href="instruction/AE_MULS16X4.html">AE_MULS16X4</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer multiply-subtract with 64-bit result, with no saturation."><a href="instruction/AE_MULS32HH.html">AE_MULS32.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer multiply-subtract with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULS32HH_S2.html">AE_MULS32.HH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer multiply-subtract with 64-bit result, with no saturation."><a href="instruction/AE_MULS32LH.html">AE_MULS32.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer multiply-subtract with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULS32LH_S2.html">AE_MULS32.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer multiply-subtract with 64-bit result, with no saturation."><a href="instruction/AE_MULS32LL.html">AE_MULS32.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer multiply-subtract with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULS32LL_S2.html">AE_MULS32.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer multiply-subtract with 72-bit result, with no saturation."><a href="instruction/AE_MULS32EPHH.html">AE_MULS32EP.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer multiply-subtract with 72-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULS32EPHH_S2.html">AE_MULS32EP.HH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 16x16-bit signed fraction (1.15) to 32-bit (1.31) multiply with 32-bit saturation."><a href="instruction/AE_MULS32F48P16SHH.html">AE_MULS32F48P16S.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 16x16-bit signed fraction (1.15) to 32-bit (1.31) multiply with 32-bit saturation: second MAC slot version."><a href="instruction/AE_MULS32F48P16SHH_S2.html">AE_MULS32F48P16S.HH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 16x16-bit signed fraction (1.15) to 32-bit (1.31) multiply with 32-bit saturation."><a href="instruction/AE_MULS32F48P16SLH.html">AE_MULS32F48P16S.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 16x16-bit signed fraction (1.15) to 32-bit (1.31) multiply with 32-bit saturation: second MAC slot version."><a href="instruction/AE_MULS32F48P16SLH_S2.html">AE_MULS32F48P16S.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 16x16-bit signed fraction (1.15) to 32-bit (1.31) multiply with 32-bit saturation."><a href="instruction/AE_MULS32F48P16SLL.html">AE_MULS32F48P16S.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 16x16-bit signed fraction (1.15) to 32-bit (1.31) multiply with 32-bit saturation: second MAC slot version."><a href="instruction/AE_MULS32F48P16SLL_S2.html">AE_MULS32F48P16S.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit unsigned integer multiply-subtract with 64-bit result"><a href="instruction/AE_MULS32ULL.html">AE_MULS32U.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiply-subtract with 64-bit result, with no saturation."><a href="instruction/AE_MULS32X16H0.html">AE_MULS32X16.H0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiply-subtract with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULS32X16H0_S2.html">AE_MULS32X16.H0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiply-subtract with 64-bit result, with no saturation."><a href="instruction/AE_MULS32X16H1.html">AE_MULS32X16.H1</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiply-subtract with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULS32X16H1_S2.html">AE_MULS32X16.H1_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiply-subtract with 64-bit result, with no saturation."><a href="instruction/AE_MULS32X16H2.html">AE_MULS32X16.H2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiply-subtract with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULS32X16H2_S2.html">AE_MULS32X16.H2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiply-subtract with 64-bit result, with no saturation."><a href="instruction/AE_MULS32X16H3.html">AE_MULS32X16.H3</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiply-subtract with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULS32X16H3_S2.html">AE_MULS32X16.H3_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiply-subtract with 64-bit result, with no saturation."><a href="instruction/AE_MULS32X16L0.html">AE_MULS32X16.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiply-subtract with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULS32X16L0_S2.html">AE_MULS32X16.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiply-subtract with 64-bit result, with no saturation."><a href="instruction/AE_MULS32X16L1.html">AE_MULS32X16.L1</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiply-subtract with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULS32X16L1_S2.html">AE_MULS32X16.L1_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiply-subtract with 64-bit result, with no saturation."><a href="instruction/AE_MULS32X16L2.html">AE_MULS32X16.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiply-subtract with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULS32X16L2_S2.html">AE_MULS32X16.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiply-subtract with 64-bit result, with no saturation."><a href="instruction/AE_MULS32X16L3.html">AE_MULS32X16.L3</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer multiply-subtract with 64-bit result, with no saturation: second MAC slot version."><a href="instruction/AE_MULS32X16L3_S2.html">AE_MULS32X16.L3_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Subtraction/Addition and 64-bit result, without saturation"><a href="instruction/AE_MULSAD32HHLL.html">AE_MULSAD32.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Subtraction/Addition and 64-bit result, without saturation: second MAC slot version"><a href="instruction/AE_MULSAD32HHLL_S2.html">AE_MULSAD32.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Subtraction/Addition and 64-bit result, without saturation."><a href="instruction/AE_MULSAD32X16H1L0.html">AE_MULSAD32X16.H1.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Subtraction/Addition and 64-bit result, without saturation: second MAC slot version."><a href="instruction/AE_MULSAD32X16H1L0_S2.html">AE_MULSAD32X16.H1.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Subtraction/Addition and 64-bit result, without saturation."><a href="instruction/AE_MULSAD32X16H3L2.html">AE_MULSAD32X16.H3.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Subtraction/Addition and 64-bit result, without saturation: second MAC slot version."><a href="instruction/AE_MULSAD32X16H3L2_S2.html">AE_MULSAD32X16.H3.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Addition and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULSAFD32RAHHLL.html">AE_MULSAFD32RA.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Addition and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULSAFD32RAHHLL_S2.html">AE_MULSAFD32RA.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Addition and 64-bit (1.63) result, with saturation"><a href="instruction/AE_MULSAFD32SHHLL.html">AE_MULSAFD32S.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Addition and 64-bit (1.63) result, with saturation: second MAC slot version"><a href="instruction/AE_MULSAFD32SHHLL_S2.html">AE_MULSAFD32S.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Subtraction/Addition and 64-bit (17.47) result, without saturation."><a href="instruction/AE_MULSAFD32X16H1L0.html">AE_MULSAFD32X16.H1.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Subtraction/Addition and 64-bit (17.47) result, without saturation: second MAC slot version."><a href="instruction/AE_MULSAFD32X16H1L0_S2.html">AE_MULSAFD32X16.H1.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Subtraction/Addition and 64-bit (17.47) result, without saturation."><a href="instruction/AE_MULSAFD32X16H3L2.html">AE_MULSAFD32X16.H3.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Subtraction/Addition and 64-bit (17.47) result, without saturation: second MAC slot version."><a href="instruction/AE_MULSAFD32X16H3L2_S2.html">AE_MULSAFD32X16.H3.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULSF16SS00.html">AE_MULSF16SS.00</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULSF16SS00_S2.html">AE_MULSF16SS.00_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULSF16SS10.html">AE_MULSF16SS.10</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULSF16SS10_S2.html">AE_MULSF16SS.10_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULSF16SS11.html">AE_MULSF16SS.11</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULSF16SS11_S2.html">AE_MULSF16SS.11_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULSF16SS20.html">AE_MULSF16SS.20</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULSF16SS20_S2.html">AE_MULSF16SS.20_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULSF16SS21.html">AE_MULSF16SS.21</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULSF16SS21_S2.html">AE_MULSF16SS.21_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULSF16SS22.html">AE_MULSF16SS.22</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULSF16SS22_S2.html">AE_MULSF16SS.22_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULSF16SS30.html">AE_MULSF16SS.30</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULSF16SS30_S2.html">AE_MULSF16SS.30_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULSF16SS31.html">AE_MULSF16SS.31</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULSF16SS31_S2.html">AE_MULSF16SS.31_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULSF16SS32.html">AE_MULSF16SS.32</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULSF16SS32_S2.html">AE_MULSF16SS.32_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation."><a href="instruction/AE_MULSF16SS33.html">AE_MULSF16SS.33</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) results, with intermediate product and accumulator saturation: second MAC slot version."><a href="instruction/AE_MULSF16SS33_S2.html">AE_MULSF16SS.33_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Four-way SIMD 16x16-bit signed fractional (1.15) multiply-subtract with 32-bit (1.31) result with intermediate product and accumulator saturation."><a href="instruction/AE_MULSF16X4SS.html">AE_MULSF16X4SS</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_d1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x4_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x4_q1&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x4_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiply-subtract with symmetric rounding down to 17.47-bits."><a href="instruction/AE_MULSF32RHH.html">AE_MULSF32R.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiply-subtract with symmetric rounding down to 17.47-bits: second MAC slot version."><a href="instruction/AE_MULSF32RHH_S2.html">AE_MULSF32R.HH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiply-subtract with symmetric rounding down to 17.47-bits."><a href="instruction/AE_MULSF32RLH.html">AE_MULSF32R.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiply-subtract with symmetric rounding down to 17.47-bits: second MAC slot version."><a href="instruction/AE_MULSF32RLH_S2.html">AE_MULSF32R.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiply-subtract with symmetric rounding down to 17.47-bits."><a href="instruction/AE_MULSF32RLL.html">AE_MULSF32R.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiply-subtract with symmetric rounding down to 17.47-bits: second MAC slot version."><a href="instruction/AE_MULSF32RLL_S2.html">AE_MULSF32R.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiply-subtract with asymmetric rounding down to 17.47-bits."><a href="instruction/AE_MULSF32RAHH.html">AE_MULSF32RA.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiply-subtract with asymmetric rounding down to 17.47-bits: second MAC slot version."><a href="instruction/AE_MULSF32RAHH_S2.html">AE_MULSF32RA.HH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiply-subtract with asymmetric rounding down to 17.47-bits."><a href="instruction/AE_MULSF32RALH.html">AE_MULSF32RA.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiply-subtract with asymmetric rounding down to 17.47-bits: second MAC slot version."><a href="instruction/AE_MULSF32RALH_S2.html">AE_MULSF32RA.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiply-subtract with asymmetric rounding down to 17.47-bits."><a href="instruction/AE_MULSF32RALL.html">AE_MULSF32RA.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiply-subtract with asymmetric rounding down to 17.47-bits: second MAC slot version."><a href="instruction/AE_MULSF32RALL_S2.html">AE_MULSF32RA.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiply-subtract with 64-bit (1.63) result, with saturation."><a href="instruction/AE_MULSF32SHH.html">AE_MULSF32S.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiply-subtract with 64-bit (1.63) result, with saturation: second MAC slot version."><a href="instruction/AE_MULSF32SHH_S2.html">AE_MULSF32S.HH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiply-subtract with 64-bit (1.63) result, with saturation."><a href="instruction/AE_MULSF32SLH.html">AE_MULSF32S.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiply-subtract with 64-bit (1.63) result, with saturation: second MAC slot version."><a href="instruction/AE_MULSF32SLH_S2.html">AE_MULSF32S.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiply-subtract with 64-bit (1.63) result, with saturation."><a href="instruction/AE_MULSF32SLL.html">AE_MULSF32S.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fractional (1.31) multiply-subtract with 64-bit (1.63) result, with saturation: second MAC slot version."><a href="instruction/AE_MULSF32SLL_S2.html">AE_MULSF32S.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiply-subtract with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULSF32X16H0.html">AE_MULSF32X16.H0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiply-subtract with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULSF32X16H0_S2.html">AE_MULSF32X16.H0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiply-subtract with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULSF32X16H1.html">AE_MULSF32X16.H1</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiply-subtract with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULSF32X16H1_S2.html">AE_MULSF32X16.H1_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiply-subtract with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULSF32X16H2.html">AE_MULSF32X16.H2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiply-subtract with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULSF32X16H2_S2.html">AE_MULSF32X16.H2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiply-subtract with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULSF32X16H3.html">AE_MULSF32X16.H3</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiply-subtract with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULSF32X16H3_S2.html">AE_MULSF32X16.H3_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiply-subtract with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULSF32X16L0.html">AE_MULSF32X16.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiply-subtract with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULSF32X16L0_S2.html">AE_MULSF32X16.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiply-subtract with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULSF32X16L1.html">AE_MULSF32X16.L1</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiply-subtract with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULSF32X16L1_S2.html">AE_MULSF32X16.L1_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiply-subtract with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULSF32X16L2.html">AE_MULSF32X16.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiply-subtract with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULSF32X16L2_S2.html">AE_MULSF32X16.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiply-subtract with 64-bit (17.47) result, with no saturation."><a href="instruction/AE_MULSF32X16L3.html">AE_MULSF32X16.L3</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fractional multiply-subtract with 64-bit (17.47) result, with no saturation: second MAC slot version."><a href="instruction/AE_MULSF32X16L3_S2.html">AE_MULSF32X16.L3_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 32x16-bit signed fraction (1.31 x 1.15) multiply-subtract to 64-bit (9.47) result without saturation."><a href="instruction/AE_MULSF48Q32SP16SL.html">AE_MULSF48Q32SP16S.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 32x16-bit signed fraction (1.31 x 1.15) multiply-subtract to 64-bit (9.47) result without saturation: second MAC slot version."><a href="instruction/AE_MULSF48Q32SP16SL_S2.html">AE_MULSF48Q32SP16S.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit signed x 16-bit unsigned fraction (1.31 x 1.15) multiply-subtract to 64-bit (9.47) result without saturation."><a href="instruction/AE_MULSF48Q32SP16UL.html">AE_MULSF48Q32SP16U.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit signed x 16-bit unsigned fraction (1.31 x 1.15) multiply-subtract to 64-bit (9.47) result without saturation: second MAC slot version."><a href="instruction/AE_MULSF48Q32SP16UL_S2.html">AE_MULSF48Q32SP16U.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 24x24-bit signed fractional (1.23) multiply-subtract with symmetric rounding down to 9.23-bits."><a href="instruction/AE_MULSFP24X2R.html">AE_MULSFP24X2R</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 24x24-bit signed fractional (1.23) multiply-subtract with asymmetric rounding down to 9.23-bits."><a href="instruction/AE_MULSFP24X2RA.html">AE_MULSFP24X2RA</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 24x24-bit signed fractional (1.23) multiply-subtract with asymmetric rounding down to 9.23-bits: second MAC slot version."><a href="instruction/AE_MULSFP24X2RA_S2.html">AE_MULSFP24X2RA_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 24x24-bit signed fractional (1.23) multiply-subtract with symmetric rounding down to 9.23-bits: second MAC slot version."><a href="instruction/AE_MULSFP24X2R_S2.html">AE_MULSFP24X2R_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply-subtract with asymmetric rounding down to 1.31-bits."><a href="instruction/AE_MULSFP32X16X2RASH.html">AE_MULSFP32X16X2RAS.H</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply-subtract with asymmetric rounding down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULSFP32X16X2RASH_S2.html">AE_MULSFP32X16X2RAS.H_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply-subtract with asymmetric rounding down to 1.31-bits."><a href="instruction/AE_MULSFP32X16X2RASL.html">AE_MULSFP32X16X2RAS.L</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply-subtract with asymmetric rounding down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULSFP32X16X2RASL_S2.html">AE_MULSFP32X16X2RAS.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply-subtract with symmetric rounding down to 1.31-bits."><a href="instruction/AE_MULSFP32X16X2RSH.html">AE_MULSFP32X16X2RS.H</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply-subtract with symmetric rounding down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULSFP32X16X2RSH_S2.html">AE_MULSFP32X16X2RS.H_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply-subtract with symmetric rounding down to 1.31-bits."><a href="instruction/AE_MULSFP32X16X2RSL.html">AE_MULSFP32X16X2RS.L</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply-subtract with symmetric rounding down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULSFP32X16X2RSL_S2.html">AE_MULSFP32X16X2RS.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply-subtract with truncation of the product down to 1.31-bits."><a href="instruction/AE_MULSFP32X16X2SH.html">AE_MULSFP32X16X2S.H</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply-subtract with truncation of the product down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULSFP32X16X2SH_S2.html">AE_MULSFP32X16X2S.H_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply-subtract with truncation of the product down to 1.31-bits."><a href="instruction/AE_MULSFP32X16X2SL.html">AE_MULSFP32X16X2S.L</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed fractional multiply-subtract with truncation of the product down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULSFP32X16X2SL_S2.html">AE_MULSFP32X16X2S.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x32-bit signed fractional (1.31) multiply-subtract with asymmetric rounding down to 1.31-bits."><a href="instruction/AE_MULSFP32X2RAS.html">AE_MULSFP32X2RAS</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x32-bit signed fractional (1.31) multiply-subtract with asymmetric rounding down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULSFP32X2RAS_S2.html">AE_MULSFP32X2RAS_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x32-bit signed fractional (1.31) multiply-subtract with symmetric rounding down to 1.31-bits."><a href="instruction/AE_MULSFP32X2RS.html">AE_MULSFP32X2RS</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x32-bit signed fractional (1.31) multiply-subtract with symmetric rounding down to 1.31-bits: second MAC slot version."><a href="instruction/AE_MULSFP32X2RS_S2.html">AE_MULSFP32X2RS_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed integer multiply-subtract with 32-bit accumulation."><a href="instruction/AE_MULSP32X16X2H.html">AE_MULSP32X16X2.H</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed integer multiply-subtract with 32-bit accumulation: second MAC slot version."><a href="instruction/AE_MULSP32X16X2H_S2.html">AE_MULSP32X16X2.H_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed integer multiply-subtract with 32-bit accumulation."><a href="instruction/AE_MULSP32X16X2L.html">AE_MULSP32X16X2.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x16-bit signed integer multiply-subtract with 32-bit accumulation: second MAC slot version."><a href="instruction/AE_MULSP32X16X2L_S2.html">AE_MULSP32X16X2.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x32-bit signed integer multiply-subtract with 32-bit accumulation."><a href="instruction/AE_MULSP32X2.html">AE_MULSP32X2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD 32x32-bit signed integer multiply-subtract with 32-bit accumulation."><a href="instruction/AE_MULSP32X2_S2.html">AE_MULSP32X2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 32x16-bit signed integer multiply-subtract to 64-bit result without saturation."><a href="instruction/AE_MULSQ32SP16SL.html">AE_MULSQ32SP16S.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 32x16-bit signed integer multiply-subtract to 64-bit result without saturation: second MAC slot version."><a href="instruction/AE_MULSQ32SP16SL_S2.html">AE_MULSQ32SP16S.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit signed x 16-bit unsigned integer multiply-subtract to 64-bit result without saturation."><a href="instruction/AE_MULSQ32SP16UL.html">AE_MULSQ32SP16U.L</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit signed x 16-bit unsigned integer multiply-subtract to 64-bit result without saturation: second MAC slot version."><a href="instruction/AE_MULSQ32SP16UL_S2.html">AE_MULSQ32SP16U.L_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 16x16-bit signed fraction (1.15) to 32-bit (1.31) multiply-sub (MAC) with 32-bit saturation."><a href="instruction/AE_MULSS32F48P16SHH.html">AE_MULSS32F48P16S.HH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 16x16-bit signed fraction (1.15) to 32-bit (1.31) multiply-sub (MAC) with 32-bit saturation: second MAC slot version."><a href="instruction/AE_MULSS32F48P16SHH_S2.html">AE_MULSS32F48P16S.HH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 16x16-bit signed fraction (1.15) to 32-bit (1.31) multiply-sub (MAC) with 32-bit saturation."><a href="instruction/AE_MULSS32F48P16SLH.html">AE_MULSS32F48P16S.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 16x16-bit signed fraction (1.15) to 32-bit (1.31) multiply-sub (MAC) with 32-bit saturation: second MAC slot version."><a href="instruction/AE_MULSS32F48P16SLH_S2.html">AE_MULSS32F48P16S.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 16x16-bit signed fraction (1.15) to 32-bit (1.31) multiply-sub (MAC) with 32-bit saturation."><a href="instruction/AE_MULSS32F48P16SLL.html">AE_MULSS32F48P16S.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Legacy HiFi 2 16x16-bit signed fraction (1.15) to 32-bit (1.31) multiply-sub (MAC) with 32-bit saturation: second MAC slot version."><a href="instruction/AE_MULSS32F48P16SLL_S2.html">AE_MULSS32F48P16S.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Subtraction/Subtraction and 64-bit result, without saturation"><a href="instruction/AE_MULSSD32HHLL.html">AE_MULSSD32.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Subtraction/Subtraction and 64-bit result, without saturation: second MAC slot version"><a href="instruction/AE_MULSSD32HHLL_S2.html">AE_MULSSD32.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Subtraction/Subtraction and 64-bit result, without saturation"><a href="instruction/AE_MULSSD32HLLH.html">AE_MULSSD32.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Subtraction/Subtraction and 64-bit result, without saturation: second MAC slot version"><a href="instruction/AE_MULSSD32HLLH_S2.html">AE_MULSSD32.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual multiply-subtract with Subtraction/Subtraction and 72-bit result, without saturation"><a href="instruction/AE_MULSSD32EPHHLL.html">AE_MULSSD32EP.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual multiply-subtract with Subtraction/Subtraction and 72-bit result, without saturation: second MAC slot version."><a href="instruction/AE_MULSSD32EPHHLL_S2.html">AE_MULSSD32EP.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Subtraction/Subtraction and 64-bit result, without saturation."><a href="instruction/AE_MULSSD32X16H1L0.html">AE_MULSSD32X16.H1.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Subtraction/Subtraction and 64-bit result, without saturation: second MAC slot version."><a href="instruction/AE_MULSSD32X16H1L0_S2.html">AE_MULSSD32X16.H1.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Subtraction/Subtraction and 64-bit result, without saturation."><a href="instruction/AE_MULSSD32X16H3L2.html">AE_MULSSD32X16.H3.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Subtraction/Subtraction and 64-bit result, without saturation: second MAC slot version."><a href="instruction/AE_MULSSD32X16H3L2_S2.html">AE_MULSSD32X16.H3.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Subtraction/Subtraction and 32-bit (1.31) result, with saturation after every step.."><a href="instruction/AE_MULSSFD16SS11_00.html">AE_MULSSFD16SS.11_00</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Subtraction/Subtraction and 32-bit (1.31) result, with saturation after every step.: second MAC slot version."><a href="instruction/AE_MULSSFD16SS11_00_S2.html">AE_MULSSFD16SS.11_00_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Subtraction/Subtraction and 32-bit (1.31) result, with saturation after every step.."><a href="instruction/AE_MULSSFD16SS13_02.html">AE_MULSSFD16SS.13_02</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Subtraction/Subtraction and 32-bit (1.31) result, with saturation after every step.: second MAC slot version."><a href="instruction/AE_MULSSFD16SS13_02_S2.html">AE_MULSSFD16SS.13_02_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Subtraction/Subtraction and 32-bit (1.31) result, with saturation after every step.."><a href="instruction/AE_MULSSFD16SS33_22.html">AE_MULSSFD16SS.33_22</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Subtraction/Subtraction and 32-bit (1.31) result, with saturation after every step.: second MAC slot version."><a href="instruction/AE_MULSSFD16SS33_22_S2.html">AE_MULSSFD16SS.33_22_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Subtraction and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULSSFD32RAHHLL.html">AE_MULSSFD32RA.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Subtraction and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULSSFD32RAHHLL_S2.html">AE_MULSSFD32RA.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Subtraction and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULSSFD32RAHLLH.html">AE_MULSSFD32RA.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Subtraction and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULSSFD32RAHLLH_S2.html">AE_MULSSFD32RA.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Subtraction and 64-bit (1.63) result, with saturation"><a href="instruction/AE_MULSSFD32SHHLL.html">AE_MULSSFD32S.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Subtraction and 64-bit (1.63) result, with saturation: second MAC slot version"><a href="instruction/AE_MULSSFD32SHHLL_S2.html">AE_MULSSFD32S.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Subtraction and 64-bit (1.63) result, with saturation"><a href="instruction/AE_MULSSFD32SHLLH.html">AE_MULSSFD32S.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Subtraction and 64-bit (1.63) result, with saturation: second MAC slot version"><a href="instruction/AE_MULSSFD32SHLLH_S2.html">AE_MULSSFD32S.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Subtraction/Subtraction and 64-bit (17.47) result, without saturation."><a href="instruction/AE_MULSSFD32X16H1L0.html">AE_MULSSFD32X16.H1.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Subtraction/Subtraction and 64-bit (17.47) result, without saturation: second MAC slot version."><a href="instruction/AE_MULSSFD32X16H1L0_S2.html">AE_MULSSFD32X16.H1.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Subtraction/Subtraction and 64-bit (17.47) result, without saturation."><a href="instruction/AE_MULSSFD32X16H3L2.html">AE_MULSSFD32X16.H3.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Subtraction/Subtraction and 64-bit (17.47) result, without saturation: second MAC slot version."><a href="instruction/AE_MULSSFD32X16H3L2_S2.html">AE_MULSSFD32X16.H3.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction quad MAC with 64-bit (17.47) result without saturation, zeroed accumulator."><a href="instruction/AE_MULZAAAAFQ32X16.html">AE_MULZAAAAFQ32X16</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_v1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction quad MAC with 64-bit (17.47) result without saturation, zeroed accumulator: second MAC slot version."><a href="instruction/AE_MULZAAAAFQ32X16_S2.html">AE_MULZAAAAFQ32X16_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_v1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16-bit signed quad MAC with 64-bit result without saturation, zeroed accumulator."><a href="instruction/AE_MULZAAAAQ16.html">AE_MULZAAAAQ16</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16-bit signed quad MAC with 64-bit result without saturation, zeroed accumulator: second MAC slot version."><a href="instruction/AE_MULZAAAAQ16_S2.html">AE_MULZAAAAQ16_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer quad MAC with 64-bit result without saturation, zeroed accumulator."><a href="instruction/AE_MULZAAAAQ32X16.html">AE_MULZAAAAQ32X16</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_v1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer quad MAC with 64-bit result without saturation, zeroed accumulator: second MAC slot version."><a href="instruction/AE_MULZAAAAQ32X16_S2.html">AE_MULZAAAAQ32X16_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_v1&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Addition and 64-bit result, without saturation, zeroed accumulator."><a href="instruction/AE_MULZAAD32HHLL.html">AE_MULZAAD32.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Addition and 64-bit result, without saturation, zeroed accumulator.: second MAC slot version"><a href="instruction/AE_MULZAAD32HHLL_S2.html">AE_MULZAAD32.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Addition and 64-bit result, without saturation, zeroed accumulator."><a href="instruction/AE_MULZAAD32HLLH.html">AE_MULZAAD32.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Addition and 64-bit result, without saturation, zeroed accumulator.: second MAC slot version"><a href="instruction/AE_MULZAAD32HLLH_S2.html">AE_MULZAAD32.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Addition and 72-bit result, without saturation, zeroed accumulator."><a href="instruction/AE_MULZAAD32EPHHLL.html">AE_MULZAAD32EP.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Addition and 72-bit result, without saturation, zeroed accumulator: second MAC slot version."><a href="instruction/AE_MULZAAD32EPHHLL_S2.html">AE_MULZAAD32EP.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit unsigned times signed integer dual MAC with Addition/Addition and 72-bit result, without saturation, zeroed accumulator"><a href="instruction/AE_MULZAAD32USEPHLLH.html">AE_MULZAAD32USEP.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit unsigned times signed integer dual MAC with Addition/Addition and 72-bit result, without saturation, zeroed accumulator: second MAC slot version."><a href="instruction/AE_MULZAAD32USEPHLLH_S2.html">AE_MULZAAD32USEP.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Addition and 64-bit result without saturation, zeroed accumulator."><a href="instruction/AE_MULZAAD32X16H0L1.html">AE_MULZAAD32X16.H0.L1</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Addition and 64-bit result without saturation, zeroed accumulator: second MAC slot version."><a href="instruction/AE_MULZAAD32X16H0L1_S2.html">AE_MULZAAD32X16.H0.L1_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Addition and 64-bit result, without saturation, zeroed accumulator.."><a href="instruction/AE_MULZAAD32X16H1L0.html">AE_MULZAAD32X16.H1.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Addition and 64-bit result, without saturation, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZAAD32X16H1L0_S2.html">AE_MULZAAD32X16.H1.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Addition and 64-bit result without saturation, zeroed accumulator."><a href="instruction/AE_MULZAAD32X16H2L3.html">AE_MULZAAD32X16.H2.L3</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Addition and 64-bit result without saturation, zeroed accumulator: second MAC slot version."><a href="instruction/AE_MULZAAD32X16H2L3_S2.html">AE_MULZAAD32X16.H2.L3_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Addition and 64-bit result, without saturation, zeroed accumulator.."><a href="instruction/AE_MULZAAD32X16H3L2.html">AE_MULZAAD32X16.H3.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Addition and 64-bit result, without saturation, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZAAD32X16H3L2_S2.html">AE_MULZAAD32X16.H3.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Addition/Addition and 32-bit (1.31) result, with saturation after every step, zeroed accumulator.."><a href="instruction/AE_MULZAAFD16SS11_00.html">AE_MULZAAFD16SS.11_00</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Addition/Addition and 32-bit (1.31) result, with saturation after every step, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZAAFD16SS11_00_S2.html">AE_MULZAAFD16SS.11_00_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Addition/Addition and 32-bit (1.31) result, with saturation after every step, zeroed accumulator.."><a href="instruction/AE_MULZAAFD16SS13_02.html">AE_MULZAAFD16SS.13_02</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Addition/Addition and 32-bit (1.31) result, with saturation after every step, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZAAFD16SS13_02_S2.html">AE_MULZAAFD16SS.13_02_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Addition/Addition and 32-bit (1.31) result, with saturation after every step, zeroed accumulator.."><a href="instruction/AE_MULZAAFD16SS33_22.html">AE_MULZAAFD16SS.33_22</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Addition/Addition and 32-bit (1.31) result, with saturation after every step, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZAAFD16SS33_22_S2.html">AE_MULZAAFD16SS.33_22_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Addition and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULZAAFD32RAHHLL.html">AE_MULZAAFD32RA.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Addition and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULZAAFD32RAHHLL_S2.html">AE_MULZAAFD32RA.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Addition and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULZAAFD32RAHLLH.html">AE_MULZAAFD32RA.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Addition and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULZAAFD32RAHLLH_S2.html">AE_MULZAAFD32RA.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Addition and 64-bit (1.63) result, with saturation, zeroed accumulator."><a href="instruction/AE_MULZAAFD32SHHLL.html">AE_MULZAAFD32S.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Addition and 64-bit (1.63) result, with saturation, zeroed accumulator.: second MAC slot version"><a href="instruction/AE_MULZAAFD32SHHLL_S2.html">AE_MULZAAFD32S.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Addition and 64-bit (1.63) result, with saturation, zeroed accumulator."><a href="instruction/AE_MULZAAFD32SHLLH.html">AE_MULZAAFD32S.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Addition and 64-bit (1.63) result, with saturation, zeroed accumulator.: second MAC slot version"><a href="instruction/AE_MULZAAFD32SHLLH_S2.html">AE_MULZAAFD32S.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Addition and 64-bit (17.47) result, without saturation, zeroed accumulator."><a href="instruction/AE_MULZAAFD32X16H0L1.html">AE_MULZAAFD32X16.H0.L1</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Addition and 64-bit (17.47) result, without saturation, zeroed accumulator: second MAC slot version."><a href="instruction/AE_MULZAAFD32X16H0L1_S2.html">AE_MULZAAFD32X16.H0.L1_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Addition and 64-bit (17.47) result, without saturation, zeroed accumulator.."><a href="instruction/AE_MULZAAFD32X16H1L0.html">AE_MULZAAFD32X16.H1.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Addition and 64-bit (17.47) result, without saturation, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZAAFD32X16H1L0_S2.html">AE_MULZAAFD32X16.H1.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Addition and 64-bit (17.47) result, without saturation, zeroed accumulator."><a href="instruction/AE_MULZAAFD32X16H2L3.html">AE_MULZAAFD32X16.H2.L3</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Addition and 64-bit (17.47) result, without saturation, zeroed accumulator: second MAC slot version."><a href="instruction/AE_MULZAAFD32X16H2L3_S2.html">AE_MULZAAFD32X16.H2.L3_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Addition and 64-bit (17.47) result, without saturation, zeroed accumulator.."><a href="instruction/AE_MULZAAFD32X16H3L2.html">AE_MULZAAFD32X16.H3.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Addition and 64-bit (17.47) result, without saturation, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZAAFD32X16H3L2_S2.html">AE_MULZAAFD32X16.H3.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Subtraction and 64-bit result, without saturation, zeroed accumulator."><a href="instruction/AE_MULZASD32HHLL.html">AE_MULZASD32.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Subtraction and 64-bit result, without saturation, zeroed accumulator.: second MAC slot version"><a href="instruction/AE_MULZASD32HHLL_S2.html">AE_MULZASD32.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Subtraction and 64-bit result, without saturation, zeroed accumulator."><a href="instruction/AE_MULZASD32HLLH.html">AE_MULZASD32.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Addition/Subtraction and 64-bit result, without saturation, zeroed accumulator.: second MAC slot version"><a href="instruction/AE_MULZASD32HLLH_S2.html">AE_MULZASD32.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Subtraction and 64-bit result, without saturation, zeroed accumulator.."><a href="instruction/AE_MULZASD32X16H1L0.html">AE_MULZASD32X16.H1.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Subtraction and 64-bit result, without saturation, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZASD32X16H1L0_S2.html">AE_MULZASD32X16.H1.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Subtraction and 64-bit result, without saturation, zeroed accumulator.."><a href="instruction/AE_MULZASD32X16H3L2.html">AE_MULZASD32X16.H3.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Addition/Subtraction and 64-bit result, without saturation, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZASD32X16H3L2_S2.html">AE_MULZASD32X16.H3.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Subtraction and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULZASFD32RAHHLL.html">AE_MULZASFD32RA.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Subtraction and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULZASFD32RAHHLL_S2.html">AE_MULZASFD32RA.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Subtraction and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULZASFD32RAHLLH.html">AE_MULZASFD32RA.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Subtraction and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULZASFD32RAHLLH_S2.html">AE_MULZASFD32RA.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Subtraction and 64-bit (1.63) result, with saturation, zeroed accumulator."><a href="instruction/AE_MULZASFD32SHHLL.html">AE_MULZASFD32S.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Subtraction and 64-bit (1.63) result, with saturation, zeroed accumulator.: second MAC slot version"><a href="instruction/AE_MULZASFD32SHHLL_S2.html">AE_MULZASFD32S.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Subtraction and 64-bit (1.63) result, with saturation, zeroed accumulator."><a href="instruction/AE_MULZASFD32SHLLH.html">AE_MULZASFD32S.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Addition/Subtraction and 64-bit (1.63) result, with saturation, zeroed accumulator.: second MAC slot version"><a href="instruction/AE_MULZASFD32SHLLH_S2.html">AE_MULZASFD32S.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Subtraction and 64-bit (17.47) result, without saturation, zeroed accumulator.."><a href="instruction/AE_MULZASFD32X16H1L0.html">AE_MULZASFD32X16.H1.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Subtraction and 64-bit (17.47) result, without saturation, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZASFD32X16H1L0_S2.html">AE_MULZASFD32X16.H1.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Subtraction and 64-bit (17.47) result, without saturation, zeroed accumulator.."><a href="instruction/AE_MULZASFD32X16H3L2.html">AE_MULZASFD32X16.H3.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Addition/Subtraction and 64-bit (17.47) result, without saturation, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZASFD32X16H3L2_S2.html">AE_MULZASFD32X16.H3.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Subtraction/Addition and 64-bit result, without saturation, zeroed accumulator."><a href="instruction/AE_MULZSAD32HHLL.html">AE_MULZSAD32.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Subtraction/Addition and 64-bit result, without saturation, zeroed accumulator.: second MAC slot version"><a href="instruction/AE_MULZSAD32HHLL_S2.html">AE_MULZSAD32.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Subtraction/Addition and 64-bit result, without saturation, zeroed accumulator.."><a href="instruction/AE_MULZSAD32X16H1L0.html">AE_MULZSAD32X16.H1.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Subtraction/Addition and 64-bit result, without saturation, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZSAD32X16H1L0_S2.html">AE_MULZSAD32X16.H1.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Subtraction/Addition and 64-bit result, without saturation, zeroed accumulator.."><a href="instruction/AE_MULZSAD32X16H3L2.html">AE_MULZSAD32X16.H3.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Subtraction/Addition and 64-bit result, without saturation, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZSAD32X16H3L2_S2.html">AE_MULZSAD32X16.H3.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Addition and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULZSAFD32RAHHLL.html">AE_MULZSAFD32RA.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Addition and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULZSAFD32RAHHLL_S2.html">AE_MULZSAFD32RA.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Addition and 64-bit (1.63) result, with saturation, zeroed accumulator."><a href="instruction/AE_MULZSAFD32SHHLL.html">AE_MULZSAFD32S.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Addition and 64-bit (1.63) result, with saturation, zeroed accumulator.: second MAC slot version"><a href="instruction/AE_MULZSAFD32SHHLL_S2.html">AE_MULZSAFD32S.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Subtraction/Addition and 64-bit (17.47) result, without saturation, zeroed accumulator.."><a href="instruction/AE_MULZSAFD32X16H1L0.html">AE_MULZSAFD32X16.H1.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Subtraction/Addition and 64-bit (17.47) result, without saturation, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZSAFD32X16H1L0_S2.html">AE_MULZSAFD32X16.H1.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Subtraction/Addition and 64-bit (17.47) result, without saturation, zeroed accumulator.."><a href="instruction/AE_MULZSAFD32X16H3L2.html">AE_MULZSAFD32X16.H3.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Subtraction/Addition and 64-bit (17.47) result, without saturation, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZSAFD32X16H3L2_S2.html">AE_MULZSAFD32X16.H3.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Subtraction/Subtraction and 64-bit result, without saturation, zeroed accumulator."><a href="instruction/AE_MULZSSD32HHLL.html">AE_MULZSSD32.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Subtraction/Subtraction and 64-bit result, without saturation, zeroed accumulator.: second MAC slot version"><a href="instruction/AE_MULZSSD32HHLL_S2.html">AE_MULZSSD32.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Subtraction/Subtraction and 64-bit result, without saturation, zeroed accumulator."><a href="instruction/AE_MULZSSD32HLLH.html">AE_MULZSSD32.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual MAC with Subtraction/Subtraction and 64-bit result, without saturation, zeroed accumulator.: second MAC slot version"><a href="instruction/AE_MULZSSD32HLLH_S2.html">AE_MULZSSD32.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual multiply-subtract with Subtraction/Subtraction and 72-bit result, without saturation, zeroed accumulator."><a href="instruction/AE_MULZSSD32EPHHLL.html">AE_MULZSSD32EP.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed integer dual multiply-subtract with Subtraction/Subtraction and 72-bit result, without saturation, zeroed accumulator: second MAC slot version."><a href="instruction/AE_MULZSSD32EPHHLL_S2.html">AE_MULZSSD32EP.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_acc_ep&nbsp;Wstage+1</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Subtraction/Subtraction and 64-bit result, without saturation, zeroed accumulator.."><a href="instruction/AE_MULZSSD32X16H1L0.html">AE_MULZSSD32X16.H1.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Subtraction/Subtraction and 64-bit result, without saturation, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZSSD32X16H1L0_S2.html">AE_MULZSSD32X16.H1.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Subtraction/Subtraction and 64-bit result, without saturation, zeroed accumulator.."><a href="instruction/AE_MULZSSD32X16H3L2.html">AE_MULZSSD32X16.H3.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed integer dual MAC with Subtraction/Subtraction and 64-bit result, without saturation, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZSSD32X16H3L2_S2.html">AE_MULZSSD32X16.H3.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Subtraction/Subtraction and 32-bit (1.31) result, with saturation after every step, zeroed accumulator.."><a href="instruction/AE_MULZSSFD16SS11_00.html">AE_MULZSSFD16SS.11_00</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Subtraction/Subtraction and 32-bit (1.31) result, with saturation after every step, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZSSFD16SS11_00_S2.html">AE_MULZSSFD16SS.11_00_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Subtraction/Subtraction and 32-bit (1.31) result, with saturation after every step, zeroed accumulator.."><a href="instruction/AE_MULZSSFD16SS13_02.html">AE_MULZSSFD16SS.13_02</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Subtraction/Subtraction and 32-bit (1.31) result, with saturation after every step, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZSSFD16SS13_02_S2.html">AE_MULZSSFD16SS.13_02_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Subtraction/Subtraction and 32-bit (1.31) result, with saturation after every step, zeroed accumulator.."><a href="instruction/AE_MULZSSFD16SS33_22.html">AE_MULZSSFD16SS.33_22</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16x16-bit signed fraction dual MAC with Subtraction/Subtraction and 32-bit (1.31) result, with saturation after every step, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZSSFD16SS33_22_S2.html">AE_MULZSSFD16SS.33_22_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Subtraction and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULZSSFD32RAHHLL.html">AE_MULZSSFD32RA.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Subtraction and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULZSSFD32RAHHLL_S2.html">AE_MULZSSFD32RA.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Subtraction and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULZSSFD32RAHLLH.html">AE_MULZSSFD32RA.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Subtraction and with no saturation and asymmetric rounding down to 17.47-bits"><a href="instruction/AE_MULZSSFD32RAHLLH_S2.html">AE_MULZSSFD32RA.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Subtraction and 64-bit (1.63) result, with saturation, zeroed accumulator."><a href="instruction/AE_MULZSSFD32SHHLL.html">AE_MULZSSFD32S.HH.LL</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Subtraction and 64-bit (1.63) result, with saturation, zeroed accumulator.: second MAC slot version"><a href="instruction/AE_MULZSSFD32SHHLL_S2.html">AE_MULZSSFD32S.HH.LL_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Subtraction and 64-bit (1.63) result, with saturation, zeroed accumulator."><a href="instruction/AE_MULZSSFD32SHLLH.html">AE_MULZSSFD32S.HL.LH</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x32-bit signed fraction (1.31) dual MAC with Subtraction/Subtraction and 64-bit (1.63) result, with saturation, zeroed accumulator.: second MAC slot version"><a href="instruction/AE_MULZSSFD32SHLLH_S2.html">AE_MULZSSFD32S.HL.LH_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Subtraction/Subtraction and 64-bit (17.47) result, without saturation, zeroed accumulator.."><a href="instruction/AE_MULZSSFD32X16H1L0.html">AE_MULZSSFD32X16.H1.L0</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Subtraction/Subtraction and 64-bit (17.47) result, without saturation, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZSSFD32X16H1L0_S2.html">AE_MULZSSFD32X16.H1.L0_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Subtraction/Subtraction and 64-bit (17.47) result, without saturation, zeroed accumulator.."><a href="instruction/AE_MULZSSFD32X16H3L2.html">AE_MULZSSFD32X16.H3.L2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S1_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S1_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32x16-bit signed fraction dual MAC with Subtraction/Subtraction and 64-bit (17.47) result, without saturation, zeroed accumulator.: second MAC slot version."><a href="instruction/AE_MULZSSFD32X16H3L2_S2.html">AE_MULZSSFD32X16.H3.L2_S2</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_d0&nbsp;Mstage</code>, <code>opnd_ae_sem_mul_x2_S2_d1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_mul_x2_S2_q0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="bitwise NAND on two AE_DR register inputs"><a href="instruction/AE_NAND.html">AE_NAND</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_dr_v0&nbsp;Mstage</code>, <code>ae_dr_to_dr_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_dr_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="4-way 16-bit negation with saturation"><a href="instruction/AE_NEG16S.html">AE_NEG16S</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 24-bit negation with saturation"><a href="instruction/AE_NEG24S.html">AE_NEG24S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit negation"><a href="instruction/AE_NEG32.html">AE_NEG32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit negation with saturation"><a href="instruction/AE_NEG32S.html">AE_NEG32S</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit negation"><a href="instruction/AE_NEG64.html">AE_NEG64</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit negation with saturation"><a href="instruction/AE_NEG64S.html">AE_NEG64S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="56-bit negation with saturation"><a href="instruction/AE_NEGSQ56S.html">AE_NEGSQ56S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="compute left shift amount to normalize AE_DR register, write to AR register"><a href="instruction/AE_NSA64.html">AE_NSA64</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_ar_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="compute left shift amount to normalize the lowest 16-bits of an AE_DR register"><a href="instruction/AE_NSAZ160.html">AE_NSAZ16.0</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_ar_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="compute left shift amount to normalize the lowest 32-bits of an AE_DR register"><a href="instruction/AE_NSAZ32L.html">AE_NSAZ32.L</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_ar_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="bitwise OR on two AE_DR register inputs"><a href="instruction/AE_OR.html">AE_OR</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_dr_v0&nbsp;Mstage</code>, <code>ae_dr_to_dr_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_dr_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="24-bit biquad acceleration"><a href="instruction/AE_PKSR24.html">AE_PKSR24</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_pks_d&nbsp;Mstage</code>,
	    <code>ae_pks_s&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_pks_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit biquad acceleration"><a href="instruction/AE_PKSR32.html">AE_PKSR32</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_pks_d&nbsp;Mstage</code>,
	    <code>ae_pks_s&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_pks_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit biquad acceleration for 1.63-bit data"><a href="instruction/AE_PKSRF32.html">AE_PKSRF32</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_pks_d&nbsp;Mstage</code>,
	    <code>ae_pks_s&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_pks_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Range Detection"><a href="instruction/AE_RNG32X2.html">AE_RNG32X2</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>, <code>opnd_ae_sem_rng_d&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically and saturate two 1.31-bit fractions to 1.15-bits"><a href="instruction/AE_ROUND16X4F32SASYM.html">AE_ROUND16X4F32SASYM</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>,
	    <code>ae_arth_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round symmetrically and saturate two 1.31-bit fractions to 1.15-bits"><a href="instruction/AE_ROUND16X4F32SSYM.html">AE_ROUND16X4F32SSYM</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>,
	    <code>ae_arth_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically and saturate two 17.47-bit fractions to 1.23-bits"><a href="instruction/AE_ROUND24X2F48SASYM.html">AE_ROUND24X2F48SASYM</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round symmetrically and saturate two 17.47-bit fractions to 1.23-bits"><a href="instruction/AE_ROUND24X2F48SSYM.html">AE_ROUND24X2F48SSYM</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically and saturate two 17.47-bit fractions to 1.31-bits"><a href="instruction/AE_ROUND32X2F48SASYM.html">AE_ROUND32X2F48SASYM</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round symmetrically and saturate two 17.47-bit fractions to 1.31-bits"><a href="instruction/AE_ROUND32X2F48SSYM.html">AE_ROUND32X2F48SSYM</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically and saturate the 1.63-bit fraction to 1.31-bits"><a href="instruction/AE_ROUND32X2F64SASYM.html">AE_ROUND32X2F64SASYM</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round symmetrically and saturate the 1.63-bit fraction to 1.31-bits"><a href="instruction/AE_ROUND32X2F64SSYM.html">AE_ROUND32X2F64SSYM</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically and saturate two 9.23-bit fractions to 1.15-bits"><a href="instruction/AE_ROUNDSP16F24ASYM.html">AE_ROUNDSP16F24ASYM</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round symmetrically and saturate two 9.23-bit fractions to 1.15-bits"><a href="instruction/AE_ROUNDSP16F24SYM.html">AE_ROUNDSP16F24SYM</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically and saturate two 17.47-bit fractions to 1.15-bits"><a href="instruction/AE_ROUNDSP16Q48X2ASYM.html">AE_ROUNDSP16Q48X2ASYM</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round symmetrically and saturate two 17.47-bit fractions to 1.15-bits"><a href="instruction/AE_ROUNDSP16Q48X2SYM.html">AE_ROUNDSP16Q48X2SYM</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically and saturate a 17.47-bit fractions to 1.31-bits"><a href="instruction/AE_ROUNDSQ32F48ASYM.html">AE_ROUNDSQ32F48ASYM</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round symmetrically and saturate a 17.47-bit fractions to 1.31-bits"><a href="instruction/AE_ROUNDSQ32F48SYM.html">AE_ROUNDSQ32F48SYM</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 16-bit value from the lowest entry of the AE_DR register"><a href="instruction/AE_S160I.html">AE_S16.0.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 16-bit value from the lowest entry of the AE_DR register"><a href="instruction/AE_S160IP.html">AE_S16.0.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 16-bit value from the lowest entry of the AE_DR register"><a href="instruction/AE_S160X.html">AE_S16.0.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 16-bit value from the lowest entry of the AE_DR register"><a href="instruction/AE_S160XC.html">AE_S16.0.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 16-bit value from the lowest entry of the AE_DR register"><a href="instruction/AE_S160XC1.html">AE_S16.0.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 16-bit value from the lowest entry of the AE_DR register"><a href="instruction/AE_S160XP.html">AE_S16.0.XP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Narrow Store 16-bit"><a href="instruction/AE_S16IN.html">AE_S16I.N</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 16-bit fractional values from the middle of the low entry of an AE_DR register"><a href="instruction/AE_S16MLI.html">AE_S16M.L.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 16-bit fractional values from the middle of the low entry of an AE_DR register"><a href="instruction/AE_S16MLIU.html">AE_S16M.L.IU</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 16-bit fractional values from the middle of the low entry of an AE_DR register"><a href="instruction/AE_S16MLX.html">AE_S16M.L.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 16-bit fractional values from the middle of the low entry of an AE_DR register"><a href="instruction/AE_S16MLXC.html">AE_S16M.L.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 16-bit fractional values from the middle of the low entry of an AE_DR register"><a href="instruction/AE_S16MLXC1.html">AE_S16M.L.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 16-bit fractional values from the middle of the low entry of an AE_DR register"><a href="instruction/AE_S16MLXU.html">AE_S16M.L.XU</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a pair of 16-bit fractional values from the middle of each half of an AE_DR register"><a href="instruction/AE_S16X2MI.html">AE_S16X2M.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a pair of 16-bit fractional values from the middle of each half of an AE_DR register"><a href="instruction/AE_S16X2MIU.html">AE_S16X2M.IU</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a pair of 16-bit fractional values from the middle of each half of an AE_DR register"><a href="instruction/AE_S16X2MX.html">AE_S16X2M.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a pair of 16-bit fractional values from the middle of each half of an AE_DR register"><a href="instruction/AE_S16X2MXC.html">AE_S16X2M.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a pair of 16-bit fractional values from the middle of each half of an AE_DR register"><a href="instruction/AE_S16X2MXC1.html">AE_S16X2M.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a pair of 16-bit fractional values from the middle of each half of an AE_DR register"><a href="instruction/AE_S16X2MXU.html">AE_S16X2M.XU</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store four 16-bit values from the AE_DR register"><a href="instruction/AE_S16X4I.html">AE_S16X4.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store four 16-bit values from the AE_DR register"><a href="instruction/AE_S16X4IP.html">AE_S16X4.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store four 16-bit values from the AE_DR register"><a href="instruction/AE_S16X4X.html">AE_S16X4.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store four 16-bit values from the AE_DR register"><a href="instruction/AE_S16X4XC.html">AE_S16X4.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store four 16-bit values from the AE_DR register"><a href="instruction/AE_S16X4XC1.html">AE_S16X4.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store four 16-bit values from the AE_DR register"><a href="instruction/AE_S16X4XP.html">AE_S16X4.XP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically a 17.47-bit fraction to 1.23-bits and store"><a href="instruction/AE_S24RA64SI.html">AE_S24RA64S.I</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_ls_v1&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically a 17.47-bit fraction to 1.23-bits and store"><a href="instruction/AE_S24RA64SIP.html">AE_S24RA64S.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_ls_v1&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically a 17.47-bit fraction to 1.23-bits and store"><a href="instruction/AE_S24RA64SX.html">AE_S24RA64S.X</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_ls_v1&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically a 17.47-bit fraction to 1.23-bits and store"><a href="instruction/AE_S24RA64SXC.html">AE_S24RA64S.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_ls_v1&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically a 17.47-bit fraction to 1.23-bits and store"><a href="instruction/AE_S24RA64SXC1.html">AE_S24RA64S.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_ls_v1&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically a 17.47-bit fraction to 1.23-bits and store"><a href="instruction/AE_S24RA64SXP.html">AE_S24RA64S.XP</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_ls_v1&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically two 17.47-bit fractions to 1.23-bits and store"><a href="instruction/AE_S24X2RA64SIP.html">AE_S24X2RA64S.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_ls_v2&nbsp;Mstage</code>,
	    <code>ae_ls_v1&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 32-bit value from the L entry of the AE_DR register"><a href="instruction/AE_S32LI.html">AE_S32.L.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 32-bit value from the L entry of the AE_DR register"><a href="instruction/AE_S32LIP.html">AE_S32.L.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 32-bit value from the L entry of the AE_DR register"><a href="instruction/AE_S32LX.html">AE_S32.L.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 32-bit value from the L entry of the AE_DR register"><a href="instruction/AE_S32LXC.html">AE_S32.L.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 32-bit value from the L entry of the AE_DR register"><a href="instruction/AE_S32LXC1.html">AE_S32.L.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 32-bit value from the L entry of the AE_DR register"><a href="instruction/AE_S32LXP.html">AE_S32.L.XP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 24-bit fractional value from the L entry of the AE_DR register"><a href="instruction/AE_S32F24LI.html">AE_S32F24.L.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 24-bit fractional value from the L entry of the AE_DR register"><a href="instruction/AE_S32F24LIP.html">AE_S32F24.L.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 24-bit fractional value from the L entry of the AE_DR register"><a href="instruction/AE_S32F24LX.html">AE_S32F24.L.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 24-bit fractional value from the L entry of the AE_DR register"><a href="instruction/AE_S32F24LXC.html">AE_S32F24.L.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 24-bit fractional value from the L entry of the AE_DR register"><a href="instruction/AE_S32F24LXC1.html">AE_S32F24.L.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 24-bit fractional value from the L entry of the AE_DR register"><a href="instruction/AE_S32F24LXP.html">AE_S32F24.L.XP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 32-bit fractional values from the middle of an AE_DR register"><a href="instruction/AE_S32MI.html">AE_S32M.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 32-bit fractional values from the middle of an AE_DR register"><a href="instruction/AE_S32MIU.html">AE_S32M.IU</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 32-bit fractional values from the middle of an AE_DR register"><a href="instruction/AE_S32MX.html">AE_S32M.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 32-bit fractional values from the middle of an AE_DR register"><a href="instruction/AE_S32MXC.html">AE_S32M.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 32-bit fractional values from the middle of an AE_DR register"><a href="instruction/AE_S32MXU.html">AE_S32M.XU</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically a 17.47-bit fraction to 1.31-bits and store"><a href="instruction/AE_S32RA64SI.html">AE_S32RA64S.I</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_ls_v1&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically a 17.47-bit fraction to 1.31-bits and store"><a href="instruction/AE_S32RA64SIP.html">AE_S32RA64S.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_ls_v1&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically a 17.47-bit fraction to 1.31-bits and store"><a href="instruction/AE_S32RA64SX.html">AE_S32RA64S.X</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_ls_v1&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically a 17.47-bit fraction to 1.31-bits and store"><a href="instruction/AE_S32RA64SXC.html">AE_S32RA64S.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_ls_v1&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically a 17.47-bit fraction to 1.31-bits and store"><a href="instruction/AE_S32RA64SXC1.html">AE_S32RA64S.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_ls_v1&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically a 17.47-bit fraction to 1.31-bits and store"><a href="instruction/AE_S32RA64SXP.html">AE_S32RA64S.XP</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_ls_v1&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 32-bit values from the AE_DR register"><a href="instruction/AE_S32X2I.html">AE_S32X2.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 32-bit values from the AE_DR register"><a href="instruction/AE_S32X2IP.html">AE_S32X2.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 32-bit values from the AE_DR register"><a href="instruction/AE_S32X2RIC.html">AE_S32X2.RIC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 32-bit values from the AE_DR register"><a href="instruction/AE_S32X2RIC1.html">AE_S32X2.RIC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 32-bit values from the AE_DR register"><a href="instruction/AE_S32X2X.html">AE_S32X2.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 32-bit values from the AE_DR register"><a href="instruction/AE_S32X2XC.html">AE_S32X2.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 32-bit values from the AE_DR register"><a href="instruction/AE_S32X2XC1.html">AE_S32X2.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 32-bit values from the AE_DR register"><a href="instruction/AE_S32X2XP.html">AE_S32X2.XP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 24-bit fractional values from the AE_DR register"><a href="instruction/AE_S32X2F24I.html">AE_S32X2F24.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 24-bit fractional values from the AE_DR register"><a href="instruction/AE_S32X2F24IP.html">AE_S32X2F24.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 24-bit fractional values from the AE_DR register"><a href="instruction/AE_S32X2F24RIC.html">AE_S32X2F24.RIC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 24-bit fractional values from the AE_DR register"><a href="instruction/AE_S32X2F24RIC1.html">AE_S32X2F24.RIC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 24-bit fractional values from the AE_DR register"><a href="instruction/AE_S32X2F24RIP.html">AE_S32X2F24.RIP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 24-bit fractional values from the AE_DR register"><a href="instruction/AE_S32X2F24X.html">AE_S32X2F24.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 24-bit fractional values from the AE_DR register"><a href="instruction/AE_S32X2F24XC.html">AE_S32X2F24.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 24-bit fractional values from the AE_DR register"><a href="instruction/AE_S32X2F24XC1.html">AE_S32X2F24.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 24-bit fractional values from the AE_DR register"><a href="instruction/AE_S32X2F24XP.html">AE_S32X2F24.XP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Round asymmetrically two 17.47-bit fractions to 1.31-bits and store"><a href="instruction/AE_S32X2RA64SIP.html">AE_S32X2RA64S.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_ls_v2&nbsp;Mstage</code>,
	    <code>ae_ls_v1&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 32-bit values from the AE_DR register and check for headroom"><a href="instruction/AE_S32X2RNGI.html">AE_S32X2RNG.I</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>, <code>ae_ls_v&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 32-bit values from the AE_DR register and check for headroom"><a href="instruction/AE_S32X2RNGIP.html">AE_S32X2RNG.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>, <code>ae_ls_v&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 32-bit values from the AE_DR register and check for headroom"><a href="instruction/AE_S32X2RNGX.html">AE_S32X2RNG.X</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>, <code>ae_ls_v&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 32-bit values from the AE_DR register and check for headroom"><a href="instruction/AE_S32X2RNGXP.html">AE_S32X2RNG.XP</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>, <code>ae_ls_v&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Stores a 64-bit value from the AE_DR register"><a href="instruction/AE_S64I.html">AE_S64.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Stores a 64-bit value from the AE_DR register"><a href="instruction/AE_S64IP.html">AE_S64.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Stores a 64-bit value from the AE_DR register"><a href="instruction/AE_S64X.html">AE_S64.X</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Stores a 64-bit value from the AE_DR register"><a href="instruction/AE_S64XC.html">AE_S64.XC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Stores a 64-bit value from the AE_DR register"><a href="instruction/AE_S64XC1.html">AE_S64.XC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Stores a 64-bit value from the AE_DR register"><a href="instruction/AE_S64XP.html">AE_S64.XP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store four 16-bit values from the AE_DR register"><a href="instruction/AE_SA16X4IC.html">AE_SA16X4.IC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store four 16-bit values from the AE_DR register"><a href="instruction/AE_SA16X4IC1.html">AE_SA16X4.IC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store four 16-bit values from the AE_DR register"><a href="instruction/AE_SA16X4IP.html">AE_SA16X4.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store four 16-bit values from the AE_DR register"><a href="instruction/AE_SA16X4RIC.html">AE_SA16X4.RIC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store four 16-bit values from the AE_DR register"><a href="instruction/AE_SA16X4RIC1.html">AE_SA16X4.RIC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store four 16-bit values from the AE_DR register"><a href="instruction/AE_SA16X4RIP.html">AE_SA16X4.RIP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Stores the low 24-bits from the L entry of the AE_DR register"><a href="instruction/AE_SA24LIC.html">AE_SA24.L.IC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Stores the low 24-bits from the L entry of the AE_DR register"><a href="instruction/AE_SA24LIC1.html">AE_SA24.L.IC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Stores the low 24-bits from the L entry of the AE_DR register"><a href="instruction/AE_SA24LIP.html">AE_SA24.L.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Stores the low 24-bits from the L entry of the AE_DR register"><a href="instruction/AE_SA24LRIC.html">AE_SA24.L.RIC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Stores the low 24-bits from the L entry of the AE_DR register"><a href="instruction/AE_SA24LRIC1.html">AE_SA24.L.RIC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Stores the low 24-bits from the L entry of the AE_DR register"><a href="instruction/AE_SA24LRIP.html">AE_SA24.L.RIP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Stores the low 24-bits from each half of the AE_DR register"><a href="instruction/AE_SA24X2IC.html">AE_SA24X2.IC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Stores the low 24-bits from each half of the AE_DR register"><a href="instruction/AE_SA24X2IC1.html">AE_SA24X2.IC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Stores the low 24-bits from each half of the AE_DR register"><a href="instruction/AE_SA24X2IP.html">AE_SA24X2.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Stores the low 24-bits from each half of the AE_DR register"><a href="instruction/AE_SA24X2RIC.html">AE_SA24X2.RIC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Stores the low 24-bits from each half of the AE_DR register"><a href="instruction/AE_SA24X2RIC1.html">AE_SA24X2.RIC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Stores the low 24-bits from each half of the AE_DR register"><a href="instruction/AE_SA24X2RIP.html">AE_SA24X2.RIP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 32-bit values from the AE_DR register"><a href="instruction/AE_SA32X2IC.html">AE_SA32X2.IC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 32-bit values from the AE_DR register"><a href="instruction/AE_SA32X2IC1.html">AE_SA32X2.IC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 32-bit values from the AE_DR register"><a href="instruction/AE_SA32X2IP.html">AE_SA32X2.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 32-bit values from the AE_DR register"><a href="instruction/AE_SA32X2RIC.html">AE_SA32X2.RIC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 32-bit values from the AE_DR register"><a href="instruction/AE_SA32X2RIC1.html">AE_SA32X2.RIC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 32-bit values from the AE_DR register"><a href="instruction/AE_SA32X2RIP.html">AE_SA32X2.RIP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 24-bit fractional values from the AE_DR register"><a href="instruction/AE_SA32X2F24IC.html">AE_SA32X2F24.IC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 24-bit fractional values from the AE_DR register"><a href="instruction/AE_SA32X2F24IC1.html">AE_SA32X2F24.IC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 24-bit fractional values from the AE_DR register"><a href="instruction/AE_SA32X2F24IP.html">AE_SA32X2F24.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 24-bit fractional values from the AE_DR register"><a href="instruction/AE_SA32X2F24RIC.html">AE_SA32X2F24.RIC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>, <code>AE_CBEGIN0&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 24-bit fractional values from the AE_DR register"><a href="instruction/AE_SA32X2F24RIC1.html">AE_SA32X2F24.RIC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>, <code>AE_CBEGIN1&nbsp;Estage</code>,
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store two 24-bit fractional values from the AE_DR register"><a href="instruction/AE_SA32X2F24RIP.html">AE_SA32X2F24.RIP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_v&nbsp;Mstage</code>, <code>ae_ls_su&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Flush alignment register"><a href="instruction/AE_SA64NEGFP.html">AE_SA64NEG.FP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Flush alignment register"><a href="instruction/AE_SA64POSFP.html">AE_SA64POS.FP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Store a 64-bit value from the alignment register"><a href="instruction/AE_SALIGN64I.html">AE_SALIGN64.I</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_ls_su&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Saturate four 32-bit integers to 16-bits"><a href="instruction/AE_SAT16X4.html">AE_SAT16X4</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Saturate two 17.23-bit fractions to 1.23-bits"><a href="instruction/AE_SAT24S.html">AE_SAT24S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Saturate a 17.47-bit fraction to 1.47-bits"><a href="instruction/AE_SAT48S.html">AE_SAT48S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Saturate a 72-bit pair into 64-bits"><a href="instruction/AE_SAT64S.html">AE_SAT64S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>opnd_ae_sem_arithmetic_e&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Saturate a 9.55-bit fraction to 1.55-bits"><a href="instruction/AE_SATQ56S.html">AE_SATQ56S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="store low bits of AR register to bit stream, count in state register, with AR register update in case of memory store"><a href="instruction/AE_SB.html">AE_SB</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITSUSED&nbsp;Mstage</code>, <code>AE_BITPTR&nbsp;Mstage</code>,
	    <code>AE_BITHEAD&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>,
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="store low bits of AR register to bit stream, count in state register, with AR register update in case of memory store"><a href="instruction/AE_SBIC.html">AE_SB.IC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN0&nbsp;Mstage</code>, <code>AE_CEND0&nbsp;Mstage</code>,
	    <code>AE_BITSUSED&nbsp;Mstage</code>, <code>AE_BITPTR&nbsp;Mstage</code>,
	    <code>AE_BITHEAD&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>,
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CWRAP&nbsp;Mstage</code>, <code>AE_BITPTR&nbsp;Mstage</code>,
	    <code>AE_BITHEAD&nbsp;Mstage</code>, <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="store low bits of AR register to bit stream, count in state register, with AR register update in case of memory store"><a href="instruction/AE_SBIC1.html">AE_SB.IC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN1&nbsp;Mstage</code>, <code>AE_CEND1&nbsp;Mstage</code>,
	    <code>AE_BITSUSED&nbsp;Mstage</code>, <code>AE_BITPTR&nbsp;Mstage</code>,
	    <code>AE_BITHEAD&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>,
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CWRAP&nbsp;Mstage</code>, <code>AE_BITPTR&nbsp;Mstage</code>,
	    <code>AE_BITHEAD&nbsp;Mstage</code>, <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="store low bits of AR register to bit stream, count in state register, with AR register update in case of memory store"><a href="instruction/AE_SBIP.html">AE_SB.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITSUSED&nbsp;Mstage</code>, <code>AE_BITPTR&nbsp;Mstage</code>,
	    <code>AE_BITHEAD&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>,
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Flush remaining bits from state register to the stream in memory"><a href="instruction/AE_SBF.html">AE_SBF</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_BITHEAD&nbsp;Mstage</code>, <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Flush remaining bits from state register to the stream in memory using circular buffer addressing mode"><a href="instruction/AE_SBFIC.html">AE_SBF.IC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN0&nbsp;Mstage</code>, <code>AE_CEND0&nbsp;Mstage</code>,
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CWRAP&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Flush remaining bits from state register to the stream in memory using circular buffer addressing mode"><a href="instruction/AE_SBFIC1.html">AE_SBF.IC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN1&nbsp;Mstage</code>, <code>AE_CEND1&nbsp;Mstage</code>,
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CWRAP&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Flush remaining bits from state register to the stream in memory"><a href="instruction/AE_SBFIP.html">AE_SBF.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_BITHEAD&nbsp;Mstage</code>, <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="store low bits of AR register to bit stream, count in immediate, with AR register update in case of memory store"><a href="instruction/AE_SBI.html">AE_SBI</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="store low bits of AR register to bit stream, count in immediate, with AR register update in case of memory store"><a href="instruction/AE_SBIIC.html">AE_SBI.IC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN0&nbsp;Mstage</code>, <code>AE_CEND0&nbsp;Mstage</code>,
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CWRAP&nbsp;Mstage</code>, <code>AE_BITPTR&nbsp;Mstage</code>,
	    <code>AE_BITHEAD&nbsp;Mstage</code>, <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="store low bits of AR register to bit stream, count in immediate, with AR register update in case of memory store"><a href="instruction/AE_SBIIC1.html">AE_SBI.IC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN1&nbsp;Mstage</code>, <code>AE_CEND1&nbsp;Mstage</code>,
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CWRAP&nbsp;Mstage</code>, <code>AE_BITPTR&nbsp;Mstage</code>,
	    <code>AE_BITHEAD&nbsp;Mstage</code>, <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="store low bits of AR register to bit stream, count in immediate, with AR register update in case of memory store"><a href="instruction/AE_SBIIP.html">AE_SBI.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Combine elements from two input registers into the output register"><a href="instruction/AE_SEL16I.html">AE_SEL16I</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_dr_v0&nbsp;Mstage</code>, <code>ae_dr_to_dr_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_dr_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Restricted version of AE_SEL16I"><a href="instruction/AE_SEL16IN.html">AE_SEL16I.N</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_dr_v0&nbsp;Mstage</code>, <code>ae_dr_to_dr_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_dr_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Sign Extend 16-bits"><a href="instruction/AE_SEXT16.html">AE_SEXT16</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Sign extend based on immediate"><a href="instruction/AE_SEXT32.html">AE_SEXT32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_dr_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_dr_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="ITU intrinsic L_deposit_l"><a href="instruction/AE_SEXT32X2D1610.html">AE_SEXT32X2D16.10</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_to_dr_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="ITU intrinsic L_deposit_l"><a href="instruction/AE_SEXT32X2D1632.html">AE_SEXT32X2D16.32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_to_dr_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Sign Extend 72-bits"><a href="instruction/AE_SEXT72.html">AE_SEXT72</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_arithmetic_ep&nbsp;Wstage+1</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="swaps bytes in each halfword of 32-bit AR register"><a href="instruction/AE_SHA32.html">AE_SHA32</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Reverse the order of the four, 16-bit elements in the register"><a href="instruction/AE_SHORTSWAP.html">AE_SHORTSWAP</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_to_dr_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="4-way bidirectional shift, saturating left (arithmetic sign-extending) by AR register"><a href="instruction/AE_SLAA16S.html">AE_SLAA16S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>,
	    <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way bidirectional shift, left (arithmetic sign-extending) by AR register"><a href="instruction/AE_SLAA32.html">AE_SLAA32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>, <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way bidirectional shift, saturating left (arithmetic sign-extending) by AR register"><a href="instruction/AE_SLAA32S.html">AE_SLAA32S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>,
	    <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit bidirectional shift left by AR register"><a href="instruction/AE_SLAA64.html">AE_SLAA64</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>, <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit saturating bidirectional arithmetic shift left by AR register"><a href="instruction/AE_SLAA64S.html">AE_SLAA64S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>,
	    <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="56-bit arithmetic bidirectional shift left by AR register"><a href="instruction/AE_SLAAQ56.html">AE_SLAAQ56</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>, <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="56-bit arithmetic bidirectional signed shift left by AR register, with saturation"><a href="instruction/AE_SLAASQ56S.html">AE_SLAASQ56S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>,
	    <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="4-way saturating shift left (arithmetic) by immediate"><a href="instruction/AE_SLAI16S.html">AE_SLAI16S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 24-bit shift left by immediate"><a href="instruction/AE_SLAI24.html">AE_SLAI24</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 24-bit signed shift left by immediate, with saturation"><a href="instruction/AE_SLAI24S.html">AE_SLAI24S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way shift left by immediate"><a href="instruction/AE_SLAI32.html">AE_SLAI32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way saturating shift left (arithmetic) by immediate"><a href="instruction/AE_SLAI32S.html">AE_SLAI32S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit shift left by immediate"><a href="instruction/AE_SLAI64.html">AE_SLAI64</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit saturating arithmetic shift left by immediate"><a href="instruction/AE_SLAI64S.html">AE_SLAI64S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="72-bit shift left by immediate"><a href="instruction/AE_SLAI72.html">AE_SLAI72</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_shift_e&nbsp;Wstage+1</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="56-bit arithmetic signed shift left by immediate, with saturation"><a href="instruction/AE_SLAISQ56S.html">AE_SLAISQ56S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way bidirectional 24-bit shift left arithmetic by shift amount register"><a href="instruction/AE_SLAS24.html">AE_SLAS24</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Lstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way bidirectional 24-bit signed arithmetic shift left by shift amount register, with saturation"><a href="instruction/AE_SLAS24S.html">AE_SLAS24S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>AE_SAR&nbsp;Lstage</code>,
	    <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way bidirectional shift, left (arithmetic sign-extending) by shift amount register"><a href="instruction/AE_SLAS32.html">AE_SLAS32</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Lstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way saturating bidirectional shift, left (arithmetic sign-extending) by shift amount register"><a href="instruction/AE_SLAS32S.html">AE_SLAS32S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>AE_SAR&nbsp;Lstage</code>,
	    <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit bidirectional shift, left (arithmetic sign-extending) by shift amount register"><a href="instruction/AE_SLAS64.html">AE_SLAS64</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Lstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="saturating 64-bit bidirectional shift, left (arithmetic sign-extending) by shift amount register"><a href="instruction/AE_SLAS64S.html">AE_SLAS64S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>AE_SAR&nbsp;Lstage</code>,
	    <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="56-bit arithmetic bidirectional shift left by shift amount register"><a href="instruction/AE_SLASQ56.html">AE_SLASQ56</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Lstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="56-bit signed bidirectional arithmetic shift left by shift amount register, with saturation"><a href="instruction/AE_SLASSQ56S.html">AE_SLASSQ56S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>AE_SAR&nbsp;Lstage</code>,
	    <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Convert a 1.31 into a 17.47 and shift right"><a href="instruction/AE_SRA64_32.html">AE_SRA64_32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>, <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="4-way bidirectional saturating right shift (arithmetic sign-extending) by AR register  with rounding"><a href="instruction/AE_SRAA16RS.html">AE_SRAA16RS</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>,
	    <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="4-way bidirectional shift, saturating right (arithmetic sign-extending) by AR register"><a href="instruction/AE_SRAA16S.html">AE_SRAA16S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>,
	    <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way bidirectional shift, right (logical zero-extending) by AR register"><a href="instruction/AE_SRAA32.html">AE_SRAA32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>, <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way shift right (arithmetic sign-extending) by AR register with rounding"><a href="instruction/AE_SRAA32RS.html">AE_SRAA32RS</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>,
	    <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way shift right (arithmetic sign-extending) by AR register"><a href="instruction/AE_SRAA32S.html">AE_SRAA32S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>,
	    <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit arithmetic bidirectional shift right by AR register"><a href="instruction/AE_SRAA64.html">AE_SRAA64</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>, <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="56-bit arithmetic bidirectional shift right by AR register"><a href="instruction/AE_SRAAQ56.html">AE_SRAAQ56</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>, <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="4-way shift right (arithmetic sign-extending) by immediate"><a href="instruction/AE_SRAI16.html">AE_SRAI16</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="4-way shift right (arithmetic sign-extending) by immediate with rounding"><a href="instruction/AE_SRAI16R.html">AE_SRAI16R</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way shift 24-bit right (arithmetic sign-extending) by immediate"><a href="instruction/AE_SRAI24.html">AE_SRAI24</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way shift right (arithmetic sign-extending) by immediate"><a href="instruction/AE_SRAI32.html">AE_SRAI32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way shift right (arithmetic sign-extending) by immediate with rounding"><a href="instruction/AE_SRAI32R.html">AE_SRAI32R</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit arithmetic shift right by immediate"><a href="instruction/AE_SRAI64.html">AE_SRAI64</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="72-bit arithmetic shift right by immediate"><a href="instruction/AE_SRAI72.html">AE_SRAI72</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_shift_e&nbsp;Mstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way bidirectional 24-bit shift right arithmetic  by shift amount register"><a href="instruction/AE_SRAS24.html">AE_SRAS24</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Lstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way bidirectional shift, right (arithmetic sign-extending) by shift amount register"><a href="instruction/AE_SRAS32.html">AE_SRAS32</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Lstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit bidirectional shift, right (arithmetic sign-extending) by shift amount register"><a href="instruction/AE_SRAS64.html">AE_SRAS64</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Lstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="56-bit arithmetic bidirectional shift right by shift amount register"><a href="instruction/AE_SRASQ56.html">AE_SRASQ56</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Lstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way bidirectional shift, right (logical zero-extending) by AR register"><a href="instruction/AE_SRLA32.html">AE_SRLA32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>, <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit logical bidirectional shift right by AR register"><a href="instruction/AE_SRLA64.html">AE_SRLA64</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>, <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="56-bit logical bidirectional shift right by AR register"><a href="instruction/AE_SRLAQ56.html">AE_SRLAQ56</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>, <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way shift 24-bit right (logical zero-extending) by immediate"><a href="instruction/AE_SRLI24.html">AE_SRLI24</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way shift right (logical zero-extending) by immediate"><a href="instruction/AE_SRLI32.html">AE_SRLI32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit logical shift right by immediate"><a href="instruction/AE_SRLI64.html">AE_SRLI64</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way bidirectional 24-bit shift right logical by shift amount register"><a href="instruction/AE_SRLS24.html">AE_SRLS24</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Lstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way bidirectional shift, right (logical zero-extending) by shift amount register"><a href="instruction/AE_SRLS32.html">AE_SRLS32</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Lstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit bidirectional shift, right (logical zero-extending) by shift amount register"><a href="instruction/AE_SRLS64.html">AE_SRLS64</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Lstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="56-bit logical bidirectional shift right by shift amount register"><a href="instruction/AE_SRLSQ56.html">AE_SRLSQ56</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Lstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="4-way 16-bit subtraction"><a href="instruction/AE_SUB16.html">AE_SUB16</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="4-way 16-bit signed, saturating subtraction"><a href="instruction/AE_SUB16S.html">AE_SUB16S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 24-bit signed, saturating subtraction"><a href="instruction/AE_SUB24S.html">AE_SUB24S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit subtraction"><a href="instruction/AE_SUB32.html">AE_SUB32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit signed, saturating subtraction"><a href="instruction/AE_SUB32S.html">AE_SUB32S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit subtraction"><a href="instruction/AE_SUB64.html">AE_SUB64</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="64-bit signed subtraction with saturation"><a href="instruction/AE_SUB64S.html">AE_SUB64S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="72-bit subtraction"><a href="instruction/AE_SUB72.html">AE_SUB72</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_arithmetic_ep&nbsp;Wstage+1</code>, <code>ae_arth_v&nbsp;Mstage</code>,
	    <code>opnd_ae_sem_arithmetic_ep1&nbsp;Wstage+1</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_arithmetic_ep&nbsp;Wstage+1</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="72-bit subtraction"><a href="instruction/AE_SUB72X64.html">AE_SUB72X64</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_arithmetic_ep&nbsp;Wstage+1</code>, <code>ae_arth_v&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_ae_sem_arithmetic_ep&nbsp;Wstage+1</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit subtraction/addition"><a href="instruction/AE_SUBADD32.html">AE_SUBADD32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_arth_v0&nbsp;Mstage</code>, <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit signed, saturating subtraction/addition"><a href="instruction/AE_SUBADD32S.html">AE_SUBADD32S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way 32-bit subtraction with normalization"><a href="instruction/AE_SUBRNG32.html">AE_SUBRNG32</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Mstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="56-bit signed subtraction with saturation"><a href="instruction/AE_SUBSQ56S.html">AE_SUBSQ56S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v0&nbsp;Mstage</code>,
	    <code>ae_arth_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_arth_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Truncate a 9.23-bit fraction to 1.15-bits"><a href="instruction/AE_TRUNCA16P24SH.html">AE_TRUNCA16P24S.H</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_ar_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Truncate a 9.23-bit fraction to 1.15-bits"><a href="instruction/AE_TRUNCA16P24SL.html">AE_TRUNCA16P24S.L</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_ar_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Bidirectional arithmetic shift left by AR register and truncate and shift elements"><a href="instruction/AE_TRUNCA32F64SL.html">AE_TRUNCA32F64S.L</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>,
	    <code>ae_shift_sd&nbsp;Mstage</code>, <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Truncate a 17.47-bit fraction to 1.31-bits"><a href="instruction/AE_TRUNCA32Q48.html">AE_TRUNCA32Q48</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_ar_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Bidirectional arithmetic shift left by AR register and truncate"><a href="instruction/AE_TRUNCA32X2F64S.html">AE_TRUNCA32X2F64S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>,
	    <code>ae_shift_sd&nbsp;Mstage</code>, <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Shift left by immediate and truncate and shift elements"><a href="instruction/AE_TRUNCI32F64SL.html">AE_TRUNCI32F64S.L</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>,
	    <code>ae_shift_sd&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Shift left by immediate and truncate"><a href="instruction/AE_TRUNCI32X2F64S.html">AE_TRUNCI32X2F64S</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d0&nbsp;Mstage</code>,
	    <code>ae_shift_sd&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>ae_shift_d&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Truncate two 9.23-bit fractions to 1.15-bits"><a href="instruction/AE_TRUNCP16.html">AE_TRUNCP16</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_dr_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_dr_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way truncate of 1.31-bit fraction in AR registers to 1.23-bits"><a href="instruction/AE_TRUNCP24A32X2.html">AE_TRUNCP24A32X2</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ar_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="2-way truncate of 17.47-bit fraction to 1.23-bits"><a href="instruction/AE_TRUNCP24Q48X2.html">AE_TRUNCP24Q48X2</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_dr_v0&nbsp;Mstage</code>, <code>ae_dr_to_dr_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_dr_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Truncate the bottom 16 bits of a 17.47-bit fraction"><a href="instruction/AE_TRUNCQ32.html">AE_TRUNCQ32</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_dr_v0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_dr_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16-bit conditional bit stream load for variable-length decode"><a href="instruction/AE_VLDL16C.html">AE_VLDL16C</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_NEXTOFFSET&nbsp;Wstage</code>, <code>AE_TABLESIZE&nbsp;Mstage</code>,
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>AE_FIRST_TS&nbsp;Mstage</code>, <code>AE_BITSUSED&nbsp;Mstage</code>,
	    <code>AE_SEARCHDONE&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_NEXTOFFSET&nbsp;Wstage</code>, <code>AE_TABLESIZE&nbsp;Mstage</code>,
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Wstage</code>,
	    <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16-bit conditional bit stream load for variable-length decode"><a href="instruction/AE_VLDL16CIC.html">AE_VLDL16C.IC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN0&nbsp;Mstage</code>, <code>AE_CEND0&nbsp;Mstage</code>,
	    <code>AE_NEXTOFFSET&nbsp;Wstage</code>, <code>AE_TABLESIZE&nbsp;Mstage</code>,
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>AE_FIRST_TS&nbsp;Mstage</code>, <code>AE_BITSUSED&nbsp;Mstage</code>,
	    <code>AE_SEARCHDONE&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CWRAP&nbsp;Mstage</code>, <code>AE_NEXTOFFSET&nbsp;Wstage</code>,
	    <code>AE_TABLESIZE&nbsp;Mstage</code>, <code>AE_BITPTR&nbsp;Mstage</code>,
	    <code>AE_BITHEAD&nbsp;Wstage</code>, <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16-bit conditional bit stream load for variable-length decode"><a href="instruction/AE_VLDL16CIC1.html">AE_VLDL16C.IC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN1&nbsp;Mstage</code>, <code>AE_CEND1&nbsp;Mstage</code>,
	    <code>AE_NEXTOFFSET&nbsp;Wstage</code>, <code>AE_TABLESIZE&nbsp;Mstage</code>,
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>AE_FIRST_TS&nbsp;Mstage</code>, <code>AE_BITSUSED&nbsp;Mstage</code>,
	    <code>AE_SEARCHDONE&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CWRAP&nbsp;Mstage</code>, <code>AE_NEXTOFFSET&nbsp;Wstage</code>,
	    <code>AE_TABLESIZE&nbsp;Mstage</code>, <code>AE_BITPTR&nbsp;Mstage</code>,
	    <code>AE_BITHEAD&nbsp;Wstage</code>, <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16-bit conditional bit stream load for variable-length decode"><a href="instruction/AE_VLDL16CIP.html">AE_VLDL16C.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_NEXTOFFSET&nbsp;Wstage</code>, <code>AE_TABLESIZE&nbsp;Mstage</code>,
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>AE_FIRST_TS&nbsp;Mstage</code>, <code>AE_BITSUSED&nbsp;Mstage</code>,
	    <code>AE_SEARCHDONE&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_NEXTOFFSET&nbsp;Wstage</code>, <code>AE_TABLESIZE&nbsp;Mstage</code>,
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Wstage</code>,
	    <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16-bit table entry load for variable-length decode"><a href="instruction/AE_VLDL16T.html">AE_VLDL16T</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_TABLESIZE&nbsp;Mstage</code>, <code>AE_NEXTOFFSET&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_TABLESIZE&nbsp;Mstage</code>, <code>AE_BITSUSED&nbsp;Mstage</code>,
	    <code>AE_NEXTOFFSET&nbsp;Wstage</code>, <code>AE_SEARCHDONE&nbsp;Mstage</code>,
	    <code>br&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit table entry load for variable-length decode"><a href="instruction/AE_VLDL32T.html">AE_VLDL32T</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_TABLESIZE&nbsp;Mstage</code>, <code>AE_NEXTOFFSET&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_TABLESIZE&nbsp;Mstage</code>, <code>AE_BITSUSED&nbsp;Mstage</code>,
	    <code>AE_NEXTOFFSET&nbsp;Wstage</code>, <code>AE_SEARCHDONE&nbsp;Mstage</code>,
	    <code>br&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="set Huffman Table for variable-length decode"><a href="instruction/AE_VLDSHT.html">AE_VLDSHT</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_FIRST_TS&nbsp;Mstage</code>, <code>AE_NEXTOFFSET&nbsp;Wstage</code>,
	    <code>AE_TABLESIZE&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16-bit table entry load for variable-length encode, indicating if table load complete"><a href="instruction/AE_VLEL16T.html">AE_VLEL16T</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_BITSUSED&nbsp;Mstage</code>, <code>AE_NEXTOFFSET&nbsp;Mstage</code>,
	    <code>br&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="32-bit table entry load for variable-length encode, indicating if table load complete"><a href="instruction/AE_VLEL32T.html">AE_VLEL32T</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_BITSUSED&nbsp;Mstage</code>, <code>AE_NEXTOFFSET&nbsp;Mstage</code>,
	    <code>br&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16-bit conditional bit stream store for variable-length encode"><a href="instruction/AE_VLES16C.html">AE_VLES16C</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>AE_NEXTOFFSET&nbsp;Mstage</code>, <code>AE_BITSUSED&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16-bit conditional bit stream store for variable-length encode"><a href="instruction/AE_VLES16CIC.html">AE_VLES16C.IC</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN0&nbsp;Mstage</code>, <code>AE_CEND0&nbsp;Mstage</code>,
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>AE_NEXTOFFSET&nbsp;Mstage</code>, <code>AE_BITSUSED&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CWRAP&nbsp;Mstage</code>, <code>AE_BITPTR&nbsp;Mstage</code>,
	    <code>AE_BITHEAD&nbsp;Mstage</code>, <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16-bit conditional bit stream store for variable-length encode"><a href="instruction/AE_VLES16CIC1.html">AE_VLES16C.IC1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN1&nbsp;Mstage</code>, <code>AE_CEND1&nbsp;Mstage</code>,
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>AE_NEXTOFFSET&nbsp;Mstage</code>, <code>AE_BITSUSED&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CWRAP&nbsp;Mstage</code>, <code>AE_BITPTR&nbsp;Mstage</code>,
	    <code>AE_BITHEAD&nbsp;Mstage</code>, <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="16-bit conditional bit stream store for variable-length encode"><a href="instruction/AE_VLES16CIP.html">AE_VLES16C.IP</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>AE_NEXTOFFSET&nbsp;Mstage</code>, <code>AE_BITSUSED&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITHEAD&nbsp;Mstage</code>,
	    <code>ars&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="bitwise XOR on two AE_DR register inputs"><a href="instruction/AE_XOR.html">AE_XOR</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_dr_to_dr_v0&nbsp;Mstage</code>, <code>ae_dr_to_dr_v1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_dr_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Zero alignment register"><a href="instruction/AE_ZALIGN64.html">AE_ZALIGN64</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	    <code>ae_uu_uu&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Zero Extend 16-bits"><a href="instruction/AE_ZEXT16.html">AE_ZEXT16</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ALL4.html">ALL4</a></code>
	  </th>
	  <td class="thin">
	    <code>bs4&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>bt&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ALL8.html">ALL8</a></code>
	  </th>
	  <td class="thin">
	    <code>bs8&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>bt&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/AND.html">AND</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ANDB.html">ANDB</a></code>
	  </th>
	  <td class="thin">
	    <code>bs&nbsp;Estage</code>, <code>bt&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>br&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ANDBC.html">ANDBC</a></code>
	  </th>
	  <td class="thin">
	    <code>bs&nbsp;Estage</code>, <code>bt&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>br&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ANY4.html">ANY4</a></code>
	  </th>
	  <td class="thin">
	    <code>bs4&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>bt&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ANY8.html">ANY8</a></code>
	  </th>
	  <td class="thin">
	    <code>bs8&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>bt&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BALL.html">BALL</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BALLW15.html">BALL.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BANY.html">BANY</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BANYW15.html">BANY.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BBC.html">BBC</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BBCW15.html">BBC.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BBCI.html">BBCI</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BBCIW15.html">BBCI.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BBS.html">BBS</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BBSW15.html">BBS.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BBSI.html">BBSI</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BBSIW15.html">BBSI.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BEQ.html">BEQ</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BEQW15.html">BEQ.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BEQI.html">BEQI</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BEQIW15.html">BEQI.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BEQZ.html">BEQZ</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BEQZN.html">BEQZ.N</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BEQZW15.html">BEQZ.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BF.html">BF</a></code>
	  </th>
	  <td class="thin">
	    <code>bs&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BGE.html">BGE</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BGEW15.html">BGE.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BGEI.html">BGEI</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BGEIW15.html">BGEI.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BGEU.html">BGEU</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BGEUW15.html">BGEU.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BGEUI.html">BGEUI</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BGEUIW15.html">BGEUI.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BGEZ.html">BGEZ</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BGEZW15.html">BGEZ.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BLT.html">BLT</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BLTW15.html">BLT.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BLTI.html">BLTI</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BLTIW15.html">BLTI.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BLTU.html">BLTU</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BLTUW15.html">BLTU.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BLTUI.html">BLTUI</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BLTUIW15.html">BLTUI.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BLTZ.html">BLTZ</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BLTZW15.html">BLTZ.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BNALL.html">BNALL</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BNALLW15.html">BNALL.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BNE.html">BNE</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BNEW15.html">BNE.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BNEI.html">BNEI</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BNEIW15.html">BNEI.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BNEZ.html">BNEZ</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BNEZN.html">BNEZ.N</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BNEZW15.html">BNEZ.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BNONE.html">BNONE</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BNONEW15.html">BNONE.W15</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BREAK.html">BREAK</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Mstage</code>, <code>PSINTLEVEL&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BREAKN.html">BREAK.N</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Mstage</code>, <code>PSINTLEVEL&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/BT.html">BT</a></code>
	  </th>
	  <td class="thin">
	    <code>bs&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/CALL0.html">CALL0</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/CALL4.html">CALL4</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	    <code>PSCALLINC&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/CALL8.html">CALL8</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	    <code>PSCALLINC&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/CALL12.html">CALL12</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	    <code>PSCALLINC&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/CALLX0.html">CALLX0</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/CALLX4.html">CALLX4</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>PSCALLINC&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/CALLX8.html">CALLX8</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>PSCALLINC&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/CALLX12.html">CALLX12</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>PSCALLINC&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/CLAMPS.html">CLAMPS</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/CLRB_EXPSTATE.html">CLRB_EXPSTATE</a></code>
	  </th>
	  <td class="thin">
	    <code>EXPSTATE&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>EXPSTATE&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/CLREX.html">CLREX</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Single precision floating point complex conjugate operation"><a href="instruction/CONJCS.html">CONJC.S</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_spmisc_vtM&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Constant Single"><a href="instruction/CONSTS.html">CONST.S</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_mov_vt&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/COS_OP.html">COS_OP</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_COS_OP_x&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_COS_OP_y&nbsp;Wstage+4</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Single to Half Precision"><a href="instruction/CVTF16SH.html">CVTF16S.H</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>RoundMode&nbsp;Mstage</code>, <code>opnd_vfpu2_sem_sp32cvt_vt&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_sp32cvt_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_sp32cvt_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Single to Half Precision"><a href="instruction/CVTF16SL.html">CVTF16S.L</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>RoundMode&nbsp;Mstage</code>, <code>opnd_vfpu2_sem_sp32cvt_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_sp32cvt_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Half Precision to Single"><a href="instruction/CVTSF16H.html">CVTSF16.H</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_sp32cvt_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_sp32cvt_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Half Precision to Single"><a href="instruction/CVTSF16L.html">CVTSF16.L</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_sp32cvt_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_sp32cvt_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/DHI.html">DHI</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/DHU.html">DHU</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/DHWB.html">DHWB</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/DHWBI.html">DHWBI</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/DII.html">DII</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/DIU.html">DIU</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Divide Begin Single"><a href="instruction/DIV0S.html">DIV0.S</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_spmisc_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Divide Final Single"><a href="instruction/DIVNS.html">DIVN.S</a></code>
	  </th>
	  <td class="thin">
	    <code>OverflowFlag&nbsp;Wstage+2</code>, <code>UnderflowFlag&nbsp;Wstage+2</code>,
	    <code>InexactFlag&nbsp;Wstage+2</code>, <code>RoundMode&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spfma_vt&nbsp;Mstage</code>, <code>opnd_vfpu2_sem_spfma_vs&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spfma_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>OverflowFlag&nbsp;Wstage+2</code>, <code>UnderflowFlag&nbsp;Wstage+2</code>,
	    <code>InexactFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spfma_vt&nbsp;Wstage+2</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/DIWB.html">DIWB</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/DIWBI.html">DIWBI</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/DIWBUIP.html">DIWBUI.P</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/DPFL.html">DPFL</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/DPFR.html">DPFR</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/DPFRO.html">DPFRO</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/DPFW.html">DPFW</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/DPFWO.html">DPFWO</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/DSYNC.html">DSYNC</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ENTRY.html">ENTRY</a></code>
	  </th>
	  <td class="thin">
	    <code>PSCALLINC&nbsp;Rstage</code>, <code>PSEXCM&nbsp;Rstage</code>,
	    <code>PSWOE&nbsp;Rstage</code>, <code>WindowBase&nbsp;Rstage</code>,
	    <code>WindowStart&nbsp;Rstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>WindowBase&nbsp;Rstage</code>, <code>WindowStart&nbsp;Rstage</code>,
	    <code>ars_entry&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ESYNC.html">ESYNC</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/EXCW.html">EXCW</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/EXPACC_OP.html">EXPACC_OP</a></code>
	  </th>
	  <td class="thin">
	    <code>accreg&nbsp;Estage</code>, <code>opnd_EXPACC_OP_x&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>accreg&nbsp;Wstage+4</code>, <code>opnd_EXPACC_OP_y&nbsp;Wstage+4</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/EXP_OP.html">EXP_OP</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_EXP_OP_x&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_EXP_OP_y&nbsp;Wstage+4</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/EXTUI.html">EXTUI</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/EXTW.html">EXTW</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD single precision floating point Round to integral ceiling operation"><a href="instruction/FICEILS.html">FICEIL.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_sp32cvt_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_sp32cvt_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD single precision floating point Round to integral floor operation"><a href="instruction/FIFLOORS.html">FIFLOOR.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_sp32cvt_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_sp32cvt_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD single precision floating point Round with mode to integral operation"><a href="instruction/FIRINTS.html">FIRINT.S</a></code>
	  </th>
	  <td class="thin">
	    <code>RoundMode&nbsp;Mstage</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_sp32cvt_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InexactFlag&nbsp;Wstage+2</code>, <code>InvalidFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_sp32cvt_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD single precision floating point Round to integral operation"><a href="instruction/FIROUNDS.html">FIROUND.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_sp32cvt_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_sp32cvt_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD single precision floating point Truncate to integral operation"><a href="instruction/FITRUNCS.html">FITRUNC.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_sp32cvt_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_sp32cvt_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Convert Fixed to Single"><a href="instruction/FLOATS.html">FLOAT.S</a></code>
	  </th>
	  <td class="thin">
	    <code>RoundMode&nbsp;Mstage</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_sp32cvt_arr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InexactFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_sp32cvt_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Convert Fixed to Single"><a href="instruction/FLOATSX2.html">FLOAT.SX2</a></code>
	  </th>
	  <td class="thin">
	    <code>RoundMode&nbsp;Mstage</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_sp32cvt_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InexactFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_sp32cvt_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/GETEX.html">GETEX</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/IHI.html">IHI</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/IHU.html">IHU</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/III.html">III</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/IIU.html">IIU</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ILL.html">ILL</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ILLN.html">ILL.N</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/IPF.html">IPF</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/IPFL.html">IPFL</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ISYNC.html">ISYNC</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/J.html">J</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/JX.html">JX</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/L8UI.html">L8UI</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/L16SI.html">L16SI</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/L16UI.html">L16UI</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/L32AI.html">L32AI</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/L32E.html">L32E</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/L32EX.html">L32EX</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/L32I.html">L32I</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/L32IN.html">L32I.N</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/L32R.html">L32R</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/LDCT.html">LDCT</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/LDCW.html">LDCW</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/LDDR32P.html">LDDR32.P</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>InOCDMode&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/LICT.html">LICT</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/LICW.html">LICW</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/LN_OP.html">LN_OP</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_LN_OP_x&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_LN_OP_y&nbsp;Wstage+4</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/LOG2_OP.html">LOG2_OP</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_LOG2_OP_x&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_LOG2_OP_y&nbsp;Wstage+4</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/LOG10_OP.html">LOG10_OP</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_LOG10_OP_x&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_LOG10_OP_y&nbsp;Wstage+8</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/LOOP.html">LOOP</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>LBEG&nbsp;Estage</code>, <code>LEND&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/LOOPGTZ.html">LOOPGTZ</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>LBEG&nbsp;Estage</code>, <code>LEND&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/LOOPNEZ.html">LOOPNEZ</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>LBEG&nbsp;Estage</code>, <code>LEND&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Multiply and Add Single"><a href="instruction/MADDS.html">MADD.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>RoundMode&nbsp;Mstage</code>, <code>opnd_vfpu2_sem_spfma_vt&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spfma_vs&nbsp;Mstage</code>, <code>opnd_vfpu2_sem_spfma_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_spfma_vt&nbsp;Wstage+2</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Helper instruction for scalar, complex, SIMD IEEE754 single-precision multiply accumulation"><a href="instruction/MADDMUXS.html">MADDMUX.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>RoundMode&nbsp;Mstage</code>, <code>opnd_vfpu2_sem_spfma_vt&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spfma_vs&nbsp;Mstage</code>, <code>opnd_vfpu2_sem_spfma_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_spfma_vt&nbsp;Wstage+2</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Multiply and Add Single Round Nearest"><a href="instruction/MADDNS.html">MADDN.S</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_spfma_vt&nbsp;Mstage</code>, <code>opnd_vfpu2_sem_spfma_vs&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spfma_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_spfma_vt&nbsp;Wstage+2</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MAX.html">MAX</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD single precision floating point maximum operation"><a href="instruction/MAXS.html">MAX.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_vs&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_vtM&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MAXU.html">MAXU</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MEMW.html">MEMW</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MFP1STATUS.html">MFP1STATUS</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	    <code>opnd_MFP1STATUS_status&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MFP2STATUS.html">MFP2STATUS</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	    <code>opnd_MFP2STATUS_status&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MIN.html">MIN</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD single precision floating point minimum operation"><a href="instruction/MINS.html">MIN.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_vs&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_vtM&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MINU.html">MINU</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Make Divide Adjust Single"><a href="instruction/MKDADJS.html">MKDADJ.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>DivZeroFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_spmisc_vs&nbsp;Mstage</code>, <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>DivZeroFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_spmisc_vs&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Make Square Root Adjust Single"><a href="instruction/MKSADJS.html">MKSADJ.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MOVN.html">MOV.N</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MOVEQZ.html">MOVEQZ</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Move Single if Equal to Zero"><a href="instruction/MOVEQZS.html">MOVEQZ.S</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_cmov_v0&nbsp;Mstage</code>, <code>opnd_ae_sem_cmov_arr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_cmov_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MOVF.html">MOVF</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>bt&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD conditional copy of an AE_DR register (if clear)"><a href="instruction/MOVFS.html">MOVF.S</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_cmov_v0&nbsp;Mstage</code>, <code>opnd_ae_sem_cmov_bt&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_cmov_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MOVGEZ.html">MOVGEZ</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Move Single if Greater Than or Equal Zero"><a href="instruction/MOVGEZS.html">MOVGEZ.S</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_cmov_v0&nbsp;Mstage</code>, <code>opnd_ae_sem_cmov_arr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_cmov_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MOVI.html">MOVI</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MOVIN.html">MOVI.N</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MOVLTZ.html">MOVLTZ</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Move Single if Less Than Zero"><a href="instruction/MOVLTZS.html">MOVLTZ.S</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_cmov_v0&nbsp;Mstage</code>, <code>opnd_ae_sem_cmov_arr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_cmov_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MOVNEZ.html">MOVNEZ</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Move Single if Not Equal to Zero"><a href="instruction/MOVNEZS.html">MOVNEZ.S</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_cmov_v0&nbsp;Mstage</code>, <code>opnd_ae_sem_cmov_arr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_cmov_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MOVSP.html">MOVSP</a></code>
	  </th>
	  <td class="thin">
	    <code>WindowBase&nbsp;Rstage</code>, <code>WindowStart&nbsp;Rstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MOVT.html">MOVT</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>bt&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD conditional copy of an AE_DR register (if set)"><a href="instruction/MOVTS.html">MOVT.S</a></code>
	  </th>
	  <td class="thin">
	    <code>ae_cmov_v0&nbsp;Mstage</code>, <code>opnd_ae_sem_cmov_bt&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_cmov_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Multiply and Subtract Single"><a href="instruction/MSUBS.html">MSUB.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>RoundMode&nbsp;Mstage</code>, <code>opnd_vfpu2_sem_spfma_vt&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spfma_vs&nbsp;Mstage</code>, <code>opnd_vfpu2_sem_spfma_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_spfma_vt&nbsp;Wstage+2</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD single precision floating point Multiply and subtract from accumulator operation, Round to nearest"><a href="instruction/MSUBNS.html">MSUBN.S</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_spfma_vt&nbsp;Mstage</code>, <code>opnd_vfpu2_sem_spfma_vs&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spfma_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_spfma_vt&nbsp;Wstage+2</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Multiply Single"><a href="instruction/MULS.html">MUL.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>RoundMode&nbsp;Mstage</code>, <code>opnd_vfpu2_sem_spfma_vs&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spfma_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_spfma_vt&nbsp;Wstage+2</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MUL16S.html">MUL16S</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Lstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MUL16U.html">MUL16U</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Lstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/MULL.html">MULL</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Lstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Helper instruction for scalar, complex, SIMD IEEE754 single-precision multiplication"><a href="instruction/MULMUXS.html">MULMUX.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>RoundMode&nbsp;Mstage</code>, <code>opnd_vfpu2_sem_spfma_vs&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spfma_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_spfma_vt&nbsp;Wstage+2</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/NEG.html">NEG</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Negate Single"><a href="instruction/NEGS.html">NEG.S</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_mov_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_mov_vt&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Narrow Exponent Range Single"><a href="instruction/NEXP01S.html">NEXP01.S</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_spmisc_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/NOP.html">NOP</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/NOPN.html">NOP.N</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/NSA.html">NSA</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/NSAU.html">NSAU</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Compare Single Equal"><a href="instruction/OEQS.html">OEQ.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_vs&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_brt&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Compare Single Ordered and Less Than or Equal"><a href="instruction/OLES.html">OLE.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_vs&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_brt&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Compare Single Ordered and Less Than"><a href="instruction/OLTS.html">OLT.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_vs&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_brt&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/OR.html">OR</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ORB.html">ORB</a></code>
	  </th>
	  <td class="thin">
	    <code>bs&nbsp;Estage</code>, <code>bt&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>br&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ORBC.html">ORBC</a></code>
	  </th>
	  <td class="thin">
	    <code>bs&nbsp;Estage</code>, <code>bt&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>br&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/POWER10_OP.html">POWER10_OP</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_POWER10_OP_x&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_POWER10_OP_y&nbsp;Wstage+8</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/PPTLB.html">PPTLB</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/QUOS.html">QUOS</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/QUOU.html">QUOU</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/READ_IMPWIRE.html">READ_IMPWIRE</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Reciprocal Begin Single"><a href="instruction/RECIP0S.html">RECIP0.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>DivZeroFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>DivZeroFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_spmisc_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RECIP_OP.html">RECIP_OP</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_RECIP_OP_x&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_RECIP_OP_y&nbsp;Wstage+4</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/REMS.html">REMS</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/REMU.html">REMU</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RER.html">RER</a></code>
	  </th>
	  <td class="thin">
	    <code>ERACCESS&nbsp;Estage</code>, <code>PSEXCM&nbsp;Rstage</code>,
	    <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Lstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RET.html">RET</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RETN.html">RET.N</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RETW.html">RETW</a></code>
	  </th>
	  <td class="thin">
	    <code>WindowBase&nbsp;Rstage</code>, <code>WindowStart&nbsp;Rstage</code>,
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSWOE&nbsp;Rstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>WindowBase&nbsp;Estage</code>, <code>WindowStart&nbsp;Estage</code>,
	    <code>PSCALLINC&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RETWN.html">RETW.N</a></code>
	  </th>
	  <td class="thin">
	    <code>WindowBase&nbsp;Rstage</code>, <code>WindowStart&nbsp;Rstage</code>,
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSWOE&nbsp;Rstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>WindowBase&nbsp;Estage</code>, <code>WindowStart&nbsp;Estage</code>,
	    <code>PSCALLINC&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RFDD.html">RFDD</a></code>
	  </th>
	  <td class="thin">
	    <code>InOCDMode&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>InOCDMode&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RFDE.html">RFDE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Estage</code>, <code>PSRING&nbsp;Mstage</code>, <code>DEPC&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RFDO.html">RFDO</a></code>
	  </th>
	  <td class="thin">
	    <code>InOCDMode&nbsp;Estage</code>, <code>EPC4&nbsp;Estage</code>,
	    <code>EPS4&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>InOCDMode&nbsp;Wstage</code>, <code>PSWOE&nbsp;Estage</code>,
	    <code>PSCALLINC&nbsp;Estage</code>, <code>PSOWB&nbsp;Mstage</code>,
	    <code>PSRING&nbsp;Estage</code>, <code>PSUM&nbsp;Mstage</code>, <code>PSEXCM&nbsp;Estage</code>,
	    <code>PSINTLEVEL&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RFE.html">RFE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSRING&nbsp;Mstage</code>, <code>PSEXCM&nbsp;Estage</code>, <code>EPC1&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RFI.html">RFI</a></code>
	  </th>
	  <td class="thin">
	    <code>PSRING&nbsp;Mstage</code>, <code>PSEXCM&nbsp;Mstage</code>, <code>EPC1&nbsp;Estage</code>,
	    <code>EPC2&nbsp;Estage</code>, <code>EPC3&nbsp;Estage</code>, <code>EPC4&nbsp;Estage</code>,
	    <code>EPS2&nbsp;Estage</code>, <code>EPS3&nbsp;Estage</code>, <code>EPS4&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>PSWOE&nbsp;Estage</code>, <code>PSCALLINC&nbsp;Estage</code>,
	    <code>PSOWB&nbsp;Mstage</code>, <code>PSRING&nbsp;Estage</code>, <code>PSUM&nbsp;Mstage</code>,
	    <code>PSEXCM&nbsp;Estage</code>, <code>PSINTLEVEL&nbsp;Mstage</code>,
	    <code>InOCDMode&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move FR to AR"><a href="instruction/RFR.html">RFR</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_ae_sem_dr_to_ar_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RFWO.html">RFWO</a></code>
	  </th>
	  <td class="thin">
	    <code>EPC1&nbsp;Estage</code>, <code>PSEXCM&nbsp;Estage</code>, <code>PSRING&nbsp;Mstage</code>,
	    <code>WindowBase&nbsp;Estage</code>, <code>WindowStart&nbsp;Estage</code>,
	    <code>PSOWB&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Estage</code>, <code>WindowBase&nbsp;Estage</code>,
	    <code>WindowStart&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RFWU.html">RFWU</a></code>
	  </th>
	  <td class="thin">
	    <code>EPC1&nbsp;Estage</code>, <code>PSEXCM&nbsp;Estage</code>, <code>PSRING&nbsp;Mstage</code>,
	    <code>WindowBase&nbsp;Estage</code>, <code>WindowStart&nbsp;Estage</code>,
	    <code>PSOWB&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Estage</code>, <code>WindowBase&nbsp;Estage</code>,
	    <code>WindowStart&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/ROTW.html">ROTW</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Mstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>WindowBase&nbsp;Rstage</code>
	  </td>
	  <td class="thin">
	    <code>WindowBase&nbsp;Rstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RPTLB0.html">RPTLB0</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>MPUENB&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RPTLB1.html">RPTLB1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSIL.html">RSIL</a></code>
	  </th>
	  <td class="thin">
	    <code>PSWOE&nbsp;Rstage</code>, <code>PSCALLINC&nbsp;Estage</code>,
	    <code>PSOWB&nbsp;Estage</code>, <code>PSRING&nbsp;Estage</code>, <code>PSUM&nbsp;Estage</code>,
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSINTLEVEL&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>PSINTLEVEL&nbsp;Mstage</code>, <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Reciprocal Sqrt Begin Single"><a href="instruction/RSQRT0S.html">RSQRT0.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>DivZeroFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>DivZeroFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_spmisc_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRATOMCTL.html">RSR.ATOMCTL</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Estage</code>, <code>ATOMCTL&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRBR.html">RSR.BR</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRCACHEADRDIS.html">RSR.CACHEADRDIS</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>CACHEADRDIS&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRCCOMPARE0.html">RSR.CCOMPARE0</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>CCOMPARE0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRCCOMPARE1.html">RSR.CCOMPARE1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>CCOMPARE1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRCCOMPARE2.html">RSR.CCOMPARE2</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>CCOMPARE2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRCCOUNT.html">RSR.CCOUNT</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRCONFIGID0.html">RSR.CONFIGID0</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRCONFIGID1.html">RSR.CONFIGID1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRCPENABLE.html">RSR.CPENABLE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRDBREAKA0.html">RSR.DBREAKA0</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>DBREAKA0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRDBREAKA1.html">RSR.DBREAKA1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>DBREAKA1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRDBREAKC0.html">RSR.DBREAKC0</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>DBREAKC0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRDBREAKC1.html">RSR.DBREAKC1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>DBREAKC1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRDDR.html">RSR.DDR</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRDEBUGCAUSE.html">RSR.DEBUGCAUSE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>DEBUGCAUSE&nbsp;Mstage</code>,
	    <code>DBNUM&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRDEPC.html">RSR.DEPC</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>DEPC&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSREPC1.html">RSR.EPC1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EPC1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSREPC2.html">RSR.EPC2</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EPC2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSREPC3.html">RSR.EPC3</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EPC3&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSREPC4.html">RSR.EPC4</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EPC4&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSREPS2.html">RSR.EPS2</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EPS2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSREPS3.html">RSR.EPS3</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EPS3&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSREPS4.html">RSR.EPS4</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EPS4&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRERACCESS.html">RSR.ERACCESS</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Estage</code>, <code>ERACCESS&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSREXCCAUSE.html">RSR.EXCCAUSE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EXCCAUSE&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSREXCSAVE1.html">RSR.EXCSAVE1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EXCSAVE1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSREXCSAVE2.html">RSR.EXCSAVE2</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EXCSAVE2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSREXCSAVE3.html">RSR.EXCSAVE3</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EXCSAVE3&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSREXCSAVE4.html">RSR.EXCSAVE4</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EXCSAVE4&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSREXCVADDR.html">RSR.EXCVADDR</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EXCVADDR&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRIBREAKA0.html">RSR.IBREAKA0</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>IBREAKA0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRIBREAKA1.html">RSR.IBREAKA1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>IBREAKA1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRIBREAKENABLE.html">RSR.IBREAKENABLE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>IBREAKENABLE&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRICOUNT.html">RSR.ICOUNT</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRICOUNTLEVEL.html">RSR.ICOUNTLEVEL</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ICOUNTLEVEL&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRINTENABLE.html">RSR.INTENABLE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>INTENABLE&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRINTERRUPT.html">RSR.INTERRUPT</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRLBEG.html">RSR.LBEG</a></code>
	  </th>
	  <td class="thin">
	    <code>LBEG&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRLCOUNT.html">RSR.LCOUNT</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRLEND.html">RSR.LEND</a></code>
	  </th>
	  <td class="thin">
	    <code>LEND&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRLITBASE.html">RSR.LITBASE</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRMEMCTL.html">RSR.MEMCTL</a></code>
	  </th>
	  <td class="thin">
	    <code>MEMCTL&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRMISC0.html">RSR.MISC0</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>MISC0&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRMISC1.html">RSR.MISC1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>MISC1&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRMISC2.html">RSR.MISC2</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>MISC2&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRMISC3.html">RSR.MISC3</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>MISC3&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRMPUCFG.html">RSR.MPUCFG</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Estage</code>, <code>MPUNUMENTRIES&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRMPUENB.html">RSR.MPUENB</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Estage</code>, <code>MPUENB&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRPREFCTL.html">RSR.PREFCTL</a></code>
	  </th>
	  <td class="thin">
	    <code>PREFCTL&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRPRID.html">RSR.PRID</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRPS.html">RSR.PS</a></code>
	  </th>
	  <td class="thin">
	    <code>PSWOE&nbsp;Rstage</code>, <code>PSCALLINC&nbsp;Mstage</code>,
	    <code>PSOWB&nbsp;Mstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>PSUM&nbsp;Mstage</code>,
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSINTLEVEL&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRSAR.html">RSR.SAR</a></code>
	  </th>
	  <td class="thin">
	    <code>SAR&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRVECBASE.html">RSR.VECBASE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>VECBASE&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRWINDOWBASE.html">RSR.WINDOWBASE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>WindowBase&nbsp;Rstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSRWINDOWSTART.html">RSR.WINDOWSTART</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>WindowStart&nbsp;Rstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/RSYNC.html">RSYNC</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read State AE_BITHEAD"><a href="instruction/RURAE_BITHEAD.html">RUR.AE_BITHEAD</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITHEAD&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read State AE_BITPTR"><a href="instruction/RURAE_BITPTR.html">RUR.AE_BITPTR</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read State AE_BITSUSED"><a href="instruction/RURAE_BITSUSED.html">RUR.AE_BITSUSED</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITSUSED&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read User Register CBEGIN0"><a href="instruction/RURAE_CBEGIN0.html">RUR.AE_CBEGIN0</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN0&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read User Register CBEGIN1"><a href="instruction/RURAE_CBEGIN1.html">RUR.AE_CBEGIN1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CBEGIN1&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read User Register CEND0"><a href="instruction/RURAE_CEND0.html">RUR.AE_CEND0</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read User Register CEND1"><a href="instruction/RURAE_CEND1.html">RUR.AE_CEND1</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read User Register CWRAP"><a href="instruction/RURAE_CWRAP.html">RUR.AE_CWRAP</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CWRAP&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read User Register AE_CW_SD_NO"><a href="instruction/RURAE_CW_SD_NO.html">RUR.AE_CW_SD_NO</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_CWRAP&nbsp;Estage</code>, <code>AE_NEXTOFFSET&nbsp;Estage</code>,
	    <code>AE_SEARCHDONE&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read State AE_FIRST_TS"><a href="instruction/RURAE_FIRST_TS.html">RUR.AE_FIRST_TS</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_FIRST_TS&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read State AE_NEXTOFFSET"><a href="instruction/RURAE_NEXTOFFSET.html">RUR.AE_NEXTOFFSET</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_NEXTOFFSET&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read State AE_OVERFLOW"><a href="instruction/RURAE_OVERFLOW.html">RUR.AE_OVERFLOW</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read User Register AE_OVF_SAR"><a href="instruction/RURAE_OVF_SAR.html">RUR.AE_OVF_SAR</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Estage</code>, <code>AE_SAR&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read the low half of State AE_SAR"><a href="instruction/RURAE_SAR.html">RUR.AE_SAR</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read State AE_SEARCHDONE"><a href="instruction/RURAE_SEARCHDONE.html">RUR.AE_SEARCHDONE</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_SEARCHDONE&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read State AE_TABLESIZE"><a href="instruction/RURAE_TABLESIZE.html">RUR.AE_TABLESIZE</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_TABLESIZE&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read User Register AE_TS_FTS_BU_BP"><a href="instruction/RURAE_TS_FTS_BU_BP.html">RUR.AE_TS_FTS_BU_BP</a></code>
	  </th>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Estage</code>, <code>AE_BITSUSED&nbsp;Estage</code>,
	    <code>AE_TABLESIZE&nbsp;Estage</code>, <code>AE_FIRST_TS&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read User Register EXPSTATE"><a href="instruction/RUREXPSTATE.html">RUR.EXPSTATE</a></code>
	  </th>
	  <td class="thin">
	    <code>EXPSTATE&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read User Register FCR"><a href="instruction/RURFCR.html">RUR.FCR</a></code>
	  </th>
	  <td class="thin">
	    <code>RoundMode&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read User Register FSR"><a href="instruction/RURFSR.html">RUR.FSR</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage</code>, <code>DivZeroFlag&nbsp;Wstage</code>,
	    <code>OverflowFlag&nbsp;Wstage</code>, <code>UnderflowFlag&nbsp;Wstage</code>,
	    <code>InexactFlag&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read User Register THREADPTR"><a href="instruction/RURTHREADPTR.html">RUR.THREADPTR</a></code>
	  </th>
	  <td class="thin">
	    <code>THREADPTR&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read User Register accreg_0"><a href="instruction/RURACCREG_0.html">RUR.ACCREG_0</a></code>
	  </th>
	  <td class="thin">
	    <code>accreg&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read User Register accreg_1"><a href="instruction/RURACCREG_1.html">RUR.ACCREG_1</a></code>
	  </th>
	  <td class="thin">
	    <code>accreg&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read User Register qi"><a href="instruction/RURQI.html">RUR.QI</a></code>
	  </th>
	  <td class="thin">
	    <code>qi&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read User Register qo"><a href="instruction/RURQO.html">RUR.QO</a></code>
	  </th>
	  <td class="thin">
	    <code>qo&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Read User Register qo_trig"><a href="instruction/RURQO_TRIG.html">RUR.QO_TRIG</a></code>
	  </th>
	  <td class="thin">
	    <code>qo_trig&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/S8I.html">S8I</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/S16I.html">S16I</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/S32E.html">S32E</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/S32EX.html">S32EX</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/S32I.html">S32I</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/S32IN.html">S32I.N</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/S32NB.html">S32NB</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/S32RI.html">S32RI</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SALT.html">SALT</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SALTU.html">SALTU</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SDCT.html">SDCT</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SDCW.html">SDCW</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SDDR32P.html">SDDR32.P</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>InOCDMode&nbsp;Estage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SETB_EXPSTATE.html">SETB_EXPSTATE</a></code>
	  </th>
	  <td class="thin">
	    <code>EXPSTATE&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>EXPSTATE&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SEXT.html">SEXT</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SICT.html">SICT</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SICW.html">SICW</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>,
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SIGMOID_OP.html">SIGMOID_OP</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_SIGMOID_OP_x&nbsp;Mstage</code>, <code>opnd_SIGMOID_OP_q&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_SIGMOID_OP_y&nbsp;Wstage+8</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SIMCALL.html">SIMCALL</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SIN_OP.html">SIN_OP</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_SIN_OP_x&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_SIN_OP_y&nbsp;Wstage+4</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SLL.html">SLL</a></code>
	  </th>
	  <td class="thin">
	    <code>SAR&nbsp;Estage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SLLI.html">SLLI</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Square Root Begin Single"><a href="instruction/SQRT0S.html">SQRT0.S</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_vfpu2_sem_spmisc_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SQRT_OP.html">SQRT_OP</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_SQRT_OP_x&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_SQRT_OP_y&nbsp;Wstage+4</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SRA.html">SRA</a></code>
	  </th>
	  <td class="thin">
	    <code>SAR&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SRAI.html">SRAI</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SRC.html">SRC</a></code>
	  </th>
	  <td class="thin">
	    <code>SAR&nbsp;Estage</code>, <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SRL.html">SRL</a></code>
	  </th>
	  <td class="thin">
	    <code>SAR&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SRLI.html">SRLI</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SSA8B.html">SSA8B</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>SAR&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SSA8L.html">SSA8L</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>SAR&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SSAI.html">SSAI</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	    <code>SAR&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SSL.html">SSL</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>SAR&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SSR.html">SSR</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>SAR&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SUB.html">SUB</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Subtract Single"><a href="instruction/SUBS.html">SUB.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>RoundMode&nbsp;Mstage</code>, <code>opnd_vfpu2_sem_spfma_vs&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spfma_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>OverflowFlag&nbsp;Wstage+2</code>,
	    <code>UnderflowFlag&nbsp;Wstage+2</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_spfma_vt&nbsp;Wstage+2</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SUBX2.html">SUBX2</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SUBX4.html">SUBX4</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SUBX8.html">SUBX8</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/SYSCALL.html">SYSCALL</a></code>
	  </th>
	  <td class="thin">
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/TANH_OP.html">TANH_OP</a></code>
	  </th>
	  <td class="thin">
	    <code>opnd_TANH_OP_x&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>opnd_TANH_OP_y&nbsp;Wstage+8</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Truncate Single to Fixed"><a href="instruction/TRUNCS.html">TRUNC.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InexactFlag&nbsp;Wstage+2</code>, <code>InvalidFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_sp32cvt_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InexactFlag&nbsp;Wstage+2</code>, <code>InvalidFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_sp32cvt_arr&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Truncate Single to Fixed"><a href="instruction/TRUNCSX2.html">TRUNC.SX2</a></code>
	  </th>
	  <td class="thin">
	    <code>InexactFlag&nbsp;Wstage+2</code>, <code>InvalidFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_sp32cvt_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InexactFlag&nbsp;Wstage+2</code>, <code>InvalidFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_sp32cvt_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Compare Single Unordered or Equal"><a href="instruction/UEQS.html">UEQ.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_vs&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_brt&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Convert Unsigned Fixed to Single"><a href="instruction/UFLOATS.html">UFLOAT.S</a></code>
	  </th>
	  <td class="thin">
	    <code>RoundMode&nbsp;Mstage</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_sp32cvt_arr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InexactFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_sp32cvt_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Convert Unsigned Fixed to Single"><a href="instruction/UFLOATSX2.html">UFLOAT.SX2</a></code>
	  </th>
	  <td class="thin">
	    <code>RoundMode&nbsp;Mstage</code>, <code>InexactFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_sp32cvt_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InexactFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_sp32cvt_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Compare Single Unordered or Less Than or Equal"><a href="instruction/ULES.html">ULE.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_vs&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_brt&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Compare Single Unordered or Less Than"><a href="instruction/ULTS.html">ULT.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_vs&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_brt&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Compare Single Unordered"><a href="instruction/UNS.html">UN.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_vs&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_brt&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Truncate Single to Fixed Unsigned"><a href="instruction/UTRUNCS.html">UTRUNC.S</a></code>
	  </th>
	  <td class="thin">
	    <code>InexactFlag&nbsp;Wstage+2</code>, <code>InvalidFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_sp32cvt_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InexactFlag&nbsp;Wstage+2</code>, <code>InvalidFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_sp32cvt_arr&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Two-way SIMD Truncate Single to Fixed Unsigned"><a href="instruction/UTRUNCSX2.html">UTRUNC.SX2</a></code>
	  </th>
	  <td class="thin">
	    <code>InexactFlag&nbsp;Wstage+2</code>, <code>InvalidFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_sp32cvt_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InexactFlag&nbsp;Wstage+2</code>, <code>InvalidFlag&nbsp;Wstage+2</code>,
	    <code>opnd_vfpu2_sem_sp32cvt_vt&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WAITI.html">WAITI</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Mstage</code>, <code>PSRING&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>PSINTLEVEL&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WER.html">WER</a></code>
	  </th>
	  <td class="thin">
	    <code>ERACCESS&nbsp;Estage</code>, <code>PSEXCM&nbsp;Rstage</code>,
	    <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>, <code>ars&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Move AR to FR"><a href="instruction/WFR.html">WFR</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ae_ar_to_dr_v&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WPTLB.html">WPTLB</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>MPUENB&nbsp;Wstage</code>,
	    <code>art&nbsp;Wstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>MPUENB&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WRMSK_EXPSTATE.html">WRMSK_EXPSTATE</a></code>
	  </th>
	  <td class="thin">
	    <code>EXPSTATE&nbsp;Estage</code>, <code>art&nbsp;Estage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>EXPSTATE&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRATOMCTL.html">WSR.ATOMCTL</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Estage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>ATOMCTL&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRBR.html">WSR.BR</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRCACHEADRDIS.html">WSR.CACHEADRDIS</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>CACHEADRDIS&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRCCOMPARE0.html">WSR.CCOMPARE0</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>CCOMPARE0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRCCOMPARE1.html">WSR.CCOMPARE1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>CCOMPARE1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRCCOMPARE2.html">WSR.CCOMPARE2</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>CCOMPARE2&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRCCOUNT.html">WSR.CCOUNT</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRCONFIGID0.html">WSR.CONFIGID0</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRCPENABLE.html">WSR.CPENABLE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRDBREAKA0.html">WSR.DBREAKA0</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>DBREAKA0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRDBREAKA1.html">WSR.DBREAKA1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>DBREAKA1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRDBREAKC0.html">WSR.DBREAKC0</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>DBREAKC0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRDBREAKC1.html">WSR.DBREAKC1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>DBREAKC1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRDDR.html">WSR.DDR</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRDEBUGCAUSE.html">WSR.DEBUGCAUSE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>DEBUGCAUSE&nbsp;Wstage</code>, <code>DBNUM&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRDEPC.html">WSR.DEPC</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>DEPC&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSREPC1.html">WSR.EPC1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EPC1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSREPC2.html">WSR.EPC2</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EPC2&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSREPC3.html">WSR.EPC3</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EPC3&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSREPC4.html">WSR.EPC4</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EPC4&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSREPS2.html">WSR.EPS2</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EPS2&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSREPS3.html">WSR.EPS3</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EPS3&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSREPS4.html">WSR.EPS4</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EPS4&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRERACCESS.html">WSR.ERACCESS</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ERACCESS&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSREXCCAUSE.html">WSR.EXCCAUSE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EXCCAUSE&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSREXCSAVE1.html">WSR.EXCSAVE1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EXCSAVE1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSREXCSAVE2.html">WSR.EXCSAVE2</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EXCSAVE2&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSREXCSAVE3.html">WSR.EXCSAVE3</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EXCSAVE3&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSREXCSAVE4.html">WSR.EXCSAVE4</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EXCSAVE4&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSREXCVADDR.html">WSR.EXCVADDR</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EXCVADDR&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRIBREAKA0.html">WSR.IBREAKA0</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>IBREAKA0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRIBREAKA1.html">WSR.IBREAKA1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>IBREAKA1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRIBREAKENABLE.html">WSR.IBREAKENABLE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>IBREAKENABLE&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRICOUNT.html">WSR.ICOUNT</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRICOUNTLEVEL.html">WSR.ICOUNTLEVEL</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ICOUNTLEVEL&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRINTCLEAR.html">WSR.INTCLEAR</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRINTENABLE.html">WSR.INTENABLE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>INTENABLE&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRINTSET.html">WSR.INTSET</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRLBEG.html">WSR.LBEG</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>LBEG&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRLCOUNT.html">WSR.LCOUNT</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRLEND.html">WSR.LEND</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>LEND&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRLITBASE.html">WSR.LITBASE</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRMEMCTL.html">WSR.MEMCTL</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>MEMCTL&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRMISC0.html">WSR.MISC0</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>MISC0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRMISC1.html">WSR.MISC1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>MISC1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRMISC2.html">WSR.MISC2</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>MISC2&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRMISC3.html">WSR.MISC3</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>MISC3&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRMMID.html">WSR.MMID</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Estage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRMPUCFG.html">WSR.MPUCFG</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Estage</code>, <code>MPUNUMENTRIES&nbsp;Estage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>MPUNUMENTRIES&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRMPUENB.html">WSR.MPUENB</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Estage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>MPUENB&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRPREFCTL.html">WSR.PREFCTL</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>PREFCTL&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRPS.html">WSR.PS</a></code>
	  </th>
	  <td class="thin">
	    <code>PSRING&nbsp;Mstage</code>, <code>PSEXCM&nbsp;Rstage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>PSWOE&nbsp;Wstage</code>, <code>PSCALLINC&nbsp;Estage</code>,
	    <code>PSOWB&nbsp;Wstage</code>, <code>PSRING&nbsp;Estage</code>, <code>PSUM&nbsp;Wstage</code>,
	    <code>PSEXCM&nbsp;Estage</code>, <code>PSINTLEVEL&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRSAR.html">WSR.SAR</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>SAR&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRVECBASE.html">WSR.VECBASE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>VECBASE&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRWINDOWBASE.html">WSR.WINDOWBASE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>WindowBase&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/WSRWINDOWSTART.html">WSR.WINDOWSTART</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>WindowStart&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write State AE_BITHEAD"><a href="instruction/WURAE_BITHEAD.html">WUR.AE_BITHEAD</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_BITHEAD&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write State AE_BITPTR"><a href="instruction/WURAE_BITPTR.html">WUR.AE_BITPTR</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write State AE_BITSUSED"><a href="instruction/WURAE_BITSUSED.html">WUR.AE_BITSUSED</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_BITSUSED&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write User Register CBEGIN0"><a href="instruction/WURAE_CBEGIN0.html">WUR.AE_CBEGIN0</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CBEGIN0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write User Register CBEGIN1"><a href="instruction/WURAE_CBEGIN1.html">WUR.AE_CBEGIN1</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CBEGIN1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write User Register CEND0"><a href="instruction/WURAE_CEND0.html">WUR.AE_CEND0</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CEND0&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write User Register CEND1"><a href="instruction/WURAE_CEND1.html">WUR.AE_CEND1</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CEND1&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write User Register CWRAP"><a href="instruction/WURAE_CWRAP.html">WUR.AE_CWRAP</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CWRAP&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write User Register AE_CW_SD_NO"><a href="instruction/WURAE_CW_SD_NO.html">WUR.AE_CW_SD_NO</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>AE_CWRAP&nbsp;Estage</code>, <code>AE_NEXTOFFSET&nbsp;Mstage</code>,
	    <code>AE_SEARCHDONE&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write State AE_FIRST_TS"><a href="instruction/WURAE_FIRST_TS.html">WUR.AE_FIRST_TS</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_FIRST_TS&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write State AE_NEXTOFFSET"><a href="instruction/WURAE_NEXTOFFSET.html">WUR.AE_NEXTOFFSET</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_NEXTOFFSET&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write State AE_OVERFLOW"><a href="instruction/WURAE_OVERFLOW.html">WUR.AE_OVERFLOW</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write User Register AE_OVF_SAR"><a href="instruction/WURAE_OVF_SAR.html">WUR.AE_OVF_SAR</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_OVERFLOW&nbsp;Wstage</code>, <code>AE_SAR&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write each half of State AE_SAR to the same value"><a href="instruction/WURAE_SAR.html">WUR.AE_SAR</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_SAR&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write State AE_SEARCHDONE"><a href="instruction/WURAE_SEARCHDONE.html">WUR.AE_SEARCHDONE</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_SEARCHDONE&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write State AE_TABLESIZE"><a href="instruction/WURAE_TABLESIZE.html">WUR.AE_TABLESIZE</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_TABLESIZE&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write User Register AE_TS_FTS_BU_BP"><a href="instruction/WURAE_TS_FTS_BU_BP.html">WUR.AE_TS_FTS_BU_BP</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>AE_BITPTR&nbsp;Mstage</code>, <code>AE_BITSUSED&nbsp;Mstage</code>,
	    <code>AE_TABLESIZE&nbsp;Mstage</code>, <code>AE_FIRST_TS&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write User Register EXPSTATE"><a href="instruction/WUREXPSTATE.html">WUR.EXPSTATE</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>EXPSTATE&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write User Register FCR"><a href="instruction/WURFCR.html">WUR.FCR</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>RoundMode&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write User Register FSR"><a href="instruction/WURFSR.html">WUR.FSR</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage</code>, <code>DivZeroFlag&nbsp;Wstage</code>,
	    <code>OverflowFlag&nbsp;Wstage</code>, <code>UnderflowFlag&nbsp;Wstage</code>,
	    <code>InexactFlag&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write User Register THREADPTR"><a href="instruction/WURTHREADPTR.html">WUR.THREADPTR</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>THREADPTR&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write User Register accreg_0"><a href="instruction/WURACCREG_0.html">WUR.ACCREG_0</a></code>
	  </th>
	  <td class="thin">
	    <code>accreg&nbsp;Wstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>accreg&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write User Register accreg_1"><a href="instruction/WURACCREG_1.html">WUR.ACCREG_1</a></code>
	  </th>
	  <td class="thin">
	    <code>accreg&nbsp;Wstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>accreg&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write User Register qi"><a href="instruction/WURQI.html">WUR.QI</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>qi&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write User Register qo"><a href="instruction/WURQO.html">WUR.QO</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>qo&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code title="Write User Register qo_trig"><a href="instruction/WURQO_TRIG.html">WUR.QO_TRIG</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>qo_trig&nbsp;Wstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XOR.html">XOR</a></code>
	  </th>
	  <td class="thin">
	    <code>ars&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>arr&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XORB.html">XORB</a></code>
	  </th>
	  <td class="thin">
	    <code>bs&nbsp;Estage</code>, <code>bt&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>br&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRATOMCTL.html">XSR.ATOMCTL</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Estage</code>, <code>ATOMCTL&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>ATOMCTL&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRBR.html">XSR.BR</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRCACHEADRDIS.html">XSR.CACHEADRDIS</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>CACHEADRDIS&nbsp;Estage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>CACHEADRDIS&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRCCOMPARE0.html">XSR.CCOMPARE0</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>CCOMPARE0&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>CCOMPARE0&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRCCOMPARE1.html">XSR.CCOMPARE1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>CCOMPARE1&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>CCOMPARE1&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRCCOMPARE2.html">XSR.CCOMPARE2</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>CCOMPARE2&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>CCOMPARE2&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRCCOUNT.html">XSR.CCOUNT</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRCPENABLE.html">XSR.CPENABLE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRDBREAKA0.html">XSR.DBREAKA0</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>DBREAKA0&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>DBREAKA0&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRDBREAKA1.html">XSR.DBREAKA1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>DBREAKA1&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>DBREAKA1&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRDBREAKC0.html">XSR.DBREAKC0</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>DBREAKC0&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>DBREAKC0&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRDBREAKC1.html">XSR.DBREAKC1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>DBREAKC1&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>DBREAKC1&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRDDR.html">XSR.DDR</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRDEBUGCAUSE.html">XSR.DEBUGCAUSE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>DEBUGCAUSE&nbsp;Mstage</code>,
	    <code>DBNUM&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>DEBUGCAUSE&nbsp;Wstage</code>, <code>DBNUM&nbsp;Wstage</code>,
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRDEPC.html">XSR.DEPC</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>DEPC&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>DEPC&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSREPC1.html">XSR.EPC1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EPC1&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EPC1&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSREPC2.html">XSR.EPC2</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EPC2&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EPC2&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSREPC3.html">XSR.EPC3</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EPC3&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EPC3&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSREPC4.html">XSR.EPC4</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EPC4&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EPC4&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSREPS2.html">XSR.EPS2</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EPS2&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EPS2&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSREPS3.html">XSR.EPS3</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EPS3&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EPS3&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSREPS4.html">XSR.EPS4</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EPS4&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EPS4&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRERACCESS.html">XSR.ERACCESS</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Estage</code>, <code>ERACCESS&nbsp;Estage</code>,
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>ERACCESS&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSREXCCAUSE.html">XSR.EXCCAUSE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EXCCAUSE&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EXCCAUSE&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSREXCSAVE1.html">XSR.EXCSAVE1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EXCSAVE1&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EXCSAVE1&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSREXCSAVE2.html">XSR.EXCSAVE2</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EXCSAVE2&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EXCSAVE2&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSREXCSAVE3.html">XSR.EXCSAVE3</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EXCSAVE3&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EXCSAVE3&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSREXCSAVE4.html">XSR.EXCSAVE4</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EXCSAVE4&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EXCSAVE4&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSREXCVADDR.html">XSR.EXCVADDR</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>EXCVADDR&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>EXCVADDR&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRIBREAKA0.html">XSR.IBREAKA0</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>IBREAKA0&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>IBREAKA0&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRIBREAKA1.html">XSR.IBREAKA1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>IBREAKA1&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>IBREAKA1&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRIBREAKENABLE.html">XSR.IBREAKENABLE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>IBREAKENABLE&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>IBREAKENABLE&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRICOUNT.html">XSR.ICOUNT</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRICOUNTLEVEL.html">XSR.ICOUNTLEVEL</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ICOUNTLEVEL&nbsp;Mstage</code>,
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>ICOUNTLEVEL&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRINTENABLE.html">XSR.INTENABLE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>INTENABLE&nbsp;Mstage</code>,
	    <code>art&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>INTENABLE&nbsp;Mstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRLBEG.html">XSR.LBEG</a></code>
	  </th>
	  <td class="thin">
	    <code>LBEG&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>LBEG&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRLCOUNT.html">XSR.LCOUNT</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRLEND.html">XSR.LEND</a></code>
	  </th>
	  <td class="thin">
	    <code>LEND&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>LEND&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRLITBASE.html">XSR.LITBASE</a></code>
	  </th>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRMEMCTL.html">XSR.MEMCTL</a></code>
	  </th>
	  <td class="thin">
	    <code>MEMCTL&nbsp;Mstage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>MEMCTL&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRMISC0.html">XSR.MISC0</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>MISC0&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>MISC0&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRMISC1.html">XSR.MISC1</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>MISC1&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>MISC1&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRMISC2.html">XSR.MISC2</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>MISC2&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>MISC2&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRMISC3.html">XSR.MISC3</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>MISC3&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>MISC3&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRMPUENB.html">XSR.MPUENB</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Estage</code>, <code>MPUENB&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>MPUENB&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRPREFCTL.html">XSR.PREFCTL</a></code>
	  </th>
	  <td class="thin">
	    <code>PREFCTL&nbsp;Mstage</code>, <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>PREFCTL&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRPS.html">XSR.PS</a></code>
	  </th>
	  <td class="thin">
	    <code>PSWOE&nbsp;Rstage</code>, <code>PSCALLINC&nbsp;Mstage</code>,
	    <code>PSOWB&nbsp;Mstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>PSUM&nbsp;Mstage</code>,
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSINTLEVEL&nbsp;Mstage</code>,
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>PSWOE&nbsp;Wstage</code>, <code>PSCALLINC&nbsp;Estage</code>,
	    <code>PSOWB&nbsp;Wstage</code>, <code>PSRING&nbsp;Estage</code>, <code>PSUM&nbsp;Wstage</code>,
	    <code>PSEXCM&nbsp;Estage</code>, <code>PSINTLEVEL&nbsp;Mstage</code>,
	    <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRSAR.html">XSR.SAR</a></code>
	  </th>
	  <td class="thin">
	    <code>SAR&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>SAR&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRVECBASE.html">XSR.VECBASE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>VECBASE&nbsp;Mstage</code>,
	    <code>art&nbsp;Wstage</code>
	  </td>
	  <td class="thin">
	    <code>VECBASE&nbsp;Wstage</code>, <code>art&nbsp;Mstage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRWINDOWBASE.html">XSR.WINDOWBASE</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>WindowBase&nbsp;Rstage</code>,
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>WindowBase&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	</tr>
	<tr class="thin">
	  <th align="left" class="thin">
	    <code><a href="instruction/XSRWINDOWSTART.html">XSR.WINDOWSTART</a></code>
	  </th>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>WindowStart&nbsp;Rstage</code>,
	    <code>art&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	    <code>WindowStart&nbsp;Estage</code>, <code>art&nbsp;Estage</code>
	  </td>
	</tr>
      </tbody>
    </table>
  </body>
</html>
