{"url": "https://api.github.com/repos/tensorflow/tensorflow/issues/8820", "repository_url": "https://api.github.com/repos/tensorflow/tensorflow", "labels_url": "https://api.github.com/repos/tensorflow/tensorflow/issues/8820/labels{/name}", "comments_url": "https://api.github.com/repos/tensorflow/tensorflow/issues/8820/comments", "events_url": "https://api.github.com/repos/tensorflow/tensorflow/issues/8820/events", "html_url": "https://github.com/tensorflow/tensorflow/issues/8820", "id": 218032322, "node_id": "MDU6SXNzdWUyMTgwMzIzMjI=", "number": 8820, "title": "Feature Request: Accelerate TensorFlow core on FPGA - How?", "user": {"login": "wilderfield", "id": 15713959, "node_id": "MDQ6VXNlcjE1NzEzOTU5", "avatar_url": "https://avatars1.githubusercontent.com/u/15713959?v=4", "gravatar_id": "", "url": "https://api.github.com/users/wilderfield", "html_url": "https://github.com/wilderfield", "followers_url": "https://api.github.com/users/wilderfield/followers", "following_url": "https://api.github.com/users/wilderfield/following{/other_user}", "gists_url": "https://api.github.com/users/wilderfield/gists{/gist_id}", "starred_url": "https://api.github.com/users/wilderfield/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/wilderfield/subscriptions", "organizations_url": "https://api.github.com/users/wilderfield/orgs", "repos_url": "https://api.github.com/users/wilderfield/repos", "events_url": "https://api.github.com/users/wilderfield/events{/privacy}", "received_events_url": "https://api.github.com/users/wilderfield/received_events", "type": "User", "site_admin": false}, "labels": [{"id": 299643928, "node_id": "MDU6TGFiZWwyOTk2NDM5Mjg=", "url": "https://api.github.com/repos/tensorflow/tensorflow/labels/stat:contributions%20welcome", "name": "stat:contributions welcome", "color": "f4b400", "default": false}], "state": "open", "locked": false, "assignee": null, "assignees": [], "milestone": null, "comments": 13, "created_at": "2017-03-29T22:49:54Z", "updated_at": "2018-07-06T21:51:48Z", "closed_at": null, "author_association": "NONE", "body_html": "<p>Consider the two following hardware scenarios:</p>\n<ol>\n<li>Linux running on x86 w/ FPGA fabric connected via PCIe</li>\n<li>Linux running on Arm A53 with AXI i/f to FPGA fabric (Think Xilinx Zynq)</li>\n</ol>\n<p>How could the tensorflow core be accelerated for these scenarios?<br>\nFPGA vendors do offer OpenCL binaries for running OpenCL APIs to parallelize computations.</p>\n<p>Forgive me, I am a bit ignorant, still learning in this area, but I am intrigued by the future possibility of this, and would love to help in anyway I can.</p>", "body_text": "Consider the two following hardware scenarios:\n\nLinux running on x86 w/ FPGA fabric connected via PCIe\nLinux running on Arm A53 with AXI i/f to FPGA fabric (Think Xilinx Zynq)\n\nHow could the tensorflow core be accelerated for these scenarios?\nFPGA vendors do offer OpenCL binaries for running OpenCL APIs to parallelize computations.\nForgive me, I am a bit ignorant, still learning in this area, but I am intrigued by the future possibility of this, and would love to help in anyway I can.", "body": "Consider the two following hardware scenarios:\r\n1) Linux running on x86 w/ FPGA fabric connected via PCIe\r\n2) Linux running on Arm A53 with AXI i/f to FPGA fabric (Think Xilinx Zynq)\r\n\r\nHow could the tensorflow core be accelerated for these scenarios? \r\nFPGA vendors do offer OpenCL binaries for running OpenCL APIs to parallelize computations.\r\n\r\nForgive me, I am a bit ignorant, still learning in this area, but I am intrigued by the future possibility of this, and would love to help in anyway I can."}