$date
	Sun Oct 23 04:08:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#360598
b1100 &
b1100 %
1$
b1100 !
1"
#360599
0"
#360602
b110 &
b110 %
#360606
b11 &
b11 %
#360610
b1010 &
b1010 %
#360614
b101 &
b101 %
#360618
b10000 &
b10000 %
#360622
b1000 &
b1000 %
#360626
b100 &
b100 %
#360630
b10 &
b10 %
#360634
b1 &
b1 %
1#
#360638
b0 &
0#
b0 %
0$
#1277597
b11010 !
1"
#1277598
b11010 &
b11010 %
1$
#1277599
0"
#1277602
b1101 &
b1101 %
#1277606
b101000 &
b101000 %
#1277610
b10100 &
b10100 %
#1277614
b1010 &
b1010 %
#1277618
b101 &
b101 %
#1277622
b10000 &
b10000 %
#1277626
b1000 &
b1000 %
#1277630
b100 &
b100 %
#1277634
b10 &
b10 %
#1277638
b1 &
1#
b1 %
#1277642
b0 &
b0 %
0#
0$
#2319515
b110 !
1"
#2319518
b110 &
b110 %
1$
#2319519
0"
#2319522
b11 &
b11 %
#2319526
b1010 &
b1010 %
#2319530
b101 &
b101 %
#2319534
b10000 &
b10000 %
#2319538
b1000 &
b1000 %
#2319542
b100 &
b100 %
#2319546
b10 &
b10 %
#2319550
b1 &
1#
b1 %
#2319554
b0 &
b0 %
0#
0$
#4500012
