module wideexpr_00053(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[1]?u3:4'sb1111);
  assign y1 = (^($signed($signed(6'b100010))))!=((5'sb11100)>=(+(^(s1))));
  assign y2 = ((ctrl[3]?$unsigned((ctrl[4]?s5:($signed(s1))>>(s2))):({(2'sb11)>>>(4'sb1101),s6})<=((((^(1'sb1))>>((s6)<(-(1'b1))))==(u0))!=({u3,+((-(s7))|($signed(s5)))}))))-($signed(u7));
  assign y3 = -(({4{+((s7)==(((2'sb01)^(s3))>>>((2'sb10)>>(s7))))}})^~({1{$unsigned($signed((ctrl[7]?(ctrl[1]?5'sb00111:s3):(5'sb01101)&(3'sb001))))}}));
  assign y4 = {2{$signed((((ctrl[4]?(6'b110010)>(u4):s6))+((5'b00111)&((2'b01)<<(3'b000))))<<<({4{-(s7)}}))}};
  assign y5 = (5'sb00111)^($unsigned($signed((-(s5))^((((2'sb00)<<((1'sb1)<<({5'sb10101,s1,6'sb000101,5'sb10011})))^~(s6))^~((s3)<<<(~(+((ctrl[7]?s0:5'sb00110)))))))));
  assign y6 = ((+(5'sb01010))^~(+($unsigned($signed(s2)))))>>>(u2);
  assign y7 = ($signed({{1{~|(((5'b11110)==(5'b10000))&($unsigned(3'sb011)))}},(((2'sb01)>>>((s4)|(1'sb1)))|({(s0)<<<(1'sb0)}))>>(3'sb101),$unsigned((s3)>>>($signed($unsigned(4'b1110)))),((s0)-((5'sb01111)^((4'sb0011)-(s6))))-({3{(ctrl[2]?(s0)>>>(3'b101):3'sb001)}})}))<<<({((ctrl[2]?u5:$signed(((s2)>>(6'sb011010))&($signed(s1)))))^($signed(({(6'sb110110)+(1'b1),{3{u6}}})<=(u0)))});
endmodule
