<stg><name>lab5_z1</name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %d_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6 %store_ln6 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln6 = br void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %icmp_ln6 = icmp_eq  i8 %i_1, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %add_ln6 = add i8 %i_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln6 = br i1 %icmp_ln6, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="8">
<![CDATA[
.split:0 %zext_ln6 = zext i8 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %d_in_addr = getelementptr i64 %d_in, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="d_in_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="7">
<![CDATA[
.split:4 %d_in_load = load i7 %d_in_addr

]]></Node>
<StgValue><ssdm name="d_in_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:6 %trunc_ln8_2 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_1, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln8_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split:28 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:74 %store_ln6 = store i8 %add_ln6, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="7">
<![CDATA[
.split:4 %d_in_load = load i7 %d_in_addr

]]></Node>
<StgValue><ssdm name="d_in_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
.split:5 %trunc_ln7 = trunc i64 %d_in_load

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:7 %xor_ln8 = xor i5 %trunc_ln8_2, i5 16

]]></Node>
<StgValue><ssdm name="xor_ln8"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.split:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln8, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
.split:9 %and_ln8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp, i4 0

]]></Node>
<StgValue><ssdm name="and_ln8"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:10 %or_ln8 = or i5 %xor_ln8, i5 15

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:11 %icmp_ln8 = icmp_ugt  i5 %and_ln8, i5 %or_ln8

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="5">
<![CDATA[
.split:12 %zext_ln8 = zext i5 %and_ln8

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="5">
<![CDATA[
.split:13 %zext_ln8_1 = zext i5 %or_ln8

]]></Node>
<StgValue><ssdm name="zext_ln8_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:14 %tmp_1 = partselect i64 @llvm.part.select.i64, i64 %d_in_load, i32 63, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:15 %sub_ln8 = sub i7 %zext_ln8, i7 %zext_ln8_1

]]></Node>
<StgValue><ssdm name="sub_ln8"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:16 %xor_ln8_1 = xor i7 %zext_ln8, i7 63

]]></Node>
<StgValue><ssdm name="xor_ln8_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:17 %sub_ln8_1 = sub i7 %zext_ln8_1, i7 %zext_ln8

]]></Node>
<StgValue><ssdm name="sub_ln8_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split:18 %select_ln8 = select i1 %icmp_ln8, i7 %sub_ln8, i7 %sub_ln8_1

]]></Node>
<StgValue><ssdm name="select_ln8"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:19 %select_ln8_1 = select i1 %icmp_ln8, i64 %tmp_1, i64 %d_in_load

]]></Node>
<StgValue><ssdm name="select_ln8_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split:20 %select_ln8_2 = select i1 %icmp_ln8, i7 %xor_ln8_1, i7 %zext_ln8

]]></Node>
<StgValue><ssdm name="select_ln8_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:21 %sub_ln8_2 = sub i7 63, i7 %select_ln8

]]></Node>
<StgValue><ssdm name="sub_ln8_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="7">
<![CDATA[
.split:22 %zext_ln8_2 = zext i7 %select_ln8_2

]]></Node>
<StgValue><ssdm name="zext_ln8_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="7">
<![CDATA[
.split:23 %zext_ln8_3 = zext i7 %sub_ln8_2

]]></Node>
<StgValue><ssdm name="zext_ln8_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:24 %lshr_ln8 = lshr i64 %select_ln8_1, i64 %zext_ln8_2

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:25 %lshr_ln8_1 = lshr i64 18446744073709551615, i64 %zext_ln8_3

]]></Node>
<StgValue><ssdm name="lshr_ln8_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:26 %and_ln8_1 = and i64 %lshr_ln8, i64 %lshr_ln8_1

]]></Node>
<StgValue><ssdm name="and_ln8_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
.split:27 %trunc_ln8 = trunc i64 %and_ln8_1

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="4">
<![CDATA[
.split:29 %and_ln9_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i4, i1 0, i1 %tmp_2, i4 0

]]></Node>
<StgValue><ssdm name="and_ln9_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:30 %or_ln9_1 = or i6 %and_ln9_1, i6 32

]]></Node>
<StgValue><ssdm name="or_ln9_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:31 %or_ln9_2 = or i5 %trunc_ln8_2, i5 15

]]></Node>
<StgValue><ssdm name="or_ln9_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.split:32 %or_ln9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln9_2

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:33 %icmp_ln9 = icmp_ugt  i6 %or_ln9_1, i6 %or_ln9

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="6">
<![CDATA[
.split:34 %zext_ln9 = zext i6 %or_ln9_1

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="6">
<![CDATA[
.split:35 %zext_ln9_1 = zext i6 %or_ln9

]]></Node>
<StgValue><ssdm name="zext_ln9_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:36 %tmp_3 = partselect i64 @llvm.part.select.i64, i64 %d_in_load, i32 63, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:37 %sub_ln9 = sub i7 %zext_ln9, i7 %zext_ln9_1

]]></Node>
<StgValue><ssdm name="sub_ln9"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:38 %xor_ln9 = xor i7 %zext_ln9, i7 63

]]></Node>
<StgValue><ssdm name="xor_ln9"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:39 %sub_ln9_1 = sub i7 %zext_ln9_1, i7 %zext_ln9

]]></Node>
<StgValue><ssdm name="sub_ln9_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split:40 %select_ln9 = select i1 %icmp_ln9, i7 %sub_ln9, i7 %sub_ln9_1

]]></Node>
<StgValue><ssdm name="select_ln9"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:41 %select_ln9_1 = select i1 %icmp_ln9, i64 %tmp_3, i64 %d_in_load

]]></Node>
<StgValue><ssdm name="select_ln9_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split:42 %select_ln9_2 = select i1 %icmp_ln9, i7 %xor_ln9, i7 %zext_ln9

]]></Node>
<StgValue><ssdm name="select_ln9_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:43 %sub_ln9_2 = sub i7 63, i7 %select_ln9

]]></Node>
<StgValue><ssdm name="sub_ln9_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="7">
<![CDATA[
.split:44 %zext_ln9_2 = zext i7 %select_ln9_2

]]></Node>
<StgValue><ssdm name="zext_ln9_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="7">
<![CDATA[
.split:45 %zext_ln9_3 = zext i7 %sub_ln9_2

]]></Node>
<StgValue><ssdm name="zext_ln9_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:46 %lshr_ln9 = lshr i64 %select_ln9_1, i64 %zext_ln9_2

]]></Node>
<StgValue><ssdm name="lshr_ln9"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:47 %lshr_ln9_1 = lshr i64 18446744073709551615, i64 %zext_ln9_3

]]></Node>
<StgValue><ssdm name="lshr_ln9_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:48 %and_ln9 = and i64 %lshr_ln9, i64 %lshr_ln9_1

]]></Node>
<StgValue><ssdm name="and_ln9"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
.split:49 %trunc_ln9 = trunc i64 %and_ln9

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="5">
<![CDATA[
.split:50 %sext_ln10 = sext i5 %and_ln8

]]></Node>
<StgValue><ssdm name="sext_ln10"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="5">
<![CDATA[
.split:51 %sext_ln10_1 = sext i5 %or_ln8

]]></Node>
<StgValue><ssdm name="sext_ln10_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:52 %icmp_ln10 = icmp_ugt  i5 %and_ln8, i5 %or_ln8

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="6">
<![CDATA[
.split:53 %zext_ln10 = zext i6 %sext_ln10

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="6">
<![CDATA[
.split:54 %zext_ln10_1 = zext i6 %sext_ln10_1

]]></Node>
<StgValue><ssdm name="zext_ln10_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:55 %tmp_4 = partselect i64 @llvm.part.select.i64, i64 %d_in_load, i32 63, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:56 %sub_ln10 = sub i7 %zext_ln10, i7 %zext_ln10_1

]]></Node>
<StgValue><ssdm name="sub_ln10"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:57 %xor_ln10 = xor i7 %zext_ln10, i7 63

]]></Node>
<StgValue><ssdm name="xor_ln10"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:58 %sub_ln10_1 = sub i7 %zext_ln10_1, i7 %zext_ln10

]]></Node>
<StgValue><ssdm name="sub_ln10_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split:59 %select_ln10 = select i1 %icmp_ln10, i7 %sub_ln10, i7 %sub_ln10_1

]]></Node>
<StgValue><ssdm name="select_ln10"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:60 %select_ln10_1 = select i1 %icmp_ln10, i64 %tmp_4, i64 %d_in_load

]]></Node>
<StgValue><ssdm name="select_ln10_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split:61 %select_ln10_2 = select i1 %icmp_ln10, i7 %xor_ln10, i7 %zext_ln10

]]></Node>
<StgValue><ssdm name="select_ln10_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:62 %sub_ln10_2 = sub i7 63, i7 %select_ln10

]]></Node>
<StgValue><ssdm name="sub_ln10_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="7">
<![CDATA[
.split:63 %zext_ln10_2 = zext i7 %select_ln10_2

]]></Node>
<StgValue><ssdm name="zext_ln10_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="7">
<![CDATA[
.split:64 %zext_ln10_3 = zext i7 %sub_ln10_2

]]></Node>
<StgValue><ssdm name="zext_ln10_3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:65 %lshr_ln10 = lshr i64 %select_ln10_1, i64 %zext_ln10_2

]]></Node>
<StgValue><ssdm name="lshr_ln10"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:66 %lshr_ln10_1 = lshr i64 18446744073709551615, i64 %zext_ln10_3

]]></Node>
<StgValue><ssdm name="lshr_ln10_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:67 %and_ln10 = and i64 %lshr_ln10, i64 %lshr_ln10_1

]]></Node>
<StgValue><ssdm name="and_ln10"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="64">
<![CDATA[
.split:68 %trunc_ln10 = trunc i64 %and_ln10

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:69 %add_ln11 = add i16 %trunc_ln8, i16 %trunc_ln7

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:70 %add_ln11_1 = add i16 %trunc_ln9, i16 %trunc_ln10

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:71 %add_ln11_2 = add i16 %add_ln11_1, i16 %add_ln11

]]></Node>
<StgValue><ssdm name="add_ln11_2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0">
<![CDATA[
:0 %ret_ln13 = ret

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:1 %specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln4"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:72 %d_out_addr = getelementptr i16 %d_out, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="d_out_addr"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
.split:73 %store_ln11 = store i16 %add_ln11_2, i7 %d_out_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.split:75 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="108" name="d_in" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="109" name="d_out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="111" from="StgValue_110" to="i" fromId="110" toId="6">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="112" toId="7">
</dataflow>
<dataflow id="115" from="empty_1" to="spectopmodule_ln0" fromId="114" toId="7">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="116" toId="8">
</dataflow>
<dataflow id="118" from="d_in" to="specinterface_ln0" fromId="108" toId="8">
</dataflow>
<dataflow id="120" from="empty" to="specinterface_ln0" fromId="119" toId="8">
</dataflow>
<dataflow id="122" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="8">
</dataflow>
<dataflow id="123" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="8">
</dataflow>
<dataflow id="125" from="empty_0" to="specinterface_ln0" fromId="124" toId="8">
</dataflow>
<dataflow id="127" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="8">
</dataflow>
<dataflow id="128" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="8">
</dataflow>
<dataflow id="129" from="empty_0" to="specinterface_ln0" fromId="124" toId="8">
</dataflow>
<dataflow id="130" from="empty_0" to="specinterface_ln0" fromId="124" toId="8">
</dataflow>
<dataflow id="131" from="empty_0" to="specinterface_ln0" fromId="124" toId="8">
</dataflow>
<dataflow id="132" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="8">
</dataflow>
<dataflow id="133" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="8">
</dataflow>
<dataflow id="134" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="8">
</dataflow>
<dataflow id="135" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="8">
</dataflow>
<dataflow id="136" from="empty_0" to="specinterface_ln0" fromId="124" toId="8">
</dataflow>
<dataflow id="137" from="empty_0" to="specinterface_ln0" fromId="124" toId="8">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="138" toId="9">
</dataflow>
<dataflow id="140" from="d_in" to="specbitsmap_ln0" fromId="108" toId="9">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="116" toId="10">
</dataflow>
<dataflow id="142" from="d_out" to="specinterface_ln0" fromId="109" toId="10">
</dataflow>
<dataflow id="143" from="empty" to="specinterface_ln0" fromId="119" toId="10">
</dataflow>
<dataflow id="144" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="10">
</dataflow>
<dataflow id="145" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="10">
</dataflow>
<dataflow id="146" from="empty_0" to="specinterface_ln0" fromId="124" toId="10">
</dataflow>
<dataflow id="147" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="10">
</dataflow>
<dataflow id="148" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="10">
</dataflow>
<dataflow id="149" from="empty_0" to="specinterface_ln0" fromId="124" toId="10">
</dataflow>
<dataflow id="150" from="empty_0" to="specinterface_ln0" fromId="124" toId="10">
</dataflow>
<dataflow id="151" from="empty_0" to="specinterface_ln0" fromId="124" toId="10">
</dataflow>
<dataflow id="152" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="10">
</dataflow>
<dataflow id="153" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="10">
</dataflow>
<dataflow id="154" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="10">
</dataflow>
<dataflow id="155" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="10">
</dataflow>
<dataflow id="156" from="empty_0" to="specinterface_ln0" fromId="124" toId="10">
</dataflow>
<dataflow id="157" from="empty_0" to="specinterface_ln0" fromId="124" toId="10">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="138" toId="11">
</dataflow>
<dataflow id="159" from="d_out" to="specbitsmap_ln0" fromId="109" toId="11">
</dataflow>
<dataflow id="161" from="StgValue_160" to="store_ln6" fromId="160" toId="12">
</dataflow>
<dataflow id="162" from="i" to="store_ln6" fromId="6" toId="12">
</dataflow>
<dataflow id="163" from="i" to="i_1" fromId="6" toId="14">
</dataflow>
<dataflow id="164" from="i_1" to="icmp_ln6" fromId="14" toId="15">
</dataflow>
<dataflow id="166" from="StgValue_165" to="icmp_ln6" fromId="165" toId="15">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="167" toId="16">
</dataflow>
<dataflow id="170" from="StgValue_169" to="empty" fromId="169" toId="16">
</dataflow>
<dataflow id="171" from="StgValue_169" to="empty" fromId="169" toId="16">
</dataflow>
<dataflow id="172" from="StgValue_169" to="empty" fromId="169" toId="16">
</dataflow>
<dataflow id="173" from="i_1" to="add_ln6" fromId="14" toId="17">
</dataflow>
<dataflow id="175" from="StgValue_174" to="add_ln6" fromId="174" toId="17">
</dataflow>
<dataflow id="176" from="icmp_ln6" to="br_ln6" fromId="15" toId="18">
</dataflow>
<dataflow id="177" from="i_1" to="zext_ln6" fromId="14" toId="19">
</dataflow>
<dataflow id="178" from="d_in" to="d_in_addr" fromId="108" toId="20">
</dataflow>
<dataflow id="180" from="StgValue_179" to="d_in_addr" fromId="179" toId="20">
</dataflow>
<dataflow id="181" from="zext_ln6" to="d_in_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="182" from="d_in_addr" to="d_in_load" fromId="20" toId="21">
</dataflow>
<dataflow id="184" from="_ssdm_op_PartSelect.i5.i8.i32.i32" to="trunc_ln8_2" fromId="183" toId="22">
</dataflow>
<dataflow id="185" from="i_1" to="trunc_ln8_2" fromId="14" toId="22">
</dataflow>
<dataflow id="187" from="StgValue_186" to="trunc_ln8_2" fromId="186" toId="22">
</dataflow>
<dataflow id="189" from="StgValue_188" to="trunc_ln8_2" fromId="188" toId="22">
</dataflow>
<dataflow id="191" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_2" fromId="190" toId="23">
</dataflow>
<dataflow id="192" from="i_1" to="tmp_2" fromId="14" toId="23">
</dataflow>
<dataflow id="193" from="StgValue_188" to="tmp_2" fromId="188" toId="23">
</dataflow>
<dataflow id="194" from="add_ln6" to="store_ln6" fromId="17" toId="24">
</dataflow>
<dataflow id="195" from="i" to="store_ln6" fromId="6" toId="24">
</dataflow>
<dataflow id="196" from="d_in_addr" to="d_in_load" fromId="20" toId="25">
</dataflow>
<dataflow id="197" from="d_in_load" to="trunc_ln7" fromId="25" toId="26">
</dataflow>
<dataflow id="198" from="trunc_ln8_2" to="xor_ln8" fromId="22" toId="27">
</dataflow>
<dataflow id="200" from="StgValue_199" to="xor_ln8" fromId="199" toId="27">
</dataflow>
<dataflow id="202" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="201" toId="28">
</dataflow>
<dataflow id="203" from="xor_ln8" to="tmp" fromId="27" toId="28">
</dataflow>
<dataflow id="205" from="StgValue_204" to="tmp" fromId="204" toId="28">
</dataflow>
<dataflow id="207" from="_ssdm_op_BitConcatenate.i5.i1.i4" to="and_ln8" fromId="206" toId="29">
</dataflow>
<dataflow id="208" from="tmp" to="and_ln8" fromId="28" toId="29">
</dataflow>
<dataflow id="210" from="StgValue_209" to="and_ln8" fromId="209" toId="29">
</dataflow>
<dataflow id="211" from="xor_ln8" to="or_ln8" fromId="27" toId="30">
</dataflow>
<dataflow id="213" from="StgValue_212" to="or_ln8" fromId="212" toId="30">
</dataflow>
<dataflow id="214" from="and_ln8" to="icmp_ln8" fromId="29" toId="31">
</dataflow>
<dataflow id="215" from="or_ln8" to="icmp_ln8" fromId="30" toId="31">
</dataflow>
<dataflow id="216" from="and_ln8" to="zext_ln8" fromId="29" toId="32">
</dataflow>
<dataflow id="217" from="or_ln8" to="zext_ln8_1" fromId="30" toId="33">
</dataflow>
<dataflow id="219" from="llvm.part.select.i64" to="tmp_1" fromId="218" toId="34">
</dataflow>
<dataflow id="220" from="d_in_load" to="tmp_1" fromId="25" toId="34">
</dataflow>
<dataflow id="222" from="StgValue_221" to="tmp_1" fromId="221" toId="34">
</dataflow>
<dataflow id="223" from="StgValue_121" to="tmp_1" fromId="121" toId="34">
</dataflow>
<dataflow id="224" from="zext_ln8" to="sub_ln8" fromId="32" toId="35">
</dataflow>
<dataflow id="225" from="zext_ln8_1" to="sub_ln8" fromId="33" toId="35">
</dataflow>
<dataflow id="226" from="zext_ln8" to="xor_ln8_1" fromId="32" toId="36">
</dataflow>
<dataflow id="228" from="StgValue_227" to="xor_ln8_1" fromId="227" toId="36">
</dataflow>
<dataflow id="229" from="zext_ln8_1" to="sub_ln8_1" fromId="33" toId="37">
</dataflow>
<dataflow id="230" from="zext_ln8" to="sub_ln8_1" fromId="32" toId="37">
</dataflow>
<dataflow id="231" from="icmp_ln8" to="select_ln8" fromId="31" toId="38">
</dataflow>
<dataflow id="232" from="sub_ln8" to="select_ln8" fromId="35" toId="38">
</dataflow>
<dataflow id="233" from="sub_ln8_1" to="select_ln8" fromId="37" toId="38">
</dataflow>
<dataflow id="234" from="icmp_ln8" to="select_ln8_1" fromId="31" toId="39">
</dataflow>
<dataflow id="235" from="tmp_1" to="select_ln8_1" fromId="34" toId="39">
</dataflow>
<dataflow id="236" from="d_in_load" to="select_ln8_1" fromId="25" toId="39">
</dataflow>
<dataflow id="237" from="icmp_ln8" to="select_ln8_2" fromId="31" toId="40">
</dataflow>
<dataflow id="238" from="xor_ln8_1" to="select_ln8_2" fromId="36" toId="40">
</dataflow>
<dataflow id="239" from="zext_ln8" to="select_ln8_2" fromId="32" toId="40">
</dataflow>
<dataflow id="240" from="StgValue_227" to="sub_ln8_2" fromId="227" toId="41">
</dataflow>
<dataflow id="241" from="select_ln8" to="sub_ln8_2" fromId="38" toId="41">
</dataflow>
<dataflow id="242" from="select_ln8_2" to="zext_ln8_2" fromId="40" toId="42">
</dataflow>
<dataflow id="243" from="sub_ln8_2" to="zext_ln8_3" fromId="41" toId="43">
</dataflow>
<dataflow id="244" from="select_ln8_1" to="lshr_ln8" fromId="39" toId="44">
</dataflow>
<dataflow id="245" from="zext_ln8_2" to="lshr_ln8" fromId="42" toId="44">
</dataflow>
<dataflow id="247" from="StgValue_246" to="lshr_ln8_1" fromId="246" toId="45">
</dataflow>
<dataflow id="248" from="zext_ln8_3" to="lshr_ln8_1" fromId="43" toId="45">
</dataflow>
<dataflow id="249" from="lshr_ln8" to="and_ln8_1" fromId="44" toId="46">
</dataflow>
<dataflow id="250" from="lshr_ln8_1" to="and_ln8_1" fromId="45" toId="46">
</dataflow>
<dataflow id="251" from="and_ln8_1" to="trunc_ln8" fromId="46" toId="47">
</dataflow>
<dataflow id="253" from="_ssdm_op_BitConcatenate.i6.i1.i1.i4" to="and_ln9_1" fromId="252" toId="48">
</dataflow>
<dataflow id="255" from="StgValue_254" to="and_ln9_1" fromId="254" toId="48">
</dataflow>
<dataflow id="256" from="tmp_2" to="and_ln9_1" fromId="23" toId="48">
</dataflow>
<dataflow id="257" from="StgValue_209" to="and_ln9_1" fromId="209" toId="48">
</dataflow>
<dataflow id="258" from="and_ln9_1" to="or_ln9_1" fromId="48" toId="49">
</dataflow>
<dataflow id="260" from="StgValue_259" to="or_ln9_1" fromId="259" toId="49">
</dataflow>
<dataflow id="261" from="trunc_ln8_2" to="or_ln9_2" fromId="22" toId="50">
</dataflow>
<dataflow id="262" from="StgValue_212" to="or_ln9_2" fromId="212" toId="50">
</dataflow>
<dataflow id="264" from="_ssdm_op_BitConcatenate.i6.i1.i5" to="or_ln9" fromId="263" toId="51">
</dataflow>
<dataflow id="266" from="StgValue_265" to="or_ln9" fromId="265" toId="51">
</dataflow>
<dataflow id="267" from="or_ln9_2" to="or_ln9" fromId="50" toId="51">
</dataflow>
<dataflow id="268" from="or_ln9_1" to="icmp_ln9" fromId="49" toId="52">
</dataflow>
<dataflow id="269" from="or_ln9" to="icmp_ln9" fromId="51" toId="52">
</dataflow>
<dataflow id="270" from="or_ln9_1" to="zext_ln9" fromId="49" toId="53">
</dataflow>
<dataflow id="271" from="or_ln9" to="zext_ln9_1" fromId="51" toId="54">
</dataflow>
<dataflow id="272" from="llvm.part.select.i64" to="tmp_3" fromId="218" toId="55">
</dataflow>
<dataflow id="273" from="d_in_load" to="tmp_3" fromId="25" toId="55">
</dataflow>
<dataflow id="274" from="StgValue_221" to="tmp_3" fromId="221" toId="55">
</dataflow>
<dataflow id="275" from="StgValue_121" to="tmp_3" fromId="121" toId="55">
</dataflow>
<dataflow id="276" from="zext_ln9" to="sub_ln9" fromId="53" toId="56">
</dataflow>
<dataflow id="277" from="zext_ln9_1" to="sub_ln9" fromId="54" toId="56">
</dataflow>
<dataflow id="278" from="zext_ln9" to="xor_ln9" fromId="53" toId="57">
</dataflow>
<dataflow id="279" from="StgValue_227" to="xor_ln9" fromId="227" toId="57">
</dataflow>
<dataflow id="280" from="zext_ln9_1" to="sub_ln9_1" fromId="54" toId="58">
</dataflow>
<dataflow id="281" from="zext_ln9" to="sub_ln9_1" fromId="53" toId="58">
</dataflow>
<dataflow id="282" from="icmp_ln9" to="select_ln9" fromId="52" toId="59">
</dataflow>
<dataflow id="283" from="sub_ln9" to="select_ln9" fromId="56" toId="59">
</dataflow>
<dataflow id="284" from="sub_ln9_1" to="select_ln9" fromId="58" toId="59">
</dataflow>
<dataflow id="285" from="icmp_ln9" to="select_ln9_1" fromId="52" toId="60">
</dataflow>
<dataflow id="286" from="tmp_3" to="select_ln9_1" fromId="55" toId="60">
</dataflow>
<dataflow id="287" from="d_in_load" to="select_ln9_1" fromId="25" toId="60">
</dataflow>
<dataflow id="288" from="icmp_ln9" to="select_ln9_2" fromId="52" toId="61">
</dataflow>
<dataflow id="289" from="xor_ln9" to="select_ln9_2" fromId="57" toId="61">
</dataflow>
<dataflow id="290" from="zext_ln9" to="select_ln9_2" fromId="53" toId="61">
</dataflow>
<dataflow id="291" from="StgValue_227" to="sub_ln9_2" fromId="227" toId="62">
</dataflow>
<dataflow id="292" from="select_ln9" to="sub_ln9_2" fromId="59" toId="62">
</dataflow>
<dataflow id="293" from="select_ln9_2" to="zext_ln9_2" fromId="61" toId="63">
</dataflow>
<dataflow id="294" from="sub_ln9_2" to="zext_ln9_3" fromId="62" toId="64">
</dataflow>
<dataflow id="295" from="select_ln9_1" to="lshr_ln9" fromId="60" toId="65">
</dataflow>
<dataflow id="296" from="zext_ln9_2" to="lshr_ln9" fromId="63" toId="65">
</dataflow>
<dataflow id="297" from="StgValue_246" to="lshr_ln9_1" fromId="246" toId="66">
</dataflow>
<dataflow id="298" from="zext_ln9_3" to="lshr_ln9_1" fromId="64" toId="66">
</dataflow>
<dataflow id="299" from="lshr_ln9" to="and_ln9" fromId="65" toId="67">
</dataflow>
<dataflow id="300" from="lshr_ln9_1" to="and_ln9" fromId="66" toId="67">
</dataflow>
<dataflow id="301" from="and_ln9" to="trunc_ln9" fromId="67" toId="68">
</dataflow>
<dataflow id="302" from="and_ln8" to="sext_ln10" fromId="29" toId="69">
</dataflow>
<dataflow id="303" from="or_ln8" to="sext_ln10_1" fromId="30" toId="70">
</dataflow>
<dataflow id="304" from="and_ln8" to="icmp_ln10" fromId="29" toId="71">
</dataflow>
<dataflow id="305" from="or_ln8" to="icmp_ln10" fromId="30" toId="71">
</dataflow>
<dataflow id="306" from="sext_ln10" to="zext_ln10" fromId="69" toId="72">
</dataflow>
<dataflow id="307" from="sext_ln10_1" to="zext_ln10_1" fromId="70" toId="73">
</dataflow>
<dataflow id="308" from="llvm.part.select.i64" to="tmp_4" fromId="218" toId="74">
</dataflow>
<dataflow id="309" from="d_in_load" to="tmp_4" fromId="25" toId="74">
</dataflow>
<dataflow id="310" from="StgValue_221" to="tmp_4" fromId="221" toId="74">
</dataflow>
<dataflow id="311" from="StgValue_121" to="tmp_4" fromId="121" toId="74">
</dataflow>
<dataflow id="312" from="zext_ln10" to="sub_ln10" fromId="72" toId="75">
</dataflow>
<dataflow id="313" from="zext_ln10_1" to="sub_ln10" fromId="73" toId="75">
</dataflow>
<dataflow id="314" from="zext_ln10" to="xor_ln10" fromId="72" toId="76">
</dataflow>
<dataflow id="315" from="StgValue_227" to="xor_ln10" fromId="227" toId="76">
</dataflow>
<dataflow id="316" from="zext_ln10_1" to="sub_ln10_1" fromId="73" toId="77">
</dataflow>
<dataflow id="317" from="zext_ln10" to="sub_ln10_1" fromId="72" toId="77">
</dataflow>
<dataflow id="318" from="icmp_ln10" to="select_ln10" fromId="71" toId="78">
</dataflow>
<dataflow id="319" from="sub_ln10" to="select_ln10" fromId="75" toId="78">
</dataflow>
<dataflow id="320" from="sub_ln10_1" to="select_ln10" fromId="77" toId="78">
</dataflow>
<dataflow id="321" from="icmp_ln10" to="select_ln10_1" fromId="71" toId="79">
</dataflow>
<dataflow id="322" from="tmp_4" to="select_ln10_1" fromId="74" toId="79">
</dataflow>
<dataflow id="323" from="d_in_load" to="select_ln10_1" fromId="25" toId="79">
</dataflow>
<dataflow id="324" from="icmp_ln10" to="select_ln10_2" fromId="71" toId="80">
</dataflow>
<dataflow id="325" from="xor_ln10" to="select_ln10_2" fromId="76" toId="80">
</dataflow>
<dataflow id="326" from="zext_ln10" to="select_ln10_2" fromId="72" toId="80">
</dataflow>
<dataflow id="327" from="StgValue_227" to="sub_ln10_2" fromId="227" toId="81">
</dataflow>
<dataflow id="328" from="select_ln10" to="sub_ln10_2" fromId="78" toId="81">
</dataflow>
<dataflow id="329" from="select_ln10_2" to="zext_ln10_2" fromId="80" toId="82">
</dataflow>
<dataflow id="330" from="sub_ln10_2" to="zext_ln10_3" fromId="81" toId="83">
</dataflow>
<dataflow id="331" from="select_ln10_1" to="lshr_ln10" fromId="79" toId="84">
</dataflow>
<dataflow id="332" from="zext_ln10_2" to="lshr_ln10" fromId="82" toId="84">
</dataflow>
<dataflow id="333" from="StgValue_246" to="lshr_ln10_1" fromId="246" toId="85">
</dataflow>
<dataflow id="334" from="zext_ln10_3" to="lshr_ln10_1" fromId="83" toId="85">
</dataflow>
<dataflow id="335" from="lshr_ln10" to="and_ln10" fromId="84" toId="86">
</dataflow>
<dataflow id="336" from="lshr_ln10_1" to="and_ln10" fromId="85" toId="86">
</dataflow>
<dataflow id="337" from="and_ln10" to="trunc_ln10" fromId="86" toId="87">
</dataflow>
<dataflow id="338" from="trunc_ln8" to="add_ln11" fromId="47" toId="88">
</dataflow>
<dataflow id="339" from="trunc_ln7" to="add_ln11" fromId="26" toId="88">
</dataflow>
<dataflow id="340" from="trunc_ln9" to="add_ln11_1" fromId="68" toId="89">
</dataflow>
<dataflow id="341" from="trunc_ln10" to="add_ln11_1" fromId="87" toId="89">
</dataflow>
<dataflow id="342" from="add_ln11_1" to="add_ln11_2" fromId="89" toId="90">
</dataflow>
<dataflow id="343" from="add_ln11" to="add_ln11_2" fromId="88" toId="90">
</dataflow>
<dataflow id="345" from="_ssdm_op_SpecPipeline" to="specpipeline_ln4" fromId="344" toId="91">
</dataflow>
<dataflow id="346" from="StgValue_126" to="specpipeline_ln4" fromId="126" toId="91">
</dataflow>
<dataflow id="347" from="StgValue_121" to="specpipeline_ln4" fromId="121" toId="91">
</dataflow>
<dataflow id="348" from="StgValue_121" to="specpipeline_ln4" fromId="121" toId="91">
</dataflow>
<dataflow id="349" from="StgValue_121" to="specpipeline_ln4" fromId="121" toId="91">
</dataflow>
<dataflow id="350" from="empty_0" to="specpipeline_ln4" fromId="124" toId="91">
</dataflow>
<dataflow id="352" from="_ssdm_op_SpecLoopName" to="specloopname_ln4" fromId="351" toId="92">
</dataflow>
<dataflow id="354" from="empty_2" to="specloopname_ln4" fromId="353" toId="92">
</dataflow>
<dataflow id="355" from="d_out" to="d_out_addr" fromId="109" toId="93">
</dataflow>
<dataflow id="356" from="StgValue_179" to="d_out_addr" fromId="179" toId="93">
</dataflow>
<dataflow id="357" from="zext_ln6" to="d_out_addr" fromId="19" toId="93">
</dataflow>
<dataflow id="358" from="add_ln11_2" to="store_ln11" fromId="90" toId="94">
</dataflow>
<dataflow id="359" from="d_out_addr" to="store_ln11" fromId="93" toId="94">
</dataflow>
<dataflow id="360" from="icmp_ln6" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="361" from="icmp_ln6" to="StgValue_3" fromId="15" toId="3">
</dataflow>
</dataflows>


</stg>
