{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1543854634015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1543854634016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 23:30:33 2018 " "Processing started: Mon Dec 03 23:30:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1543854634016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1543854634016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Control -c Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off Control -c Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1543854634016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1543854634932 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "PC PC.v(1) " "Verilog Module Declaration warning at PC.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"PC\"" {  } { { "PC.v" "" { Text "D:/VLSI/Code_MCU/Control/PC.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1 1543854635155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/VLSI/Code_MCU/Control/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543854635160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543854635160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "D:/VLSI/Code_MCU/Control/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543854635168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543854635168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/VLSI/Code_MCU/Control/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543854635177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543854635177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "D:/VLSI/Code_MCU/Control/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543854635186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543854635186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "D:/VLSI/Code_MCU/Control/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543854635195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543854635195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intruction.v 1 1 " "Found 1 design units, including 1 entities, in source file intruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 Intruction " "Found entity 1: Intruction" {  } { { "Intruction.v" "" { Text "D:/VLSI/Code_MCU/Control/Intruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543854635204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543854635204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_control.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestB_Control " "Found entity 1: TestB_Control" {  } { { "TestB_Control.v" "" { Text "D:/VLSI/Code_MCU/Control/TestB_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543854635212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543854635212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_register.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestB_Register " "Found entity 1: TestB_Register" {  } { { "TestB_Register.v" "" { Text "D:/VLSI/Code_MCU/Control/TestB_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543854635217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543854635217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestB_Instruction " "Found entity 1: TestB_Instruction" {  } { { "TestB_Instruction.v" "" { Text "D:/VLSI/Code_MCU/Control/TestB_Instruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543854635222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543854635222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "op OP MCU_8bit.v(4) " "Verilog HDL Declaration information at MCU_8bit.v(4): object \"op\" differs only in case from object \"OP\" in the same scope" {  } { { "MCU_8bit.v" "" { Text "D:/VLSI/Code_MCU/Control/MCU_8bit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1543854635230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCU_8bit " "Found entity 1: MCU_8bit" {  } { { "MCU_8bit.v" "" { Text "D:/VLSI/Code_MCU/Control/MCU_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543854635230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543854635230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestB_MCU " "Found entity 1: TestB_MCU" {  } { { "TestB_MCU.v" "" { Text "D:/VLSI/Code_MCU/Control/TestB_MCU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543854635235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543854635235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestB_PC " "Found entity 1: TestB_PC" {  } { { "TestB_PC.v" "" { Text "D:/VLSI/Code_MCU/Control/TestB_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543854635240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543854635240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cnt_clk " "Found entity 1: Cnt_clk" {  } { { "Cnt_clk.v" "" { Text "D:/VLSI/Code_MCU/Control/Cnt_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543854635245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543854635245 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "out ALU.v(69) " "Verilog HDL error at ALU.v(69): object \"out\" is not declared" {  } { { "ALU.v" "" { Text "D:/VLSI/Code_MCU/Control/ALU.v" 69 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1543854635249 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VLSI/Code_MCU/Control/output_files/Control.map.smsg " "Generated suppressed messages file D:/VLSI/Code_MCU/Control/output_files/Control.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1543854635333 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1543854635554 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 03 23:30:35 2018 " "Processing ended: Mon Dec 03 23:30:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1543854635554 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1543854635554 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1543854635554 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1543854635554 ""}
