module opc5lscpu(
    input[15:0] din,        
    input clk,              
    input reset_b,          
    input int_b,            
    input clken,            
    output vpa,             
    output vda,             
    output[15:0] dout,      
    output[15:0] address,   
    output rnw              
);
parameter MOV=4'h0,AND=4'h1,OR=4'h2,XOR=4'h3,ADD=4'h4,ADC=4'h5,STO=4'h6,LD=4'h7,ROR=4'h8,NOT=4'h9,SUB=4'hA,SBC=4'hB,CMP=4'hC,CMPC=4'hD,BSWP=4'hE,PSR=4'hF;
parameter FETCH0=3'h0,FETCH1=3'h1,EA_ED=3'h2,RDMEM=3'h3,EXEC=4'h4,WRMEM=5'h5,INT=6'h6;
parameter EI=3,S=2,C=1,Z=0,P0=15,P1=14,P2=13,IRLEN=12,IRLD=16,IRSTO=17,IRGETPSR=18,IRPUTPSR=19,IRRTI=20,IRCMP=21,INT_VECTOR=16'h0002;
reg [15:0] OR_q,PC_q,PCI_q,result; 
reg [21:0] IR_q; (* RAM_STYLE="DISTRIBUTED" *) 
reg [15:0] sprf_q[15:0]; 
reg [2:0]  FSM_q; 
reg [3:0]  sprf_radr_q,swiid,PSRI_q; 
reg [7:0]  PSR_q ; 
reg        zero,carry,sign,enable_int,reset_s0_b,reset_s1_b; 
wire predicate          = IR_q[P2] ^ (IR_q[P1]?(IR_q[P0]?PSR_q[S]:PSR_q[Z]):(IR_q[P0]?PSR_q[C]:1));
wire predicate_din      = din[P2] ^ (din[P1]?(din[P0]?PSR_q[S]:PSR_q[Z]):(din[P0]?PSR_q[C]:1));
wire [15:0] sprf_dout   = (sprf_radr_q==4'hF)?PC_q:(sprf_q[sprf_radr_q] & {16{(sprf_radr_q!=4'h0)}});
assign {rnw,dout,address} = {!(FSM_q==WRMEM),sprf_dout,(FSM_q==WRMEM || FSM_q == RDMEM)?OR_q:PC_q };
assign {vpa,vda}          = {((FSM_q==FETCH0)||(FSM_q==FETCH1)||(FSM_q==EXEC)),((FSM_q==RDMEM)||(FSM_q==WRMEM)) };
always @(*)
    begin
        if (FSM_q==EA_ED)
            {carry,result} = sprf_dout + OR_q; 
        else
            case (IR_q[11:8])    
                LD,MOV,PSR,STO   :{carry,result} = {PSR_q[C],(IR_q[IRGETPSR])?{8'b0,PSR_q}:OR_q} ;
                AND,OR           :{carry,result} = {PSR_q[C],(IR_q[8])?(sprf_dout & OR_q):(sprf_dout | OR_q)};
                ADD,ADC          :{carry,result} = sprf_dout + OR_q + (IR_q[8] & PSR_q[C]);
                SUB,SBC,CMP,CMPC :{carry,result} = sprf_dout + (OR_q ^ 16'hFFFF) + ((IR_q[8])?PSR_q[C]:1);
                XOR,BSWP         :{carry,result} = {PSR_q[C],(!IR_q[11])?(sprf_dout ^ OR_q):{OR_q[7:0],OR_q[15:8] }};
                NOT,ROR          :{result,carry} = (IR_q[8])?{~OR_q,PSR_q[C]}:{PSR_q[C],OR_q} ;
            endcase 
        {swiid,enable_int,sign,carry,zero} = (IR_q[IRPUTPSR])?OR_q[7:0]:(IR_q[3:0]!=4'hF)?{PSR_q[7:3],result[15],carry,!(|result)}:PSR_q;
    end
always @(posedge clk)
    if (clken) begin
        {reset_s0_b,reset_s1_b} <= {reset_b,reset_s0_b}; 
        if (!reset_s1_b)
            {PC_q,PCI_q,PSRI_q,PSR_q,FSM_q} <= 0; 
        else begin
            case (FSM_q)
                FETCH0 :FSM_q <= (din[IRLEN])?FETCH1:(!predicate_din)?FETCH0:EA_ED;
                FETCH1 :FSM_q <= (!predicate)?FETCH0:((sprf_radr_q!=0) || IR_q[IRLD] || IR_q[IRSTO])?EA_ED:EXEC;
                EA_ED  :FSM_q <= (!predicate)?FETCH0:(IR_q[IRLD])?RDMEM:(IR_q[IRSTO])?WRMEM:EXEC;
                RDMEM  :FSM_q <= EXEC;
                EXEC   :FSM_q <= ((!int_b & PSR_q[EI])||(IR_q[IRPUTPSR] && (|swiid)))?INT:(IR_q[3:0]==4'hF)?FETCH0:(din[IRLEN])?FETCH1:EA_ED;
                WRMEM  :FSM_q <= (!int_b & PSR_q[EI])?INT:FETCH0;
                default:FSM_q <= FETCH0;
            endcase 
            case(FSM_q)
                FETCH0,EXEC:{sprf_radr_q,OR_q } <= {din[7:4],16'b0};
                FETCH1     :{sprf_radr_q,OR_q } <= {(((sprf_radr_q!=0) || IR_q[IRLD] || IR_q[IRSTO])?IR_q[7:4]:IR_q[3:0]),din};
                EA_ED      :{sprf_radr_q,OR_q } <= {IR_q[3:0],result}; 
                default    :{sprf_radr_q,OR_q } <= {IR_q[3:0],din};
            endcase 
            if (FSM_q == INT)
                {PC_q,PCI_q,PSRI_q,PSR_q[EI]} <= {INT_VECTOR,PC_q,PSR_q[3:0],1'b0} ; 
            else if (FSM_q == FETCH0 || FSM_q == FETCH1)
                PC_q <= PC_q + 1; 
            else if (FSM_q == EXEC) begin
                PC_q <= (IR_q[IRRTI])?PCI_q:(IR_q[3:0]==4'hF)?result:((!int_b && PSR_q[EI]) || (IR_q[IRPUTPSR] && (|swiid)))?PC_q:PC_q + 1;
                PSR_q <= (IR_q[IRRTI])?{4'b0,PSRI_q}:{swiid,enable_int,sign,carry,zero}; 
                sprf_q[(IR_q[IRCMP])?4'b0:IR_q[3:0]] <= result ; 
            end
            if (FSM_q == FETCH0 || FSM_q == EXEC)
                IR_q <= {((din[11:8]==CMP)||(din[11:8]==CMPC)),{3{(din[11:8]==PSR)}}&{(din[3:0]==4'hF),(din[3:0]==4'h0),(din[7:4]==4'b0)},(din[11:8]==STO),(din[11:8]==LD),din};
        end
    end
endmodule