// Seed: 3524874198
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    input wand id_3,
    output wire id_4,
    input uwire id_5,
    input tri1 id_6
);
  logic [1 'b0 : -1] id_8;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd86,
    parameter id_2 = 32'd92,
    parameter id_5 = 32'd49
) (
    input tri id_0,
    output supply1 _id_1,
    input supply0 _id_2,
    output supply1 id_3
);
  logic _id_5[id_1 : 1];
  wire  id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0
  );
  assign id_3 = (-1);
  wire [id_5 : id_2] id_7;
endmodule
