{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521209587324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521209587324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 16 11:13:07 2018 " "Processing started: Fri Mar 16 11:13:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521209587324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521209587324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_RX -c UART_RX " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_RX -c UART_RX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521209587324 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1521209587932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/uart_rx_only_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/uart_rx_only_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx_only_top-bdf_type " "Found design unit 1: uart_rx_only_top-bdf_type" {  } { { "../source/uart_rx_only_top.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/uart_rx_only_top.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521209588641 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_only_top " "Found entity 1: uart_rx_only_top" {  } { { "../source/uart_rx_only_top.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/uart_rx_only_top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521209588641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521209588641 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator testbench_uart_rx_only_top.vhd(80) " "VHDL syntax error at testbench_uart_rx_only_top.vhd(80) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "../source/testbench_uart_rx_only_top.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/testbench_uart_rx_only_top.vhd" 80 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1521209588650 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator testbench_uart_rx_only_top.vhd(81) " "VHDL syntax error at testbench_uart_rx_only_top.vhd(81) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "../source/testbench_uart_rx_only_top.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/testbench_uart_rx_only_top.vhd" 81 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1521209588650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/testbench_uart_rx_only_top.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/testbench_uart_rx_only_top.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521209588650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/modulo_divider.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521209588657 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/modulo_divider.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521209588657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521209588657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/uart_rx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/uart_rx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx_fsm-rtl " "Found design unit 1: uart_rx_fsm-rtl" {  } { { "../source/uart_rx_fsm.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/uart_rx_fsm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521209588664 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_fsm " "Found entity 1: uart_rx_fsm" {  } { { "../source/uart_rx_fsm.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/uart_rx_fsm.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521209588664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521209588664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/sync_n_edgedetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/sync_n_edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_n_edgeDetector-rtl " "Found design unit 1: sync_n_edgeDetector-rtl" {  } { { "../source/sync_n_edgeDetector.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/sync_n_edgeDetector.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521209588672 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_n_edgeDetector " "Found entity 1: sync_n_edgeDetector" {  } { { "../source/sync_n_edgeDetector.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/sync_n_edgeDetector.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521209588672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521209588672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/hex2sevseg_w_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/hex2sevseg_w_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex2sevseg_w_control-rtl " "Found design unit 1: hex2sevseg_w_control-rtl" {  } { { "../source/hex2sevseg_w_control.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/hex2sevseg_w_control.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521209588678 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex2sevseg_w_control " "Found entity 1: hex2sevseg_w_control" {  } { { "../source/hex2sevseg_w_control.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/hex2sevseg_w_control.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521209588678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521209588678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/buffer_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/buffer_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_registers-rtl " "Found design unit 1: buffer_registers-rtl" {  } { { "../source/buffer_registers.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/buffer_registers.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521209588684 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_registers " "Found entity 1: buffer_registers" {  } { { "../source/buffer_registers.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/buffer_registers.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521209588684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521209588684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/baud_tick_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/baud_tick_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_tick_generator-rtl " "Found design unit 1: baud_tick_generator-rtl" {  } { { "../source/baud_tick_generator.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/baud_tick_generator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521209588691 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_tick_generator " "Found entity 1: baud_tick_generator" {  } { { "../source/baud_tick_generator.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/baud_tick_generator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521209588691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521209588691 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521209588934 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 16 11:13:08 2018 " "Processing ended: Fri Mar 16 11:13:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521209588934 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521209588934 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521209588934 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521209588934 ""}
