Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Feb 23 18:37:49 2024
| Host         : ece47 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file counter_top_timing_summary_routed.rpt -pb counter_top_timing_summary_routed.pb -rpx counter_top_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.266        0.000                      0                  250        0.197        0.000                      0                  250        3.500        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.266        0.000                      0                  250        0.197        0.000                      0                  250        3.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 p5/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p5/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.952ns (22.426%)  route 3.293ns (77.574%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 12.946 - 8.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.731     5.399    p5/CLK
    SLICE_X37Y65         FDRE                                         r  p5/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.855 r  p5/counter_reg[0]/Q
                         net (fo=2, routed)           0.809     6.665    p5/counter_reg[0]
    SLICE_X37Y64         LUT5 (Prop_lut5_I1_O)        0.124     6.789 f  p5/counter[0]_i_10/O
                         net (fo=1, routed)           0.596     7.384    p5/counter[0]_i_10_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  p5/counter[0]_i_9/O
                         net (fo=1, routed)           0.452     7.960    p5/counter[0]_i_9_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124     8.084 r  p5/counter[0]_i_4/O
                         net (fo=1, routed)           0.565     8.650    p5/counter[0]_i_4_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.774 r  p5/counter[0]_i_1__3/O
                         net (fo=27, routed)          0.871     9.644    p5/counter[0]_i_1__3_n_0
    SLICE_X37Y66         FDRE                                         r  p5/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.555    12.946    p5/CLK
    SLICE_X37Y66         FDRE                                         r  p5/counter_reg[4]/C
                         clock pessimism              0.428    13.374    
                         clock uncertainty           -0.035    13.339    
    SLICE_X37Y66         FDRE (Setup_fdre_C_R)       -0.429    12.910    p5/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.910    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 p5/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p5/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.952ns (22.426%)  route 3.293ns (77.574%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 12.946 - 8.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.731     5.399    p5/CLK
    SLICE_X37Y65         FDRE                                         r  p5/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.855 r  p5/counter_reg[0]/Q
                         net (fo=2, routed)           0.809     6.665    p5/counter_reg[0]
    SLICE_X37Y64         LUT5 (Prop_lut5_I1_O)        0.124     6.789 f  p5/counter[0]_i_10/O
                         net (fo=1, routed)           0.596     7.384    p5/counter[0]_i_10_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  p5/counter[0]_i_9/O
                         net (fo=1, routed)           0.452     7.960    p5/counter[0]_i_9_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124     8.084 r  p5/counter[0]_i_4/O
                         net (fo=1, routed)           0.565     8.650    p5/counter[0]_i_4_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.774 r  p5/counter[0]_i_1__3/O
                         net (fo=27, routed)          0.871     9.644    p5/counter[0]_i_1__3_n_0
    SLICE_X37Y66         FDRE                                         r  p5/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.555    12.946    p5/CLK
    SLICE_X37Y66         FDRE                                         r  p5/counter_reg[5]/C
                         clock pessimism              0.428    13.374    
                         clock uncertainty           -0.035    13.339    
    SLICE_X37Y66         FDRE (Setup_fdre_C_R)       -0.429    12.910    p5/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.910    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 p5/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p5/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.952ns (22.426%)  route 3.293ns (77.574%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 12.946 - 8.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.731     5.399    p5/CLK
    SLICE_X37Y65         FDRE                                         r  p5/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.855 r  p5/counter_reg[0]/Q
                         net (fo=2, routed)           0.809     6.665    p5/counter_reg[0]
    SLICE_X37Y64         LUT5 (Prop_lut5_I1_O)        0.124     6.789 f  p5/counter[0]_i_10/O
                         net (fo=1, routed)           0.596     7.384    p5/counter[0]_i_10_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  p5/counter[0]_i_9/O
                         net (fo=1, routed)           0.452     7.960    p5/counter[0]_i_9_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124     8.084 r  p5/counter[0]_i_4/O
                         net (fo=1, routed)           0.565     8.650    p5/counter[0]_i_4_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.774 r  p5/counter[0]_i_1__3/O
                         net (fo=27, routed)          0.871     9.644    p5/counter[0]_i_1__3_n_0
    SLICE_X37Y66         FDRE                                         r  p5/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.555    12.946    p5/CLK
    SLICE_X37Y66         FDRE                                         r  p5/counter_reg[6]/C
                         clock pessimism              0.428    13.374    
                         clock uncertainty           -0.035    13.339    
    SLICE_X37Y66         FDRE (Setup_fdre_C_R)       -0.429    12.910    p5/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.910    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 p5/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p5/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.952ns (22.426%)  route 3.293ns (77.574%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 12.946 - 8.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.731     5.399    p5/CLK
    SLICE_X37Y65         FDRE                                         r  p5/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.855 r  p5/counter_reg[0]/Q
                         net (fo=2, routed)           0.809     6.665    p5/counter_reg[0]
    SLICE_X37Y64         LUT5 (Prop_lut5_I1_O)        0.124     6.789 f  p5/counter[0]_i_10/O
                         net (fo=1, routed)           0.596     7.384    p5/counter[0]_i_10_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  p5/counter[0]_i_9/O
                         net (fo=1, routed)           0.452     7.960    p5/counter[0]_i_9_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124     8.084 r  p5/counter[0]_i_4/O
                         net (fo=1, routed)           0.565     8.650    p5/counter[0]_i_4_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.774 r  p5/counter[0]_i_1__3/O
                         net (fo=27, routed)          0.871     9.644    p5/counter[0]_i_1__3_n_0
    SLICE_X37Y66         FDRE                                         r  p5/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.555    12.946    p5/CLK
    SLICE_X37Y66         FDRE                                         r  p5/counter_reg[7]/C
                         clock pessimism              0.428    13.374    
                         clock uncertainty           -0.035    13.339    
    SLICE_X37Y66         FDRE (Setup_fdre_C_R)       -0.429    12.910    p5/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.910    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 p5/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p5/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.952ns (22.560%)  route 3.268ns (77.440%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.730     5.398    p5/CLK
    SLICE_X37Y66         FDRE                                         r  p5/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.456     5.854 r  p5/counter_reg[4]/Q
                         net (fo=2, routed)           0.823     6.677    p5/counter_reg[4]
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.801 f  p5/counter[0]_i_10/O
                         net (fo=1, routed)           0.596     7.397    p5/counter[0]_i_10_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.521 r  p5/counter[0]_i_9/O
                         net (fo=1, routed)           0.452     7.972    p5/counter[0]_i_9_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124     8.096 r  p5/counter[0]_i_4/O
                         net (fo=1, routed)           0.565     8.662    p5/counter[0]_i_4_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.786 r  p5/counter[0]_i_1__3/O
                         net (fo=27, routed)          0.832     9.618    p5/counter[0]_i_1__3_n_0
    SLICE_X37Y69         FDRE                                         r  p5/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.551    12.942    p5/CLK
    SLICE_X37Y69         FDRE                                         r  p5/counter_reg[16]/C
                         clock pessimism              0.428    13.370    
                         clock uncertainty           -0.035    13.335    
    SLICE_X37Y69         FDRE (Setup_fdre_C_R)       -0.429    12.906    p5/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  3.288    

Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 p5/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p5/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.952ns (22.560%)  route 3.268ns (77.440%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.730     5.398    p5/CLK
    SLICE_X37Y66         FDRE                                         r  p5/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.456     5.854 r  p5/counter_reg[4]/Q
                         net (fo=2, routed)           0.823     6.677    p5/counter_reg[4]
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.801 f  p5/counter[0]_i_10/O
                         net (fo=1, routed)           0.596     7.397    p5/counter[0]_i_10_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.521 r  p5/counter[0]_i_9/O
                         net (fo=1, routed)           0.452     7.972    p5/counter[0]_i_9_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124     8.096 r  p5/counter[0]_i_4/O
                         net (fo=1, routed)           0.565     8.662    p5/counter[0]_i_4_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.786 r  p5/counter[0]_i_1__3/O
                         net (fo=27, routed)          0.832     9.618    p5/counter[0]_i_1__3_n_0
    SLICE_X37Y69         FDRE                                         r  p5/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.551    12.942    p5/CLK
    SLICE_X37Y69         FDRE                                         r  p5/counter_reg[17]/C
                         clock pessimism              0.428    13.370    
                         clock uncertainty           -0.035    13.335    
    SLICE_X37Y69         FDRE (Setup_fdre_C_R)       -0.429    12.906    p5/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  3.288    

Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 p5/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p5/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.952ns (22.560%)  route 3.268ns (77.440%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.730     5.398    p5/CLK
    SLICE_X37Y66         FDRE                                         r  p5/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.456     5.854 r  p5/counter_reg[4]/Q
                         net (fo=2, routed)           0.823     6.677    p5/counter_reg[4]
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.801 f  p5/counter[0]_i_10/O
                         net (fo=1, routed)           0.596     7.397    p5/counter[0]_i_10_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.521 r  p5/counter[0]_i_9/O
                         net (fo=1, routed)           0.452     7.972    p5/counter[0]_i_9_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124     8.096 r  p5/counter[0]_i_4/O
                         net (fo=1, routed)           0.565     8.662    p5/counter[0]_i_4_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.786 r  p5/counter[0]_i_1__3/O
                         net (fo=27, routed)          0.832     9.618    p5/counter[0]_i_1__3_n_0
    SLICE_X37Y69         FDRE                                         r  p5/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.551    12.942    p5/CLK
    SLICE_X37Y69         FDRE                                         r  p5/counter_reg[18]/C
                         clock pessimism              0.428    13.370    
                         clock uncertainty           -0.035    13.335    
    SLICE_X37Y69         FDRE (Setup_fdre_C_R)       -0.429    12.906    p5/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  3.288    

Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 p5/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p5/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.952ns (22.560%)  route 3.268ns (77.440%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.730     5.398    p5/CLK
    SLICE_X37Y66         FDRE                                         r  p5/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.456     5.854 r  p5/counter_reg[4]/Q
                         net (fo=2, routed)           0.823     6.677    p5/counter_reg[4]
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.801 f  p5/counter[0]_i_10/O
                         net (fo=1, routed)           0.596     7.397    p5/counter[0]_i_10_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.521 r  p5/counter[0]_i_9/O
                         net (fo=1, routed)           0.452     7.972    p5/counter[0]_i_9_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124     8.096 r  p5/counter[0]_i_4/O
                         net (fo=1, routed)           0.565     8.662    p5/counter[0]_i_4_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.786 r  p5/counter[0]_i_1__3/O
                         net (fo=27, routed)          0.832     9.618    p5/counter[0]_i_1__3_n_0
    SLICE_X37Y69         FDRE                                         r  p5/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.551    12.942    p5/CLK
    SLICE_X37Y69         FDRE                                         r  p5/counter_reg[19]/C
                         clock pessimism              0.428    13.370    
                         clock uncertainty           -0.035    13.335    
    SLICE_X37Y69         FDRE (Setup_fdre_C_R)       -0.429    12.906    p5/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  3.288    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 p5/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p5/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.952ns (22.616%)  route 3.257ns (77.384%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 12.945 - 8.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.730     5.398    p5/CLK
    SLICE_X37Y66         FDRE                                         r  p5/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.456     5.854 r  p5/counter_reg[4]/Q
                         net (fo=2, routed)           0.823     6.677    p5/counter_reg[4]
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.801 f  p5/counter[0]_i_10/O
                         net (fo=1, routed)           0.596     7.397    p5/counter[0]_i_10_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.521 r  p5/counter[0]_i_9/O
                         net (fo=1, routed)           0.452     7.972    p5/counter[0]_i_9_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124     8.096 r  p5/counter[0]_i_4/O
                         net (fo=1, routed)           0.565     8.662    p5/counter[0]_i_4_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.786 r  p5/counter[0]_i_1__3/O
                         net (fo=27, routed)          0.822     9.608    p5/counter[0]_i_1__3_n_0
    SLICE_X37Y67         FDRE                                         r  p5/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.554    12.945    p5/CLK
    SLICE_X37Y67         FDRE                                         r  p5/counter_reg[10]/C
                         clock pessimism              0.428    13.373    
                         clock uncertainty           -0.035    13.338    
    SLICE_X37Y67         FDRE (Setup_fdre_C_R)       -0.429    12.909    p5/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 p5/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p5/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.952ns (22.616%)  route 3.257ns (77.384%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 12.945 - 8.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.730     5.398    p5/CLK
    SLICE_X37Y66         FDRE                                         r  p5/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.456     5.854 r  p5/counter_reg[4]/Q
                         net (fo=2, routed)           0.823     6.677    p5/counter_reg[4]
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.801 f  p5/counter[0]_i_10/O
                         net (fo=1, routed)           0.596     7.397    p5/counter[0]_i_10_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.521 r  p5/counter[0]_i_9/O
                         net (fo=1, routed)           0.452     7.972    p5/counter[0]_i_9_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124     8.096 r  p5/counter[0]_i_4/O
                         net (fo=1, routed)           0.565     8.662    p5/counter[0]_i_4_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.786 r  p5/counter[0]_i_1__3/O
                         net (fo=27, routed)          0.822     9.608    p5/counter[0]_i_1__3_n_0
    SLICE_X37Y67         FDRE                                         r  p5/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.554    12.945    p5/CLK
    SLICE_X37Y67         FDRE                                         r  p5/counter_reg[11]/C
                         clock pessimism              0.428    13.373    
                         clock uncertainty           -0.035    13.338    
    SLICE_X37Y67         FDRE (Setup_fdre_C_R)       -0.429    12.909    p5/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  3.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 p6/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p6/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.932%)  route 0.147ns (44.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.580     1.492    p6/CLK
    SLICE_X41Y69         FDRE                                         r  p6/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  p6/direction_reg/Q
                         net (fo=5, routed)           0.147     1.779    p6/direction_reg_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.824 r  p6/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    p6/p_1_in[1]
    SLICE_X42Y68         FDRE                                         r  p6/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.849     2.008    p6/CLK
    SLICE_X42Y68         FDRE                                         r  p6/counter_reg[1]/C
                         clock pessimism             -0.501     1.507    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.121     1.628    p6/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 p2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p2/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.582     1.494    p2/CLK
    SLICE_X39Y63         FDRE                                         r  p2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  p2/counter_reg[7]/Q
                         net (fo=2, routed)           0.118     1.753    p2/counter_reg[7]
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  p2/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.861    p2/counter_reg[4]_i_1__0_n_4
    SLICE_X39Y63         FDRE                                         r  p2/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.851     2.010    p2/CLK
    SLICE_X39Y63         FDRE                                         r  p2/counter_reg[7]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.105     1.599    p2/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 p2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p2/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.581     1.493    p2/CLK
    SLICE_X39Y66         FDRE                                         r  p2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  p2/counter_reg[19]/Q
                         net (fo=3, routed)           0.118     1.752    p2/counter_reg[19]
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  p2/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.860    p2/counter_reg[16]_i_1__0_n_4
    SLICE_X39Y66         FDRE                                         r  p2/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.849     2.008    p2/CLK
    SLICE_X39Y66         FDRE                                         r  p2/counter_reg[19]/C
                         clock pessimism             -0.515     1.493    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.105     1.598    p2/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 p2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.583     1.495    p2/CLK
    SLICE_X39Y62         FDRE                                         r  p2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  p2/counter_reg[3]/Q
                         net (fo=2, routed)           0.118     1.754    p2/counter_reg[3]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  p2/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.862    p2/counter_reg[0]_i_2__0_n_4
    SLICE_X39Y62         FDRE                                         r  p2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.852     2.011    p2/CLK
    SLICE_X39Y62         FDRE                                         r  p2/counter_reg[3]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.105     1.600    p2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 p6/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p6/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.427%)  route 0.169ns (47.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.581     1.493    p6/CLK
    SLICE_X43Y68         FDRE                                         r  p6/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  p6/counter_reg[0]/Q
                         net (fo=12, routed)          0.169     1.803    p6/Q[0]
    SLICE_X43Y68         LUT5 (Prop_lut5_I1_O)        0.045     1.848 r  p6/counter[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.848    p6/p_1_in[0]
    SLICE_X43Y68         FDRE                                         r  p6/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.849     2.008    p6/CLK
    SLICE_X43Y68         FDRE                                         r  p6/counter_reg[0]/C
                         clock pessimism             -0.515     1.493    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.092     1.585    p6/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 p5/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p5/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.577     1.489    p5/CLK
    SLICE_X37Y70         FDRE                                         r  p5/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  p5/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.749    p5/counter_reg[23]
    SLICE_X37Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  p5/counter_reg[20]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.857    p5/counter_reg[20]_i_1__3_n_4
    SLICE_X37Y70         FDRE                                         r  p5/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.845     2.004    p5/CLK
    SLICE_X37Y70         FDRE                                         r  p5/counter_reg[23]/C
                         clock pessimism             -0.515     1.489    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.105     1.594    p5/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 p5/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p5/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.578     1.490    p5/CLK
    SLICE_X37Y69         FDRE                                         r  p5/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  p5/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.751    p5/counter_reg[19]
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  p5/counter_reg[16]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.859    p5/counter_reg[16]_i_1__3_n_4
    SLICE_X37Y69         FDRE                                         r  p5/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.846     2.005    p5/CLK
    SLICE_X37Y69         FDRE                                         r  p5/counter_reg[19]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.105     1.595    p5/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 p2/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p2/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.582     1.494    p2/CLK
    SLICE_X39Y64         FDRE                                         r  p2/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  p2/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.755    p2/counter_reg[11]
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  p2/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.863    p2/counter_reg[8]_i_1__0_n_4
    SLICE_X39Y64         FDRE                                         r  p2/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.851     2.010    p2/CLK
    SLICE_X39Y64         FDRE                                         r  p2/counter_reg[11]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.105     1.599    p2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 p2/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p2/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.582     1.494    p2/CLK
    SLICE_X39Y65         FDRE                                         r  p2/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  p2/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.755    p2/counter_reg[15]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  p2/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.863    p2/counter_reg[12]_i_1__0_n_4
    SLICE_X39Y65         FDRE                                         r  p2/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.850     2.009    p2/CLK
    SLICE_X39Y65         FDRE                                         r  p2/counter_reg[15]/C
                         clock pessimism             -0.515     1.494    
    SLICE_X39Y65         FDRE (Hold_fdre_C_D)         0.105     1.599    p2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 p5/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p5/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.580     1.492    p5/CLK
    SLICE_X37Y67         FDRE                                         r  p5/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  p5/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.753    p5/counter_reg[11]
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  p5/counter_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.861    p5/counter_reg[8]_i_1__3_n_4
    SLICE_X37Y67         FDRE                                         r  p5/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.848     2.007    p5/CLK
    SLICE_X37Y67         FDRE                                         r  p5/counter_reg[11]/C
                         clock pessimism             -0.515     1.492    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.105     1.597    p5/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y63    p1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y65    p1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y65    p1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y66    p1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y66    p1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y66    p1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y66    p1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y67    p1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y67    p1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    p1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    p1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y65    p1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y65    p1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y65    p1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y65    p1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y66    p1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y66    p1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y66    p1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y66    p1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    p1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    p1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y65    p1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y65    p1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y65    p1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y65    p1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y66    p1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y66    p1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y66    p1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y66    p1/counter_reg[13]/C



