// Seed: 1555095285
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_4;
  wire id_5;
endmodule
module module_1 (
    input tri   id_0,
    input uwire id_1,
    input logic id_2,
    input tri   id_3
);
  always_latch @(posedge 1)
    if (id_0) id_5 = id_5;
    else id_5 <= id_2;
  integer id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_21 = 32'd88,
    parameter id_22 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(1 or 1) begin : LABEL_0$display
    ;
    id_13 = id_9;
  end
  defparam id_21.id_22 = id_2;
  assign id_22 = id_19;
  assign id_3  = id_17;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_20
  );
  wire id_23;
endmodule
