// SPDX-License-Identifier: GPL-2.0+ OR MIT
/*
 * Spreadtrum QOGIRN6PRO platform system global register file
 *
 * Copyright C 2019, Spreadtrum Communications Inc.
 */

#ifndef __DT_BINDINGS_SPRD_QOGIRN6PRO_MASK_H
#define __DT_BINDINGS_SPRD_QOGIRN6PRO_MASK_H

#define MASK_PMU_APB_SP_SYS_MEM_ALL_SEL                     0x0004
#define MASK_PMU_APB_CH_SYS_MEM_ALL_SEL                     0x0002
#define MASK_PMU_APB_AON_MEM_ALL_SYS_SEL                    0x0001
#define MASK_PMU_APB_RAM_RET_APCPU_TOP_FRC                  0x0002
#define MASK_PMU_APB_APCPU_TOP_RAM_SHUTDOWN_EN              0x0001
#define MASK_PMU_APB_MEM_AUTO_SD_EN                         0xFFFFFFFF
#define MASK_PMU_APB_MEM_AUTO_SLP_EN                        0xFFFFFFFF
#define MASK_PMU_APB_MEM_SD_CFG                             0xFFFFFFFF
#define MASK_PMU_APB_MEM_SLP_CFG                            0xFFFFFFFF
#define MASK_PMU_APB_APCPU_CORE6_RAM_FRC_ON                 0x0800
#define MASK_PMU_APB_APCPU_CORE5_RAM_FRC_ON                 0x0400
#define MASK_PMU_APB_APCPU_CORE4_RAM_FRC_ON                 0x0200
#define MASK_PMU_APB_APCPU_CORE3_RAM_FRC_ON                 0x0100
#define MASK_PMU_APB_APCPU_CORE2_RAM_FRC_ON                 0x0080
#define MASK_PMU_APB_APCPU_CORE1_RAM_FRC_ON                 0x0040
#define MASK_PMU_APB_APCPU_CORE0_RAM_FRC_ON                 0x0020
#define MASK_PMU_APB_APCPU_SNOOP_FILTER_RAM_FRC_ON          0x0010
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P3_RAM_FRC_ON        0x0008
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P2_RAM_FRC_ON        0x0004
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P1_RAM_FRC_ON        0x0002
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P0_RAM_FRC_ON        0x0001
#define MASK_PMU_APB_RAM_PD_NR_CST_FRC                      0x80000000
#define MASK_PMU_APB_RAM_PD_NR_SPP_FRC                      0x40000000
#define MASK_PMU_APB_RAM_PD_NR_PDS_FRC                      0x20000000
#define MASK_PMU_APB_RAM_PD_NR_DL_TOP_FRC                   0x10000000
#define MASK_PMU_APB_RAM_PD_TD_FRC                          0x8000000
#define MASK_PMU_APB_RAM_PD_CR8_PHY_TOP_FRC                 0x4000000
#define MASK_PMU_APB_RAM_PD_PHY_CP_FRC                      0x2000000
#define MASK_PMU_APB_RAM_PD_GPU_FRC                         0x1000000
#define MASK_PMU_APB_RAM_PD_VDEC_FRC                        0x800000
#define MASK_PMU_APB_RAM_PD_VENC1_FRC                       0x400000
#define MASK_PMU_APB_RAM_PD_VENC0_FRC                       0x200000
#define MASK_PMU_APB_RAM_PD_DPU_VSP_FRC                     0x100000
#define MASK_PMU_APB_RAM_PD_DCAM_BLK_FRC                    0x80000
#define MASK_PMU_APB_RAM_PD_ISP_BLK_FRC                     0x40000
#define MASK_PMU_APB_RAM_PD_VDSP_BLK_FRC                    0x20000
#define MASK_PMU_APB_RAM_PD_CAMERA_FRC                      0x10000
#define MASK_PMU_APB_RAM_PD_AI_FRC                          0x8000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE7_FRC                 0x4000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE6_FRC                 0x2000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE5_FRC                 0x1000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE4_FRC                 0x0800
#define MASK_PMU_APB_RAM_PD_APCPU_CORE3_FRC                 0x0400
#define MASK_PMU_APB_RAM_PD_APCPU_CORE2_FRC                 0x0200
#define MASK_PMU_APB_RAM_PD_APCPU_CORE1_FRC                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE0_FRC                 0x0080
#define MASK_PMU_APB_RAM_PD_APCPU_SNOOP_FILTER_FRC          0x0040
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P3_FRC        0x0020
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P2_FRC        0x0010
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P1_FRC        0x0008
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P0_FRC        0x0004
#define MASK_PMU_APB_RAM_PD_APCPU_TOP_FRC                   0x0002
#define MASK_PMU_APB_RAM_PD_AP_FRC                          0x0001
#define MASK_PMU_APB_RAM_PD_ISE_FRC                         0x2000
#define MASK_PMU_APB_RAM_PD_PUB_FRC                         0x1000
#define MASK_PMU_APB_RAM_PD_PCIE_FRC                        0x0800
#define MASK_PMU_APB_RAM_PD_DPU_DP_FRC                      0x0400
#define MASK_PMU_APB_RAM_PD_IPA_FRC                         0x0200
#define MASK_PMU_APB_RAM_PD_AUD_CEVA_FRC                    0x0100
#define MASK_PMU_APB_RAM_PD_AUDIO_FRC                       0x0080
#define MASK_PMU_APB_RAM_PD_PS_CP_FRC                       0x0040
#define MASK_PMU_APB_RAM_PD_CDMA_PROC0_FRC                  0x0020
#define MASK_PMU_APB_RAM_PD_WCE_FRC                         0x0010
#define MASK_PMU_APB_RAM_PD_DPFEC_FRC                       0x0008
#define MASK_PMU_APB_RAM_PD_LCE_FRC                         0x0004
#define MASK_PMU_APB_RAM_PD_LW_PROC_FRC                     0x0002
#define MASK_PMU_APB_RAM_PD_UNI_TOP_FRC                     0x0001
#define MASK_PMU_APB_RAM_RET_ISE_FRC                        0x4000
#define MASK_PMU_APB_RAM_RET_AUD_CEVA_FRC                   0x2000
#define MASK_PMU_APB_RAM_RET_AUDIO_FRC                      0x1000
#define MASK_PMU_APB_RAM_RET_APCPU_CORE6_FRC                0x0800
#define MASK_PMU_APB_RAM_RET_APCPU_CORE5_FRC                0x0400
#define MASK_PMU_APB_RAM_RET_APCPU_CORE4_FRC                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE3_FRC                0x0100
#define MASK_PMU_APB_RAM_RET_APCPU_CORE2_FRC                0x0080
#define MASK_PMU_APB_RAM_RET_APCPU_CORE1_FRC                0x0040
#define MASK_PMU_APB_RAM_RET_APCPU_CORE0_FRC                0x0020
#define MASK_PMU_APB_RAM_RET_APCPU_SNOOP_FILTER_FRC         0x0010
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P3_FRC       0x0008
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P2_FRC       0x0004
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P1_FRC       0x0002
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P0_FRC       0x0001
#define MASK_PMU_APB_ISE_RAM_PD_EN                          0x0004
#define MASK_PMU_APB_AUD_CEVA_RAM_PD_EN                     0x0002
#define MASK_PMU_APB_AUDIO_RAM_PD_EN                        0x0001
#define MASK_PMU_APB_APCPU_CORE6_RAM_DSLP_EN                0x0800
#define MASK_PMU_APB_APCPU_CORE5_RAM_DSLP_EN                0x0400
#define MASK_PMU_APB_APCPU_CORE4_RAM_DSLP_EN                0x0200
#define MASK_PMU_APB_APCPU_CORE3_RAM_DSLP_EN                0x0100
#define MASK_PMU_APB_APCPU_CORE2_RAM_DSLP_EN                0x0080
#define MASK_PMU_APB_APCPU_CORE1_RAM_DSLP_EN                0x0040
#define MASK_PMU_APB_APCPU_CORE0_RAM_DSLP_EN                0x0020
#define MASK_PMU_APB_APCPU_SNOOP_FILTER_RAM_DSLP_EN         0x0010
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P3_RAM_DSLP_EN       0x0008
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P2_RAM_DSLP_EN       0x0004
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P1_RAM_DSLP_EN       0x0002
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P0_RAM_DSLP_EN       0x0001
#define MASK_PMU_APB_SP_SRAM_XTLBUF0_SYS_SEL                0x0020
#define MASK_PMU_APB_SP_SRAM_RCO100M_SYS_SEL                0x0010
#define MASK_PMU_APB_CH_SRAM_XTLBUF0_SYS_SEL                0x0008
#define MASK_PMU_APB_CH_SRAM_RCO100M_SYS_SEL                0x0004
#define MASK_PMU_APB_AON_SRAM_XTLBUF0_SYS_SEL               0x0002
#define MASK_PMU_APB_AON_SRAM_RCO100M_SYS_SEL               0x0001
#define MASK_PMU_APB_USB3_PWR_PD_REG                        0x8000
#define MASK_PMU_APB_PCIE2_PWR_PD_REG                       0x4000
#define MASK_PMU_APB_DSI1_PWR_PD_REG                        0x2000
#define MASK_PMU_APB_DSI0_PWR_PD_REG                        0x1000
#define MASK_PMU_APB_CSI_2P2LANE_PWR_PD_REG                 0x0800
#define MASK_PMU_APB_CSI_4LANE1_PWR_PD_REG                  0x0400
#define MASK_PMU_APB_CSI_4LANE0_PWR_PD_REG                  0x0200
#define MASK_PMU_APB_MPHY_PWR_PD_REG                        0x0100
#define MASK_PMU_APB_PHY_PWR_DLY                            0x00FF
#define MASK_PMU_APB_USB3_PWR_ON_REG                        0x0080
#define MASK_PMU_APB_PCIE2_PWR_ON_REG                       0x0040
#define MASK_PMU_APB_DSI1_PWR_ON_REG                        0x0020
#define MASK_PMU_APB_DSI0_PWR_ON_REG                        0x0010
#define MASK_PMU_APB_CSI_2P2LANE_PWR_ON_REG                 0x0008
#define MASK_PMU_APB_CSI_4LANE1_PWR_ON_REG                  0x0004
#define MASK_PMU_APB_CSI_4LANE0_PWR_ON_REG                  0x0002
#define MASK_PMU_APB_MPHY_PWR_ON_REG                        0x0001
#define MASK_PMU_APB_PCIE2_PERST_N_AUTO_EN                  0x0002
#define MASK_PMU_APB_REG_PCIE2_PERST_N_ASSERT               0x0001
#define MASK_PMU_APB_PCIE3_PERST_N_AUTO_EN                  0x0002
#define MASK_PMU_APB_REG_PCIE3_PERST_N_ASSERT               0x0001
#define MASK_PMU_APB_APCPU_TOP_FORCE_DEEP_STOP              0x0100
#define MASK_PMU_APB_APCPU_CORE7_FORCE_STOP                 0x0080
#define MASK_PMU_APB_APCPU_CORE6_FORCE_STOP                 0x0040
#define MASK_PMU_APB_APCPU_CORE5_FORCE_STOP                 0x0020
#define MASK_PMU_APB_APCPU_CORE4_FORCE_STOP                 0x0010
#define MASK_PMU_APB_APCPU_CORE3_FORCE_STOP                 0x0008
#define MASK_PMU_APB_APCPU_CORE2_FORCE_STOP                 0x0004
#define MASK_PMU_APB_APCPU_CORE1_FORCE_STOP                 0x0002
#define MASK_PMU_APB_APCPU_CORE0_FORCE_STOP                 0x0001
#define MASK_PMU_APB_APCPU_CORE7_WAKEUP_EN                  0x0080
#define MASK_PMU_APB_APCPU_CORE6_WAKEUP_EN                  0x0040
#define MASK_PMU_APB_APCPU_CORE5_WAKEUP_EN                  0x0020
#define MASK_PMU_APB_APCPU_CORE4_WAKEUP_EN                  0x0010
#define MASK_PMU_APB_APCPU_CORE3_WAKEUP_EN                  0x0008
#define MASK_PMU_APB_APCPU_CORE2_WAKEUP_EN                  0x0004
#define MASK_PMU_APB_APCPU_CORE1_WAKEUP_EN                  0x0002
#define MASK_PMU_APB_APCPU_CORE0_WAKEUP_EN                  0x0001
#define MASK_PMU_APB_APCPU_CSYSPWRUP_WAKEUP_EN              0x00FF
#define MASK_PMU_APB_APCPU_CORE7_SOFT_INT                   0x0080
#define MASK_PMU_APB_APCPU_CORE6_SOFT_INT                   0x0040
#define MASK_PMU_APB_APCPU_CORE5_SOFT_INT                   0x0020
#define MASK_PMU_APB_APCPU_CORE4_SOFT_INT                   0x0010
#define MASK_PMU_APB_APCPU_CORE3_SOFT_INT                   0x0008
#define MASK_PMU_APB_APCPU_CORE2_SOFT_INT                   0x0004
#define MASK_PMU_APB_APCPU_CORE1_SOFT_INT                   0x0002
#define MASK_PMU_APB_APCPU_CORE0_SOFT_INT                   0x0001
#define MASK_PMU_APB_PD_NR_CST_BISR_BUSY                    0x80000000
#define MASK_PMU_APB_PD_NR_SPP_BISR_BUSY                    0x40000000
#define MASK_PMU_APB_PD_NR_PDS_BISR_BUSY                    0x20000000
#define MASK_PMU_APB_PD_NR_DL_TOP_BISR_BUSY                 0x10000000
#define MASK_PMU_APB_PD_TD_BISR_BUSY                        0x8000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_BISR_BUSY               0x4000000
#define MASK_PMU_APB_PD_PHY_CP_BISR_BUSY                    0x2000000
#define MASK_PMU_APB_PD_GPU_CORE3_BISR_BUSY                 0x1000000
#define MASK_PMU_APB_PD_GPU_CORE2_BISR_BUSY                 0x800000
#define MASK_PMU_APB_PD_GPU_CORE1_BISR_BUSY                 0x400000
#define MASK_PMU_APB_PD_GPU_CORE0_BISR_BUSY                 0x200000
#define MASK_PMU_APB_PD_GPU_BISR_BUSY                       0x100000
#define MASK_PMU_APB_PD_VDEC_BISR_BUSY                      0x80000
#define MASK_PMU_APB_PD_VENC1_BISR_BUSY                     0x40000
#define MASK_PMU_APB_PD_VENC0_BISR_BUSY                     0x20000
#define MASK_PMU_APB_PD_DPU_VSP_BISR_BUSY                   0x10000
#define MASK_PMU_APB_PD_DCAM_BLK_BISR_BUSY                  0x8000
#define MASK_PMU_APB_PD_ISP_BLK_BISR_BUSY                   0x4000
#define MASK_PMU_APB_PD_VDSP_BLK_BISR_BUSY                  0x2000
#define MASK_PMU_APB_PD_CAMERA_BISR_BUSY                    0x1000
#define MASK_PMU_APB_PD_AI_BISR_BUSY                        0x0800
#define MASK_PMU_APB_PD_APCPU_CORE7_BISR_BUSY               0x0400
#define MASK_PMU_APB_PD_APCPU_CORE6_BISR_BUSY               0x0200
#define MASK_PMU_APB_PD_APCPU_CORE5_BISR_BUSY               0x0100
#define MASK_PMU_APB_PD_APCPU_CORE4_BISR_BUSY               0x0080
#define MASK_PMU_APB_PD_APCPU_CORE3_BISR_BUSY               0x0040
#define MASK_PMU_APB_PD_APCPU_CORE2_BISR_BUSY               0x0020
#define MASK_PMU_APB_PD_APCPU_CORE1_BISR_BUSY               0x0010
#define MASK_PMU_APB_PD_APCPU_CORE0_BISR_BUSY               0x0008
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_BUSY                 0x0004
#define MASK_PMU_APB_PD_AON_MEM_BISR_BUSY                   0x0002
#define MASK_PMU_APB_PD_AP_BISR_BUSY                        0x0001
#define MASK_PMU_APB_PD_ISE_BISR_BUSY                       0x2000
#define MASK_PMU_APB_PD_PCIE_BISR_BUSY                      0x1000
#define MASK_PMU_APB_PD_DPU_DP_BISR_BUSY                    0x0800
#define MASK_PMU_APB_PD_IPA_BISR_BUSY                       0x0400
#define MASK_PMU_APB_PD_AUD_CEVA_BISR_BUSY                  0x0200
#define MASK_PMU_APB_PD_AUDIO_BISR_BUSY                     0x0100
#define MASK_PMU_APB_PD_PS_CP_BISR_BUSY                     0x0080
#define MASK_PMU_APB_PD_CDMA_PROC1_BISR_BUSY                0x0040
#define MASK_PMU_APB_PD_CDMA_PROC0_BISR_BUSY                0x0020
#define MASK_PMU_APB_PD_WCE_BISR_BUSY                       0x0010
#define MASK_PMU_APB_PD_DPFEC_BISR_BUSY                     0x0008
#define MASK_PMU_APB_PD_LCE_BISR_BUSY                       0x0004
#define MASK_PMU_APB_PD_LW_PROC_BISR_BUSY                   0x0002
#define MASK_PMU_APB_PD_UNI_TOP_BISR_BUSY                   0x0001
#define MASK_PMU_APB_PD_NR_CST_BISR_FORCE_BYP               0x80000000
#define MASK_PMU_APB_PD_NR_SPP_BISR_FORCE_BYP               0x40000000
#define MASK_PMU_APB_PD_NR_PDS_BISR_FORCE_BYP               0x20000000
#define MASK_PMU_APB_PD_NR_DL_TOP_BISR_FORCE_BYP            0x10000000
#define MASK_PMU_APB_PD_TD_BISR_FORCE_BYP                   0x8000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_BISR_FORCE_BYP          0x4000000
#define MASK_PMU_APB_PD_PHY_CP_BISR_FORCE_BYP               0x2000000
#define MASK_PMU_APB_PD_GPU_CORE3_BISR_FORCE_BYP            0x1000000
#define MASK_PMU_APB_PD_GPU_CORE2_BISR_FORCE_BYP            0x800000
#define MASK_PMU_APB_PD_GPU_CORE1_BISR_FORCE_BYP            0x400000
#define MASK_PMU_APB_PD_GPU_CORE0_BISR_FORCE_BYP            0x200000
#define MASK_PMU_APB_PD_GPU_BISR_FORCE_BYP                  0x100000
#define MASK_PMU_APB_PD_VDEC_BISR_FORCE_BYP                 0x80000
#define MASK_PMU_APB_PD_VENC1_BISR_FORCE_BYP                0x40000
#define MASK_PMU_APB_PD_VENC0_BISR_FORCE_BYP                0x20000
#define MASK_PMU_APB_PD_DPU_VSP_BISR_FORCE_BYP              0x10000
#define MASK_PMU_APB_PD_DCAM_BLK_BISR_FORCE_BYP             0x8000
#define MASK_PMU_APB_PD_ISP_BLK_BISR_FORCE_BYP              0x4000
#define MASK_PMU_APB_PD_VDSP_BLK_BISR_FORCE_BYP             0x2000
#define MASK_PMU_APB_PD_CAMERA_BISR_FORCE_BYP               0x1000
#define MASK_PMU_APB_PD_AI_BISR_FORCE_BYP                   0x0800
#define MASK_PMU_APB_PD_APCPU_CORE7_BISR_FORCE_BYP          0x0400
#define MASK_PMU_APB_PD_APCPU_CORE6_BISR_FORCE_BYP          0x0200
#define MASK_PMU_APB_PD_APCPU_CORE5_BISR_FORCE_BYP          0x0100
#define MASK_PMU_APB_PD_APCPU_CORE4_BISR_FORCE_BYP          0x0080
#define MASK_PMU_APB_PD_APCPU_CORE3_BISR_FORCE_BYP          0x0040
#define MASK_PMU_APB_PD_APCPU_CORE2_BISR_FORCE_BYP          0x0020
#define MASK_PMU_APB_PD_APCPU_CORE1_BISR_FORCE_BYP          0x0010
#define MASK_PMU_APB_PD_APCPU_CORE0_BISR_FORCE_BYP          0x0008
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_FORCE_BYP            0x0004
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_BYP              0x0002
#define MASK_PMU_APB_PD_AP_BISR_FORCE_BYP                   0x0001
#define MASK_PMU_APB_PD_ISE_BISR_FORCE_BYP                  0x2000
#define MASK_PMU_APB_PD_PCIE_BISR_FORCE_BYP                 0x1000
#define MASK_PMU_APB_PD_DPU_DP_BISR_FORCE_BYP               0x0800
#define MASK_PMU_APB_PD_IPA_BISR_FORCE_BYP                  0x0400
#define MASK_PMU_APB_PD_AUD_CEVA_BISR_FORCE_BYP             0x0200
#define MASK_PMU_APB_PD_AUDIO_BISR_FORCE_BYP                0x0100
#define MASK_PMU_APB_PD_PS_CP_BISR_FORCE_BYP                0x0080
#define MASK_PMU_APB_PD_CDMA_PROC1_BISR_FORCE_BYP           0x0040
#define MASK_PMU_APB_PD_CDMA_PROC0_BISR_FORCE_BYP           0x0020
#define MASK_PMU_APB_PD_WCE_BISR_FORCE_BYP                  0x0010
#define MASK_PMU_APB_PD_DPFEC_BISR_FORCE_BYP                0x0008
#define MASK_PMU_APB_PD_LCE_BISR_FORCE_BYP                  0x0004
#define MASK_PMU_APB_PD_LW_PROC_BISR_FORCE_BYP              0x0002
#define MASK_PMU_APB_PD_UNI_TOP_BISR_FORCE_BYP              0x0001
#define MASK_PMU_APB_PD_UNI_TOP_BISR_DONE                   0x80000000
#define MASK_PMU_APB_PD_NR_CST_BISR_DONE                    0x40000000
#define MASK_PMU_APB_PD_NR_SPP_BISR_DONE                    0x20000000
#define MASK_PMU_APB_PD_NR_PDS_BISR_DONE                    0x10000000
#define MASK_PMU_APB_PD_NR_DL_TOP_BISR_DONE                 0x8000000
#define MASK_PMU_APB_PD_TD_BISR_DONE                        0x4000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_BISR_DONE               0x2000000
#define MASK_PMU_APB_PD_PHY_CP_BISR_DONE                    0x1000000
#define MASK_PMU_APB_PD_GPU_CORE3_BISR_DONE                 0x800000
#define MASK_PMU_APB_PD_GPU_CORE2_BISR_DONE                 0x400000
#define MASK_PMU_APB_PD_GPU_CORE1_BISR_DONE                 0x200000
#define MASK_PMU_APB_PD_GPU_CORE0_BISR_DONE                 0x100000
#define MASK_PMU_APB_PD_GPU_BISR_DONE                       0x80000
#define MASK_PMU_APB_PD_VDEC_BISR_DONE                      0x40000
#define MASK_PMU_APB_PD_VENC1_BISR_DONE                     0x20000
#define MASK_PMU_APB_PD_VENC0_BISR_DONE                     0x10000
#define MASK_PMU_APB_PD_DPU_VSP_BISR_DONE                   0x8000
#define MASK_PMU_APB_PD_DCAM_BLK_BISR_DONE                  0x4000
#define MASK_PMU_APB_PD_ISP_BLK_BISR_DONE                   0x2000
#define MASK_PMU_APB_PD_VDSP_BLK_BISR_DONE                  0x1000
#define MASK_PMU_APB_PD_CAMERA_BISR_DONE                    0x0800
#define MASK_PMU_APB_PD_AI_BISR_DONE                        0x0400
#define MASK_PMU_APB_PD_APCPU_CORE7_BISR_DONE               0x0200
#define MASK_PMU_APB_PD_APCPU_CORE6_BISR_DONE               0x0100
#define MASK_PMU_APB_PD_APCPU_CORE5_BISR_DONE               0x0080
#define MASK_PMU_APB_PD_APCPU_CORE4_BISR_DONE               0x0040
#define MASK_PMU_APB_PD_APCPU_CORE3_BISR_DONE               0x0020
#define MASK_PMU_APB_PD_APCPU_CORE2_BISR_DONE               0x0010
#define MASK_PMU_APB_PD_APCPU_CORE1_BISR_DONE               0x0008
#define MASK_PMU_APB_PD_APCPU_CORE0_BISR_DONE               0x0004
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_DONE                 0x0002
#define MASK_PMU_APB_PD_AP_BISR_DONE                        0x0001
#define MASK_PMU_APB_PD_ISE_BISR_DONE                       0x1000
#define MASK_PMU_APB_PD_PCIE_BISR_DONE                      0x0800
#define MASK_PMU_APB_PD_DPU_DP_BISR_DONE                    0x0400
#define MASK_PMU_APB_PD_IPA_BISR_DONE                       0x0200
#define MASK_PMU_APB_PD_AUD_CEVA_BISR_DONE                  0x0100
#define MASK_PMU_APB_PD_AUDIO_BISR_DONE                     0x0080
#define MASK_PMU_APB_PD_PS_CP_BISR_DONE                     0x0040
#define MASK_PMU_APB_PD_CDMA_PROC1_BISR_DONE                0x0020
#define MASK_PMU_APB_PD_CDMA_PROC0_BISR_DONE                0x0010
#define MASK_PMU_APB_PD_WCE_BISR_DONE                       0x0008
#define MASK_PMU_APB_PD_DPFEC_BISR_DONE                     0x0004
#define MASK_PMU_APB_PD_LCE_BISR_DONE                       0x0002
#define MASK_PMU_APB_PD_LW_PROC_BISR_DONE                   0x0001
#define MASK_PMU_APB_PD_NR_SPP_BISR_FORCE_EN                0x80000000
#define MASK_PMU_APB_PD_NR_PDS_BISR_FORCE_EN                0x40000000
#define MASK_PMU_APB_PD_NR_DL_TOP_BISR_FORCE_EN             0x20000000
#define MASK_PMU_APB_PD_TD_BISR_FORCE_EN                    0x10000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_BISR_FORCE_EN           0x8000000
#define MASK_PMU_APB_PD_PHY_CP_BISR_FORCE_EN                0x4000000
#define MASK_PMU_APB_PD_GPU_CORE3_BISR_FORCE_EN             0x2000000
#define MASK_PMU_APB_PD_GPU_CORE2_BISR_FORCE_EN             0x1000000
#define MASK_PMU_APB_PD_GPU_CORE1_BISR_FORCE_EN             0x800000
#define MASK_PMU_APB_PD_GPU_CORE0_BISR_FORCE_EN             0x400000
#define MASK_PMU_APB_PD_GPU_BISR_FORCE_EN                   0x200000
#define MASK_PMU_APB_PD_VDEC_BISR_FORCE_EN                  0x100000
#define MASK_PMU_APB_PD_VENC1_BISR_FORCE_EN                 0x80000
#define MASK_PMU_APB_PD_VENC0_BISR_FORCE_EN                 0x40000
#define MASK_PMU_APB_PD_DPU_VSP_BISR_FORCE_EN               0x20000
#define MASK_PMU_APB_PD_DCAM_BLK_BISR_FORCE_EN              0x10000
#define MASK_PMU_APB_PD_ISP_BLK_BISR_FORCE_EN               0x8000
#define MASK_PMU_APB_PD_VDSP_BLK_BISR_FORCE_EN              0x4000
#define MASK_PMU_APB_PD_CAMERA_BISR_FORCE_EN                0x2000
#define MASK_PMU_APB_PD_AI_BISR_FORCE_EN                    0x1000
#define MASK_PMU_APB_PD_APCPU_CORE7_BISR_FORCE_EN           0x0800
#define MASK_PMU_APB_PD_APCPU_CORE6_BISR_FORCE_EN           0x0400
#define MASK_PMU_APB_PD_APCPU_CORE5_BISR_FORCE_EN           0x0200
#define MASK_PMU_APB_PD_APCPU_CORE4_BISR_FORCE_EN           0x0100
#define MASK_PMU_APB_PD_APCPU_CORE3_BISR_FORCE_EN           0x0080
#define MASK_PMU_APB_PD_APCPU_CORE2_BISR_FORCE_EN           0x0040
#define MASK_PMU_APB_PD_APCPU_CORE1_BISR_FORCE_EN           0x0020
#define MASK_PMU_APB_PD_APCPU_CORE0_BISR_FORCE_EN           0x0010
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_FORCE_EN             0x0008
#define MASK_PMU_APB_PD_AON_MEM_BISR_DONE                   0x0004
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_EN               0x0002
#define MASK_PMU_APB_PD_AP_BISR_FORCE_EN                    0x0001
#define MASK_PMU_APB_PD_ISE_BISR_FORCE_EN                   0x4000
#define MASK_PMU_APB_PD_PCIE_BISR_FORCE_EN                  0x2000
#define MASK_PMU_APB_PD_DPU_DP_BISR_FORCE_EN                0x1000
#define MASK_PMU_APB_PD_IPA_BISR_FORCE_EN                   0x0800
#define MASK_PMU_APB_PD_AUD_CEVA_BISR_FORCE_EN              0x0400
#define MASK_PMU_APB_PD_AUDIO_BISR_FORCE_EN                 0x0200
#define MASK_PMU_APB_PD_PS_CP_BISR_FORCE_EN                 0x0100
#define MASK_PMU_APB_PD_CDMA_PROC1_BISR_FORCE_EN            0x0080
#define MASK_PMU_APB_PD_CDMA_PROC0_BISR_FORCE_EN            0x0040
#define MASK_PMU_APB_PD_WCE_BISR_FORCE_EN                   0x0020
#define MASK_PMU_APB_PD_DPFEC_BISR_FORCE_EN                 0x0010
#define MASK_PMU_APB_PD_LCE_BISR_FORCE_EN                   0x0008
#define MASK_PMU_APB_PD_LW_PROC_BISR_FORCE_EN               0x0004
#define MASK_PMU_APB_PD_UNI_TOP_BISR_FORCE_EN               0x0002
#define MASK_PMU_APB_PD_NR_CST_BISR_FORCE_EN                0x0001
#define MASK_PMU_APB_PD_NR_CST_BISR_FORCE_SEL               0x80000000
#define MASK_PMU_APB_PD_NR_SPP_BISR_FORCE_SEL               0x40000000
#define MASK_PMU_APB_PD_NR_PDS_BISR_FORCE_SEL               0x20000000
#define MASK_PMU_APB_PD_NR_DL_TOP_BISR_FORCE_SEL            0x10000000
#define MASK_PMU_APB_PD_TD_BISR_FORCE_SEL                   0x8000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_BISR_FORCE_SEL          0x4000000
#define MASK_PMU_APB_PD_PHY_CP_BISR_FORCE_SEL               0x2000000
#define MASK_PMU_APB_PD_GPU_CORE3_BISR_FORCE_SEL            0x1000000
#define MASK_PMU_APB_PD_GPU_CORE2_BISR_FORCE_SEL            0x800000
#define MASK_PMU_APB_PD_GPU_CORE1_BISR_FORCE_SEL            0x400000
#define MASK_PMU_APB_PD_GPU_CORE0_BISR_FORCE_SEL            0x200000
#define MASK_PMU_APB_PD_GPU_BISR_FORCE_SEL                  0x100000
#define MASK_PMU_APB_PD_VDEC_BISR_FORCE_SEL                 0x80000
#define MASK_PMU_APB_PD_VENC1_BISR_FORCE_SEL                0x40000
#define MASK_PMU_APB_PD_VENC0_BISR_FORCE_SEL                0x20000
#define MASK_PMU_APB_PD_DPU_VSP_BISR_FORCE_SEL              0x10000
#define MASK_PMU_APB_PD_DCAM_BLK_BISR_FORCE_SEL             0x8000
#define MASK_PMU_APB_PD_ISP_BLK_BISR_FORCE_SEL              0x4000
#define MASK_PMU_APB_PD_VDSP_BLK_BISR_FORCE_SEL             0x2000
#define MASK_PMU_APB_PD_CAMERA_BISR_FORCE_SEL               0x1000
#define MASK_PMU_APB_PD_AI_BISR_FORCE_SEL                   0x0800
#define MASK_PMU_APB_PD_APCPU_CORE7_BISR_FORCE_SEL          0x0400
#define MASK_PMU_APB_PD_APCPU_CORE6_BISR_FORCE_SEL          0x0200
#define MASK_PMU_APB_PD_APCPU_CORE5_BISR_FORCE_SEL          0x0100
#define MASK_PMU_APB_PD_APCPU_CORE4_BISR_FORCE_SEL          0x0080
#define MASK_PMU_APB_PD_APCPU_CORE3_BISR_FORCE_SEL          0x0040
#define MASK_PMU_APB_PD_APCPU_CORE2_BISR_FORCE_SEL          0x0020
#define MASK_PMU_APB_PD_APCPU_CORE1_BISR_FORCE_SEL          0x0010
#define MASK_PMU_APB_PD_APCPU_CORE0_BISR_FORCE_SEL          0x0008
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_FORCE_SEL            0x0004
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_SEL              0x0002
#define MASK_PMU_APB_PD_AP_BISR_FORCE_SEL                   0x0001
#define MASK_PMU_APB_PD_ISE_BISR_FORCE_SEL                  0x2000
#define MASK_PMU_APB_PD_PCIE_BISR_FORCE_SEL                 0x1000
#define MASK_PMU_APB_PD_DPU_DP_BISR_FORCE_SEL               0x0800
#define MASK_PMU_APB_PD_IPA_BISR_FORCE_SEL                  0x0400
#define MASK_PMU_APB_PD_AUD_CEVA_BISR_FORCE_SEL             0x0200
#define MASK_PMU_APB_PD_AUDIO_BISR_FORCE_SEL                0x0100
#define MASK_PMU_APB_PD_PS_CP_BISR_FORCE_SEL                0x0080
#define MASK_PMU_APB_PD_CDMA_PROC1_BISR_FORCE_SEL           0x0040
#define MASK_PMU_APB_PD_CDMA_PROC0_BISR_FORCE_SEL           0x0020
#define MASK_PMU_APB_PD_WCE_BISR_FORCE_SEL                  0x0010
#define MASK_PMU_APB_PD_DPFEC_BISR_FORCE_SEL                0x0008
#define MASK_PMU_APB_PD_LCE_BISR_FORCE_SEL                  0x0004
#define MASK_PMU_APB_PD_LW_PROC_BISR_FORCE_SEL              0x0002
#define MASK_PMU_APB_PD_UNI_TOP_BISR_FORCE_SEL              0x0001
#define MASK_PMU_APB_APCPU_CORE0_INT_DISABLE                0x0001
#define MASK_PMU_APB_APCPU_CORE1_INT_DISABLE                0x0001
#define MASK_PMU_APB_APCPU_CORE2_INT_DISABLE                0x0001
#define MASK_PMU_APB_APCPU_CORE3_INT_DISABLE                0x0001
#define MASK_PMU_APB_APCPU_CORE4_INT_DISABLE                0x0001
#define MASK_PMU_APB_APCPU_CORE5_INT_DISABLE                0x0001
#define MASK_PMU_APB_APCPU_CORE6_INT_DISABLE                0x0001
#define MASK_PMU_APB_APCPU_CORE7_INT_DISABLE                0x0001
#define MASK_PMU_APB_CR8_PHY_TOP_CORE_INT_DISABLE           0x0001
#define MASK_PMU_APB_AUD_CEVA_CORE_INT_DISABLE              0x0001
#define MASK_PMU_APB_PD_DCDC_CPU0_PWR_ON_DLY                0xFF00
#define MASK_PMU_APB_PD_DCDC_CPU0_PWR_OFF_DLY               0x00FF
#define MASK_PMU_APB_PD_DCDC_CPU2_PWR_ON_DLY                0xFF00
#define MASK_PMU_APB_PD_DCDC_CPU2_PWR_OFF_DLY               0x00FF
#define MASK_PMU_APB_PD_DCDC_CPU1_PWR_SEQ_DLY               0xFF000000
#define MASK_PMU_APB_PD_DCDC_CPU1_SHUTDOWN_WINDOW           0xFF0000
#define MASK_PMU_APB_PD_DCDC_CPU1_PWR_ON_DLY                0xFF00
#define MASK_PMU_APB_PD_DCDC_CPU1_PWR_OFF_DLY               0x00FF
#define MASK_PMU_APB_APCPU_TOP_DSLP_ENA                     0x0001
#define MASK_PMU_APB_APCPU_CORE0_DSLP_ENA                   0x0001
#define MASK_PMU_APB_APCPU_CORE1_DSLP_ENA                   0x0001
#define MASK_PMU_APB_APCPU_CORE2_DSLP_ENA                   0x0001
#define MASK_PMU_APB_APCPU_CORE3_DSLP_ENA                   0x0001
#define MASK_PMU_APB_APCPU_CORE4_DSLP_ENA                   0x0001
#define MASK_PMU_APB_APCPU_CORE5_DSLP_ENA                   0x0001
#define MASK_PMU_APB_APCPU_CORE6_DSLP_ENA                   0x0001
#define MASK_PMU_APB_APCPU_CORE7_DSLP_ENA                   0x0001
#define MASK_PMU_APB_CR8_PHY_TOP_DSLP_ENA                   0x0001
#define MASK_PMU_APB_AUD_CEVA_DSLP_ENA                      0x0001
#define MASK_PMU_APB_DCDC_CPU1_DVFS_BLOCK_SHUTDOWN_EN       0x0004
#define MASK_PMU_APB_DCDC_CPU2_DVFS_BLOCK_SHUTDOWN_EN       0x0002
#define MASK_PMU_APB_DCDC_CPU0_DVFS_BLOCK_SHUTDOWN_EN       0x0001
#define MASK_PMU_APB_GICDISABLE                             0x0001
#define MASK_PMU_APB_PD_AP_DBG_SHUTDOWN_EN                  0x10000000
#define MASK_PMU_APB_PD_AP_FORCE_SHUTDOWN                   0x2000000
#define MASK_PMU_APB_PD_AP_AUTO_SHUTDOWN_EN                 0x1000000
#define MASK_PMU_APB_PD_AP_PWR_ON_DLY                       0xFF0000
#define MASK_PMU_APB_PD_AP_PWR_ON_SEQ_DLY                   0xFF00
#define MASK_PMU_APB_PD_AP_ISO_ON_DLY                       0x00FF
#define MASK_PMU_APB_PD_APCPU_TOP_DBG_SHUTDOWN_EN           0x10000000
#define MASK_PMU_APB_PD_APCPU_TOP_PD_SEL                    0x8000000
#define MASK_PMU_APB_PD_APCPU_TOP_FORCE_SHUTDOWN            0x2000000
#define MASK_PMU_APB_PD_APCPU_TOP_AUTO_SHUTDOWN_EN          0x1000000
#define MASK_PMU_APB_PD_APCPU_TOP_PWR_ON_SEQ_DLY            0xFF00
#define MASK_PMU_APB_PD_APCPU_TOP_ISO_ON_DLY                0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE0_DBG_SHUTDOWN_EN         0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE0_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE0_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE0_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE0_PWR_ON_DLY              0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE0_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE0_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE1_DBG_SHUTDOWN_EN         0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE1_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE1_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE1_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE1_PWR_ON_DLY              0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE1_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE1_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE2_DBG_SHUTDOWN_EN         0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE2_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE2_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE2_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE2_PWR_ON_DLY              0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE2_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE2_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE3_DBG_SHUTDOWN_EN         0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE3_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE3_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE3_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE3_PWR_ON_DLY              0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE3_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE3_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE4_DBG_SHUTDOWN_EN         0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE4_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE4_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE4_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE4_PWR_ON_DLY              0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE4_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE4_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE5_DBG_SHUTDOWN_EN         0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE5_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE5_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE5_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE5_PWR_ON_DLY              0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE5_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE5_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE6_DBG_SHUTDOWN_EN         0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE6_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE6_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE6_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE6_PWR_ON_DLY              0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE6_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE6_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE7_DBG_SHUTDOWN_EN         0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE7_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE7_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE7_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE7_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE7_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_AI_FORCE_SHUTDOWN                   0x2000000
#define MASK_PMU_APB_PD_AI_AUTO_SHUTDOWN_EN                 0x1000000
#define MASK_PMU_APB_PD_AI_PWR_ON_DLY                       0xFF0000
#define MASK_PMU_APB_PD_AI_PWR_ON_SEQ_DLY                   0xFF00
#define MASK_PMU_APB_PD_AI_ISO_ON_DLY                       0x00FF
#define MASK_PMU_APB_PD_CAMERA_FORCE_SHUTDOWN               0x2000000
#define MASK_PMU_APB_PD_CAMERA_AUTO_SHUTDOWN_EN             0x1000000
#define MASK_PMU_APB_PD_CAMERA_PWR_ON_DLY                   0xFF0000
#define MASK_PMU_APB_PD_CAMERA_PWR_ON_SEQ_DLY               0xFF00
#define MASK_PMU_APB_PD_CAMERA_ISO_ON_DLY                   0x00FF
#define MASK_PMU_APB_PD_VDSP_BLK_FORCE_SHUTDOWN             0x2000000
#define MASK_PMU_APB_PD_VDSP_BLK_AUTO_SHUTDOWN_EN           0x1000000
#define MASK_PMU_APB_PD_VDSP_BLK_PWR_ON_DLY                 0xFF0000
#define MASK_PMU_APB_PD_VDSP_BLK_PWR_ON_SEQ_DLY             0xFF00
#define MASK_PMU_APB_PD_VDSP_BLK_ISO_ON_DLY                 0x00FF
#define MASK_PMU_APB_PD_ISP_BLK_FORCE_SHUTDOWN              0x2000000
#define MASK_PMU_APB_PD_ISP_BLK_AUTO_SHUTDOWN_EN            0x1000000
#define MASK_PMU_APB_PD_ISP_BLK_PWR_ON_DLY                  0xFF0000
#define MASK_PMU_APB_PD_ISP_BLK_PWR_ON_SEQ_DLY              0xFF00
#define MASK_PMU_APB_PD_ISP_BLK_ISO_ON_DLY                  0x00FF
#define MASK_PMU_APB_PD_DCAM_BLK_FORCE_SHUTDOWN             0x2000000
#define MASK_PMU_APB_PD_DCAM_BLK_AUTO_SHUTDOWN_EN           0x1000000
#define MASK_PMU_APB_PD_DCAM_BLK_PWR_ON_DLY                 0xFF0000
#define MASK_PMU_APB_PD_DCAM_BLK_PWR_ON_SEQ_DLY             0xFF00
#define MASK_PMU_APB_PD_DCAM_BLK_ISO_ON_DLY                 0x00FF
#define MASK_PMU_APB_PD_DPU_VSP_FORCE_SHUTDOWN              0x2000000
#define MASK_PMU_APB_PD_DPU_VSP_AUTO_SHUTDOWN_EN            0x1000000
#define MASK_PMU_APB_PD_DPU_VSP_PWR_ON_DLY                  0xFF0000
#define MASK_PMU_APB_PD_DPU_VSP_PWR_ON_SEQ_DLY              0xFF00
#define MASK_PMU_APB_PD_DPU_VSP_ISO_ON_DLY                  0x00FF
#define MASK_PMU_APB_PD_VENC0_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_VENC0_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_VENC0_PWR_ON_DLY                    0xFF0000
#define MASK_PMU_APB_PD_VENC0_PWR_ON_SEQ_DLY                0xFF00
#define MASK_PMU_APB_PD_VENC0_ISO_ON_DLY                    0x00FF
#define MASK_PMU_APB_PD_VENC1_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_VENC1_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_VENC1_PWR_ON_DLY                    0xFF0000
#define MASK_PMU_APB_PD_VENC1_PWR_ON_SEQ_DLY                0xFF00
#define MASK_PMU_APB_PD_VENC1_ISO_ON_DLY                    0x00FF
#define MASK_PMU_APB_PD_VDEC_FORCE_SHUTDOWN                 0x2000000
#define MASK_PMU_APB_PD_VDEC_AUTO_SHUTDOWN_EN               0x1000000
#define MASK_PMU_APB_PD_VDEC_PWR_ON_DLY                     0xFF0000
#define MASK_PMU_APB_PD_VDEC_PWR_ON_SEQ_DLY                 0xFF00
#define MASK_PMU_APB_PD_VDEC_ISO_ON_DLY                     0x00FF
#define MASK_PMU_APB_PD_GPU_FORCE_SHUTDOWN                  0x2000000
#define MASK_PMU_APB_PD_GPU_AUTO_SHUTDOWN_EN                0x1000000
#define MASK_PMU_APB_PD_GPU_PWR_ON_DLY                      0xFF0000
#define MASK_PMU_APB_PD_GPU_PWR_ON_SEQ_DLY                  0xFF00
#define MASK_PMU_APB_PD_GPU_ISO_ON_DLY                      0x00FF
#define MASK_PMU_APB_PD_GPU_CORE0_MEM_PD_REG                0x0010
#define MASK_PMU_APB_PD_GPU_CORE0_ISO_REG                   0x0008
#define MASK_PMU_APB_PD_GPU_CORE0_PWR_CTRL_SEL              0x0004
#define MASK_PMU_APB_PD_GPU_CORE0_PDCA_D_B_REG              0x0002
#define MASK_PMU_APB_PD_GPU_CORE0_PDCA_M_B_REG              0x0001
#define MASK_PMU_APB_PD_GPU_CORE1_MEM_PD_REG                0x0010
#define MASK_PMU_APB_PD_GPU_CORE1_ISO_REG                   0x0008
#define MASK_PMU_APB_PD_GPU_CORE1_PWR_CTRL_SEL              0x0004
#define MASK_PMU_APB_PD_GPU_CORE1_PDCA_D_B_REG              0x0002
#define MASK_PMU_APB_PD_GPU_CORE1_PDCA_M_B_REG              0x0001
#define MASK_PMU_APB_PD_GPU_CORE2_MEM_PD_REG                0x0010
#define MASK_PMU_APB_PD_GPU_CORE2_ISO_REG                   0x0008
#define MASK_PMU_APB_PD_GPU_CORE2_PWR_CTRL_SEL              0x0004
#define MASK_PMU_APB_PD_GPU_CORE2_PDCA_D_B_REG              0x0002
#define MASK_PMU_APB_PD_GPU_CORE2_PDCA_M_B_REG              0x0001
#define MASK_PMU_APB_PD_GPU_CORE3_MEM_PD_REG                0x0010
#define MASK_PMU_APB_PD_GPU_CORE3_ISO_REG                   0x0008
#define MASK_PMU_APB_PD_GPU_CORE3_PWR_CTRL_SEL              0x0004
#define MASK_PMU_APB_PD_GPU_CORE3_PDCA_D_B_REG              0x0002
#define MASK_PMU_APB_PD_GPU_CORE3_PDCA_M_B_REG              0x0001
#define MASK_PMU_APB_PD_PHY_CP_FORCE_SHUTDOWN               0x2000000
#define MASK_PMU_APB_PD_PHY_CP_AUTO_SHUTDOWN_EN             0x1000000
#define MASK_PMU_APB_PD_PHY_CP_PWR_ON_DLY                   0xFF0000
#define MASK_PMU_APB_PD_PHY_CP_PWR_ON_SEQ_DLY               0xFF00
#define MASK_PMU_APB_PD_PHY_CP_ISO_ON_DLY                   0x00FF
#define MASK_PMU_APB_PD_CR8_PHY_TOP_DBG_SHUTDOWN_EN         0x10000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_PD_SEL                  0x8000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_FORCE_SHUTDOWN          0x2000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_AUTO_SHUTDOWN_EN        0x1000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_PWR_ON_DLY              0xFF0000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_PWR_ON_SEQ_DLY          0xFF00
#define MASK_PMU_APB_PD_CR8_PHY_TOP_ISO_ON_DLY              0x00FF
#define MASK_PMU_APB_PD_TD_FORCE_SHUTDOWN                   0x2000000
#define MASK_PMU_APB_PD_TD_AUTO_SHUTDOWN_EN                 0x1000000
#define MASK_PMU_APB_PD_TD_PWR_ON_DLY                       0xFF0000
#define MASK_PMU_APB_PD_TD_PWR_ON_SEQ_DLY                   0xFF00
#define MASK_PMU_APB_PD_TD_ISO_ON_DLY                       0x00FF
#define MASK_PMU_APB_PD_NR_DL_TOP_FORCE_SHUTDOWN            0x2000000
#define MASK_PMU_APB_PD_NR_DL_TOP_AUTO_SHUTDOWN_EN          0x1000000
#define MASK_PMU_APB_PD_NR_DL_TOP_PWR_ON_DLY                0xFF0000
#define MASK_PMU_APB_PD_NR_DL_TOP_PWR_ON_SEQ_DLY            0xFF00
#define MASK_PMU_APB_PD_NR_DL_TOP_ISO_ON_DLY                0x00FF
#define MASK_PMU_APB_PD_NR_PDS_FORCE_SHUTDOWN               0x2000000
#define MASK_PMU_APB_PD_NR_PDS_AUTO_SHUTDOWN_EN             0x1000000
#define MASK_PMU_APB_PD_NR_PDS_PWR_ON_DLY                   0xFF0000
#define MASK_PMU_APB_PD_NR_PDS_PWR_ON_SEQ_DLY               0xFF00
#define MASK_PMU_APB_PD_NR_PDS_ISO_ON_DLY                   0x00FF
#define MASK_PMU_APB_PD_NR_SPP_FORCE_SHUTDOWN               0x2000000
#define MASK_PMU_APB_PD_NR_SPP_AUTO_SHUTDOWN_EN             0x1000000
#define MASK_PMU_APB_PD_NR_SPP_PWR_ON_DLY                   0xFF0000
#define MASK_PMU_APB_PD_NR_SPP_PWR_ON_SEQ_DLY               0xFF00
#define MASK_PMU_APB_PD_NR_SPP_ISO_ON_DLY                   0x00FF
#define MASK_PMU_APB_PD_NR_CST_FORCE_SHUTDOWN               0x2000000
#define MASK_PMU_APB_PD_NR_CST_AUTO_SHUTDOWN_EN             0x1000000
#define MASK_PMU_APB_PD_NR_CST_PWR_ON_DLY                   0xFF0000
#define MASK_PMU_APB_PD_NR_CST_PWR_ON_SEQ_DLY               0xFF00
#define MASK_PMU_APB_PD_NR_CST_ISO_ON_DLY                   0x00FF
#define MASK_PMU_APB_PD_UNI_TOP_FORCE_SHUTDOWN              0x2000000
#define MASK_PMU_APB_PD_UNI_TOP_AUTO_SHUTDOWN_EN            0x1000000
#define MASK_PMU_APB_PD_UNI_TOP_PWR_ON_DLY                  0xFF0000
#define MASK_PMU_APB_PD_UNI_TOP_PWR_ON_SEQ_DLY              0xFF00
#define MASK_PMU_APB_PD_UNI_TOP_ISO_ON_DLY                  0x00FF
#define MASK_PMU_APB_PD_LW_PROC_FORCE_SHUTDOWN              0x2000000
#define MASK_PMU_APB_PD_LW_PROC_AUTO_SHUTDOWN_EN            0x1000000
#define MASK_PMU_APB_PD_LW_PROC_PWR_ON_DLY                  0xFF0000
#define MASK_PMU_APB_PD_LW_PROC_PWR_ON_SEQ_DLY              0xFF00
#define MASK_PMU_APB_PD_LW_PROC_ISO_ON_DLY                  0x00FF
#define MASK_PMU_APB_PD_LCE_FORCE_SHUTDOWN                  0x2000000
#define MASK_PMU_APB_PD_LCE_AUTO_SHUTDOWN_EN                0x1000000
#define MASK_PMU_APB_PD_LCE_PWR_ON_DLY                      0xFF0000
#define MASK_PMU_APB_PD_LCE_PWR_ON_SEQ_DLY                  0xFF00
#define MASK_PMU_APB_PD_LCE_ISO_ON_DLY                      0x00FF
#define MASK_PMU_APB_PD_DPFEC_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_DPFEC_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_DPFEC_PWR_ON_DLY                    0xFF0000
#define MASK_PMU_APB_PD_DPFEC_PWR_ON_SEQ_DLY                0xFF00
#define MASK_PMU_APB_PD_DPFEC_ISO_ON_DLY                    0x00FF
#define MASK_PMU_APB_PD_WCE_FORCE_SHUTDOWN                  0x2000000
#define MASK_PMU_APB_PD_WCE_AUTO_SHUTDOWN_EN                0x1000000
#define MASK_PMU_APB_PD_WCE_PWR_ON_DLY                      0xFF0000
#define MASK_PMU_APB_PD_WCE_PWR_ON_SEQ_DLY                  0xFF00
#define MASK_PMU_APB_PD_WCE_ISO_ON_DLY                      0x00FF
#define MASK_PMU_APB_PD_CDMA_PROC0_FORCE_SHUTDOWN           0x2000000
#define MASK_PMU_APB_PD_CDMA_PROC0_AUTO_SHUTDOWN_EN         0x1000000
#define MASK_PMU_APB_PD_CDMA_PROC0_PWR_ON_DLY               0xFF0000
#define MASK_PMU_APB_PD_CDMA_PROC0_PWR_ON_SEQ_DLY           0xFF00
#define MASK_PMU_APB_PD_CDMA_PROC0_ISO_ON_DLY               0x00FF
#define MASK_PMU_APB_PD_CDMA_PROC1_MEM_PD_REG               0x0010
#define MASK_PMU_APB_PD_CDMA_PROC1_ISO_REG                  0x0008
#define MASK_PMU_APB_PD_CDMA_PROC1_PWR_CTRL_SEL             0x0004
#define MASK_PMU_APB_PD_CDMA_PROC1_PDCA_D_B_REG             0x0002
#define MASK_PMU_APB_PD_CDMA_PROC1_PDCA_M_B_REG             0x0001
#define MASK_PMU_APB_PD_PS_CP_DBG_SHUTDOWN_EN               0x10000000
#define MASK_PMU_APB_PD_PS_CP_PD_SEL                        0x8000000
#define MASK_PMU_APB_PD_PS_CP_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_PS_CP_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_PS_CP_PWR_ON_DLY                    0xFF0000
#define MASK_PMU_APB_PD_PS_CP_PWR_ON_SEQ_DLY                0xFF00
#define MASK_PMU_APB_PD_PS_CP_ISO_ON_DLY                    0x00FF
#define MASK_PMU_APB_PD_AUDIO_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_AUDIO_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_AUDIO_PWR_ON_DLY                    0xFF0000
#define MASK_PMU_APB_PD_AUDIO_PWR_ON_SEQ_DLY                0xFF00
#define MASK_PMU_APB_PD_AUDIO_ISO_ON_DLY                    0x00FF
#define MASK_PMU_APB_PD_AUD_CEVA_DBG_SHUTDOWN_EN            0x10000000
#define MASK_PMU_APB_PD_AUD_CEVA_PD_SEL                     0x8000000
#define MASK_PMU_APB_PD_AUD_CEVA_FORCE_SHUTDOWN             0x2000000
#define MASK_PMU_APB_PD_AUD_CEVA_AUTO_SHUTDOWN_EN           0x1000000
#define MASK_PMU_APB_PD_AUD_CEVA_PWR_ON_DLY                 0xFF0000
#define MASK_PMU_APB_PD_AUD_CEVA_PWR_ON_SEQ_DLY             0xFF00
#define MASK_PMU_APB_PD_AUD_CEVA_ISO_ON_DLY                 0x00FF
#define MASK_PMU_APB_PD_IPA_FORCE_SHUTDOWN                  0x2000000
#define MASK_PMU_APB_PD_IPA_AUTO_SHUTDOWN_EN                0x1000000
#define MASK_PMU_APB_PD_IPA_PWR_ON_DLY                      0xFF0000
#define MASK_PMU_APB_PD_IPA_PWR_ON_SEQ_DLY                  0xFF00
#define MASK_PMU_APB_PD_IPA_ISO_ON_DLY                      0x00FF
#define MASK_PMU_APB_PD_DPU_DP_FORCE_SHUTDOWN               0x2000000
#define MASK_PMU_APB_PD_DPU_DP_AUTO_SHUTDOWN_EN             0x1000000
#define MASK_PMU_APB_PD_DPU_DP_PWR_ON_DLY                   0xFF0000
#define MASK_PMU_APB_PD_DPU_DP_PWR_ON_SEQ_DLY               0xFF00
#define MASK_PMU_APB_PD_DPU_DP_ISO_ON_DLY                   0x00FF
#define MASK_PMU_APB_PD_PCIE_FORCE_SHUTDOWN                 0x2000000
#define MASK_PMU_APB_PD_PCIE_AUTO_SHUTDOWN_EN               0x1000000
#define MASK_PMU_APB_PD_PCIE_PWR_ON_DLY                     0xFF0000
#define MASK_PMU_APB_PD_PCIE_PWR_ON_SEQ_DLY                 0xFF00
#define MASK_PMU_APB_PD_PCIE_ISO_ON_DLY                     0x00FF
#define MASK_PMU_APB_PD_PUB_FORCE_SHUTDOWN                  0x2000000
#define MASK_PMU_APB_PD_PUB_AUTO_SHUTDOWN_EN                0x1000000
#define MASK_PMU_APB_PD_PUB_PWR_ON_DLY                      0xFF0000
#define MASK_PMU_APB_PD_PUB_PWR_ON_SEQ_DLY                  0xFF00
#define MASK_PMU_APB_PD_PUB_ISO_ON_DLY                      0x00FF
#define MASK_PMU_APB_PD_ISE_FORCE_SHUTDOWN                  0x2000000
#define MASK_PMU_APB_PD_ISE_AUTO_SHUTDOWN_EN                0x1000000
#define MASK_PMU_APB_PD_ISE_PWR_ON_DLY                      0xFF0000
#define MASK_PMU_APB_PD_ISE_PWR_ON_SEQ_DLY                  0xFF00
#define MASK_PMU_APB_PD_ISE_ISO_ON_DLY                      0x00FF
#define MASK_PMU_APB_DCDC_CPU1_FRC_ON                       0x0007
#define MASK_PMU_APB_RAM_PWR_DLY                            0xFF000000
#define MASK_PMU_APB_ISO_OFF_DLY                            0xFF0000
#define MASK_PMU_APB_CGM_ON_DLY                             0xFF00
#define MASK_PMU_APB_RST_ASSERT_DLY                         0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE1_STATE                   0xFF000000
#define MASK_PMU_APB_PD_APCPU_CORE0_STATE                   0xFF0000
#define MASK_PMU_APB_PD_APCPU_TOP_STATE                     0xFF00
#define MASK_PMU_APB_PD_AP_STATE                            0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE5_STATE                   0xFF000000
#define MASK_PMU_APB_PD_APCPU_CORE4_STATE                   0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE3_STATE                   0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE2_STATE                   0x00FF
#define MASK_PMU_APB_PD_CAMERA_STATE                        0xFF000000
#define MASK_PMU_APB_PD_AI_STATE                            0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE7_STATE                   0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE6_STATE                   0x00FF
#define MASK_PMU_APB_PD_DPU_VSP_STATE                       0xFF000000
#define MASK_PMU_APB_PD_DCAM_BLK_STATE                      0xFF0000
#define MASK_PMU_APB_PD_ISP_BLK_STATE                       0xFF00
#define MASK_PMU_APB_PD_VDSP_BLK_STATE                      0x00FF
#define MASK_PMU_APB_PD_GPU_STATE                           0xFF000000
#define MASK_PMU_APB_PD_VDEC_STATE                          0xFF0000
#define MASK_PMU_APB_PD_VENC1_STATE                         0xFF00
#define MASK_PMU_APB_PD_VENC0_STATE                         0x00FF
#define MASK_PMU_APB_PD_GPU_CORE3_STATE                     0xFF000000
#define MASK_PMU_APB_PD_GPU_CORE2_STATE                     0xFF0000
#define MASK_PMU_APB_PD_GPU_CORE1_STATE                     0xFF00
#define MASK_PMU_APB_PD_GPU_CORE0_STATE                     0x00FF
#define MASK_PMU_APB_PD_NR_DL_TOP_STATE                     0xFF000000
#define MASK_PMU_APB_PD_TD_STATE                            0xFF0000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_STATE                   0xFF00
#define MASK_PMU_APB_PD_PHY_CP_STATE                        0x00FF
#define MASK_PMU_APB_PD_UNI_TOP_STATE                       0xFF000000
#define MASK_PMU_APB_PD_NR_CST_STATE                        0xFF0000
#define MASK_PMU_APB_PD_NR_SPP_STATE                        0xFF00
#define MASK_PMU_APB_PD_NR_PDS_STATE                        0x00FF
#define MASK_PMU_APB_PD_WCE_STATE                           0xFF000000
#define MASK_PMU_APB_PD_DPFEC_STATE                         0xFF0000
#define MASK_PMU_APB_PD_LCE_STATE                           0xFF00
#define MASK_PMU_APB_PD_LW_PROC_STATE                       0x00FF
#define MASK_PMU_APB_PD_AUDIO_STATE                         0xFF000000
#define MASK_PMU_APB_PD_PS_CP_STATE                         0xFF0000
#define MASK_PMU_APB_PD_CDMA_PROC1_STATE                    0xFF00
#define MASK_PMU_APB_PD_CDMA_PROC0_STATE                    0x00FF
#define MASK_PMU_APB_PD_PCIE_STATE                          0xFF000000
#define MASK_PMU_APB_PD_DPU_DP_STATE                        0xFF0000
#define MASK_PMU_APB_PD_IPA_STATE                           0xFF00
#define MASK_PMU_APB_PD_AUD_CEVA_STATE                      0x00FF
#define MASK_PMU_APB_PD_ISE_STATE                           0xFF00
#define MASK_PMU_APB_PD_PUB_STATE                           0x00FF
#define MASK_PMU_APB_APCPU_CORE0_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE1_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE2_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE3_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE4_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE5_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE6_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_APCPU_CORE7_SIMD_RET_MODE              0x0007
#define MASK_PMU_APB_PACTIVE_CLUSTER_SW                     0x007F
#define MASK_PMU_APB_RAM_RET_APCPU_SNOOP_FILTER_SW          0x10000000
#define MASK_PMU_APB_RAM_PD_APCPU_SNOOP_FILTER_SW           0x8000000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P3_SW        0x4000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P3_SW         0x2000000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P2_SW        0x1000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P2_SW         0x800000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P1_SW        0x400000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P1_SW         0x200000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P0_SW        0x100000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P0_SW         0x80000
#define MASK_PMU_APB_APCPU_CLUSTER_PACTIVE                  0x7F000
#define MASK_PMU_APB_APCPU_CLUSTER_PDENY                    0x0800
#define MASK_PMU_APB_APCPU_CLUSTER_PACCEPT                  0x0400
#define MASK_PMU_APB_RST_APCPU_CLUSTER_WARM_SW_N            0x0200
#define MASK_PMU_APB_RST_APCPU_CLUSTER_COLD_SW_N            0x0100
#define MASK_PMU_APB_APCPU_CLUSTER_PSTATE_SW                0x00FE
#define MASK_PMU_APB_APCPU_CLUSTER_PREQ_SW                  0x0001
#define MASK_PMU_APB_PACTIVE_CORE0_SW                       0x000F
#define MASK_PMU_APB_APCPU_CORE0_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE0_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE0_PACCEPT                    0x0400
#define MASK_PMU_APB_MODE_ST_CORE0_CGM_EN_SW                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE0_SW                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE0_SW                  0x0080
#define MASK_PMU_APB_RST_APCPU_CORE0_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE0_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE0_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE0_PREQ_SW                    0x0001
#define MASK_PMU_APB_PACTIVE_CORE1_SW                       0x000F
#define MASK_PMU_APB_APCPU_CORE1_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE1_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE1_PACCEPT                    0x0400
#define MASK_PMU_APB_MODE_ST_CORE1_CGM_EN_SW                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE1_SW                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE1_SW                  0x0080
#define MASK_PMU_APB_RST_APCPU_CORE1_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE1_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE1_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE1_PREQ_SW                    0x0001
#define MASK_PMU_APB_PACTIVE_CORE2_SW                       0x000F
#define MASK_PMU_APB_APCPU_CORE2_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE2_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE2_PACCEPT                    0x0400
#define MASK_PMU_APB_MODE_ST_CORE2_CGM_EN_SW                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE2_SW                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE2_SW                  0x0080
#define MASK_PMU_APB_RST_APCPU_CORE2_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE2_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE2_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE2_PREQ_SW                    0x0001
#define MASK_PMU_APB_PACTIVE_CORE3_SW                       0x000F
#define MASK_PMU_APB_APCPU_CORE3_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE3_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE3_PACCEPT                    0x0400
#define MASK_PMU_APB_MODE_ST_CORE3_CGM_EN_SW                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE3_SW                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE3_SW                  0x0080
#define MASK_PMU_APB_RST_APCPU_CORE3_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE3_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE3_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE3_PREQ_SW                    0x0001
#define MASK_PMU_APB_PACTIVE_CORE4_SW                       0x000F
#define MASK_PMU_APB_APCPU_CORE4_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE4_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE4_PACCEPT                    0x0400
#define MASK_PMU_APB_MODE_ST_CORE4_CGM_EN_SW                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE4_SW                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE4_SW                  0x0080
#define MASK_PMU_APB_RST_APCPU_CORE4_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE4_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE4_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE4_PREQ_SW                    0x0001
#define MASK_PMU_APB_PACTIVE_CORE5_SW                       0x000F
#define MASK_PMU_APB_APCPU_CORE5_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE5_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE5_PACCEPT                    0x0400
#define MASK_PMU_APB_MODE_ST_CORE5_CGM_EN_SW                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE5_SW                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE5_SW                  0x0080
#define MASK_PMU_APB_RST_APCPU_CORE5_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE5_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE5_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE5_PREQ_SW                    0x0001
#define MASK_PMU_APB_PACTIVE_CORE6_SW                       0x000F
#define MASK_PMU_APB_APCPU_CORE6_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE6_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE6_PACCEPT                    0x0400
#define MASK_PMU_APB_MODE_ST_CORE6_CGM_EN_SW                0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE6_SW                 0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE6_SW                  0x0080
#define MASK_PMU_APB_RST_APCPU_CORE6_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE6_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE6_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE6_PREQ_SW                    0x0001
#define MASK_PMU_APB_PACTIVE_CORE7_SW                       0x000F
#define MASK_PMU_APB_APCPU_CORE7_PACTIVE                    0xF000
#define MASK_PMU_APB_APCPU_CORE7_PDENY                      0x0800
#define MASK_PMU_APB_APCPU_CORE7_PACCEPT                    0x0400
#define MASK_PMU_APB_RST_APCPU_CORE7_WARM_SW_N              0x0040
#define MASK_PMU_APB_RST_APCPU_CORE7_COLD_SW_N              0x0020
#define MASK_PMU_APB_APCPU_CORE7_PSTATE_SW                  0x001E
#define MASK_PMU_APB_APCPU_CORE7_PREQ_SW                    0x0001
#define MASK_PMU_APB_APCPU_CORINTH_FUNC_RET_GATE_CLK_EN     0x0001
#define MASK_PMU_APB_APCPU_CLUSTER_DENY_TIME_THRESHOLD      0x0FC0
#define MASK_PMU_APB_APCPU_CORE_DENY_TIME_THRESHOLD         0x003F
#define MASK_PMU_APB_APCPU_CORE3_POWER_MODE_STATE           0xFF000000
#define MASK_PMU_APB_APCPU_CORE2_POWER_MODE_STATE           0xFF0000
#define MASK_PMU_APB_APCPU_CORE1_POWER_MODE_STATE           0xFF00
#define MASK_PMU_APB_APCPU_CORE0_POWER_MODE_STATE           0x00FF
#define MASK_PMU_APB_APCPU_CORE7_POWER_MODE_STATE           0xFF000000
#define MASK_PMU_APB_APCPU_CORE6_POWER_MODE_STATE           0xFF0000
#define MASK_PMU_APB_APCPU_CORE5_POWER_MODE_STATE           0xFF00
#define MASK_PMU_APB_APCPU_CORE4_POWER_MODE_STATE           0x00FF
#define MASK_PMU_APB_APCPU_CORINTH_POWER_MODE_STATE         0x00FF
#define MASK_PMU_APB_APCPU_CORINTH_RAM_PWR_DLY              0xFF000000
#define MASK_PMU_APB_APCPU_CORE_RAM_PWR_DLY                 0xFF0000
#define MASK_PMU_APB_APCPU_CORE_INITIAL_DLY                 0xFF00
#define MASK_PMU_APB_APCPU_CORINTH_INITIAL_DLY              0x00FF
#define MASK_PMU_APB_APCPU_CORE_RST_DEASSERT_DLY            0xFF000000
#define MASK_PMU_APB_APCPU_CORE_RST_ASSERT_DLY              0xFF0000
#define MASK_PMU_APB_APCPU_CORINTH_RST_DEASSERT_DLY         0xFF00
#define MASK_PMU_APB_APCPU_CORINTH_RST_ASSERT_DLY           0x00FF
#define MASK_PMU_APB_APCPU_CORE_CGM_OFF_DLY                 0xFF00
#define MASK_PMU_APB_APCPU_CORE_CGM_ON_DLY                  0x00FF
#define MASK_PMU_APB_APCPU_CLUSTER_INITIAL_STATE            0x0001
#define MASK_PMU_APB_APCPU_CORE6_MODE_ST_CGM_EN_DISABLE     0x0040
#define MASK_PMU_APB_APCPU_CORE5_MODE_ST_CGM_EN_DISABLE     0x0020
#define MASK_PMU_APB_APCPU_CORE4_MODE_ST_CGM_EN_DISABLE     0x0010
#define MASK_PMU_APB_APCPU_CORE3_MODE_ST_CGM_EN_DISABLE     0x0008
#define MASK_PMU_APB_APCPU_CORE2_MODE_ST_CGM_EN_DISABLE     0x0004
#define MASK_PMU_APB_APCPU_CORE1_MODE_ST_CGM_EN_DISABLE     0x0002
#define MASK_PMU_APB_APCPU_CORE0_MODE_ST_CGM_EN_DISABLE     0x0001
#define MASK_PMU_APB_PD_APCPU_CORE7_FRC_ON_EN               0x0080
#define MASK_PMU_APB_PD_APCPU_CORE6_FRC_ON_EN               0x0040
#define MASK_PMU_APB_PD_APCPU_CORE5_FRC_ON_EN               0x0020
#define MASK_PMU_APB_PD_APCPU_CORE4_FRC_ON_EN               0x0010
#define MASK_PMU_APB_PD_APCPU_CORE3_FRC_ON_EN               0x0008
#define MASK_PMU_APB_PD_APCPU_CORE2_FRC_ON_EN               0x0004
#define MASK_PMU_APB_PD_APCPU_CORE1_FRC_ON_EN               0x0002
#define MASK_PMU_APB_PD_APCPU_CORE0_FRC_ON_EN               0x0001
#define MASK_PMU_APB_APCPU_CORE7_PCHANNEL_STATE             0xF0000000
#define MASK_PMU_APB_APCPU_CORE6_PCHANNEL_STATE             0xF000000
#define MASK_PMU_APB_APCPU_CORE5_PCHANNEL_STATE             0xF00000
#define MASK_PMU_APB_APCPU_CORE4_PCHANNEL_STATE             0xF0000
#define MASK_PMU_APB_APCPU_CORE3_PCHANNEL_STATE             0xF000
#define MASK_PMU_APB_APCPU_CORE2_PCHANNEL_STATE             0x0F00
#define MASK_PMU_APB_APCPU_CORE1_PCHANNEL_STATE             0x00F0
#define MASK_PMU_APB_APCPU_CORE0_PCHANNEL_STATE             0x000F
#define MASK_PMU_APB_APCPU_CORINTH_PCHANNEL_STATE           0x000F
#define MASK_PMU_APB_APCPU_CORE_SOFT_RST_BYPASS             0x0020
#define MASK_PMU_APB_APCPU_CLUSTER_SOFT_RST_BYPASS          0x0010
#define MASK_PMU_APB_APCPU_SRST_RST_BYPASS                  0x0008
#define MASK_PMU_APB_CLUSTER_DBGRSTREQ_EN                   0x0004
#define MASK_PMU_APB_APCPU_SOFT_RST_TYPE_SEL                0x0002
#define MASK_PMU_APB_DBGRSTREQ_RST_TYPE_SEL                 0x0001
#define MASK_PMU_APB_CORE_WFI_MARK_CLR                      0xFF0000
#define MASK_PMU_APB_CORE_WFI_MARK                          0x00FF
#define MASK_PMU_APB_DBG_RECOV_WAIT_BUS_IDLE_EN             0x0080
#define MASK_PMU_APB_DBGRSTREQ_TRIG_DBG_RECOV_EN            0x0040
#define MASK_PMU_APB_APCPU_TOP_SOFT_RST_TRIG_DBG_RECOV_EN   0x0020
#define MASK_PMU_APB_APCPU_CLUSTER_SOFT_RST_TRIG_DBG_RECOV_EN 0x0010
#define MASK_PMU_APB_DEBUG_RECOV_FORCE_TRIG                 0x0004
#define MASK_PMU_APB_DEBUG_RECOV_AUTO_TRIG_EN               0x0002
#define MASK_PMU_APB_DBG_RECOV_RST_TYPE_SEL                 0x0001
#define MASK_PMU_APB_APCPU_CORE_DEBUG_RECOV_STATE_CLR       0xFF000000
#define MASK_PMU_APB_APCPU_CORE7_WAKEUP_FROM_DEBUG_RECOV    0x0080
#define MASK_PMU_APB_APCPU_CORE6_WAKEUP_FROM_DEBUG_RECOV    0x0040
#define MASK_PMU_APB_APCPU_CORE5_WAKEUP_FROM_DEBUG_RECOV    0x0020
#define MASK_PMU_APB_APCPU_CORE4_WAKEUP_FROM_DEBUG_RECOV    0x0010
#define MASK_PMU_APB_APCPU_CORE3_WAKEUP_FROM_DEBUG_RECOV    0x0008
#define MASK_PMU_APB_APCPU_CORE2_WAKEUP_FROM_DEBUG_RECOV    0x0004
#define MASK_PMU_APB_APCPU_CORE1_WAKEUP_FROM_DEBUG_RECOV    0x0002
#define MASK_PMU_APB_APCPU_CORE0_WAKEUP_FROM_DEBUG_RECOV    0x0001
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_CLR      0x0100
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_CLR        0x0080
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6_CLR        0x0040
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5_CLR        0x0020
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4_CLR        0x0010
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_CLR        0x0008
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_CLR        0x0004
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_CLR        0x0002
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_CLR        0x0001
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_EN       0x0100
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_EN         0x0080
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6_EN         0x0040
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5_EN         0x0020
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4_EN         0x0010
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_EN         0x0008
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_EN         0x0004
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_EN         0x0002
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_EN         0x0001
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER          0x0100
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7            0x0080
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6            0x0040
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5            0x0020
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4            0x0010
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3            0x0008
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2            0x0004
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1            0x0002
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0            0x0001
#define MASK_PMU_APB_APCPU_CLUSTER_DENY_TAR_STATE           0x3F00
#define MASK_PMU_APB_APCPU_CLUSTER_DENY_PRE_STATE           0x003F
#define MASK_PMU_APB_APCPU_CORE0_DENY_TAR_STATE             0x1F00
#define MASK_PMU_APB_APCPU_CORE0_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE1_DENY_TAR_STATE             0x1F00
#define MASK_PMU_APB_APCPU_CORE1_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE2_DENY_TAR_STATE             0x1F00
#define MASK_PMU_APB_APCPU_CORE2_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE3_DENY_TAR_STATE             0x1F00
#define MASK_PMU_APB_APCPU_CORE3_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE4_DENY_TAR_STATE             0x1F00
#define MASK_PMU_APB_APCPU_CORE4_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE5_DENY_TAR_STATE             0x1F00
#define MASK_PMU_APB_APCPU_CORE5_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE6_DENY_TAR_STATE             0x1F00
#define MASK_PMU_APB_APCPU_CORE6_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE7_DENY_TAR_STATE             0x1F00
#define MASK_PMU_APB_APCPU_CORE7_DENY_PRE_STATE             0x001F
#define MASK_PMU_APB_APCPU_CORE7_OFF_EMU_CLR_INT_DISABLE_EN 0x0080
#define MASK_PMU_APB_APCPU_CORE6_OFF_EMU_CLR_INT_DISABLE_EN 0x0040
#define MASK_PMU_APB_APCPU_CORE5_OFF_EMU_CLR_INT_DISABLE_EN 0x0020
#define MASK_PMU_APB_APCPU_CORE4_OFF_EMU_CLR_INT_DISABLE_EN 0x0010
#define MASK_PMU_APB_APCPU_CORE3_OFF_EMU_CLR_INT_DISABLE_EN 0x0008
#define MASK_PMU_APB_APCPU_CORE2_OFF_EMU_CLR_INT_DISABLE_EN 0x0004
#define MASK_PMU_APB_APCPU_CORE1_OFF_EMU_CLR_INT_DISABLE_EN 0x0002
#define MASK_PMU_APB_APCPU_CORE0_OFF_EMU_CLR_INT_DISABLE_EN 0x0001
#define MASK_PMU_APB_APCPU_CORE7_OFF_EMU_TO_OFF             0x0080
#define MASK_PMU_APB_APCPU_CORE6_OFF_EMU_TO_OFF             0x0040
#define MASK_PMU_APB_APCPU_CORE5_OFF_EMU_TO_OFF             0x0020
#define MASK_PMU_APB_APCPU_CORE4_OFF_EMU_TO_OFF             0x0010
#define MASK_PMU_APB_APCPU_CORE3_OFF_EMU_TO_OFF             0x0008
#define MASK_PMU_APB_APCPU_CORE2_OFF_EMU_TO_OFF             0x0004
#define MASK_PMU_APB_APCPU_CORE1_OFF_EMU_TO_OFF             0x0002
#define MASK_PMU_APB_APCPU_CORE0_OFF_EMU_TO_OFF             0x0001
#define MASK_PMU_APB_APCPU_CLUSTER_SW_PACTIVE_EN            0x0100
#define MASK_PMU_APB_APCPU_CORE7_SW_PACTIVE_EN              0x0080
#define MASK_PMU_APB_APCPU_CORE6_SW_PACTIVE_EN              0x0040
#define MASK_PMU_APB_APCPU_CORE5_SW_PACTIVE_EN              0x0020
#define MASK_PMU_APB_APCPU_CORE4_SW_PACTIVE_EN              0x0010
#define MASK_PMU_APB_APCPU_CORE3_SW_PACTIVE_EN              0x0008
#define MASK_PMU_APB_APCPU_CORE2_SW_PACTIVE_EN              0x0004
#define MASK_PMU_APB_APCPU_CORE1_SW_PACTIVE_EN              0x0002
#define MASK_PMU_APB_APCPU_CORE0_SW_PACTIVE_EN              0x0001
#define MASK_PMU_APB_APCPU_CLUSTER_SW_PCHANNEL_EN           0x0100
#define MASK_PMU_APB_APCPU_CORE7_SW_PCHANNEL_EN             0x0080
#define MASK_PMU_APB_APCPU_CORE6_SW_PCHANNEL_EN             0x0040
#define MASK_PMU_APB_APCPU_CORE5_SW_PCHANNEL_EN             0x0020
#define MASK_PMU_APB_APCPU_CORE4_SW_PCHANNEL_EN             0x0010
#define MASK_PMU_APB_APCPU_CORE3_SW_PCHANNEL_EN             0x0008
#define MASK_PMU_APB_APCPU_CORE2_SW_PCHANNEL_EN             0x0004
#define MASK_PMU_APB_APCPU_CORE1_SW_PCHANNEL_EN             0x0002
#define MASK_PMU_APB_APCPU_CORE0_SW_PCHANNEL_EN             0x0001
#define MASK_PMU_APB_WDG_RST_TRIG_DBG_RECOV_EN              0x0001
#define MASK_PMU_APB_AP_DSLP_ENA                            0x0001
#define MASK_PMU_APB_AUDIO_DSLP_ENA                         0x0001
#define MASK_PMU_APB_CDMA_PROC0_DSLP_ENA                    0x0001
#define MASK_PMU_APB_CH_DSLP_ENA                            0x0001
#define MASK_PMU_APB_SP_DEEP_SLEEP                          0x0100
#define MASK_PMU_APB_CH_DEEP_SLEEP                          0x0080
#define MASK_PMU_APB_ISE_DEEP_SLEEP                         0x0040
#define MASK_PMU_APB_IPA_DEEP_SLEEP                         0x0020
#define MASK_PMU_APB_AUDIO_DEEP_SLEEP                       0x0010
#define MASK_PMU_APB_PS_CP_DEEP_SLEEP                       0x0008
#define MASK_PMU_APB_CDMA_PROC0_DEEP_SLEEP                  0x0004
#define MASK_PMU_APB_PHY_CP_DEEP_SLEEP                      0x0002
#define MASK_PMU_APB_AP_DEEP_SLEEP                          0x0001
#define MASK_PMU_APB_PUB_FORCE_DEEP_SLEEP                   0x0400
#define MASK_PMU_APB_ISE_FORCE_DEEP_SLEEP_REG               0x0200
#define MASK_PMU_APB_IPA_FORCE_DEEP_SLEEP_REG               0x0100
#define MASK_PMU_APB_AUDIO_FORCE_DEEP_SLEEP_REG             0x0080
#define MASK_PMU_APB_PS_CP_FORCE_DEEP_SLEEP_REG             0x0040
#define MASK_PMU_APB_PHY_CP_FORCE_DEEP_SLEEP_REG            0x0020
#define MASK_PMU_APB_APCPU_TOP_FORCE_DEEP_SLEEP_REG         0x0010
#define MASK_PMU_APB_AP_FORCE_DEEP_SLEEP_REG                0x0008
#define MASK_PMU_APB_SP_FORCE_DEEP_SLEEP_REG                0x0004
#define MASK_PMU_APB_CH_FORCE_DEEP_SLEEP_REG                0x0002
#define MASK_PMU_APB_CDMA_PROC0_FORCE_DEEP_SLEEP_REG        0x0001
#define MASK_PMU_APB_PUB_FORCE_LIGHT_SLEEP                  0x0080
#define MASK_PMU_APB_AON_FORCE_LIGHT_SLEEP                  0x0040
#define MASK_PMU_APB_ISE_FORCE_LIGHT_SLEEP                  0x0020
#define MASK_PMU_APB_IPA_FORCE_LIGHT_SLEEP                  0x0010
#define MASK_PMU_APB_AUDIO_FORCE_LIGHT_SLEEP                0x0008
#define MASK_PMU_APB_PS_CP_FORCE_LIGHT_SLEEP                0x0004
#define MASK_PMU_APB_PHY_CP_FORCE_LIGHT_SLEEP               0x0002
#define MASK_PMU_APB_AP_FORCE_LIGHT_SLEEP                   0x0001
#define MASK_PMU_APB_AUDIO_FORCE_PUB_DEEP_SLEEP             0x0001
#define MASK_PMU_APB_ISE_FORCE_SYSTEM_SLEEP                 0x0080
#define MASK_PMU_APB_IPA_FORCE_SYSTEM_SLEEP                 0x0040
#define MASK_PMU_APB_AUDIO_FORCE_SYSTEM_SLEEP               0x0020
#define MASK_PMU_APB_PS_CP_FORCE_SYSTEM_SLEEP               0x0010
#define MASK_PMU_APB_PHY_CP_FORCE_SYSTEM_SLEEP              0x0008
#define MASK_PMU_APB_APCPU_TOP_FORCE_SYSTEM_SLEEP           0x0004
#define MASK_PMU_APB_AP_FORCE_SYSTEM_SLEEP                  0x0002
#define MASK_PMU_APB_AP_ALL_FORCE_SYSTEM_SLEEP              0x0001
#define MASK_PMU_APB_IPA_DSLP_ENA                           0x0001
#define MASK_PMU_APB_ISE_ACCESS_DDR_EN                      0x0001
#define MASK_PMU_APB_ISE_DSLP_ENA                           0x0001
#define MASK_PMU_APB_ISE_SYS_DEEP_STOP_TYPE_SEL             0x0001
#define MASK_PMU_APB_AON_LSLP_ENA                           0x0040
#define MASK_PMU_APB_ISE_LSLP_ENA                           0x0020
#define MASK_PMU_APB_IPA_LSLP_ENA                           0x0010
#define MASK_PMU_APB_AUDIO_LSLP_ENA                         0x0008
#define MASK_PMU_APB_PS_CP_LSLP_ENA                         0x0004
#define MASK_PMU_APB_PHY_CP_LSLP_ENA                        0x0002
#define MASK_PMU_APB_AP_LSLP_ENA                            0x0001
#define MASK_PMU_APB_AON_LIGHT_SLEEP                        0x0040
#define MASK_PMU_APB_ISE_LIGHT_SLEEP                        0x0020
#define MASK_PMU_APB_IPA_LIGHT_SLEEP                        0x0010
#define MASK_PMU_APB_AUDIO_LIGHT_SLEEP                      0x0008
#define MASK_PMU_APB_PS_CP_LIGHT_SLEEP                      0x0004
#define MASK_PMU_APB_PHY_CP_LIGHT_SLEEP                     0x0002
#define MASK_PMU_APB_AP_LIGHT_SLEEP                         0x0001
#define MASK_PMU_APB_AON_LSLP_WAKEUP_EN                     0x0040
#define MASK_PMU_APB_ISE_LSLP_WAKEUP_EN                     0x0020
#define MASK_PMU_APB_IPA_LSLP_WAKEUP_EN                     0x0010
#define MASK_PMU_APB_AUDIO_LSLP_WAKEUP_EN                   0x0008
#define MASK_PMU_APB_PS_CP_LSLP_WAKEUP_EN                   0x0004
#define MASK_PMU_APB_PHY_CP_LSLP_WAKEUP_EN                  0x0002
#define MASK_PMU_APB_AP_LSLP_WAKEUP_EN                      0x0001
#define MASK_PMU_APB_PHY_CP_DSLP_ENA                        0x0001
#define MASK_PMU_APB_PS_CP_CORE_INT_DISABLE                 0x0001
#define MASK_PMU_APB_PS_CP_DSLP_ENA                         0x0001
#define MASK_PMU_APB_AUDIO_PUB_DSLP_ENA                     0x0001
#define MASK_PMU_APB_AUDIO_PUB_DSLP_WAKEUP_EN               0x0001
#define MASK_PMU_APB_PS_CP_PWR_WAIT_CNT                     0xFF000000
#define MASK_PMU_APB_CDMA_PROC0_PWR_WAIT_CNT                0xFF0000
#define MASK_PMU_APB_PHY_CP_PWR_WAIT_CNT                    0xFF00
#define MASK_PMU_APB_AP_PWR_WAIT_CNT                        0x00FF
#define MASK_PMU_APB_CH_PWR_WAIT_CNT                        0xFF000000
#define MASK_PMU_APB_ISE_PWR_WAIT_CNT                       0xFF0000
#define MASK_PMU_APB_IPA_PWR_WAIT_CNT                       0xFF00
#define MASK_PMU_APB_AUDIO_PWR_WAIT_CNT                     0x00FF
#define MASK_PMU_APB_CDMA_AUTO_PWR_WAIT_CNT                 0xFF00
#define MASK_PMU_APB_SP_PWR_WAIT_CNT                        0x00FF
#define MASK_PMU_APB_REG_AON_DDR_PWR_HS_ACK                 0x2000
#define MASK_PMU_APB_REG_CS_DDR_PWR_HS_ACK                  0x1000
#define MASK_PMU_APB_REG_ISE_DDR_PWR_HS_ACK                 0x0800
#define MASK_PMU_APB_REG_IPA_DDR_PWR_HS_ACK                 0x0400
#define MASK_PMU_APB_REG_AUDIO_DDR_PWR_HS_ACK               0x0200
#define MASK_PMU_APB_REG_PS_CP_DDR_PWR_HS_ACK               0x0100
#define MASK_PMU_APB_REG_PHY_CP_DDR_PWR_HS_ACK              0x0080
#define MASK_PMU_APB_REG_GPU_DDR_PWR_HS_ACK                 0x0040
#define MASK_PMU_APB_REG_DPU_VSP_DDR_PWR_HS_ACK             0x0020
#define MASK_PMU_APB_REG_CAMERA_DDR_PWR_HS_ACK              0x0010
#define MASK_PMU_APB_REG_AI_DDR_PWR_HS_ACK                  0x0008
#define MASK_PMU_APB_REG_APCPU_TOP_DDR_PWR_HS_ACK           0x0004
#define MASK_PMU_APB_REG_AP_DDR_PWR_HS_ACK                  0x0002
#define MASK_PMU_APB_FRC_TOP_ASYNC_BRG_EN                   0x0001
#define MASK_PMU_APB_CH_SLP_STATUS                          0xF0000000
#define MASK_PMU_APB_ISE_SLP_STATUS                         0xF000000
#define MASK_PMU_APB_IPA_SLP_STATUS                         0xF00000
#define MASK_PMU_APB_AUDIO_SLP_STATUS                       0xF0000
#define MASK_PMU_APB_PS_CP_SLP_STATUS                       0xF000
#define MASK_PMU_APB_CDMA_PROC0_SLP_STATUS                  0x0F00
#define MASK_PMU_APB_PHY_CP_SLP_STATUS                      0x00F0
#define MASK_PMU_APB_AP_SLP_STATUS                          0x000F
#define MASK_PMU_APB_CDMA_AUTO_SLP_STATUS                   0x00F0
#define MASK_PMU_APB_SP_SLP_STATUS                          0x000F
#define MASK_PMU_APB_CDMA_AUTO_SLEEP_XTL_ON                 0x0200
#define MASK_PMU_APB_SP_SLEEP_XTL_ON                        0x0100
#define MASK_PMU_APB_CH_SLEEP_XTL_ON                        0x0080
#define MASK_PMU_APB_ISE_SLEEP_XTL_ON                       0x0040
#define MASK_PMU_APB_IPA_SLEEP_XTL_ON                       0x0020
#define MASK_PMU_APB_AUDIO_SLEEP_XTL_ON                     0x0010
#define MASK_PMU_APB_PS_CP_SLEEP_XTL_ON                     0x0008
#define MASK_PMU_APB_CDMA_PROC0_SLEEP_XTL_ON                0x0004
#define MASK_PMU_APB_PHY_CP_SLEEP_XTL_ON                    0x0002
#define MASK_PMU_APB_AP_SLEEP_XTL_ON                        0x0001
#define MASK_PMU_APB_SP_DSLP_ENA                            0x0001
#define MASK_PMU_APB_UFS_PWR_GATE_BYP                       0x0001
#define MASK_PMU_APB_DDR_PHY_ISO_RST_EN                     0x0002
#define MASK_PMU_APB_DDR_PHY_AUTO_RET_EN                    0x0001
#define MASK_PMU_APB_DDR_UMCTL_SOFT_RST                     0x0002
#define MASK_PMU_APB_DDR_PHY_CKE_RET_EN                     0x0001
#define MASK_PMU_APB_PUB_AUTO_DEEP_SLEEP_ENABLE             0x0008
#define MASK_PMU_APB_DDR_SLEEP_DISABLE_ACK                  0x0004
#define MASK_PMU_APB_DDR_SLEEP_DISABLE_ACK_BYP              0x0002
#define MASK_PMU_APB_DDR_SLEEP_DISABLE                      0x0001
#define MASK_PMU_APB_PUB_DEEP_SLEEP_WAIT_CNT                0xFFFF0000
#define MASK_PMU_APB_PUB_SLEEP_WAIT_CNT                     0xFFFF
#define MASK_PMU_APB_DDR_SLP_STATUS                         0x000F
#define MASK_PMU_APB_PUB_ACC_RDY                            0x0001
#define MASK_PMU_APB_PUB_AUTO_LIGHT_SLEEP_ENABLE            0xFFFFFFFF
#define MASK_PMU_APB_CAMERA_PUB_DEEP_SLEEP_POLL             0xFF000000
#define MASK_PMU_APB_AI_PUB_DEEP_SLEEP_POLL                 0xFF0000
#define MASK_PMU_APB_APCPU_TOP_PUB_DEEP_SLEEP_POLL          0xFF00
#define MASK_PMU_APB_AP_PUB_DEEP_SLEEP_POLL                 0x00FF
#define MASK_PMU_APB_PS_CP_PUB_DEEP_SLEEP_POLL              0xFF000000
#define MASK_PMU_APB_PHY_CP_PUB_DEEP_SLEEP_POLL             0xFF0000
#define MASK_PMU_APB_GPU_PUB_DEEP_SLEEP_POLL                0xFF00
#define MASK_PMU_APB_DPU_VSP_PUB_DEEP_SLEEP_POLL            0x00FF
#define MASK_PMU_APB_ISE_PUB_DEEP_SLEEP_POLL                0xFF0000
#define MASK_PMU_APB_IPA_PUB_DEEP_SLEEP_POLL                0xFF00
#define MASK_PMU_APB_AUDIO_PUB_DEEP_SLEEP_POLL              0x00FF
#define MASK_PMU_APB_PUB_DEEP_SLEEP_SEL                     0x0001
#define MASK_PMU_APB_PUB_DFS_FSP_OP_DATA                    0x0100
#define MASK_PMU_APB_PUB_DFS_FSP_OP                         0x0080
#define MASK_PMU_APB_PUB_DFS_FRQ_SET_DATA                   0x0070
#define MASK_PMU_APB_PUB_DFS_FRQ_SEL_SET                    0x0008
#define MASK_PMU_APB_PUB_DFS_FRQ_SEL_LOCK                   0x0007
#define MASK_PMU_APB_PUB_PD_VOL_DOWN_ENA                    0x0010
#define MASK_PMU_APB_PUB_VOL_ADJ_ENA                        0x0008
#define MASK_PMU_APB_PUB_SELF_REFRESH_FLAG_BYPASS           0x0004
#define MASK_PMU_APB_PUB_PWR_PD_ACK_BYPASS                  0x0002
#define MASK_PMU_APB_PUB_DEEP_SLEEP_LOCK_ACK_BYPASS         0x0001
#define MASK_PMU_APB_PUB_VOL_UP_CNT                         0xFFFF0000
#define MASK_PMU_APB_PUB_VOL_DOWN_CNT                       0xFFFF
#define MASK_PMU_APB_PUB_SMART_LSLP_ENA                     0x0080
#define MASK_PMU_APB_AON_SMART_LSLP_ENA                     0x0040
#define MASK_PMU_APB_ISE_SMART_LSLP_ENA                     0x0020
#define MASK_PMU_APB_IPA_SMART_LSLP_ENA                     0x0010
#define MASK_PMU_APB_AUDIO_SMART_LSLP_ENA                   0x0008
#define MASK_PMU_APB_PS_CP_SMART_LSLP_ENA                   0x0004
#define MASK_PMU_APB_PHY_CP_SMART_LSLP_ENA                  0x0002
#define MASK_PMU_APB_AP_SMART_LSLP_ENA                      0x0001
#define MASK_PMU_APB_ST_V4NRPLL_STATE                       0xF0000000
#define MASK_PMU_APB_ST_CPLL_STATE                          0xF000000
#define MASK_PMU_APB_ST_PSCPR8PLL_STATE                     0xF00000
#define MASK_PMU_APB_ST_PHYCPR8PLL_STATE                    0xF0000
#define MASK_PMU_APB_ST_MPLLSCU_STATE                       0xF000
#define MASK_PMU_APB_ST_MPLLBIG_STATE                       0x0F00
#define MASK_PMU_APB_ST_MPLLMID_STATE                       0x00F0
#define MASK_PMU_APB_ST_MPLLLIT_STATE                       0x000F
#define MASK_PMU_APB_ST_DPLL1_STATE                         0xF0000000
#define MASK_PMU_APB_ST_DPLL0_STATE                         0xF000000
#define MASK_PMU_APB_ST_AUDPLL_STATE                        0xF00000
#define MASK_PMU_APB_ST_VDSPPLL_STATE                       0xF0000
#define MASK_PMU_APB_ST_AIPLL_STATE                         0xF000
#define MASK_PMU_APB_ST_GPLL_STATE                          0x0F00
#define MASK_PMU_APB_ST_TGPLL_STATE                         0x00F0
#define MASK_PMU_APB_ST_RPLL_STATE                          0x000F
#define MASK_PMU_APB_ST_PCIEPLL_STATE                       0x00F0
#define MASK_PMU_APB_ST_USBPLL_STATE                        0x000F
#define MASK_PMU_APB_MPLLSCU_WAIT_CNT                       0xFF000000
#define MASK_PMU_APB_MPLLBIG_WAIT_CNT                       0xFF0000
#define MASK_PMU_APB_MPLLMID_WAIT_CNT                       0xFF00
#define MASK_PMU_APB_MPLLLIT_WAIT_CNT                       0x00FF
#define MASK_PMU_APB_V4NRPLL_WAIT_CNT                       0xFF000000
#define MASK_PMU_APB_CPLL_WAIT_CNT                          0xFF0000
#define MASK_PMU_APB_PSCPR8PLL_WAIT_CNT                     0xFF00
#define MASK_PMU_APB_PHYCPR8PLL_WAIT_CNT                    0x00FF
#define MASK_PMU_APB_AIPLL_WAIT_CNT                         0xFF000000
#define MASK_PMU_APB_GPLL_WAIT_CNT                          0xFF0000
#define MASK_PMU_APB_TGPLL_WAIT_CNT                         0xFF00
#define MASK_PMU_APB_RPLL_WAIT_CNT                          0x00FF
#define MASK_PMU_APB_DPLL1_WAIT_CNT                         0xFF000000
#define MASK_PMU_APB_DPLL0_WAIT_CNT                         0xFF0000
#define MASK_PMU_APB_AUDPLL_WAIT_CNT                        0xFF00
#define MASK_PMU_APB_VDSPPLL_WAIT_CNT                       0x00FF
#define MASK_PMU_APB_PCIEPLL_WAIT_CNT                       0xFF00
#define MASK_PMU_APB_USBPLL_WAIT_CNT                        0x00FF
#define MASK_PMU_APB_RCO100M_WAIT_CNT                       0xFF0000
#define MASK_PMU_APB_RCO60M_WAIT_CNT                        0xFF00
#define MASK_PMU_APB_RCO6M_WAIT_CNT                         0x00FF
#define MASK_PMU_APB_XTL0_TOP_DVFS_SEL                      0x2000
#define MASK_PMU_APB_XTL0_SP_SEL                            0x1000
#define MASK_PMU_APB_XTL0_CH_SEL                            0x0800
#define MASK_PMU_APB_XTL0_ISE_SEL                           0x0400
#define MASK_PMU_APB_XTL0_PUB_SEL                           0x0200
#define MASK_PMU_APB_XTL0_IPA_SEL                           0x0100
#define MASK_PMU_APB_XTL0_AUDIO_SEL                         0x0080
#define MASK_PMU_APB_XTL0_PS_CP_SEL                         0x0040
#define MASK_PMU_APB_XTL0_CDMA_AUTO_SEL                     0x0020
#define MASK_PMU_APB_XTL0_CDMA_PROC0_SEL                    0x0010
#define MASK_PMU_APB_XTL0_PHY_CP_SEL                        0x0008
#define MASK_PMU_APB_XTL0_AP_SEL                            0x0004
#define MASK_PMU_APB_XTL0_FRC_OFF                           0x0002
#define MASK_PMU_APB_XTL0_FRC_ON                            0x0001
#define MASK_PMU_APB_XTLBUF0_TOP_DVFS_SEL                   0x2000
#define MASK_PMU_APB_XTLBUF0_SP_SEL                         0x1000
#define MASK_PMU_APB_XTLBUF0_CH_SEL                         0x0800
#define MASK_PMU_APB_XTLBUF0_ISE_SEL                        0x0400
#define MASK_PMU_APB_XTLBUF0_PUB_SEL                        0x0200
#define MASK_PMU_APB_XTLBUF0_IPA_SEL                        0x0100
#define MASK_PMU_APB_XTLBUF0_AUDIO_SEL                      0x0080
#define MASK_PMU_APB_XTLBUF0_PS_CP_SEL                      0x0040
#define MASK_PMU_APB_XTLBUF0_CDMA_AUTO_SEL                  0x0020
#define MASK_PMU_APB_XTLBUF0_CDMA_PROC0_SEL                 0x0010
#define MASK_PMU_APB_XTLBUF0_PHY_CP_SEL                     0x0008
#define MASK_PMU_APB_XTLBUF0_AP_SEL                         0x0004
#define MASK_PMU_APB_XTLBUF0_FRC_OFF                        0x0002
#define MASK_PMU_APB_XTLBUF0_FRC_ON                         0x0001
#define MASK_PMU_APB_XTLBUF1_TOP_DVFS_SEL                   0x2000
#define MASK_PMU_APB_XTLBUF1_SP_SEL                         0x1000
#define MASK_PMU_APB_XTLBUF1_CH_SEL                         0x0800
#define MASK_PMU_APB_XTLBUF1_ISE_SEL                        0x0400
#define MASK_PMU_APB_XTLBUF1_PUB_SEL                        0x0200
#define MASK_PMU_APB_XTLBUF1_IPA_SEL                        0x0100
#define MASK_PMU_APB_XTLBUF1_AUDIO_SEL                      0x0080
#define MASK_PMU_APB_XTLBUF1_PS_CP_SEL                      0x0040
#define MASK_PMU_APB_XTLBUF1_CDMA_AUTO_SEL                  0x0020
#define MASK_PMU_APB_XTLBUF1_CDMA_PROC0_SEL                 0x0010
#define MASK_PMU_APB_XTLBUF1_PHY_CP_SEL                     0x0008
#define MASK_PMU_APB_XTLBUF1_AP_SEL                         0x0004
#define MASK_PMU_APB_XTLBUF1_FRC_OFF                        0x0002
#define MASK_PMU_APB_XTLBUF1_FRC_ON                         0x0001
#define MASK_PMU_APB_RCO6M_TOP_DVFS_SEL                     0x2000
#define MASK_PMU_APB_RCO6M_SP_SEL                           0x1000
#define MASK_PMU_APB_RCO6M_CH_SEL                           0x0800
#define MASK_PMU_APB_RCO6M_ISE_SEL                          0x0400
#define MASK_PMU_APB_RCO6M_PUB_SEL                          0x0200
#define MASK_PMU_APB_RCO6M_IPA_SEL                          0x0100
#define MASK_PMU_APB_RCO6M_AUDIO_SEL                        0x0080
#define MASK_PMU_APB_RCO6M_PS_CP_SEL                        0x0040
#define MASK_PMU_APB_RCO6M_CDMA_AUTO_SEL                    0x0020
#define MASK_PMU_APB_RCO6M_CDMA_PROC0_SEL                   0x0010
#define MASK_PMU_APB_RCO6M_PHY_CP_SEL                       0x0008
#define MASK_PMU_APB_RCO6M_AP_SEL                           0x0004
#define MASK_PMU_APB_RCO6M_FRC_OFF                          0x0002
#define MASK_PMU_APB_RCO6M_FRC_ON                           0x0001
#define MASK_PMU_APB_RCO60M_TOP_DVFS_SEL                    0x2000
#define MASK_PMU_APB_RCO60M_SP_SEL                          0x1000
#define MASK_PMU_APB_RCO60M_CH_SEL                          0x0800
#define MASK_PMU_APB_RCO60M_ISE_SEL                         0x0400
#define MASK_PMU_APB_RCO60M_PUB_SEL                         0x0200
#define MASK_PMU_APB_RCO60M_IPA_SEL                         0x0100
#define MASK_PMU_APB_RCO60M_AUDIO_SEL                       0x0080
#define MASK_PMU_APB_RCO60M_PS_CP_SEL                       0x0040
#define MASK_PMU_APB_RCO60M_CDMA_AUTO_SEL                   0x0020
#define MASK_PMU_APB_RCO60M_CDMA_PROC0_SEL                  0x0010
#define MASK_PMU_APB_RCO60M_PHY_CP_SEL                      0x0008
#define MASK_PMU_APB_RCO60M_AP_SEL                          0x0004
#define MASK_PMU_APB_RCO60M_FRC_OFF                         0x0002
#define MASK_PMU_APB_RCO60M_FRC_ON                          0x0001
#define MASK_PMU_APB_RCO100M_TOP_DVFS_SEL                   0x2000
#define MASK_PMU_APB_RCO100M_SP_SEL                         0x1000
#define MASK_PMU_APB_RCO100M_CH_SEL                         0x0800
#define MASK_PMU_APB_RCO100M_ISE_SEL                        0x0400
#define MASK_PMU_APB_RCO100M_PUB_SEL                        0x0200
#define MASK_PMU_APB_RCO100M_IPA_SEL                        0x0100
#define MASK_PMU_APB_RCO100M_AUDIO_SEL                      0x0080
#define MASK_PMU_APB_RCO100M_PS_CP_SEL                      0x0040
#define MASK_PMU_APB_RCO100M_CDMA_AUTO_SEL                  0x0020
#define MASK_PMU_APB_RCO100M_CDMA_PROC0_SEL                 0x0010
#define MASK_PMU_APB_RCO100M_PHY_CP_SEL                     0x0008
#define MASK_PMU_APB_RCO100M_AP_SEL                         0x0004
#define MASK_PMU_APB_RCO100M_FRC_OFF                        0x0002
#define MASK_PMU_APB_RCO100M_FRC_ON                         0x0001
#define MASK_PMU_APB_MPLLLIT_REF_SEL                        0x18000
#define MASK_PMU_APB_MPLLLIT_TOP_DVFS_SEL                   0x4000
#define MASK_PMU_APB_MPLLLIT_SP_SEL                         0x2000
#define MASK_PMU_APB_MPLLLIT_CH_SEL                         0x1000
#define MASK_PMU_APB_MPLLLIT_ISE_SEL                        0x0800
#define MASK_PMU_APB_MPLLLIT_PUB_SEL                        0x0400
#define MASK_PMU_APB_MPLLLIT_IPA_SEL                        0x0200
#define MASK_PMU_APB_MPLLLIT_AUDIO_SEL                      0x0100
#define MASK_PMU_APB_MPLLLIT_PS_CP_SEL                      0x0080
#define MASK_PMU_APB_MPLLLIT_CDMA2PMU_AUTO_SEL              0x0040
#define MASK_PMU_APB_MPLLLIT_CDMA_AUTO_SEL                  0x0020
#define MASK_PMU_APB_MPLLLIT_CDMA_PROC0_SEL                 0x0010
#define MASK_PMU_APB_MPLLLIT_PHY_CP_SEL                     0x0008
#define MASK_PMU_APB_MPLLLIT_AP_SEL                         0x0004
#define MASK_PMU_APB_MPLLLIT_FRC_OFF                        0x0002
#define MASK_PMU_APB_MPLLLIT_FRC_ON                         0x0001
#define MASK_PMU_APB_MPLLMID_REF_SEL                        0x18000
#define MASK_PMU_APB_MPLLMID_TOP_DVFS_SEL                   0x4000
#define MASK_PMU_APB_MPLLMID_SP_SEL                         0x2000
#define MASK_PMU_APB_MPLLMID_CH_SEL                         0x1000
#define MASK_PMU_APB_MPLLMID_ISE_SEL                        0x0800
#define MASK_PMU_APB_MPLLMID_PUB_SEL                        0x0400
#define MASK_PMU_APB_MPLLMID_IPA_SEL                        0x0200
#define MASK_PMU_APB_MPLLMID_AUDIO_SEL                      0x0100
#define MASK_PMU_APB_MPLLMID_PS_CP_SEL                      0x0080
#define MASK_PMU_APB_MPLLMID_CDMA2PMU_AUTO_SEL              0x0040
#define MASK_PMU_APB_MPLLMID_CDMA_AUTO_SEL                  0x0020
#define MASK_PMU_APB_MPLLMID_CDMA_PROC0_SEL                 0x0010
#define MASK_PMU_APB_MPLLMID_PHY_CP_SEL                     0x0008
#define MASK_PMU_APB_MPLLMID_AP_SEL                         0x0004
#define MASK_PMU_APB_MPLLMID_FRC_OFF                        0x0002
#define MASK_PMU_APB_MPLLMID_FRC_ON                         0x0001
#define MASK_PMU_APB_MPLLBIG_REF_SEL                        0x18000
#define MASK_PMU_APB_MPLLBIG_TOP_DVFS_SEL                   0x4000
#define MASK_PMU_APB_MPLLBIG_SP_SEL                         0x2000
#define MASK_PMU_APB_MPLLBIG_CH_SEL                         0x1000
#define MASK_PMU_APB_MPLLBIG_ISE_SEL                        0x0800
#define MASK_PMU_APB_MPLLBIG_PUB_SEL                        0x0400
#define MASK_PMU_APB_MPLLBIG_IPA_SEL                        0x0200
#define MASK_PMU_APB_MPLLBIG_AUDIO_SEL                      0x0100
#define MASK_PMU_APB_MPLLBIG_PS_CP_SEL                      0x0080
#define MASK_PMU_APB_MPLLBIG_CDMA2PMU_AUTO_SEL              0x0040
#define MASK_PMU_APB_MPLLBIG_CDMA_AUTO_SEL                  0x0020
#define MASK_PMU_APB_MPLLBIG_CDMA_PROC0_SEL                 0x0010
#define MASK_PMU_APB_MPLLBIG_PHY_CP_SEL                     0x0008
#define MASK_PMU_APB_MPLLBIG_AP_SEL                         0x0004
#define MASK_PMU_APB_MPLLBIG_FRC_OFF                        0x0002
#define MASK_PMU_APB_MPLLBIG_FRC_ON                         0x0001
#define MASK_PMU_APB_MPLLSCU_REF_SEL                        0x18000
#define MASK_PMU_APB_MPLLSCU_TOP_DVFS_SEL                   0x4000
#define MASK_PMU_APB_MPLLSCU_SP_SEL                         0x2000
#define MASK_PMU_APB_MPLLSCU_CH_SEL                         0x1000
#define MASK_PMU_APB_MPLLSCU_ISE_SEL                        0x0800
#define MASK_PMU_APB_MPLLSCU_PUB_SEL                        0x0400
#define MASK_PMU_APB_MPLLSCU_IPA_SEL                        0x0200
#define MASK_PMU_APB_MPLLSCU_AUDIO_SEL                      0x0100
#define MASK_PMU_APB_MPLLSCU_PS_CP_SEL                      0x0080
#define MASK_PMU_APB_MPLLSCU_CDMA2PMU_AUTO_SEL              0x0040
#define MASK_PMU_APB_MPLLSCU_CDMA_AUTO_SEL                  0x0020
#define MASK_PMU_APB_MPLLSCU_CDMA_PROC0_SEL                 0x0010
#define MASK_PMU_APB_MPLLSCU_PHY_CP_SEL                     0x0008
#define MASK_PMU_APB_MPLLSCU_AP_SEL                         0x0004
#define MASK_PMU_APB_MPLLSCU_FRC_OFF                        0x0002
#define MASK_PMU_APB_MPLLSCU_FRC_ON                         0x0001
#define MASK_PMU_APB_PHYCPR8PLL_REF_SEL                     0x18000
#define MASK_PMU_APB_PHYCPR8PLL_TOP_DVFS_SEL                0x4000
#define MASK_PMU_APB_PHYCPR8PLL_SP_SEL                      0x2000
#define MASK_PMU_APB_PHYCPR8PLL_CH_SEL                      0x1000
#define MASK_PMU_APB_PHYCPR8PLL_ISE_SEL                     0x0800
#define MASK_PMU_APB_PHYCPR8PLL_PUB_SEL                     0x0400
#define MASK_PMU_APB_PHYCPR8PLL_IPA_SEL                     0x0200
#define MASK_PMU_APB_PHYCPR8PLL_AUDIO_SEL                   0x0100
#define MASK_PMU_APB_PHYCPR8PLL_PS_CP_SEL                   0x0080
#define MASK_PMU_APB_PHYCPR8PLL_CDMA2PMU_AUTO_SEL           0x0040
#define MASK_PMU_APB_PHYCPR8PLL_CDMA_AUTO_SEL               0x0020
#define MASK_PMU_APB_PHYCPR8PLL_CDMA_PROC0_SEL              0x0010
#define MASK_PMU_APB_PHYCPR8PLL_PHY_CP_SEL                  0x0008
#define MASK_PMU_APB_PHYCPR8PLL_AP_SEL                      0x0004
#define MASK_PMU_APB_PHYCPR8PLL_FRC_OFF                     0x0002
#define MASK_PMU_APB_PHYCPR8PLL_FRC_ON                      0x0001
#define MASK_PMU_APB_PSCPR8PLL_REF_SEL                      0x18000
#define MASK_PMU_APB_PSCPR8PLL_TOP_DVFS_SEL                 0x4000
#define MASK_PMU_APB_PSCPR8PLL_SP_SEL                       0x2000
#define MASK_PMU_APB_PSCPR8PLL_CH_SEL                       0x1000
#define MASK_PMU_APB_PSCPR8PLL_ISE_SEL                      0x0800
#define MASK_PMU_APB_PSCPR8PLL_PUB_SEL                      0x0400
#define MASK_PMU_APB_PSCPR8PLL_IPA_SEL                      0x0200
#define MASK_PMU_APB_PSCPR8PLL_AUDIO_SEL                    0x0100
#define MASK_PMU_APB_PSCPR8PLL_PS_CP_SEL                    0x0080
#define MASK_PMU_APB_PSCPR8PLL_CDMA2PMU_AUTO_SEL            0x0040
#define MASK_PMU_APB_PSCPR8PLL_CDMA_AUTO_SEL                0x0020
#define MASK_PMU_APB_PSCPR8PLL_CDMA_PROC0_SEL               0x0010
#define MASK_PMU_APB_PSCPR8PLL_PHY_CP_SEL                   0x0008
#define MASK_PMU_APB_PSCPR8PLL_AP_SEL                       0x0004
#define MASK_PMU_APB_PSCPR8PLL_FRC_OFF                      0x0002
#define MASK_PMU_APB_PSCPR8PLL_FRC_ON                       0x0001
#define MASK_PMU_APB_CPLL_REF_SEL                           0x18000
#define MASK_PMU_APB_CPLL_TOP_DVFS_SEL                      0x4000
#define MASK_PMU_APB_CPLL_SP_SEL                            0x2000
#define MASK_PMU_APB_CPLL_CH_SEL                            0x1000
#define MASK_PMU_APB_CPLL_ISE_SEL                           0x0800
#define MASK_PMU_APB_CPLL_PUB_SEL                           0x0400
#define MASK_PMU_APB_CPLL_IPA_SEL                           0x0200
#define MASK_PMU_APB_CPLL_AUDIO_SEL                         0x0100
#define MASK_PMU_APB_CPLL_PS_CP_SEL                         0x0080
#define MASK_PMU_APB_CPLL_CDMA2PMU_AUTO_SEL                 0x0040
#define MASK_PMU_APB_CPLL_CDMA_AUTO_SEL                     0x0020
#define MASK_PMU_APB_CPLL_CDMA_PROC0_SEL                    0x0010
#define MASK_PMU_APB_CPLL_PHY_CP_SEL                        0x0008
#define MASK_PMU_APB_CPLL_AP_SEL                            0x0004
#define MASK_PMU_APB_CPLL_FRC_OFF                           0x0002
#define MASK_PMU_APB_CPLL_FRC_ON                            0x0001
#define MASK_PMU_APB_V4NRPLL_REF_SEL                        0x18000
#define MASK_PMU_APB_V4NRPLL_TOP_DVFS_SEL                   0x4000
#define MASK_PMU_APB_V4NRPLL_SP_SEL                         0x2000
#define MASK_PMU_APB_V4NRPLL_CH_SEL                         0x1000
#define MASK_PMU_APB_V4NRPLL_ISE_SEL                        0x0800
#define MASK_PMU_APB_V4NRPLL_PUB_SEL                        0x0400
#define MASK_PMU_APB_V4NRPLL_IPA_SEL                        0x0200
#define MASK_PMU_APB_V4NRPLL_AUDIO_SEL                      0x0100
#define MASK_PMU_APB_V4NRPLL_PS_CP_SEL                      0x0080
#define MASK_PMU_APB_V4NRPLL_CDMA2PMU_AUTO_SEL              0x0040
#define MASK_PMU_APB_V4NRPLL_CDMA_AUTO_SEL                  0x0020
#define MASK_PMU_APB_V4NRPLL_CDMA_PROC0_SEL                 0x0010
#define MASK_PMU_APB_V4NRPLL_PHY_CP_SEL                     0x0008
#define MASK_PMU_APB_V4NRPLL_AP_SEL                         0x0004
#define MASK_PMU_APB_V4NRPLL_FRC_OFF                        0x0002
#define MASK_PMU_APB_V4NRPLL_FRC_ON                         0x0001
#define MASK_PMU_APB_RPLL_REF_SEL                           0x18000
#define MASK_PMU_APB_RPLL_TOP_DVFS_SEL                      0x4000
#define MASK_PMU_APB_RPLL_SP_SEL                            0x2000
#define MASK_PMU_APB_RPLL_CH_SEL                            0x1000
#define MASK_PMU_APB_RPLL_ISE_SEL                           0x0800
#define MASK_PMU_APB_RPLL_PUB_SEL                           0x0400
#define MASK_PMU_APB_RPLL_IPA_SEL                           0x0200
#define MASK_PMU_APB_RPLL_AUDIO_SEL                         0x0100
#define MASK_PMU_APB_RPLL_PS_CP_SEL                         0x0080
#define MASK_PMU_APB_RPLL_CDMA2PMU_AUTO_SEL                 0x0040
#define MASK_PMU_APB_RPLL_CDMA_AUTO_SEL                     0x0020
#define MASK_PMU_APB_RPLL_CDMA_PROC0_SEL                    0x0010
#define MASK_PMU_APB_RPLL_PHY_CP_SEL                        0x0008
#define MASK_PMU_APB_RPLL_AP_SEL                            0x0004
#define MASK_PMU_APB_RPLL_FRC_OFF                           0x0002
#define MASK_PMU_APB_RPLL_FRC_ON                            0x0001
#define MASK_PMU_APB_TGPLL_REF_SEL                          0x18000
#define MASK_PMU_APB_TGPLL_TOP_DVFS_SEL                     0x4000
#define MASK_PMU_APB_TGPLL_SP_SEL                           0x2000
#define MASK_PMU_APB_TGPLL_CH_SEL                           0x1000
#define MASK_PMU_APB_TGPLL_ISE_SEL                          0x0800
#define MASK_PMU_APB_TGPLL_PUB_SEL                          0x0400
#define MASK_PMU_APB_TGPLL_IPA_SEL                          0x0200
#define MASK_PMU_APB_TGPLL_AUDIO_SEL                        0x0100
#define MASK_PMU_APB_TGPLL_PS_CP_SEL                        0x0080
#define MASK_PMU_APB_TGPLL_CDMA2PMU_AUTO_SEL                0x0040
#define MASK_PMU_APB_TGPLL_CDMA_AUTO_SEL                    0x0020
#define MASK_PMU_APB_TGPLL_CDMA_PROC0_SEL                   0x0010
#define MASK_PMU_APB_TGPLL_PHY_CP_SEL                       0x0008
#define MASK_PMU_APB_TGPLL_AP_SEL                           0x0004
#define MASK_PMU_APB_TGPLL_FRC_OFF                          0x0002
#define MASK_PMU_APB_TGPLL_FRC_ON                           0x0001
#define MASK_PMU_APB_GPLL_REF_SEL                           0x18000
#define MASK_PMU_APB_GPLL_TOP_DVFS_SEL                      0x4000
#define MASK_PMU_APB_GPLL_SP_SEL                            0x2000
#define MASK_PMU_APB_GPLL_CH_SEL                            0x1000
#define MASK_PMU_APB_GPLL_ISE_SEL                           0x0800
#define MASK_PMU_APB_GPLL_PUB_SEL                           0x0400
#define MASK_PMU_APB_GPLL_IPA_SEL                           0x0200
#define MASK_PMU_APB_GPLL_AUDIO_SEL                         0x0100
#define MASK_PMU_APB_GPLL_PS_CP_SEL                         0x0080
#define MASK_PMU_APB_GPLL_CDMA2PMU_AUTO_SEL                 0x0040
#define MASK_PMU_APB_GPLL_CDMA_AUTO_SEL                     0x0020
#define MASK_PMU_APB_GPLL_CDMA_PROC0_SEL                    0x0010
#define MASK_PMU_APB_GPLL_PHY_CP_SEL                        0x0008
#define MASK_PMU_APB_GPLL_AP_SEL                            0x0004
#define MASK_PMU_APB_GPLL_FRC_OFF                           0x0002
#define MASK_PMU_APB_GPLL_FRC_ON                            0x0001
#define MASK_PMU_APB_AIPLL_REF_SEL                          0x18000
#define MASK_PMU_APB_AIPLL_TOP_DVFS_SEL                     0x4000
#define MASK_PMU_APB_AIPLL_SP_SEL                           0x2000
#define MASK_PMU_APB_AIPLL_CH_SEL                           0x1000
#define MASK_PMU_APB_AIPLL_ISE_SEL                          0x0800
#define MASK_PMU_APB_AIPLL_PUB_SEL                          0x0400
#define MASK_PMU_APB_AIPLL_IPA_SEL                          0x0200
#define MASK_PMU_APB_AIPLL_AUDIO_SEL                        0x0100
#define MASK_PMU_APB_AIPLL_PS_CP_SEL                        0x0080
#define MASK_PMU_APB_AIPLL_CDMA2PMU_AUTO_SEL                0x0040
#define MASK_PMU_APB_AIPLL_CDMA_AUTO_SEL                    0x0020
#define MASK_PMU_APB_AIPLL_CDMA_PROC0_SEL                   0x0010
#define MASK_PMU_APB_AIPLL_PHY_CP_SEL                       0x0008
#define MASK_PMU_APB_AIPLL_AP_SEL                           0x0004
#define MASK_PMU_APB_AIPLL_FRC_OFF                          0x0002
#define MASK_PMU_APB_AIPLL_FRC_ON                           0x0001
#define MASK_PMU_APB_VDSPPLL_REF_SEL                        0x18000
#define MASK_PMU_APB_VDSPPLL_TOP_DVFS_SEL                   0x4000
#define MASK_PMU_APB_VDSPPLL_SP_SEL                         0x2000
#define MASK_PMU_APB_VDSPPLL_CH_SEL                         0x1000
#define MASK_PMU_APB_VDSPPLL_ISE_SEL                        0x0800
#define MASK_PMU_APB_VDSPPLL_PUB_SEL                        0x0400
#define MASK_PMU_APB_VDSPPLL_IPA_SEL                        0x0200
#define MASK_PMU_APB_VDSPPLL_AUDIO_SEL                      0x0100
#define MASK_PMU_APB_VDSPPLL_PS_CP_SEL                      0x0080
#define MASK_PMU_APB_VDSPPLL_CDMA2PMU_AUTO_SEL              0x0040
#define MASK_PMU_APB_VDSPPLL_CDMA_AUTO_SEL                  0x0020
#define MASK_PMU_APB_VDSPPLL_CDMA_PROC0_SEL                 0x0010
#define MASK_PMU_APB_VDSPPLL_PHY_CP_SEL                     0x0008
#define MASK_PMU_APB_VDSPPLL_AP_SEL                         0x0004
#define MASK_PMU_APB_VDSPPLL_FRC_OFF                        0x0002
#define MASK_PMU_APB_VDSPPLL_FRC_ON                         0x0001
#define MASK_PMU_APB_AUDPLL_REF_SEL                         0x18000
#define MASK_PMU_APB_AUDPLL_TOP_DVFS_SEL                    0x4000
#define MASK_PMU_APB_AUDPLL_SP_SEL                          0x2000
#define MASK_PMU_APB_AUDPLL_CH_SEL                          0x1000
#define MASK_PMU_APB_AUDPLL_ISE_SEL                         0x0800
#define MASK_PMU_APB_AUDPLL_PUB_SEL                         0x0400
#define MASK_PMU_APB_AUDPLL_IPA_SEL                         0x0200
#define MASK_PMU_APB_AUDPLL_AUDIO_SEL                       0x0100
#define MASK_PMU_APB_AUDPLL_PS_CP_SEL                       0x0080
#define MASK_PMU_APB_AUDPLL_CDMA2PMU_AUTO_SEL               0x0040
#define MASK_PMU_APB_AUDPLL_CDMA_AUTO_SEL                   0x0020
#define MASK_PMU_APB_AUDPLL_CDMA_PROC0_SEL                  0x0010
#define MASK_PMU_APB_AUDPLL_PHY_CP_SEL                      0x0008
#define MASK_PMU_APB_AUDPLL_AP_SEL                          0x0004
#define MASK_PMU_APB_AUDPLL_FRC_OFF                         0x0002
#define MASK_PMU_APB_AUDPLL_FRC_ON                          0x0001
#define MASK_PMU_APB_DPLL0_REF_SEL                          0x18000
#define MASK_PMU_APB_DPLL0_TOP_DVFS_SEL                     0x4000
#define MASK_PMU_APB_DPLL0_SP_SEL                           0x2000
#define MASK_PMU_APB_DPLL0_CH_SEL                           0x1000
#define MASK_PMU_APB_DPLL0_ISE_SEL                          0x0800
#define MASK_PMU_APB_DPLL0_PUB_SEL                          0x0400
#define MASK_PMU_APB_DPLL0_IPA_SEL                          0x0200
#define MASK_PMU_APB_DPLL0_AUDIO_SEL                        0x0100
#define MASK_PMU_APB_DPLL0_PS_CP_SEL                        0x0080
#define MASK_PMU_APB_DPLL0_CDMA2PMU_AUTO_SEL                0x0040
#define MASK_PMU_APB_DPLL0_CDMA_AUTO_SEL                    0x0020
#define MASK_PMU_APB_DPLL0_CDMA_PROC0_SEL                   0x0010
#define MASK_PMU_APB_DPLL0_PHY_CP_SEL                       0x0008
#define MASK_PMU_APB_DPLL0_AP_SEL                           0x0004
#define MASK_PMU_APB_DPLL0_FRC_OFF                          0x0002
#define MASK_PMU_APB_DPLL0_FRC_ON                           0x0001
#define MASK_PMU_APB_DPLL1_REF_SEL                          0x18000
#define MASK_PMU_APB_DPLL1_TOP_DVFS_SEL                     0x4000
#define MASK_PMU_APB_DPLL1_SP_SEL                           0x2000
#define MASK_PMU_APB_DPLL1_CH_SEL                           0x1000
#define MASK_PMU_APB_DPLL1_ISE_SEL                          0x0800
#define MASK_PMU_APB_DPLL1_PUB_SEL                          0x0400
#define MASK_PMU_APB_DPLL1_IPA_SEL                          0x0200
#define MASK_PMU_APB_DPLL1_AUDIO_SEL                        0x0100
#define MASK_PMU_APB_DPLL1_PS_CP_SEL                        0x0080
#define MASK_PMU_APB_DPLL1_CDMA2PMU_AUTO_SEL                0x0040
#define MASK_PMU_APB_DPLL1_CDMA_AUTO_SEL                    0x0020
#define MASK_PMU_APB_DPLL1_CDMA_PROC0_SEL                   0x0010
#define MASK_PMU_APB_DPLL1_PHY_CP_SEL                       0x0008
#define MASK_PMU_APB_DPLL1_AP_SEL                           0x0004
#define MASK_PMU_APB_DPLL1_FRC_OFF                          0x0002
#define MASK_PMU_APB_DPLL1_FRC_ON                           0x0001
#define MASK_PMU_APB_USBPLL_REF_SEL                         0x18000
#define MASK_PMU_APB_USBPLL_TOP_DVFS_SEL                    0x4000
#define MASK_PMU_APB_USBPLL_SP_SEL                          0x2000
#define MASK_PMU_APB_USBPLL_CH_SEL                          0x1000
#define MASK_PMU_APB_USBPLL_ISE_SEL                         0x0800
#define MASK_PMU_APB_USBPLL_PUB_SEL                         0x0400
#define MASK_PMU_APB_USBPLL_IPA_SEL                         0x0200
#define MASK_PMU_APB_USBPLL_AUDIO_SEL                       0x0100
#define MASK_PMU_APB_USBPLL_PS_CP_SEL                       0x0080
#define MASK_PMU_APB_USBPLL_CDMA2PMU_AUTO_SEL               0x0040
#define MASK_PMU_APB_USBPLL_CDMA_AUTO_SEL                   0x0020
#define MASK_PMU_APB_USBPLL_CDMA_PROC0_SEL                  0x0010
#define MASK_PMU_APB_USBPLL_PHY_CP_SEL                      0x0008
#define MASK_PMU_APB_USBPLL_AP_SEL                          0x0004
#define MASK_PMU_APB_USBPLL_FRC_OFF                         0x0002
#define MASK_PMU_APB_USBPLL_FRC_ON                          0x0001
#define MASK_PMU_APB_PCIEPLL_REF_SEL                        0x18000
#define MASK_PMU_APB_PCIEPLL_TOP_DVFS_SEL                   0x4000
#define MASK_PMU_APB_PCIEPLL_SP_SEL                         0x2000
#define MASK_PMU_APB_PCIEPLL_CH_SEL                         0x1000
#define MASK_PMU_APB_PCIEPLL_ISE_SEL                        0x0800
#define MASK_PMU_APB_PCIEPLL_PUB_SEL                        0x0400
#define MASK_PMU_APB_PCIEPLL_IPA_SEL                        0x0200
#define MASK_PMU_APB_PCIEPLL_AUDIO_SEL                      0x0100
#define MASK_PMU_APB_PCIEPLL_PS_CP_SEL                      0x0080
#define MASK_PMU_APB_PCIEPLL_CDMA2PMU_AUTO_SEL              0x0040
#define MASK_PMU_APB_PCIEPLL_CDMA_AUTO_SEL                  0x0020
#define MASK_PMU_APB_PCIEPLL_CDMA_PROC0_SEL                 0x0010
#define MASK_PMU_APB_PCIEPLL_PHY_CP_SEL                     0x0008
#define MASK_PMU_APB_PCIEPLL_AP_SEL                         0x0004
#define MASK_PMU_APB_PCIEPLL_FRC_OFF                        0x0002
#define MASK_PMU_APB_PCIEPLL_FRC_ON                         0x0001
#define MASK_PMU_APB_MPLLLIT_RST_CTRL_BYPASS                0x1000000
#define MASK_PMU_APB_MPLLLIT_DELAY_PWR_ON                   0xFF0000
#define MASK_PMU_APB_MPLLLIT_DELAY_EN_OFF                   0xFF00
#define MASK_PMU_APB_MPLLLIT_DELAY_RST_ASSERT               0x00FF
#define MASK_PMU_APB_MPLLMID_RST_CTRL_BYPASS                0x1000000
#define MASK_PMU_APB_MPLLMID_DELAY_PWR_ON                   0xFF0000
#define MASK_PMU_APB_MPLLMID_DELAY_EN_OFF                   0xFF00
#define MASK_PMU_APB_MPLLMID_DELAY_RST_ASSERT               0x00FF
#define MASK_PMU_APB_MPLLBIG_RST_CTRL_BYPASS                0x1000000
#define MASK_PMU_APB_MPLLBIG_DELAY_PWR_ON                   0xFF0000
#define MASK_PMU_APB_MPLLBIG_DELAY_EN_OFF                   0xFF00
#define MASK_PMU_APB_MPLLBIG_DELAY_RST_ASSERT               0x00FF
#define MASK_PMU_APB_MPLLSCU_RST_CTRL_BYPASS                0x1000000
#define MASK_PMU_APB_MPLLSCU_DELAY_PWR_ON                   0xFF0000
#define MASK_PMU_APB_MPLLSCU_DELAY_EN_OFF                   0xFF00
#define MASK_PMU_APB_MPLLSCU_DELAY_RST_ASSERT               0x00FF
#define MASK_PMU_APB_PHYCPR8PLL_RST_CTRL_BYPASS             0x1000000
#define MASK_PMU_APB_PHYCPR8PLL_DELAY_PWR_ON                0xFF0000
#define MASK_PMU_APB_PHYCPR8PLL_DELAY_EN_OFF                0xFF00
#define MASK_PMU_APB_PHYCPR8PLL_DELAY_RST_ASSERT            0x00FF
#define MASK_PMU_APB_PSCPR8PLL_RST_CTRL_BYPASS              0x1000000
#define MASK_PMU_APB_PSCPR8PLL_DELAY_PWR_ON                 0xFF0000
#define MASK_PMU_APB_PSCPR8PLL_DELAY_EN_OFF                 0xFF00
#define MASK_PMU_APB_PSCPR8PLL_DELAY_RST_ASSERT             0x00FF
#define MASK_PMU_APB_CPLL_RST_CTRL_BYPASS                   0x1000000
#define MASK_PMU_APB_CPLL_DELAY_PWR_ON                      0xFF0000
#define MASK_PMU_APB_CPLL_DELAY_EN_OFF                      0xFF00
#define MASK_PMU_APB_CPLL_DELAY_RST_ASSERT                  0x00FF
#define MASK_PMU_APB_V4NRPLL_RST_CTRL_BYPASS                0x1000000
#define MASK_PMU_APB_V4NRPLL_DELAY_PWR_ON                   0xFF0000
#define MASK_PMU_APB_V4NRPLL_DELAY_EN_OFF                   0xFF00
#define MASK_PMU_APB_V4NRPLL_DELAY_RST_ASSERT               0x00FF
#define MASK_PMU_APB_RPLL_RST_CTRL_BYPASS                   0x1000000
#define MASK_PMU_APB_RPLL_DELAY_PWR_ON                      0xFF0000
#define MASK_PMU_APB_RPLL_DELAY_EN_OFF                      0xFF00
#define MASK_PMU_APB_RPLL_DELAY_RST_ASSERT                  0x00FF
#define MASK_PMU_APB_TGPLL_RST_CTRL_BYPASS                  0x1000000
#define MASK_PMU_APB_TGPLL_DELAY_PWR_ON                     0xFF0000
#define MASK_PMU_APB_TGPLL_DELAY_EN_OFF                     0xFF00
#define MASK_PMU_APB_TGPLL_DELAY_RST_ASSERT                 0x00FF
#define MASK_PMU_APB_GPLL_RST_CTRL_BYPASS                   0x1000000
#define MASK_PMU_APB_GPLL_DELAY_PWR_ON                      0xFF0000
#define MASK_PMU_APB_GPLL_DELAY_EN_OFF                      0xFF00
#define MASK_PMU_APB_GPLL_DELAY_RST_ASSERT                  0x00FF
#define MASK_PMU_APB_AIPLL_RST_CTRL_BYPASS                  0x1000000
#define MASK_PMU_APB_AIPLL_DELAY_PWR_ON                     0xFF0000
#define MASK_PMU_APB_AIPLL_DELAY_EN_OFF                     0xFF00
#define MASK_PMU_APB_AIPLL_DELAY_RST_ASSERT                 0x00FF
#define MASK_PMU_APB_VDSPPLL_RST_CTRL_BYPASS                0x1000000
#define MASK_PMU_APB_VDSPPLL_DELAY_PWR_ON                   0xFF0000
#define MASK_PMU_APB_VDSPPLL_DELAY_EN_OFF                   0xFF00
#define MASK_PMU_APB_VDSPPLL_DELAY_RST_ASSERT               0x00FF
#define MASK_PMU_APB_AUDPLL_RST_CTRL_BYPASS                 0x1000000
#define MASK_PMU_APB_AUDPLL_DELAY_PWR_ON                    0xFF0000
#define MASK_PMU_APB_AUDPLL_DELAY_EN_OFF                    0xFF00
#define MASK_PMU_APB_AUDPLL_DELAY_RST_ASSERT                0x00FF
#define MASK_PMU_APB_DPLL0_RST_CTRL_BYPASS                  0x1000000
#define MASK_PMU_APB_DPLL0_DELAY_PWR_ON                     0xFF0000
#define MASK_PMU_APB_DPLL0_DELAY_EN_OFF                     0xFF00
#define MASK_PMU_APB_DPLL0_DELAY_RST_ASSERT                 0x00FF
#define MASK_PMU_APB_DPLL1_RST_CTRL_BYPASS                  0x1000000
#define MASK_PMU_APB_DPLL1_DELAY_PWR_ON                     0xFF0000
#define MASK_PMU_APB_DPLL1_DELAY_EN_OFF                     0xFF00
#define MASK_PMU_APB_DPLL1_DELAY_RST_ASSERT                 0x00FF
#define MASK_PMU_APB_USBPLL_RST_CTRL_BYPASS                 0x1000000
#define MASK_PMU_APB_USBPLL_DELAY_PWR_ON                    0xFF0000
#define MASK_PMU_APB_USBPLL_DELAY_EN_OFF                    0xFF00
#define MASK_PMU_APB_USBPLL_DELAY_RST_ASSERT                0x00FF
#define MASK_PMU_APB_PCIEPLL_RST_CTRL_BYPASS                0x1000000
#define MASK_PMU_APB_PCIEPLL_DELAY_PWR_ON                   0xFF0000
#define MASK_PMU_APB_PCIEPLL_DELAY_EN_OFF                   0xFF00
#define MASK_PMU_APB_PCIEPLL_DELAY_RST_ASSERT               0x00FF
#define MASK_PMU_APB_XTLBUF1_WAIT_CNT                       0xFF00
#define MASK_PMU_APB_XTLBUF0_WAIT_CNT                       0x00FF
#define MASK_PMU_APB_XTL0_WAIT_CNT                          0x00FF
#define MASK_PMU_APB_APCPU_CORE7_MODE_ST_SOFT_RST           0x0100
#define MASK_PMU_APB_APCPU_CORE6_MODE_ST_SOFT_RST           0x0080
#define MASK_PMU_APB_APCPU_CORE5_MODE_ST_SOFT_RST           0x0040
#define MASK_PMU_APB_APCPU_CORE4_MODE_ST_SOFT_RST           0x0020
#define MASK_PMU_APB_APCPU_CORE3_MODE_ST_SOFT_RST           0x0010
#define MASK_PMU_APB_APCPU_CORE2_MODE_ST_SOFT_RST           0x0008
#define MASK_PMU_APB_APCPU_CORE1_MODE_ST_SOFT_RST           0x0004
#define MASK_PMU_APB_APCPU_CORE0_MODE_ST_SOFT_RST           0x0002
#define MASK_PMU_APB_APCPU_TOP_CLUSTER_MODE_ST_SOFT_RST     0x0001
#define MASK_PMU_APB_ISE_AON_SOFT_RST                       0x0004
#define MASK_PMU_APB_AUD_CEVA_SOFT_RST                      0x0002
#define MASK_PMU_APB_CR8_PHY_TOP_SOFT_RST                   0x0001
#define MASK_PMU_APB_PD_AI_SHUTDOWN_MARK                    0x000F
#define MASK_PMU_APB_PD_APCPU_CORE0_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_APCPU_CORE1_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_APCPU_CORE2_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_APCPU_CORE3_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_APCPU_CORE4_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_APCPU_CORE5_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_APCPU_CORE6_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_APCPU_CORE7_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_APCPU_TOP_SHUTDOWN_MARK             0x000F
#define MASK_PMU_APB_PD_AP_SHUTDOWN_MARK                    0x000F
#define MASK_PMU_APB_PD_AUDIO_SHUTDOWN_MARK                 0x000F
#define MASK_PMU_APB_PD_AUD_CEVA_SHUTDOWN_MARK              0x000F
#define MASK_PMU_APB_PD_CAMERA_SHUTDOWN_MARK                0x000F
#define MASK_PMU_APB_PD_CDMA_PROC0_SHUTDOWN_MARK            0x000F
#define MASK_PMU_APB_PD_CR8_PHY_TOP_SHUTDOWN_MARK           0x000F
#define MASK_PMU_APB_PD_DCAM_BLK_SHUTDOWN_MARK              0x000F
#define MASK_PMU_APB_PD_DPFEC_SHUTDOWN_MARK                 0x000F
#define MASK_PMU_APB_PD_DPU_DP_SHUTDOWN_MARK                0x000F
#define MASK_PMU_APB_PD_DPU_VSP_SHUTDOWN_MARK               0x000F
#define MASK_PMU_APB_PD_GPU_SHUTDOWN_MARK                   0x000F
#define MASK_PMU_APB_PD_IPA_SHUTDOWN_MARK                   0x000F
#define MASK_PMU_APB_PD_ISE_SHUTDOWN_MARK                   0x000F
#define MASK_PMU_APB_PD_ISP_BLK_SHUTDOWN_MARK               0x000F
#define MASK_PMU_APB_PD_LCE_SHUTDOWN_MARK                   0x000F
#define MASK_PMU_APB_PD_LW_PROC_SHUTDOWN_MARK               0x000F
#define MASK_PMU_APB_PD_NR_CST_SHUTDOWN_MARK                0x000F
#define MASK_PMU_APB_PD_NR_DL_TOP_SHUTDOWN_MARK             0x000F
#define MASK_PMU_APB_PD_NR_PDS_SHUTDOWN_MARK                0x000F
#define MASK_PMU_APB_PD_NR_SPP_SHUTDOWN_MARK                0x000F
#define MASK_PMU_APB_PD_PCIE_SHUTDOWN_MARK                  0x000F
#define MASK_PMU_APB_PD_PHY_CP_SHUTDOWN_MARK                0x000F
#define MASK_PMU_APB_PD_PS_CP_SHUTDOWN_MARK                 0x000F
#define MASK_PMU_APB_PD_PUB_SHUTDOWN_MARK                   0x000F
#define MASK_PMU_APB_PD_TD_SHUTDOWN_MARK                    0x000F
#define MASK_PMU_APB_PD_UNI_TOP_SHUTDOWN_MARK               0x000F
#define MASK_PMU_APB_PD_VDEC_SHUTDOWN_MARK                  0x000F
#define MASK_PMU_APB_PD_VDSP_BLK_SHUTDOWN_MARK              0x000F
#define MASK_PMU_APB_PD_VENC0_SHUTDOWN_MARK                 0x000F
#define MASK_PMU_APB_PD_VENC1_SHUTDOWN_MARK                 0x000F
#define MASK_PMU_APB_PD_WCE_SHUTDOWN_MARK                   0x000F
#define MASK_PMU_APB_REG_ISE_SRST_FRC_LP_ACK                0x0800
#define MASK_PMU_APB_REG_IPA_SRST_FRC_LP_ACK                0x0400
#define MASK_PMU_APB_REG_AUDIO_SRST_FRC_LP_ACK              0x0200
#define MASK_PMU_APB_REG_PS_CP_SRST_FRC_LP_ACK              0x0100
#define MASK_PMU_APB_REG_CDMA_PROC0_SRST_FRC_LP_ACK         0x0080
#define MASK_PMU_APB_REG_PHY_CP_SRST_FRC_LP_ACK             0x0040
#define MASK_PMU_APB_REG_GPU_SRST_FRC_LP_ACK                0x0020
#define MASK_PMU_APB_REG_DPU_VSP_SRST_FRC_LP_ACK            0x0010
#define MASK_PMU_APB_REG_CAMERA_SRST_FRC_LP_ACK             0x0008
#define MASK_PMU_APB_REG_AI_SRST_FRC_LP_ACK                 0x0004
#define MASK_PMU_APB_REG_APCPU_TOP_SRST_FRC_LP_ACK          0x0002
#define MASK_PMU_APB_REG_AP_SRST_FRC_LP_ACK                 0x0001
#define MASK_PMU_APB_SOFT_RST_SEL                           0xFFFFF
#define MASK_PMU_APB_AON_SOFT_RST                           0x40000
#define MASK_PMU_APB_SP_SOFT_RST                            0x20000
#define MASK_PMU_APB_CH_SOFT_RST                            0x10000
#define MASK_PMU_APB_CS_SOFT_RST                            0x8000
#define MASK_PMU_APB_ISE_SOFT_RST                           0x4000
#define MASK_PMU_APB_PUB_SOFT_RST                           0x2000
#define MASK_PMU_APB_IPA_SOFT_RST                           0x1000
#define MASK_PMU_APB_AUDIO_SOFT_RST                         0x0800
#define MASK_PMU_APB_PS_CP_SOFT_RST                         0x0400
#define MASK_PMU_APB_CDMA2PMU_AUTO_SOFT_RST                 0x0200
#define MASK_PMU_APB_CDMA_AUTO_SOFT_RST                     0x0100
#define MASK_PMU_APB_CDMA_PROC0_SOFT_RST                    0x0080
#define MASK_PMU_APB_PHY_CP_SOFT_RST                        0x0040
#define MASK_PMU_APB_GPU_SOFT_RST                           0x0020
#define MASK_PMU_APB_DPU_VSP_SOFT_RST                       0x0010
#define MASK_PMU_APB_CAMERA_SOFT_RST                        0x0008
#define MASK_PMU_APB_AI_SOFT_RST                            0x0004
#define MASK_PMU_APB_APCPU_TOP_SOFT_RST                     0x0002
#define MASK_PMU_APB_AP_SOFT_RST                            0x0001
#define MASK_PMU_APB_ISE_SRST_BUSY                          0x0800
#define MASK_PMU_APB_IPA_SRST_BUSY                          0x0400
#define MASK_PMU_APB_AUDIO_SRST_BUSY                        0x0200
#define MASK_PMU_APB_PS_CP_SRST_BUSY                        0x0100
#define MASK_PMU_APB_CDMA_PROC0_SRST_BUSY                   0x0080
#define MASK_PMU_APB_PHY_CP_SRST_BUSY                       0x0040
#define MASK_PMU_APB_GPU_SRST_BUSY                          0x0020
#define MASK_PMU_APB_DPU_VSP_SRST_BUSY                      0x0010
#define MASK_PMU_APB_CAMERA_SRST_BUSY                       0x0008
#define MASK_PMU_APB_AI_SRST_BUSY                           0x0004
#define MASK_PMU_APB_APCPU_TOP_SRST_BUSY                    0x0002
#define MASK_PMU_APB_AP_SRST_BUSY                           0x0001
#define MASK_PMU_APB_ALL_PLL_PD_RCO100M_BYP                 0x0004
#define MASK_PMU_APB_ALL_PLL_PD_RCO60M_BYP                  0x0002
#define MASK_PMU_APB_ALL_PLL_PD_RCO6M_BYP                   0x0001
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_POL_SEL             0x8000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_TOP_DVFS_DEEP_SLEEP_MASK 0x4000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_DCDC_CPU2_PD_MASK   0x2000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_DCDC_CPU0_PD_MASK   0x1000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_DCDC_CPU1_PD_MASK   0x0800
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PLL_PD_MASK         0x0400
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_SP_DEEP_SLEEP_MASK  0x0200
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_CH_DEEP_SLEEP_MASK  0x0100
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_ISE_DEEP_SLEEP_MASK 0x0080
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PUB_DEEP_SLEEP_MASK 0x0040
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_IPA_DEEP_SLEEP_MASK 0x0020
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_AUDIO_DEEP_SLEEP_MASK 0x0010
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PS_CP_DEEP_SLEEP_MASK 0x0008
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_CDMA_PROC0_DEEP_SLEEP_MASK 0x0004
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PHY_CP_DEEP_SLEEP_MASK 0x0002
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_AP_DEEP_SLEEP_MASK  0x0001
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_POL_SEL                0x8000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_TOP_DVFS_DEEP_SLEEP_MASK 0x4000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_DCDC_CPU2_PD_MASK      0x2000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_DCDC_CPU0_PD_MASK      0x1000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_DCDC_CPU1_PD_MASK      0x0800
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PLL_PD_MASK            0x0400
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_SP_DEEP_SLEEP_MASK     0x0200
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_CH_DEEP_SLEEP_MASK     0x0100
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_ISE_DEEP_SLEEP_MASK    0x0080
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PUB_DEEP_SLEEP_MASK    0x0040
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_IPA_DEEP_SLEEP_MASK    0x0020
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_AUDIO_DEEP_SLEEP_MASK  0x0010
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PS_CP_DEEP_SLEEP_MASK  0x0008
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_CDMA_PROC0_DEEP_SLEEP_MASK 0x0004
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PHY_CP_DEEP_SLEEP_MASK 0x0002
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_AP_DEEP_SLEEP_MASK     0x0001
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_POL_SEL                0x8000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_TOP_DVFS_DEEP_SLEEP_MASK 0x4000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_DCDC_CPU2_PD_MASK      0x2000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_DCDC_CPU0_PD_MASK      0x1000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_DCDC_CPU1_PD_MASK      0x0800
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PLL_PD_MASK            0x0400
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_SP_DEEP_SLEEP_MASK     0x0200
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_CH_DEEP_SLEEP_MASK     0x0100
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_ISE_DEEP_SLEEP_MASK    0x0080
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PUB_DEEP_SLEEP_MASK    0x0040
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_IPA_DEEP_SLEEP_MASK    0x0020
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_AUDIO_DEEP_SLEEP_MASK  0x0010
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PS_CP_DEEP_SLEEP_MASK  0x0008
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_CDMA_PROC0_DEEP_SLEEP_MASK 0x0004
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PHY_CP_DEEP_SLEEP_MASK 0x0002
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_AP_DEEP_SLEEP_MASK     0x0001
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_POL_SEL                0x8000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_TOP_DVFS_DEEP_SLEEP_MASK 0x4000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_DCDC_CPU2_PD_MASK      0x2000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_DCDC_CPU0_PD_MASK      0x1000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_DCDC_CPU1_PD_MASK      0x0800
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_PLL_PD_MASK            0x0400
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_SP_DEEP_SLEEP_MASK     0x0200
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_CH_DEEP_SLEEP_MASK     0x0100
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_ISE_DEEP_SLEEP_MASK    0x0080
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_PUB_DEEP_SLEEP_MASK    0x0040
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_IPA_DEEP_SLEEP_MASK    0x0020
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_AUDIO_DEEP_SLEEP_MASK  0x0010
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_PS_CP_DEEP_SLEEP_MASK  0x0008
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_CDMA_PROC0_DEEP_SLEEP_MASK 0x0004
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_PHY_CP_DEEP_SLEEP_MASK 0x0002
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_AP_DEEP_SLEEP_MASK     0x0001
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_POL_SEL         0x8000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_TOP_DVFS_DEEP_SLEEP_MASK 0x4000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_DCDC_CPU2_PD_MASK 0x2000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_DCDC_CPU0_PD_MASK 0x1000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_DCDC_CPU1_PD_MASK 0x0800
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_PLL_PD_MASK     0x0400
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_SP_DEEP_SLEEP_MASK 0x0200
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_CH_DEEP_SLEEP_MASK 0x0100
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_ISE_DEEP_SLEEP_MASK 0x0080
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_PUB_DEEP_SLEEP_MASK 0x0040
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_IPA_DEEP_SLEEP_MASK 0x0020
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_AUDIO_DEEP_SLEEP_MASK 0x0010
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_PS_CP_DEEP_SLEEP_MASK 0x0008
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_CDMA_PROC0_DEEP_SLEEP_MASK 0x0004
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_PHY_CP_DEEP_SLEEP_MASK 0x0002
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_AP_DEEP_SLEEP_MASK 0x0001
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_POL_SEL         0x8000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_TOP_DVFS_DEEP_SLEEP_MASK 0x4000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_DCDC_CPU2_PD_MASK 0x2000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_DCDC_CPU0_PD_MASK 0x1000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_DCDC_CPU1_PD_MASK 0x0800
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_PLL_PD_MASK     0x0400
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_SP_DEEP_SLEEP_MASK 0x0200
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_CH_DEEP_SLEEP_MASK 0x0100
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_ISE_DEEP_SLEEP_MASK 0x0080
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_PUB_DEEP_SLEEP_MASK 0x0040
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_IPA_DEEP_SLEEP_MASK 0x0020
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_AUDIO_DEEP_SLEEP_MASK 0x0010
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_PS_CP_DEEP_SLEEP_MASK 0x0008
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_CDMA_PROC0_DEEP_SLEEP_MASK 0x0004
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_PHY_CP_DEEP_SLEEP_MASK 0x0002
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_AP_DEEP_SLEEP_MASK 0x0001
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_POL_SEL         0x8000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_TOP_DVFS_DEEP_SLEEP_MASK 0x4000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_DCDC_CPU2_PD_MASK 0x2000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_DCDC_CPU0_PD_MASK 0x1000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_DCDC_CPU1_PD_MASK 0x0800
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_PLL_PD_MASK     0x0400
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_SP_DEEP_SLEEP_MASK 0x0200
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_CH_DEEP_SLEEP_MASK 0x0100
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_ISE_DEEP_SLEEP_MASK 0x0080
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_PUB_DEEP_SLEEP_MASK 0x0040
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_IPA_DEEP_SLEEP_MASK 0x0020
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_AUDIO_DEEP_SLEEP_MASK 0x0010
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_PS_CP_DEEP_SLEEP_MASK 0x0008
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_CDMA_PROC0_DEEP_SLEEP_MASK 0x0004
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_PHY_CP_DEEP_SLEEP_MASK 0x0002
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_AP_DEEP_SLEEP_MASK 0x0001
#define MASK_PMU_APB_PMU_AUTO_SEL_RCO_EN                    0x0004
#define MASK_PMU_APB_CGM_PMU_SEL_REG                        0x0003
#define MASK_PMU_APB_AP_DEEP_SLEEP_EDG_CNT                  0x00FF
#define MASK_PMU_APB_PHY_CP_DEEP_SLEEP_EDG_CNT              0x00FF
#define MASK_PMU_APB_CDMA_PROC0_DEEP_SLEEP_EDG_CNT          0x00FF
#define MASK_PMU_APB_PS_CP_DEEP_SLEEP_EDG_CNT               0x00FF
#define MASK_PMU_APB_AUDIO_DEEP_SLEEP_EDG_CNT               0x00FF
#define MASK_PMU_APB_IPA_DEEP_SLEEP_EDG_CNT                 0x00FF
#define MASK_PMU_APB_ISE_DEEP_SLEEP_EDG_CNT                 0x00FF
#define MASK_PMU_APB_CH_DEEP_SLEEP_EDG_CNT                  0x00FF
#define MASK_PMU_APB_SP_DEEP_SLEEP_EDG_CNT                  0x00FF
#define MASK_PMU_APB_PUB_DEEP_SLEEP_EDG_CNT                 0x00FF
#define MASK_PMU_APB_PUB_DEEP_SLEEP_EDG_CNT_CLR             0x0200
#define MASK_PMU_APB_SP_DEEP_SLEEP_EDG_CNT_CLR              0x0100
#define MASK_PMU_APB_CH_DEEP_SLEEP_EDG_CNT_CLR              0x0080
#define MASK_PMU_APB_ISE_DEEP_SLEEP_EDG_CNT_CLR             0x0040
#define MASK_PMU_APB_IPA_DEEP_SLEEP_EDG_CNT_CLR             0x0020
#define MASK_PMU_APB_AUDIO_DEEP_SLEEP_EDG_CNT_CLR           0x0010
#define MASK_PMU_APB_PS_CP_DEEP_SLEEP_EDG_CNT_CLR           0x0008
#define MASK_PMU_APB_CDMA_PROC0_DEEP_SLEEP_EDG_CNT_CLR      0x0004
#define MASK_PMU_APB_PHY_CP_DEEP_SLEEP_EDG_CNT_CLR          0x0002
#define MASK_PMU_APB_AP_DEEP_SLEEP_EDG_CNT_CLR              0x0001
#define MASK_PMU_APB_INT_REQ_ISE_PWR_DOWN_CLR               0x1000
#define MASK_PMU_APB_INT_REQ_PUB_PWR_DOWN_CLR               0x0800
#define MASK_PMU_APB_INT_REQ_IPA_PWR_DOWN_CLR               0x0400
#define MASK_PMU_APB_INT_REQ_AUDIO_PWR_DOWN_CLR             0x0200
#define MASK_PMU_APB_INT_REQ_PS_CP_PWR_DOWN_CLR             0x0100
#define MASK_PMU_APB_INT_REQ_CDMA_PROC0_PWR_DOWN_CLR        0x0080
#define MASK_PMU_APB_INT_REQ_PHY_CP_PWR_DOWN_CLR            0x0040
#define MASK_PMU_APB_INT_REQ_GPU_PWR_DOWN_CLR               0x0020
#define MASK_PMU_APB_INT_REQ_DPU_VSP_PWR_DOWN_CLR           0x0010
#define MASK_PMU_APB_INT_REQ_CAMERA_PWR_DOWN_CLR            0x0008
#define MASK_PMU_APB_INT_REQ_AI_PWR_DOWN_CLR                0x0004
#define MASK_PMU_APB_INT_REQ_APCPU_TOP_PWR_DOWN_CLR         0x0002
#define MASK_PMU_APB_INT_REQ_AP_PWR_DOWN_CLR                0x0001
#define MASK_PMU_APB_INT_REQ_ISE_PWR_UP_CLR                 0x1000
#define MASK_PMU_APB_INT_REQ_PUB_PWR_UP_CLR                 0x0800
#define MASK_PMU_APB_INT_REQ_IPA_PWR_UP_CLR                 0x0400
#define MASK_PMU_APB_INT_REQ_AUDIO_PWR_UP_CLR               0x0200
#define MASK_PMU_APB_INT_REQ_PS_CP_PWR_UP_CLR               0x0100
#define MASK_PMU_APB_INT_REQ_CDMA_PROC0_PWR_UP_CLR          0x0080
#define MASK_PMU_APB_INT_REQ_PHY_CP_PWR_UP_CLR              0x0040
#define MASK_PMU_APB_INT_REQ_GPU_PWR_UP_CLR                 0x0020
#define MASK_PMU_APB_INT_REQ_DPU_VSP_PWR_UP_CLR             0x0010
#define MASK_PMU_APB_INT_REQ_CAMERA_PWR_UP_CLR              0x0008
#define MASK_PMU_APB_INT_REQ_AI_PWR_UP_CLR                  0x0004
#define MASK_PMU_APB_INT_REQ_APCPU_TOP_PWR_UP_CLR           0x0002
#define MASK_PMU_APB_INT_REQ_AP_PWR_UP_CLR                  0x0001
#define MASK_PMU_APB_EIC_LIGHT_SLP_SYS_SEL                  0x001C
#define MASK_PMU_APB_EIC_LIGHT_SLEEP_SEL                    0x0002
#define MASK_PMU_APB_EIC_DEEP_SLEEP_SEL                     0x0001
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_DUR_CNT_CLR         0x0002
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_EDG_CNT_CLR         0x0001
#define MASK_PMU_APB_AP_LIGHT_SLEEP_EDG_CNT                 0x00FF
#define MASK_PMU_APB_PHY_CP_LIGHT_SLEEP_EDG_CNT             0x00FF
#define MASK_PMU_APB_PS_CP_LIGHT_SLEEP_EDG_CNT              0x00FF
#define MASK_PMU_APB_AUDIO_LIGHT_SLEEP_EDG_CNT              0x00FF
#define MASK_PMU_APB_IPA_LIGHT_SLEEP_EDG_CNT                0x00FF
#define MASK_PMU_APB_ISE_LIGHT_SLEEP_EDG_CNT                0x00FF
#define MASK_PMU_APB_AON_LIGHT_SLEEP_EDG_CNT                0x00FF
#define MASK_PMU_APB_PUB_LIGHT_SLEEP_EDG_CNT                0x00FF
#define MASK_PMU_APB_PUB_LIGHT_SLEEP_EDG_CNT_CLR            0x0080
#define MASK_PMU_APB_AON_LIGHT_SLEEP_EDG_CNT_CLR            0x0040
#define MASK_PMU_APB_ISE_LIGHT_SLEEP_EDG_CNT_CLR            0x0020
#define MASK_PMU_APB_IPA_LIGHT_SLEEP_EDG_CNT_CLR            0x0010
#define MASK_PMU_APB_AUDIO_LIGHT_SLEEP_EDG_CNT_CLR          0x0008
#define MASK_PMU_APB_PS_CP_LIGHT_SLEEP_EDG_CNT_CLR          0x0004
#define MASK_PMU_APB_PHY_CP_LIGHT_SLEEP_EDG_CNT_CLR         0x0002
#define MASK_PMU_APB_AP_LIGHT_SLEEP_EDG_CNT_CLR             0x0001
#define MASK_PMU_APB_MPLL_WAIT_CLK_DIV_CFG                  0xFFFF
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_DUR_CNT             0x00FF
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_EDG_CNT             0x00FF
#define MASK_PMU_APB_PWR_ST_CLK_DIV_CFG                     0xFFFF
#define MASK_PMU_APB_SLP_CTRL_CLK_DIV_CFG                   0xFFFF
#define MASK_PMU_APB_AP_SYS_STOP_EDG_CNT                    0x00FF
#define MASK_PMU_APB_APCPU_TOP_SYS_STOP_EDG_CNT             0x00FF
#define MASK_PMU_APB_AI_SYS_STOP_EDG_CNT                    0x00FF
#define MASK_PMU_APB_CAMERA_SYS_STOP_EDG_CNT                0x00FF
#define MASK_PMU_APB_DPU_VSP_SYS_STOP_EDG_CNT               0x00FF
#define MASK_PMU_APB_GPU_SYS_STOP_EDG_CNT                   0x00FF
#define MASK_PMU_APB_PHY_CP_SYS_STOP_EDG_CNT                0x00FF
#define MASK_PMU_APB_CDMA_PROC0_SYS_STOP_EDG_CNT            0x00FF
#define MASK_PMU_APB_PS_CP_SYS_STOP_EDG_CNT                 0x00FF
#define MASK_PMU_APB_AUDIO_SYS_STOP_EDG_CNT                 0x00FF
#define MASK_PMU_APB_IPA_SYS_STOP_EDG_CNT                   0x00FF
#define MASK_PMU_APB_ISE_SYS_STOP_EDG_CNT                   0x00FF
#define MASK_PMU_APB_ISE_SYS_STOP_EDG_CNT_CLR               0x0800
#define MASK_PMU_APB_IPA_SYS_STOP_EDG_CNT_CLR               0x0400
#define MASK_PMU_APB_AUDIO_SYS_STOP_EDG_CNT_CLR             0x0200
#define MASK_PMU_APB_PS_CP_SYS_STOP_EDG_CNT_CLR             0x0100
#define MASK_PMU_APB_CDMA_PROC0_SYS_STOP_EDG_CNT_CLR        0x0080
#define MASK_PMU_APB_PHY_CP_SYS_STOP_EDG_CNT_CLR            0x0040
#define MASK_PMU_APB_GPU_SYS_STOP_EDG_CNT_CLR               0x0020
#define MASK_PMU_APB_DPU_VSP_SYS_STOP_EDG_CNT_CLR           0x0010
#define MASK_PMU_APB_CAMERA_SYS_STOP_EDG_CNT_CLR            0x0008
#define MASK_PMU_APB_AI_SYS_STOP_EDG_CNT_CLR                0x0004
#define MASK_PMU_APB_APCPU_TOP_SYS_STOP_EDG_CNT_CLR         0x0002
#define MASK_PMU_APB_AP_SYS_STOP_EDG_CNT_CLR                0x0001
#define MASK_AON_APB_SERDES_DPHY_REF_EB                     0x100000
#define MASK_AON_APB_SERDES_DPHY_CFG_EB                     0x80000
#define MASK_AON_APB_LVDIS_PLL_DIV_EN                       0x40000
#define MASK_AON_APB_CSSYS_PUB_EB                           0x20000
#define MASK_AON_APB_CSSYS_APB_EB                           0x10000
#define MASK_AON_APB_CSSYS_EB                               0x8000
#define MASK_AON_APB_APCPU_DAP_EB                           0x4000
#define MASK_AON_APB_AI_EB                                  0x2000
#define MASK_AON_APB_MSPI_EB                                0x1000
#define MASK_AON_APB_GPU_EB                                 0x0800
#define MASK_AON_APB_SP_AHB_CLK_SOFT_EB                     0x0400
#define MASK_AON_APB_MM_EB                                  0x0200
#define MASK_AON_APB_IPA_EB                                 0x0100
#define MASK_AON_APB_PROBE_EB                               0x0080
#define MASK_AON_APB_AUX2_EB                                0x0040
#define MASK_AON_APB_AUX1_EB                                0x0020
#define MASK_AON_APB_AUX0_EB                                0x0010
#define MASK_AON_APB_DJTAG_EB                               0x0008
#define MASK_AON_APB_DJTAG_TCK_EB                           0x0004
#define MASK_AON_APB_RFTI_EB                                0x0002
#define MASK_AON_APB_RC100M_CAL_EB                          0x0001
#define MASK_AON_APB_SCC_EB                                 0x100000
#define MASK_AON_APB_AON_IIS_EB                             0x80000
#define MASK_AON_APB_DEBUG_FILTER_EB                        0x40000
#define MASK_AON_APB_APCPU_TS0_EB                           0x20000
#define MASK_AON_APB_THM3_EB                                0x10000
#define MASK_AON_APB_UFS_AO_EB                              0x8000
#define MASK_AON_APB_I2C1_EB                                0x4000
#define MASK_AON_APB_CKG_EB                                 0x2000
#define MASK_AON_APB_ANA_EB                                 0x1000
#define MASK_AON_APB_PIN_EB                                 0x0800
#define MASK_AON_APB_SPLK_EB                                0x0400
#define MASK_AON_APB_OTG_PHY_EB                             0x0200
#define MASK_AON_APB_OTG_UTMI_EB                            0x0100
#define MASK_AON_APB_DVFS_TOP_EB                            0x0080
#define MASK_AON_APB_AON_TMR_EB                             0x0040
#define MASK_AON_APB_AP_SYST_EB                             0x0020
#define MASK_AON_APB_AON_SYST_EB                            0x0010
#define MASK_AON_APB_KPD_EB                                 0x0008
#define MASK_AON_APB_MBOX_EB                                0x0004
#define MASK_AON_APB_GPIO_EB                                0x0002
#define MASK_AON_APB_EFUSE_EB                               0x0001
#define MASK_AON_APB_SERDES_EB                              0x80000000
#define MASK_AON_APB_APCPU_WDG_EB                           0x40000000
#define MASK_AON_APB_AP_WDG_EB                              0x20000000
#define MASK_AON_APB_PWM3_EB                                0x10000000
#define MASK_AON_APB_PWM2_EB                                0x8000000
#define MASK_AON_APB_PWM1_EB                                0x4000000
#define MASK_AON_APB_PWM0_EB                                0x2000000
#define MASK_AON_APB_AP_TMR2_EB                             0x1000000
#define MASK_AON_APB_AP_TMR1_EB                             0x800000
#define MASK_AON_APB_AP_TMR0_EB                             0x400000
#define MASK_AON_APB_WTLCP_INTC_EB                          0x200000
#define MASK_AON_APB_WTLCP_LDSP_INTC_EB                     0x100000
#define MASK_AON_APB_WTLCP_TGDSP_INTC_EB                    0x80000
#define MASK_AON_APB_PUBCP_INTC_EB                          0x40000
#define MASK_AON_APB_AUDCP_INTC_EB                          0x20000
#define MASK_AON_APB_AP_INTC5_EB                            0x10000
#define MASK_AON_APB_AP_INTC4_EB                            0x8000
#define MASK_AON_APB_AP_INTC3_EB                            0x4000
#define MASK_AON_APB_AP_INTC2_EB                            0x2000
#define MASK_AON_APB_AP_INTC1_EB                            0x1000
#define MASK_AON_APB_AP_INTC0_EB                            0x0800
#define MASK_AON_APB_EIC_EB                                 0x0400
#define MASK_AON_APB_ADI_EB                                 0x0200
#define MASK_AON_APB_PMU_EB                                 0x0100
#define MASK_AON_APB_I2C0_EB                                0x0080
#define MASK_AON_APB_PUBCP_SIM2_AON_TOP_EB                  0x0040
#define MASK_AON_APB_PUBCP_SIM1_AON_TOP_EB                  0x0020
#define MASK_AON_APB_PUBCP_SIM0_AON_TOP_EB                  0x0010
#define MASK_AON_APB_AP_SIM_AON_TOP_EB                      0x0008
#define MASK_AON_APB_THM2_EB                                0x0004
#define MASK_AON_APB_THM1_EB                                0x0002
#define MASK_AON_APB_THM0_EB                                0x0001
#define MASK_AON_APB_SERDES_DPHY_APB_SOFT_RST               0x0200
#define MASK_AON_APB_SERDES_DPHY_SOFT_RST                   0x0100
#define MASK_AON_APB_LVDSDIS_SOFT_RST                       0x0080
#define MASK_AON_APB_DAP_MTX_SOFT_RST                       0x0040
#define MASK_AON_APB_MSPI1_SOFT_RST                         0x0020
#define MASK_AON_APB_MSPI0_SOFT_RST                         0x0010
#define MASK_AON_APB_BB_CAL_SOFT_RST                        0x0008
#define MASK_AON_APB_DCXO_LC_SOFT_RST                       0x0004
#define MASK_AON_APB_RFTI_SOFT_RST                          0x0002
#define MASK_AON_APB_RC100M_CAL_SOFT_RST                    0x0001
#define MASK_AON_APB_SCC_SOFT_RST                           0x100000
#define MASK_AON_APB_AON_IIS_SOFT_RST                       0x80000
#define MASK_AON_APB_DEBUG_FILTER_SOFT_RST                  0x40000
#define MASK_AON_APB_APCPU_TS0_SOFT_RST                     0x20000
#define MASK_AON_APB_THM3_SOFT_RST                          0x10000
#define MASK_AON_APB_UFS_AO_SOFT_RST                        0x8000
#define MASK_AON_APB_I2C1_SOFT_RST                          0x4000
#define MASK_AON_APB_CKG_SOFT_RST                           0x2000
#define MASK_AON_APB_ANA_SOFT_RST                           0x1000
#define MASK_AON_APB_PIN_SOFT_RST                           0x0800
#define MASK_AON_APB_SPLK_SOFT_RST                          0x0400
#define MASK_AON_APB_OTG_PHY_SOFT_RST                       0x0200
#define MASK_AON_APB_OTG_UTMI_SOFT_RST                      0x0100
#define MASK_AON_APB_DVFS_TOP_SOFT_RST                      0x0080
#define MASK_AON_APB_AON_TMR_SOFT_RST                       0x0040
#define MASK_AON_APB_AP_SYST_SOFT_RST                       0x0020
#define MASK_AON_APB_AON_SYST_SOFT_RST                      0x0010
#define MASK_AON_APB_KPD_SOFT_RST                           0x0008
#define MASK_AON_APB_MBOX_SOFT_RST                          0x0004
#define MASK_AON_APB_GPIO_SOFT_RST                          0x0002
#define MASK_AON_APB_EFUSE_SOFT_RST                         0x0001
#define MASK_AON_APB_SERDES_SOFT_RST                        0x80000000
#define MASK_AON_APB_APCPU_WDG_SOFT_RST                     0x40000000
#define MASK_AON_APB_AP_WDG_SOFT_RST                        0x20000000
#define MASK_AON_APB_PWM3_SOFT_RST                          0x10000000
#define MASK_AON_APB_PWM2_SOFT_RST                          0x8000000
#define MASK_AON_APB_PWM1_SOFT_RST                          0x4000000
#define MASK_AON_APB_PWM0_SOFT_RST                          0x2000000
#define MASK_AON_APB_AP_TMR2_SOFT_RST                       0x1000000
#define MASK_AON_APB_AP_TMR1_SOFT_RST                       0x800000
#define MASK_AON_APB_AP_TMR0_SOFT_RST                       0x400000
#define MASK_AON_APB_WTLCP_INTC_SOFT_RST                    0x200000
#define MASK_AON_APB_WTLCP_LDSP_INTC_SOFT_RST               0x100000
#define MASK_AON_APB_WTLCP_TGDSP_INTC_SOFT_RST              0x80000
#define MASK_AON_APB_PUBCP_INTC_SOFT_RST                    0x40000
#define MASK_AON_APB_AUDCP_INTC_SOFT_RST                    0x20000
#define MASK_AON_APB_AP_INTC5_SOFT_RST                      0x10000
#define MASK_AON_APB_AP_INTC4_SOFT_RST                      0x8000
#define MASK_AON_APB_AP_INTC3_SOFT_RST                      0x4000
#define MASK_AON_APB_AP_INTC2_SOFT_RST                      0x2000
#define MASK_AON_APB_AP_INTC1_SOFT_RST                      0x1000
#define MASK_AON_APB_AP_INTC0_SOFT_RST                      0x0800
#define MASK_AON_APB_EIC_SOFT_RST                           0x0400
#define MASK_AON_APB_ADI_SOFT_RST                           0x0200
#define MASK_AON_APB_PMU_SOFT_RST                           0x0100
#define MASK_AON_APB_I2C0_SOFT_RST                          0x0080
#define MASK_AON_APB_PUBCP_SIM2_AON_TOP_SOFT_RST            0x0040
#define MASK_AON_APB_PUBCP_SIM1_AON_TOP_SOFT_RST            0x0020
#define MASK_AON_APB_PUBCP_SIM0_AON_TOP_SOFT_RST            0x0010
#define MASK_AON_APB_AP_SIM_AON_TOP_SOFT_RST                0x0008
#define MASK_AON_APB_THM2_SOFT_RST                          0x0004
#define MASK_AON_APB_THM1_SOFT_RST                          0x0002
#define MASK_AON_APB_THM0_SOFT_RST                          0x0001
#define MASK_AON_APB_BB_CAL_RTC_EB                          0x2000
#define MASK_AON_APB_DCXO_LC_RTC_EB                         0x1000
#define MASK_AON_APB_AP_TMR2_RTC_EB                         0x0800
#define MASK_AON_APB_AP_TMR1_RTC_EB                         0x0400
#define MASK_AON_APB_AP_TMR0_RTC_EB                         0x0200
#define MASK_AON_APB_APCPU_WDG_RTC_EB                       0x0100
#define MASK_AON_APB_AP_WDG_RTC_EB                          0x0080
#define MASK_AON_APB_EIC_RTCDV5_EB                          0x0040
#define MASK_AON_APB_EIC_RTC_EB                             0x0020
#define MASK_AON_APB_AON_TMR_RTC_EB                         0x0010
#define MASK_AON_APB_AP_SYST_RTC_EB                         0x0008
#define MASK_AON_APB_AON_SYST_RTC_EB                        0x0004
#define MASK_AON_APB_KPD_RTC_EB                             0x0002
#define MASK_AON_APB_ARCH_RTC_EB                            0x0001
#define MASK_AON_APB_EFUSE_PWON_RD_END_FLAG                 0x0004
#define MASK_AON_APB_DBG_TRACE_CTRL_EN                      0x10000
#define MASK_AON_APB_EVENTACK_RESTARTREQ_TS01               0x0010
#define MASK_AON_APB_EVENT_RESTARTREQ_TS01                  0x0002
#define MASK_AON_APB_EVENT_HALTREQ_TS01                     0x0001
#define MASK_AON_APB_PTEST_FUNC_ATSPEED_SEL                 0x0100
#define MASK_AON_APB_PTEST_FUNC_MODE                        0x0080
#define MASK_AON_APB_FUNCTST_DMA_EB                         0x0040
#define MASK_AON_APB_PTEST_BIST_MODE                        0x0020
#define MASK_AON_APB_USB_DLOAD_EN                           0x0010
#define MASK_AON_APB_ARM_BOOT_MD3                           0x0008
#define MASK_AON_APB_ARM_BOOT_MD2                           0x0004
#define MASK_AON_APB_ARM_BOOT_MD1                           0x0002
#define MASK_AON_APB_ARM_BOOT_MD0                           0x0001
#define MASK_AON_APB_BB_BG_AUTO_PD_EN                       0x0008
#define MASK_AON_APB_BB_BG_SLP_PD_EN                        0x0004
#define MASK_AON_APB_BB_BG_FORCE_ON                         0x0002
#define MASK_AON_APB_BB_BG_FORCE_PD                         0x0001
#define MASK_AON_APB_AGCP_DSP_JTAG_MODE                     0x0008
#define MASK_AON_APB_CP_ARM_JTAG_PIN_SEL                    0x0007
#define MASK_AON_APB_DCXO_LC_FLAG                           0x0100
#define MASK_AON_APB_DCXO_LC_FLAG_CLR                       0x0002
#define MASK_AON_APB_DCXO_LC_CNT_CLR                        0x0001
#define MASK_AON_APB_DCXO_LC_CNT                            0xFFFFFFFF
#define MASK_AON_APB_AUDCP_BOOTCTRL_PROT                    0x80000000
#define MASK_AON_APB_AUDCP_REG_PROT_VAL                     0xFFFF
#define MASK_AON_APB_LDSP_CTRL_PROT                         0x80000000
#define MASK_AON_APB_REG_PROT_VAL                           0xFFFF
#define MASK_AON_APB_CGM_AON_APB_LP_SEL                     0x0007
#define MASK_AON_APB_DAP_DBGPWRUP_SOFT_EN                   0x0004
#define MASK_AON_APB_DAP_SYSPWRUP_SOFT_EN                   0x0002
#define MASK_AON_APB_DAP_DJTAG_EN                           0x0001
#define MASK_AON_APB_USER_RSV_FLAG1_B1                      0x0002
#define MASK_AON_APB_USER_RSV_FLAG1_B0                      0x0001
#define MASK_AON_APB_CM4_SYS_SOFT_RST                       0x0010
#define MASK_AON_APB_CM4_CORE_SOFT_RST                      0x0001
#define MASK_AON_APB_MDAR_SYS_HSDL_CFG                      0xFFFFFFFF
#define MASK_AON_APB_CGM_AP_MM_FORCE_EN                     0x40000000
#define MASK_AON_APB_CGM_AP_MM_AUTO_GATE_SEL                0x20000000
#define MASK_AON_APB_CGM_EMC_FORCE_EN                       0x10000000
#define MASK_AON_APB_CGM_EMC_AUTO_GATE_SEL                  0x8000000
#define MASK_AON_APB_CGM_MM_ISP_RAW_FORCE_EN                0x4000000
#define MASK_AON_APB_CGM_MM_ISP_RAW_AUTO_GATE_SEL           0x2000000
#define MASK_AON_APB_CGM_MM_ISP_YUV_FORCE_EN                0x1000000
#define MASK_AON_APB_CGM_MM_ISP_YUV_AUTO_GATE_SEL           0x800000
#define MASK_AON_APB_CGM_AON_APB_PUB_FORCE_EN               0x400000
#define MASK_AON_APB_CGM_AON_APB_PUB_AUTO_GATE_SEL          0x200000
#define MASK_AON_APB_CGM_AON_APB_AUDCP_FORCE_EN             0x100000
#define MASK_AON_APB_CGM_AON_APB_AUDCP_AUTO_GATE_SEL        0x80000
#define MASK_AON_APB_CGM_AON_APB_PUBCP_FORCE_EN             0x40000
#define MASK_AON_APB_CGM_AON_APB_PUBCP_AUTO_GATE_SEL        0x20000
#define MASK_AON_APB_CGM_AON_APB_WTLCP_FORCE_EN             0x10000
#define MASK_AON_APB_CGM_AON_APB_WTLCP_AUTO_GATE_SEL        0x8000
#define MASK_AON_APB_CGM_AON_APB_AP_FORCE_EN                0x4000
#define MASK_AON_APB_CGM_AON_APB_AP_AUTO_GATE_SEL           0x2000
#define MASK_AON_APB_CGM_AP_AXI_FORCE_EN                    0x1000
#define MASK_AON_APB_CGM_AP_AXI_AUTO_GATE_SEL               0x0800
#define MASK_AON_APB_CGM_ESE_SYS_FORCE_EN                   0x0400
#define MASK_AON_APB_CGM_ESE_SYS_AUTO_GATE_SEL              0x0200
#define MASK_AON_APB_CGM_AP_GPU_FORCE_EN                    0x0100
#define MASK_AON_APB_CGM_AP_GPU_AUTO_GATE_SEL               0x0080
#define MASK_AON_APB_CGM_AP_AI_FORCE_EN                     0x0040
#define MASK_AON_APB_CGM_AP_AI_AUTO_GATE_SEL                0x0020
#define MASK_AON_APB_CGM_GPU_MEM_FORCE_EN                   0x0010
#define MASK_AON_APB_CGM_GPU_MEM_AUTO_GATE_SEL              0x0008
#define MASK_AON_APB_CGM_APCPU_PMU_AUTO_GATE_SEL            0x0004
#define MASK_AON_APB_CGM_APCPU_PMU_FORCE_EN                 0x0002
#define MASK_AON_APB_MBOX_AUTO_GATE_SEL                     0x0001
#define MASK_AON_APB_CGM_DMC_REF_AUTO_GATE_SEL              0x0010
#define MASK_AON_APB_CGM_TOP_DVFS_ROOT_AUTO_GATE_SEL        0x0008
#define MASK_AON_APB_CGM_TOP_DVFS_ROOT_FORCE_EN             0x0004
#define MASK_AON_APB_CGM_AON_APB_ESE_AUTO_GATE_SEL          0x0002
#define MASK_AON_APB_CGM_AON_APB_ESE_FORCE_EN               0x0001
#define MASK_AON_APB_CGM_AP_AXI_AUTO_FREQ_DOWN_CTRL_SEL     0x0008
#define MASK_AON_APB_CGM_AP_AXI_AUTO_FREQ_DOWN_EN           0x0004
#define MASK_AON_APB_CGM_AP_AXI_SEL_IDLE                    0x0003
#define MASK_AON_APB_AON_CHIP_ID0                           0xFFFFFFFF
#define MASK_AON_APB_AON_CHIP_ID1                           0xFFFFFFFF
#define MASK_AON_APB_AON_PLAT_ID0                           0xFFFFFFFF
#define MASK_AON_APB_AON_PLAT_ID1                           0xFFFFFFFF
#define MASK_AON_APB_AON_IMPL_ID                            0xFFFFFFFF
#define MASK_AON_APB_AON_MFT_ID                             0xFFFFFFFF
#define MASK_AON_APB_AON_VER_ID                             0xFFFFFFFF
#define MASK_AON_APB_AON_CHIP_ID                            0xFFFFFFFF
#define MASK_AON_APB_ANALOG_PLL_RSV                         0xFFFF0000
#define MASK_AON_APB_ANALOG_TESTMUX                         0xFFFF
#define MASK_AON_APB_PLL_BG_RSV                             0x003F
#define MASK_AON_APB_LVDSDIS_LOG_SEL                        0x0006
#define MASK_AON_APB_LVDSDIS_DBG_SEL                        0x0001
#define MASK_AON_APB_CGM_WCDMA_ROOT_FORCE_EN                0x0020
#define MASK_AON_APB_CGM_WCDMA_ROOT_AUTO_GATE_SEL           0x0010
#define MASK_AON_APB_CGM_WCDMA_PUBCP_FORCE_EN               0x0008
#define MASK_AON_APB_CGM_WCDMA_PUBCP_AUTO_GATE_SEL          0x0004
#define MASK_AON_APB_CGM_WCDMA_WTLCP_FORCE_EN               0x0002
#define MASK_AON_APB_CGM_WCDMA_WTLCP_AUTO_GATE_SEL          0x0001
#define MASK_AON_APB_CGM_PERIPH_AUTO_GATE_EN                0x2000
#define MASK_AON_APB_CGM_GIC_AUTO_GATE_EN                   0x1000
#define MASK_AON_APB_CGM_ACP_AUTO_GATE_EN                   0x0800
#define MASK_AON_APB_CGM_AXI_PERIPH_AUTO_GATE_EN            0x0400
#define MASK_AON_APB_CGM_ACE_AUTO_GATE_EN                   0x0200
#define MASK_AON_APB_CGM_SCU_AUTO_GATE_EN                   0x0100
#define MASK_AON_APB_CGM_CORE7_AUTO_GATE_EN                 0x0080
#define MASK_AON_APB_CGM_CORE6_AUTO_GATE_EN                 0x0040
#define MASK_AON_APB_CGM_CORE5_AUTO_GATE_EN                 0x0020
#define MASK_AON_APB_CGM_CORE4_AUTO_GATE_EN                 0x0010
#define MASK_AON_APB_CGM_CORE3_AUTO_GATE_EN                 0x0008
#define MASK_AON_APB_CGM_CORE2_AUTO_GATE_EN                 0x0004
#define MASK_AON_APB_CGM_CORE1_AUTO_GATE_EN                 0x0002
#define MASK_AON_APB_CGM_CORE0_AUTO_GATE_EN                 0x0001
#define MASK_AON_APB_APCPU_CORE_WAKEUP_ACE_CLK_EN           0x0002
#define MASK_AON_APB_APCPU_CORE_WAKEUP_SCU_CLK_EN           0x0001
#define MASK_AON_APB_REG_ESE_AUTO_SWITCH_RCO_BYPASS         0x0004
#define MASK_AON_APB_CGM_ESE_SOURCE_SEL                     0x0003
#define MASK_AON_APB_SP_AHB_CLK_SOFT_EN                     0x0080
#define MASK_AON_APB_CM4_SLEEPING_STAT                      0x0040
#define MASK_AON_APB_CM4_LOCKUP_STAT                        0x0020
#define MASK_AON_APB_CM4_SOFT_MPUDIS                        0x0010
#define MASK_AON_APB_MMTX_SLEEP_CM4_PUB_WR                  0x0008
#define MASK_AON_APB_MMTX_SLEEP_CM4_PUB_RD                  0x0004
#define MASK_AON_APB_INT_REQ_CM4_SOFT                       0x0002
#define MASK_AON_APB_SP_CFG_BUS_SLEEP                       0x0001
#define MASK_AON_APB_DJTAG_AI_SOFT_RST                      0x1000
#define MASK_AON_APB_DJTAG_IPA_SOFT_RST                     0x0800
#define MASK_AON_APB_DJTAG_SOFT_RST                         0x0400
#define MASK_AON_APB_DJTAG_PUB0_SOFT_RST                    0x0200
#define MASK_AON_APB_DJTAG_AON_SOFT_RST                     0x0100
#define MASK_AON_APB_DJTAG_AUDCP_SOFT_RST                   0x0080
#define MASK_AON_APB_DJTAG_WTLCP_SOFT_RST                   0x0040
#define MASK_AON_APB_DJTAG_PUBCP_SOFT_RST                   0x0020
#define MASK_AON_APB_DJTAG_MM_SOFT_RST                      0x0010
#define MASK_AON_APB_DJTAG_ESE_SOFT_RST                     0x0008
#define MASK_AON_APB_DJTAG_GPU_SOFT_RST                     0x0004
#define MASK_AON_APB_DJTAG_APCPU_SOFT_RST                   0x0002
#define MASK_AON_APB_DJTAG_AP_SOFT_RST                      0x0001
#define MASK_AON_APB_RTC_CAL_CTL                            0x1FC00000
#define MASK_AON_APB_RTC_CAL_SEL                            0x200000
#define MASK_AON_APB_RTC_CAL_PRECISION                      0x1FE000
#define MASK_AON_APB_RC100M_DIV                             0x1F80
#define MASK_AON_APB_RC100M_CAL_DONE                        0x0040
#define MASK_AON_APB_RC100M_CAL_START                       0x0020
#define MASK_AON_APB_RC100M_ANA_SOFT_RST                    0x0010
#define MASK_AON_APB_RC100M_FORCE_EN                        0x0002
#define MASK_AON_APB_RC100M_AUTO_GATE_EN                    0x0001
#define MASK_AON_APB_LTE_PCCSCC_RFTI_CLK_SW_CFG             0xFF000000
#define MASK_AON_APB_CGM_UFS_AO_EN                          0x800000
#define MASK_AON_APB_CGM_USB_SUSPEND_EN                     0x400000
#define MASK_AON_APB_CGM_LPLL1_WTLCP_SEL                    0x200000
#define MASK_AON_APB_CGM_LPLL0_WTLCP_SEL                    0x100000
#define MASK_AON_APB_CGM_CM4_TMR2_EN                        0x80000
#define MASK_AON_APB_DET_32K_EB                             0x40000
#define MASK_AON_APB_CGM_DEBOUNCE_EN                        0x20000
#define MASK_AON_APB_CGM_RC100M_FDK_EN                      0x10000
#define MASK_AON_APB_CGM_RC100M_REF_EN                      0x8000
#define MASK_AON_APB_CGM_TMR_EN                             0x4000
#define MASK_AON_APB_CGM_TSEN_EN                            0x2000
#define MASK_AON_APB_CGM_OTG_REF_EN                         0x1000
#define MASK_AON_APB_CGM_DMC_REF_EN                         0x0800
#define MASK_AON_APB_CGM_DPHY_REF_EN                        0x0400
#define MASK_AON_APB_CGM_DJTAG_TCK_EN                       0x0200
#define MASK_AON_APB_CGM_DSI_CSI_TEST_EB                    0x0100
#define MASK_AON_APB_CGM_MDAR_CHK_EN                        0x0080
#define MASK_AON_APB_CGM_26M_LVDSDIS_EN                     0x0040
#define MASK_AON_APB_CGM_LVDSRF_CALI_EN                     0x0020
#define MASK_AON_APB_CGM_RFTI2_LTH_EN                       0x0010
#define MASK_AON_APB_CGM_RFTI2_XO_EN                        0x0008
#define MASK_AON_APB_CGM_RFTI1_LTH_EN                       0x0004
#define MASK_AON_APB_CGM_RFTI1_XO_EN                        0x0002
#define MASK_AON_APB_CGM_RFTI_SBI_EN                        0x0001
#define MASK_AON_APB_SOFT_DDR0_CKG_1X_EN                    0x4000000
#define MASK_AON_APB_SOFT_DDR0_DATA_RET                     0x800000
#define MASK_AON_APB_LIGHT_SLEEP_DDR0_DATA_RET_EN           0x200000
#define MASK_AON_APB_EMC0_CKG_SEL_LOAD                      0x80000
#define MASK_AON_APB_CLK_DEBUG_TS_EB                        0x40000
#define MASK_AON_APB_ESE_EFUSE_CTRL_EB                      0x20000
#define MASK_AON_APB_AAPC_CLK_TEST_EB                       0x10000
#define MASK_AON_APB_CGM_CPHY_CFG_EN                        0x8000
#define MASK_AON_APB_ALL_PLL_TEST_EB                        0x4000
#define MASK_AON_APB_CGM_WCDMA_ICI_EN                       0x2000
#define MASK_AON_APB_CGM_RFTI_RX_WD_EN                      0x1000
#define MASK_AON_APB_CGM_RFTI_TX_WD_EN                      0x0800
#define MASK_AON_APB_CGM_WCDMA_EN                           0x0400
#define MASK_AON_APB_CGM_EMMC_2X_EN                         0x0200
#define MASK_AON_APB_CGM_EMMC_1X_EN                         0x0100
#define MASK_AON_APB_CGM_SDIO2_1X_EN                        0x0080
#define MASK_AON_APB_CGM_SDIO2_2X_EN                        0x0040
#define MASK_AON_APB_CGM_SDIO1_1X_EN                        0x0020
#define MASK_AON_APB_CGM_SDIO1_2X_EN                        0x0010
#define MASK_AON_APB_CGM_SDIO0_1X_EN                        0x0008
#define MASK_AON_APB_CGM_SDIO0_2X_EN                        0x0004
#define MASK_AON_APB_CGM_AP_AXI_EN                          0x0002
#define MASK_AON_APB_CGM_CSSYS_EN                           0x0001
#define MASK_AON_APB_AUDCP_DSP_BOOT_VECTOR                  0xFFFFFFFF
#define MASK_AON_APB_AUDCP_STCK_DSP                         0x2000
#define MASK_AON_APB_AUDCP_STMS_DSP                         0x1000
#define MASK_AON_APB_AUDCP_STDO_DSP                         0x0800
#define MASK_AON_APB_AUDCP_STDI_DSP                         0x0400
#define MASK_AON_APB_AUDCP_STRTCK_DSP                       0x0200
#define MASK_AON_APB_AUDCP_SW_JTAG_ENA_DSP                  0x0100
#define MASK_AON_APB_AUDCP_DSP_EXTERNAL_WAIT                0x0002
#define MASK_AON_APB_AUDCP_DSP_BOOT                         0x0001
#define MASK_AON_APB_CM4_2_AUD_ACCESS_EN                    0x0040
#define MASK_AON_APB_AP_2_AUD_ACCESS_EN                     0x0020
#define MASK_AON_APB_CR5_2_AUD_ACCESS_EN                    0x0010
#define MASK_AON_APB_LDSP_2_AUD_ACCESS_EN                   0x0008
#define MASK_AON_APB_TGDSP_2_AUD_ACCESS_EN                  0x0004
#define MASK_AON_APB_AUDCP_FRC_CLK_DSP_EN                   0x0002
#define MASK_AON_APB_TOP_2_AUD_ACCESS_EN                    0x0001
#define MASK_AON_APB_WTLCP_LDSP_BOOT_VECTOR                 0xFFFFFFFF
#define MASK_AON_APB_WTLCP_STCK_LDSP                        0x2000
#define MASK_AON_APB_WTLCP_STMS_LDSP                        0x1000
#define MASK_AON_APB_WTLCP_STDO_LDSP                        0x0800
#define MASK_AON_APB_WTLCP_STDI_LDSP                        0x0400
#define MASK_AON_APB_WTLCP_STRTCK_LDSP                      0x0200
#define MASK_AON_APB_WTLCP_SW_JTAG_ENA_LDSP                 0x0100
#define MASK_AON_APB_WTLCP_LDSP_EXTERNAL_WAIT               0x0002
#define MASK_AON_APB_WTLCP_LDSP_BOOT                        0x0001
#define MASK_AON_APB_WTLCP_TDSP_BOOT_VECTOR                 0xFFFFFFFF
#define MASK_AON_APB_WTLCP_STCK_TDSP                        0x2000
#define MASK_AON_APB_WTLCP_STMS_TDSP                        0x1000
#define MASK_AON_APB_WTLCP_STDO_TDSP                        0x0800
#define MASK_AON_APB_WTLCP_STDI_TDSP                        0x0400
#define MASK_AON_APB_WTLCP_STRTCK_TDSP                      0x0200
#define MASK_AON_APB_WTLCP_SW_JTAG_ENA_TDSP                 0x0100
#define MASK_AON_APB_WTLCP_TDSP_EXTERNAL_WAIT               0x0002
#define MASK_AON_APB_WTLCP_TDSP_BOOT                        0x0001
#define MASK_AON_APB_WTLCP_AON_FRC_WSYS_LT_STOP             0x0010
#define MASK_AON_APB_WTLCP_AON_FRC_WSYS_STOP                0x0008
#define MASK_AON_APB_WTLCP_DSP_DEEP_SLEEP_EN                0x0004
#define MASK_AON_APB_WTLCP_WCMDA_EB                         0x10000
#define MASK_AON_APB_WCDMA_AUTO_GATE_EN                     0x0100
#define MASK_AON_APB_WTLCP_WTLSYS_RFTI_TX_EB                0x0002
#define MASK_AON_APB_WTLCP_WTLSYS_RFTI_RX_EB                0x0001
#define MASK_AON_APB_PUBCP_SYST_RTC_EB                      0x0800
#define MASK_AON_APB_PUBCP_TMR_EB                           0x0400
#define MASK_AON_APB_PUBCP_TMR_RTC_EB                       0x0200
#define MASK_AON_APB_PUBCP_SYST_EB                          0x0100
#define MASK_AON_APB_PUBCP_WDG_EB                           0x0080
#define MASK_AON_APB_PUBCP_WDG_RTC_EB                       0x0040
#define MASK_AON_APB_PUBCP_ARCH_RTC_EB                      0x0020
#define MASK_AON_APB_PUBCP_EIC_EB                           0x0010
#define MASK_AON_APB_PUBCP_EIC_RTCDV5_EB                    0x0008
#define MASK_AON_APB_PUBCP_EIC_RTC_EB                       0x0004
#define MASK_AON_APB_PUBCP_CR5_CORE_SOFT_RST                0x0400
#define MASK_AON_APB_PUBCP_CR5_DBG_SOFT_RST                 0x0200
#define MASK_AON_APB_PUBCP_CR5_ETM_SOFT_RST                 0x0100
#define MASK_AON_APB_PUBCP_CR5_MP_SOFT_RST                  0x0080
#define MASK_AON_APB_PUBCP_CR5_CS_DBG_SOFT_RST              0x0040
#define MASK_AON_APB_PUBCP_TMR_SOFT_RST                     0x0020
#define MASK_AON_APB_PUBCP_SYST_SOFT_RST                    0x0010
#define MASK_AON_APB_PUBCP_WDG_SOFT_RST                     0x0008
#define MASK_AON_APB_PUBCP_EIC_SOFT_RST                     0x0004
#define MASK_AON_APB_AON_ACCESS_PUBCP                       0x2000
#define MASK_AON_APB_PUBCP_CR5_STANDBYWFI_N                 0x1000
#define MASK_AON_APB_PUBCP_CR5_STANDBYWFE_N                 0x0800
#define MASK_AON_APB_PUBCP_CR5_CLKSTOPPED0_N                0x0400
#define MASK_AON_APB_PUBCP_CR5_L2IDLE                       0x0200
#define MASK_AON_APB_PUBCP_CR5_VALIRQ0_N                    0x0100
#define MASK_AON_APB_PUBCP_CR5_VALFIQ0_N                    0x0080
#define MASK_AON_APB_PUBCP_CR5_STOP                         0x0040
#define MASK_AON_APB_PUBCP_CR5_CSYSACK_ATB                  0x0020
#define MASK_AON_APB_PUBCP_CR5_CACTIVE_ATB                  0x0010
#define MASK_AON_APB_PUBCP_CR5_CSSYNC_REQ                   0x0008
#define MASK_AON_APB_PUBCP_CR5_CSYSREQ_ATB                  0x0004
#define MASK_AON_APB_PUBCP_CR5_NODBGCLK                     0x0002
#define MASK_AON_APB_PUBCP_CR5_CFGEE                        0x0001
#define MASK_AON_APB_VECTOR_VDSP                            0xFFFFFFFF
#define MASK_AON_APB_WTLCP_FRC_STOP_ACK                     0x0100
#define MASK_AON_APB_WTLCP_FRC_STOP_REQ                     0x0001
#define MASK_AON_APB_PUBCP_FRC_STOP_ACK                     0x0100
#define MASK_AON_APB_PUBCP_FRC_STOP_REQ                     0x0001
#define MASK_AON_APB_USB20_CTRL_MUX_REG                     0x0008
#define MASK_AON_APB_USB_BUSCLK_SEL_SOC                     0x0004
#define MASK_AON_APB_USB_DIVN_MUX_SEL                       0x0002
#define MASK_AON_APB_AON_IIS_SEL                            0x0001
#define MASK_AON_APB_INT_REQ_ESE_TO_CP_SWITCH               0x0010
#define MASK_AON_APB_INT_REQ_ESE_TO_CP_MASK                 0x0008
#define MASK_AON_APB_INT_REQ_ESE_TO_CP_MASK_CM4             0x0004
#define MASK_AON_APB_INT_REQ_ESE_TO_APCPUREE_MASK           0x0002
#define MASK_AON_APB_INT_REQ_ESE_TO_APCPUTEE_MASK           0x0001
#define MASK_AON_APB_BSMTMR_SOFT_RST                        0x0080
#define MASK_AON_APB_RFTI2_LTH_SOFT_RST                     0x0040
#define MASK_AON_APB_RFTI1_LTH_SOFT_RST                     0x0020
#define MASK_AON_APB_CSSYS_SOFT_RST                         0x0010
#define MASK_AON_APB_RFTI_SBI_SOFT_RST                      0x0002
#define MASK_AON_APB_LVDSRF_CALI_SOFT_RST                   0x0001
#define MASK_AON_APB_INT_REQ_DCAM2_ARM_STAT                 0x0200
#define MASK_AON_APB_INT_REQ_DCAM1_ARM_STAT                 0x0100
#define MASK_AON_APB_INT_REQ_DCAM0_ARM_STAT                 0x0080
#define MASK_AON_APB_INT_REQ_ISP_CH1_STAT                   0x0040
#define MASK_AON_APB_INT_REQ_ISP_CH0_STAT                   0x0020
#define MASK_AON_APB_INT_REQ_DCAM2_ARM_MASK                 0x0010
#define MASK_AON_APB_INT_REQ_DCAM1_ARM_MASK                 0x0008
#define MASK_AON_APB_INT_REQ_DCAM0_ARM_MASK                 0x0004
#define MASK_AON_APB_INT_REQ_ISP_CH1_MASK                   0x0002
#define MASK_AON_APB_INT_REQ_ISP_CH0_MASK                   0x0001
#define MASK_AON_APB_BSM_TMR_EB                             0x0002
#define MASK_AON_APB_REG_DBG_BUS_SEL_AON_EXT                0xFF0000
#define MASK_AON_APB_REG_DBG_BUS_SEL_AI                     0xFF00
#define MASK_AON_APB_REG_DBG_BUS_SEL_IPA                    0x00FF
#define MASK_AON_APB_DBGSYS_CSSYS_STM_NSGUAREN              0x10000
#define MASK_AON_APB_DJTAG_SRC_MUX_SEL                      0x0001
#define MASK_AON_APB_REG_DBG_BUS_SEL_GPU                    0xFF000000
#define MASK_AON_APB_REG_DBG_MOD_SEL_WTLCP                  0xFF0000
#define MASK_AON_APB_REG_DBG_MOD_SEL_PUBCP                  0xFF00
#define MASK_AON_APB_REG_DBG_BUS_SEL_APCPU                  0x00FF
#define MASK_AON_APB_REG_DBG_BUS_SEL_AP                     0xFF000000
#define MASK_AON_APB_REG_DBG_BUS_SEL_PUBCP                  0xFF0000
#define MASK_AON_APB_REG_DBG_BUS_SEL_WTLCP                  0xFF00
#define MASK_AON_APB_REG_DBG_BUS_SEL_AUDCP                  0x00FF
#define MASK_AON_APB_REG_DBG_BUS_SEL_PUB                    0xFF000000
#define MASK_AON_APB_REG_DBG_BUS_SEL_MM                     0xFF0000
#define MASK_AON_APB_REG_DBG_BUS_SEL_AON                    0xFF00
#define MASK_AON_APB_REG_DBG_BUS_SEL_MDAR                   0x00FF
#define MASK_AON_APB_REG_DBG_MOD_SEL_AON_EXT                0xFF000000
#define MASK_AON_APB_REG_DBG_MOD_SEL_APCPU                  0xFF0000
#define MASK_AON_APB_REG_DBG_SYS_SEL_B                      0xFF00
#define MASK_AON_APB_REG_DBG_SYS_SEL                        0x00FF
#define MASK_AON_APB_DBG_BUS4_SEL                           0x3F000000
#define MASK_AON_APB_DBG_BUS3_SEL                           0xFC0000
#define MASK_AON_APB_DBG_BUS2_SEL                           0x3F000
#define MASK_AON_APB_DBG_BUS1_SEL                           0x0FC0
#define MASK_AON_APB_DBG_BUS0_SEL                           0x003F
#define MASK_AON_APB_DBG_BUS9_SEL                           0x3F000000
#define MASK_AON_APB_DBG_BUS8_SEL                           0xFC0000
#define MASK_AON_APB_DBG_BUS7_SEL                           0x3F000
#define MASK_AON_APB_DBG_BUS6_SEL                           0x0FC0
#define MASK_AON_APB_DBG_BUS5_SEL                           0x003F
#define MASK_AON_APB_DBG_BUS14_SEL                          0x3F000000
#define MASK_AON_APB_DBG_BUS13_SEL                          0xFC0000
#define MASK_AON_APB_DBG_BUS12_SEL                          0x3F000
#define MASK_AON_APB_DBG_BUS11_SEL                          0x0FC0
#define MASK_AON_APB_DBG_BUS10_SEL                          0x003F
#define MASK_AON_APB_DBG_BUS19_SEL                          0x3F000000
#define MASK_AON_APB_DBG_BUS18_SEL                          0xFC0000
#define MASK_AON_APB_DBG_BUS17_SEL                          0x3F000
#define MASK_AON_APB_DBG_BUS16_SEL                          0x0FC0
#define MASK_AON_APB_DBG_BUS15_SEL                          0x003F
#define MASK_AON_APB_DBG_BUS24_SEL                          0x3F000000
#define MASK_AON_APB_DBG_BUS23_SEL                          0xFC0000
#define MASK_AON_APB_DBG_BUS22_SEL                          0x3F000
#define MASK_AON_APB_DBG_BUS21_SEL                          0x0FC0
#define MASK_AON_APB_DBG_BUS20_SEL                          0x003F
#define MASK_AON_APB_DBG_BUS29_SEL                          0x3F000000
#define MASK_AON_APB_DBG_BUS28_SEL                          0xFC0000
#define MASK_AON_APB_DBG_BUS27_SEL                          0x3F000
#define MASK_AON_APB_DBG_BUS26_SEL                          0x0FC0
#define MASK_AON_APB_DBG_BUS25_SEL                          0x003F
#define MASK_AON_APB_DBG_BUS31_SEL                          0x0FC0
#define MASK_AON_APB_DBG_BUS30_SEL                          0x003F
#define MASK_AON_APB_PAD_DBG_BUS_DATA_A                     0xFFFFFFFF
#define MASK_AON_APB_PAD_DBG_BUS_DATA_B                     0xFFFFFFFF
#define MASK_AON_APB_PAD_DBG_BUS_DATA_OUT                   0xFFFFFFFF
#define MASK_AON_APB_FUSEBOX_SELECT_BUFFER_SW               0x0008
#define MASK_AON_APB_EFUSE_MUX_SEL_SW_DEFUALT0              0x0004
#define MASK_AON_APB_EFUSE_MUX_SEL_SW_DEFUALT1              0x0002
#define MASK_AON_APB_EFUSE_MUX_SEL_SW                       0x0001
#define MASK_AON_APB_OTG_TXPREEMPPULSETUNE                  0x100000
#define MASK_AON_APB_OTG_TXRESTUNE                          0xC0000
#define MASK_AON_APB_OTG_TXHSXVTUNE                         0x30000
#define MASK_AON_APB_OTG_TXVREFTUNE                         0xF000
#define MASK_AON_APB_OTG_TXPREEMPAMPTUNE                    0x0C00
#define MASK_AON_APB_OTG_TXRISETUNE                         0x0300
#define MASK_AON_APB_OTG_TXFSLSTUNE                         0x00F0
#define MASK_AON_APB_OTG_SQRXTUNE                           0x0007
#define MASK_AON_APB_OTG_ATERESET                           0x80000000
#define MASK_AON_APB_USB30_POWER_PRESENT                    0x2000000
#define MASK_AON_APB_OTG_VBUS_VALID_PHYREG                  0x1000000
#define MASK_AON_APB_OTG_VBUS_VALID_PHYREG_SEL              0x800000
#define MASK_AON_APB_OTG_VBUS_VALID_EXT                     0x400000
#define MASK_AON_APB_OTG_TESTBURNIN                         0x200000
#define MASK_AON_APB_OTG_LOOPBACKENB                        0x100000
#define MASK_AON_APB_OTG_TESTDATAOUT                        0xF0000
#define MASK_AON_APB_OTG_VATESTENB                          0xC000
#define MASK_AON_APB_OTG_TESTCLK                            0x2000
#define MASK_AON_APB_OTG_TESTDATAOUTSEL                     0x1000
#define MASK_AON_APB_OTG_TESTADDR                           0x0F00
#define MASK_AON_APB_OTG_TESTDATAIN                         0x00FF
#define MASK_AON_APB_USB2_CON_TESTMODE                      0x80000000
#define MASK_AON_APB_UTMI_WIDTH_SEL                         0x40000000
#define MASK_AON_APB_USB2_DATABUS16_8                       0x20000000
#define MASK_AON_APB_OTG_SS_SCALEDOWNMODE                   0x6000000
#define MASK_AON_APB_OTG_TXBITSTUFFENH                      0x800000
#define MASK_AON_APB_OTG_TXBITSTUFFEN                       0x400000
#define MASK_AON_APB_OTG_DMPULLDOWN                         0x200000
#define MASK_AON_APB_OTG_DPPULLDOWN                         0x100000
#define MASK_AON_APB_OTG_DMPULLUP                           0x0200
#define MASK_AON_APB_OTG_COMMONONN                          0x0100
#define MASK_AON_APB_USB2_PHY_IDDIG                         0x0008
#define MASK_AON_APB_OTG_FSEL                               0x0007
#define MASK_AON_APB_USB20_TUNEHSAMP                        0xC0000000
#define MASK_AON_APB_USB20_TUNEPLLS                         0x30000000
#define MASK_AON_APB_USB20_TUNERISE                         0xC000000
#define MASK_AON_APB_USB20_TUNEDSC                          0x3000000
#define MASK_AON_APB_USB20_TUNEOTG                          0xE00000
#define MASK_AON_APB_USB20_TUNESQ                           0x1E0000
#define MASK_AON_APB_USB20_RESERVED                         0xFFFF
#define MASK_AON_APB_USB20_BIST_MODE                        0xF800000
#define MASK_AON_APB_USB20_BYPASS_DRV_DM                    0x400000
#define MASK_AON_APB_USB20_BYPASS_DRV_DP                    0x200000
#define MASK_AON_APB_USB20_SAMPLER_SEL                      0x100000
#define MASK_AON_APB_HSIC_PLLON                             0x10000
#define MASK_AON_APB_USB20_REXTENABLE                       0x8000
#define MASK_AON_APB_USB20_S_ID                             0x4000
#define MASK_AON_APB_USB20_TFREGRES                         0x3F00
#define MASK_AON_APB_USB20_TFHSRES                          0x00F8
#define MASK_AON_APB_USB20_TUNEEQ                           0x0007
#define MASK_AON_APB_USB_REF_CLK_MUX_SEL                    0x0001
#define MASK_AON_APB_LVDSRF_ISO_EN                          0x0004
#define MASK_AON_APB_LVDSRF_PD_PD_L                         0x0002
#define MASK_AON_APB_LVDSRF_PS_PD_S                         0x0001
#define MASK_AON_APB_THM0_CALI_RSVD                         0x00FF
#define MASK_AON_APB_THM1_CALI_RSVD                         0x00FF
#define MASK_AON_APB_THM2_CALI_RSVD                         0x00FF
#define MASK_AON_APB_THM3_CALI_RSVD                         0x00FF
#define MASK_AON_APB_THM3_INT_ADIE_EN                       0x0800
#define MASK_AON_APB_THM2_INT_ADIE_EN                       0x0400
#define MASK_AON_APB_THM1_INT_ADIE_EN                       0x0200
#define MASK_AON_APB_THM0_INT_ADIE_EN                       0x0100
#define MASK_AON_APB_THM3_OVERHEAT_ALARM_ADIE_EN            0x0080
#define MASK_AON_APB_THM2_OVERHEAT_ALARM_ADIE_EN            0x0040
#define MASK_AON_APB_THM1_OVERHEAT_ALARM_ADIE_EN            0x0020
#define MASK_AON_APB_THM0_OVERHEAT_ALARM_ADIE_EN            0x0010
#define MASK_AON_APB_THM3_OVERHEAT_RST_DDIE_EN              0x0008
#define MASK_AON_APB_THM2_OVERHEAT_RST_DDIE_EN              0x0004
#define MASK_AON_APB_THM1_OVERHEAT_RST_DDIE_EN              0x0002
#define MASK_AON_APB_THM0_OVERHEAT_RST_DDIE_EN              0x0001
#define MASK_AON_APB_CP_SIM1_CLK_PL                         0x0020
#define MASK_AON_APB_CP_SIM1_DETECT_EN                      0x0010
#define MASK_AON_APB_CP_BAT1_DETECT_EN                      0x0008
#define MASK_AON_APB_CP_SIM1_DETECT_POL                     0x0004
#define MASK_AON_APB_CP_BAT1_DETECT_POL                     0x0002
#define MASK_AON_APB_CP_SIM1_OFF_PD_EN                      0x0001
#define MASK_AON_APB_CP_SIM2_CLK_PL                         0x0020
#define MASK_AON_APB_CP_SIM2_DETECT_EN                      0x0010
#define MASK_AON_APB_CP_BAT2_DETECT_EN                      0x0008
#define MASK_AON_APB_CP_SIM2_DETECT_POL                     0x0004
#define MASK_AON_APB_CP_BAT2_DETECT_POL                     0x0002
#define MASK_AON_APB_CP_SIM2_OFF_PD_EN                      0x0001
#define MASK_AON_APB_CP_SIM3_CLK_PL                         0x0020
#define MASK_AON_APB_CP_SIM3_DETECT_EN                      0x0010
#define MASK_AON_APB_CP_BAT3_DETECT_EN                      0x0008
#define MASK_AON_APB_CP_SIM3_DETECT_POL                     0x0004
#define MASK_AON_APB_CP_BAT3_DETECT_POL                     0x0002
#define MASK_AON_APB_CP_SIM3_OFF_PD_EN                      0x0001
#define MASK_AON_APB_AP_SIM_CLK_PL                          0x0020
#define MASK_AON_APB_AP_SIM_DETECT_EN                       0x0010
#define MASK_AON_APB_AP_BAT_DETECT_EN                       0x0008
#define MASK_AON_APB_AP_SIM_DETECT_POL                      0x0004
#define MASK_AON_APB_AP_BAT_DETECT_POL                      0x0002
#define MASK_AON_APB_AP_SIM_OFF_PD_EN                       0x0001
#define MASK_AON_APB_MONITOR_GATE_AUTO_EN_STATUS            0x00F0
#define MASK_AON_APB_MONITOR_WAIT_EN_STATUS                 0x000F
#define MASK_AON_APB_APCPU_LP_NUM_DEBUG_PWR                 0x1FFFE
#define MASK_AON_APB_APCPU_LP_EB_DEBUG_PWR                  0x0001
#define MASK_AON_APB_APCPU_LP_NUM_GIC_COL                   0x1FFFE
#define MASK_AON_APB_APCPU_LP_EB_GIC_COL                    0x0001
#define MASK_AON_APB_APCPU_CLUSTER_ATB_LP_NUM               0x1FFFE
#define MASK_AON_APB_APCPU_CLUSTER_ATB_LP_EB                0x0001
#define MASK_AON_APB_APCPU_CLUSTER_APB_LP_NUM               0x1FFFE
#define MASK_AON_APB_APCPU_CLUSTER_APB_LP_EB                0x0001
#define MASK_AON_APB_APCPU_CLUSTER_GIC_LP_NUM               0x1FFFE
#define MASK_AON_APB_APCPU_CLUSTER_GIC_LP_EB                0x0001
#define MASK_AON_APB_APCPU_GIC600_GIC_LP_NUM                0x1FFFE
#define MASK_AON_APB_APCPU_GIC600_GIC_LP_EB                 0x0001
#define MASK_AON_APB_APCPU_DBG_BLK_LP_NUM                   0x1FFFE
#define MASK_AON_APB_APCPU_DBG_BLK_LP_EB                    0x0001
#define MASK_AON_APB_APCPU_TOP_MTX_LP_NUM                   0x1FFFE00
#define MASK_AON_APB_APCPU_TOP_MTX_MIAN_LP_EB               0x0100
#define MASK_AON_APB_APCPU_TOP_MTX_S3_LP_EB                 0x0080
#define MASK_AON_APB_APCPU_TOP_MTX_S2_LP_EB                 0x0040
#define MASK_AON_APB_APCPU_TOP_MTX_S1_LP_EB                 0x0020
#define MASK_AON_APB_APCPU_TOP_MTX_S0_LP_EB                 0x0010
#define MASK_AON_APB_APCPU_TOP_MTX_M3_LP_EB                 0x0008
#define MASK_AON_APB_APCPU_TOP_MTX_M2_LP_EB                 0x0004
#define MASK_AON_APB_APCPU_TOP_MTX_M1_LP_EB                 0x0002
#define MASK_AON_APB_APCPU_TOP_MTX_M0_LP_EB                 0x0001
#define MASK_AON_APB_APCPU_MTX_PU_NUM                       0xFF00
#define MASK_AON_APB_APCPU_ACE_PU_NUM                       0x00FF
#define MASK_AON_APB_APCPU_CLUSTER_SCU_LP_NUM               0x1FFFE
#define MASK_AON_APB_APCPU_CLUSTER_SCU_LP_EB                0x0001
#define MASK_AON_APB_APCPU_DDR_AB_LP_NUM                    0x3FFFC
#define MASK_AON_APB_APCPU_DDR_AB1_LP_EB                    0x0002
#define MASK_AON_APB_APCPU_DDR_AB0_LP_EB                    0x0001
#define MASK_AON_APB_QOS_DAP_APCPU                          0xF00000
#define MASK_AON_APB_QOS_ETR_APCPU                          0xF0000
#define MASK_AON_APB_ARQOS_THRESHOLD_APCPU                  0xF000
#define MASK_AON_APB_AWQOS_THRESHOLD_APCPU                  0x0F00
#define MASK_AON_APB_ARQOS_APCPU                            0x00F0
#define MASK_AON_APB_AWQOS_APCPU                            0x000F
#define MASK_AON_APB_CGM_MPLL0_APCPU_FORCE_EN               0x0200
#define MASK_AON_APB_CGM_MPLL0_APCPU_AUTO_GATE_SEL          0x0100
#define MASK_AON_APB_MPLL0_WAIT_FORCE_EN                    0x0004
#define MASK_AON_APB_MPLL0_WAIT_AUTO_GATE_SEL               0x0002
#define MASK_AON_APB_MPLL0_SOFT_CNT_DONE                    0x0001
#define MASK_AON_APB_CGM_MPLL1_APCPU_FORCE_EN               0x0200
#define MASK_AON_APB_CGM_MPLL1_APCPU_AUTO_GATE_SEL          0x0100
#define MASK_AON_APB_MPLL1_WAIT_FORCE_EN                    0x0004
#define MASK_AON_APB_MPLL1_WAIT_AUTO_GATE_SEL               0x0002
#define MASK_AON_APB_MPLL1_SOFT_CNT_DONE                    0x0001
#define MASK_AON_APB_CGM_MPLL2_APCPU_FORCE_EN               0x0200
#define MASK_AON_APB_CGM_MPLL2_APCPU_AUTO_GATE_SEL          0x0100
#define MASK_AON_APB_MPLL2_WAIT_FORCE_EN                    0x0004
#define MASK_AON_APB_MPLL2_WAIT_AUTO_GATE_SEL               0x0002
#define MASK_AON_APB_MPLL2_SOFT_CNT_DONE                    0x0001
#define MASK_AON_APB_CGM_MPLL3_APCPU_FORCE_EN               0x0200
#define MASK_AON_APB_CGM_MPLL3_APCPU_AUTO_GATE_SEL          0x0100
#define MASK_AON_APB_MPLL3_WAIT_FORCE_EN                    0x0004
#define MASK_AON_APB_MPLL3_WAIT_AUTO_GATE_SEL               0x0002
#define MASK_AON_APB_MPLL3_SOFT_CNT_DONE                    0x0001
#define MASK_AON_APB_CGM_DPLL1_1600M_PUB_FORCE_EN           0x0200
#define MASK_AON_APB_CGM_DPLL0_2666M_PUB_FORCE_EN           0x0100
#define MASK_AON_APB_CGM_DPLL1_1600M_PUB_AUTO_GATE_SEL      0x0080
#define MASK_AON_APB_CGM_DPLL0_2666M_PUB_AUTO_GATE_SEL      0x0040
#define MASK_AON_APB_DPLL1_WAIT_FORCE_EN                    0x0020
#define MASK_AON_APB_DPLL0_WAIT_FORCE_EN                    0x0010
#define MASK_AON_APB_DPLL1_WAIT_AUTO_GATE_SEL               0x0008
#define MASK_AON_APB_DPLL0_WAIT_AUTO_GATE_SEL               0x0004
#define MASK_AON_APB_DPLL1_SOFT_CNT_DONE                    0x0002
#define MASK_AON_APB_DPLL0_SOFT_CNT_DONE                    0x0001
#define MASK_AON_APB_PUB_APB_FW_EB                          0x20000
#define MASK_AON_APB_PUB_REG_EB                             0x10000
#define MASK_AON_APB_DMC_EB                                 0x8000
#define MASK_AON_APB_PHY_VREF_ADJ                           0x03FC
#define MASK_AON_APB_PHY_VREF_PD                            0x0002
#define MASK_AON_APB_PHY_VREF_HI_C                          0x0001
#define MASK_AON_APB_CM4_TO_AON_AXI_LP_NUM                  0x1FFFE
#define MASK_AON_APB_CM4_TO_AON_AXI_LP_EB                   0x0001
#define MASK_AON_APB_AON_MTX_MAIN_LP_NUM                    0x1FFFE
#define MASK_AON_APB_AON_MTX_MAIN_LP_EB                     0x0001
#define MASK_AON_APB_AON_MTX_M0_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_M0_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_M1_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_M1_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_M2_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_M2_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_M3_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_M3_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_M4_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_M4_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_M5_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_M5_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_M6_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_M6_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S0_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S0_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S1_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S1_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S2_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S2_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S3_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S3_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S4_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S4_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S5_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S5_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S6_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S6_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S7_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S7_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S8_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S8_LP_EB                       0x0001
#define MASK_AON_APB_AON_MTX_S9_LP_NUM                      0x1FFFE
#define MASK_AON_APB_AON_MTX_S9_LP_EB                       0x0001
#define MASK_AON_APB_AP2GPU_SLICE_LP_NUM                    0x1FFFE
#define MASK_AON_APB_AP2GPU_SLICE_LP_EB                     0x0001
#define MASK_AON_APB_AP2MM_SLICE_LP_NUM                     0x1FFFE
#define MASK_AON_APB_AP2MM_SLICE_LP_EB                      0x0001
#define MASK_AON_APB_WTLCP2DDR_SLICE_LP_NUM                 0x1FFFE
#define MASK_AON_APB_WTLCP2DDR_SLICE_LP_EB                  0x0001
#define MASK_AON_APB_APCPU2AP_SLICE_LP_NUM                  0x1FFFE
#define MASK_AON_APB_APCPU2AP_SLICE_LP_EB                   0x0001
#define MASK_AON_APB_AUDCP2DDR_SLICE_LP_NUM                 0x1FFFE
#define MASK_AON_APB_AUDCP2DDR_SLICE_LP_EB                  0x0001
#define MASK_AON_APB_APCPU2DDR_SLICE_LP_NUM                 0x1FFFE
#define MASK_AON_APB_APCPU2DDR_SLICE_LP_EB                  0x0001
#define MASK_AON_APB_AON2DDR_ASYNC_BRIDGE_LP_NUM            0x1FFFE
#define MASK_AON_APB_AON2DDR_ASYNC_BRIDGE_LP_EB             0x0001
#define MASK_AON_APB_PUBCP2WTLCP_SLICE_LP_NUM               0x1FFFE
#define MASK_AON_APB_PUBCP2WTLCP_SLICE_LP_EB                0x0001
#define MASK_AON_APB_AON_APB_MASTER_BUSY                    0x00FC
#define MASK_AON_APB_AON_APB_FREQ_CTRL_EN                   0x0002
#define MASK_AON_APB_AON_APB_IDLE_EN                        0x0001
#define MASK_AON_APB_ANALOG_BB_TOP_SINDRV_ENA_AUTO_EN       0x0040
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA           0x0020
#define MASK_AON_APB_M2G_ANALOG_BB_TOP_SINDRV_ENA           0x0010
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA_SQUARE    0x0008
#define MASK_AON_APB_C2G_ANALOG_BB_TOP_CLK26MHZ_AUD_EN      0x0004
#define MASK_AON_APB_C2G_ANALOG_USB20_USB20_PS_PD_S         0x0002
#define MASK_AON_APB_C2G_ANALOG_USB20_USB20_PS_PD_L         0x0001
#define MASK_AON_APB_LP_NUM_APCPU_MERGE_MTX_M0              0x1FFFE
#define MASK_AON_APB_LP_EB_APCPU_MERGE_MTX_M0               0x0001
#define MASK_AON_APB_LP_NUM_APCPU_MERGE_MTX_M1              0x1FFFE
#define MASK_AON_APB_LP_EB_APCPU_MERGE_MTX_M1               0x0001
#define MASK_AON_APB_LP_NUM_APCPU_MERGE_MTX_S0              0x1FFFE
#define MASK_AON_APB_LP_EB_APCPU_MERGE_MTX_S0               0x0001
#define MASK_AON_APB_LP_NUM_GPU_MERGE_MTX_M0                0x1FFFE
#define MASK_AON_APB_LP_EB_GPU_MERGE_MTX_M0                 0x0001
#define MASK_AON_APB_LP_NUM_GPU_MERGE_MTX_M1                0x1FFFE
#define MASK_AON_APB_LP_EB_GPU_MERGE_MTX_M1                 0x0001
#define MASK_AON_APB_LP_NUM_GPU_MERGE_MTX_S0                0x1FFFE
#define MASK_AON_APB_LP_EB_GPU_MERGE_MTX_S0                 0x0001
#define MASK_AON_APB_LP_NUM_GPU2DDR_REGSLICE                0x1FFFE
#define MASK_AON_APB_LP_EB_GPU2DDR_REGSLICE                 0x0001
#define MASK_AON_APB_LP_NUM_MM_DCAM2DDR_REGSLICE            0x1FFFE
#define MASK_AON_APB_LP_EB_MM_DCAM2DDR_REGSLICE             0x0001
#define MASK_AON_APB_LP_NUM_MM_MTX2DDR_REGSLICE             0x1FFFE
#define MASK_AON_APB_LP_EB_MM_MTX2DDR_REGSLICE              0x0001
#define MASK_AON_APB_LP_NUM_IPA12DDR_REGSLICE               0x1FFFE
#define MASK_AON_APB_LP_EB_IPA12DDR_REGSLICE                0x0001
#define MASK_AON_APB_LP_NUM_IPA22DDR_REGSLICE               0x1FFFE
#define MASK_AON_APB_LP_EB_IPA22DDR_REGSLICE                0x0001
#define MASK_AON_APB_LP_NUM_AI2DDR_REGSLICE                 0x1FFFE
#define MASK_AON_APB_LP_EB_AI2DDR_REGSLICE                  0x0001
#define MASK_AON_APB_LP_NUM_ESE2DDR_REGSLICE                0x1FFFE
#define MASK_AON_APB_LP_EB_ESE2DDR_REGSLICE                 0x0001
#define MASK_AON_APB_LP_NUM_ESE2DDR_ASYNC_BRIDGE_W          0x1FFFE
#define MASK_AON_APB_LP_EB_ESE2DDR_ASYNC_BRIDGE_W           0x0001
#define MASK_AON_APB_AP2IPA_SLICE_LP_NUM                    0x1FFFE
#define MASK_AON_APB_AP2IPA_SLICE_LP_EB                     0x0001
#define MASK_AON_APB_AP2AI_SLICE_LP_NUM                     0x1FFFE
#define MASK_AON_APB_AP2AI_SLICE_LP_EB                      0x0001
#define MASK_AON_APB_LP_NUM_AP2IPA_ASYNC_BRIDGE_W           0x1FFFE
#define MASK_AON_APB_LP_EB_AP2IPA_ASYNC_BRIDGE_W            0x0001
#define MASK_AON_APB_ESE2DDR_AB_CCHNL_SYNC_SEL              0x10000
#define MASK_AON_APB_ESE2DDR_SLICE_CCHNL_SYNC_SEL           0x8000
#define MASK_AON_APB_AI2DDR_SLICE_CCHNL_SYNC_SEL            0x4000
#define MASK_AON_APB_AUDCP2DDR_SLICE_CCHNL_SYNC_SEL         0x2000
#define MASK_AON_APB_WTLCP2DDR_SLICE_CCHNL_SYNC_SEL         0x1000
#define MASK_AON_APB_IPA22DDR_SLICE_CCHNL_SYNC_SEL          0x0800
#define MASK_AON_APB_IPA12DDR_SLICE_CCHNL_SYNC_SEL          0x0400
#define MASK_AON_APB_MM_MTX2DDR_SLICE_CCHNL_SYNC_SEL        0x0200
#define MASK_AON_APB_MM_DCAM2DDR_SLICE_CCHNL_SYNC_SEL       0x0100
#define MASK_AON_APB_GPU2DDR_SLICE_CCHNL_SYNC_SEL           0x0080
#define MASK_AON_APB_GPU_MERGE_MTX_S0_CCHNL_SYNC_SEL        0x0040
#define MASK_AON_APB_GPU_MERGE_MTX_M1_CCHNL_SYNC_SEL        0x0020
#define MASK_AON_APB_GPU_MERGE_MTX_M0_CCHNL_SYNC_SEL        0x0010
#define MASK_AON_APB_APCPU2DDR_SLICE_CCHNL_SYNC_SEL         0x0008
#define MASK_AON_APB_APCPU_MERGE_MTX_S0_CCHNL_SYNC_SEL      0x0004
#define MASK_AON_APB_APCPU_MERGE_MTX_M1_CCHNL_SYNC_SEL      0x0002
#define MASK_AON_APB_APCPU_MERGE_MTX_M0_CCHNL_SYNC_SEL      0x0001
#define MASK_AON_APB_APCPU_INT_EN_31                        0x80000000
#define MASK_AON_APB_APCPU_INT_EN_30                        0x40000000
#define MASK_AON_APB_APCPU_INT_EN_29                        0x20000000
#define MASK_AON_APB_APCPU_INT_EN_28                        0x10000000
#define MASK_AON_APB_APCPU_INT_EN_27                        0x8000000
#define MASK_AON_APB_APCPU_INT_EN_26                        0x4000000
#define MASK_AON_APB_APCPU_INT_EN_25                        0x2000000
#define MASK_AON_APB_APCPU_INT_EN_24                        0x1000000
#define MASK_AON_APB_APCPU_INT_EN_23                        0x800000
#define MASK_AON_APB_APCPU_INT_EN_22                        0x400000
#define MASK_AON_APB_APCPU_INT_EN_21                        0x200000
#define MASK_AON_APB_APCPU_INT_EN_20                        0x100000
#define MASK_AON_APB_APCPU_INT_EN_19                        0x80000
#define MASK_AON_APB_APCPU_INT_EN_18                        0x40000
#define MASK_AON_APB_APCPU_INT_EN_17                        0x20000
#define MASK_AON_APB_APCPU_INT_EN_16                        0x10000
#define MASK_AON_APB_APCPU_INT_EN_15                        0x8000
#define MASK_AON_APB_APCPU_INT_EN_14                        0x4000
#define MASK_AON_APB_APCPU_INT_EN_13                        0x2000
#define MASK_AON_APB_APCPU_INT_EN_12                        0x1000
#define MASK_AON_APB_APCPU_INT_EN_11                        0x0800
#define MASK_AON_APB_APCPU_INT_EN_10                        0x0400
#define MASK_AON_APB_APCPU_INT_EN_9                         0x0200
#define MASK_AON_APB_APCPU_INT_EN_8                         0x0100
#define MASK_AON_APB_APCPU_INT_EN_7                         0x0080
#define MASK_AON_APB_APCPU_INT_EN_6                         0x0040
#define MASK_AON_APB_APCPU_INT_EN_5                         0x0020
#define MASK_AON_APB_APCPU_INT_EN_4                         0x0010
#define MASK_AON_APB_APCPU_INT_EN_3                         0x0008
#define MASK_AON_APB_APCPU_INT_EN_2                         0x0004
#define MASK_AON_APB_APCPU_INT_EN_1                         0x0002
#define MASK_AON_APB_APCPU_INT_EN_0                         0x0001
#define MASK_AON_APB_APCPU_INT_EN_63                        0x80000000
#define MASK_AON_APB_APCPU_INT_EN_62                        0x40000000
#define MASK_AON_APB_APCPU_INT_EN_61                        0x20000000
#define MASK_AON_APB_APCPU_INT_EN_60                        0x10000000
#define MASK_AON_APB_APCPU_INT_EN_59                        0x8000000
#define MASK_AON_APB_APCPU_INT_EN_58                        0x4000000
#define MASK_AON_APB_APCPU_INT_EN_57                        0x2000000
#define MASK_AON_APB_APCPU_INT_EN_56                        0x1000000
#define MASK_AON_APB_APCPU_INT_EN_55                        0x800000
#define MASK_AON_APB_APCPU_INT_EN_54                        0x400000
#define MASK_AON_APB_APCPU_INT_EN_53                        0x200000
#define MASK_AON_APB_APCPU_INT_EN_52                        0x100000
#define MASK_AON_APB_APCPU_INT_EN_51                        0x80000
#define MASK_AON_APB_APCPU_INT_EN_50                        0x40000
#define MASK_AON_APB_APCPU_INT_EN_49                        0x20000
#define MASK_AON_APB_APCPU_INT_EN_48                        0x10000
#define MASK_AON_APB_APCPU_INT_EN_47                        0x8000
#define MASK_AON_APB_APCPU_INT_EN_46                        0x4000
#define MASK_AON_APB_APCPU_INT_EN_45                        0x2000
#define MASK_AON_APB_APCPU_INT_EN_44                        0x1000
#define MASK_AON_APB_APCPU_INT_EN_43                        0x0800
#define MASK_AON_APB_APCPU_INT_EN_42                        0x0400
#define MASK_AON_APB_APCPU_INT_EN_41                        0x0200
#define MASK_AON_APB_APCPU_INT_EN_40                        0x0100
#define MASK_AON_APB_APCPU_INT_EN_39                        0x0080
#define MASK_AON_APB_APCPU_INT_EN_38                        0x0040
#define MASK_AON_APB_APCPU_INT_EN_37                        0x0020
#define MASK_AON_APB_APCPU_INT_EN_36                        0x0010
#define MASK_AON_APB_APCPU_INT_EN_35                        0x0008
#define MASK_AON_APB_APCPU_INT_EN_34                        0x0004
#define MASK_AON_APB_APCPU_INT_EN_33                        0x0002
#define MASK_AON_APB_APCPU_INT_EN_32                        0x0001
#define MASK_AON_APB_APCPU_INT_EN_95                        0x80000000
#define MASK_AON_APB_APCPU_INT_EN_94                        0x40000000
#define MASK_AON_APB_APCPU_INT_EN_93                        0x20000000
#define MASK_AON_APB_APCPU_INT_EN_92                        0x10000000
#define MASK_AON_APB_APCPU_INT_EN_91                        0x8000000
#define MASK_AON_APB_APCPU_INT_EN_90                        0x4000000
#define MASK_AON_APB_APCPU_INT_EN_89                        0x2000000
#define MASK_AON_APB_APCPU_INT_EN_88                        0x1000000
#define MASK_AON_APB_APCPU_INT_EN_87                        0x800000
#define MASK_AON_APB_APCPU_INT_EN_86                        0x400000
#define MASK_AON_APB_APCPU_INT_EN_85                        0x200000
#define MASK_AON_APB_APCPU_INT_EN_84                        0x100000
#define MASK_AON_APB_APCPU_INT_EN_83                        0x80000
#define MASK_AON_APB_APCPU_INT_EN_82                        0x40000
#define MASK_AON_APB_APCPU_INT_EN_81                        0x20000
#define MASK_AON_APB_APCPU_INT_EN_80                        0x10000
#define MASK_AON_APB_APCPU_INT_EN_79                        0x8000
#define MASK_AON_APB_APCPU_INT_EN_78                        0x4000
#define MASK_AON_APB_APCPU_INT_EN_77                        0x2000
#define MASK_AON_APB_APCPU_INT_EN_76                        0x1000
#define MASK_AON_APB_APCPU_INT_EN_75                        0x0800
#define MASK_AON_APB_APCPU_INT_EN_74                        0x0400
#define MASK_AON_APB_APCPU_INT_EN_73                        0x0200
#define MASK_AON_APB_APCPU_INT_EN_72                        0x0100
#define MASK_AON_APB_APCPU_INT_EN_71                        0x0080
#define MASK_AON_APB_APCPU_INT_EN_70                        0x0040
#define MASK_AON_APB_APCPU_INT_EN_69                        0x0020
#define MASK_AON_APB_APCPU_INT_EN_68                        0x0010
#define MASK_AON_APB_APCPU_INT_EN_67                        0x0008
#define MASK_AON_APB_APCPU_INT_EN_66                        0x0004
#define MASK_AON_APB_APCPU_INT_EN_65                        0x0002
#define MASK_AON_APB_APCPU_INT_EN_64                        0x0001
#define MASK_AON_APB_APCPU_INT_EN_127                       0x80000000
#define MASK_AON_APB_APCPU_INT_EN_126                       0x40000000
#define MASK_AON_APB_APCPU_INT_EN_125                       0x20000000
#define MASK_AON_APB_APCPU_INT_EN_124                       0x10000000
#define MASK_AON_APB_APCPU_INT_EN_123                       0x8000000
#define MASK_AON_APB_APCPU_INT_EN_122                       0x4000000
#define MASK_AON_APB_APCPU_INT_EN_121                       0x2000000
#define MASK_AON_APB_APCPU_INT_EN_120                       0x1000000
#define MASK_AON_APB_APCPU_INT_EN_119                       0x800000
#define MASK_AON_APB_APCPU_INT_EN_118                       0x400000
#define MASK_AON_APB_APCPU_INT_EN_117                       0x200000
#define MASK_AON_APB_APCPU_INT_EN_116                       0x100000
#define MASK_AON_APB_APCPU_INT_EN_115                       0x80000
#define MASK_AON_APB_APCPU_INT_EN_114                       0x40000
#define MASK_AON_APB_APCPU_INT_EN_113                       0x20000
#define MASK_AON_APB_APCPU_INT_EN_112                       0x10000
#define MASK_AON_APB_APCPU_INT_EN_111                       0x8000
#define MASK_AON_APB_APCPU_INT_EN_110                       0x4000
#define MASK_AON_APB_APCPU_INT_EN_109                       0x2000
#define MASK_AON_APB_APCPU_INT_EN_108                       0x1000
#define MASK_AON_APB_APCPU_INT_EN_107                       0x0800
#define MASK_AON_APB_APCPU_INT_EN_106                       0x0400
#define MASK_AON_APB_APCPU_INT_EN_105                       0x0200
#define MASK_AON_APB_APCPU_INT_EN_104                       0x0100
#define MASK_AON_APB_APCPU_INT_EN_103                       0x0080
#define MASK_AON_APB_APCPU_INT_EN_102                       0x0040
#define MASK_AON_APB_APCPU_INT_EN_101                       0x0020
#define MASK_AON_APB_APCPU_INT_EN_100                       0x0010
#define MASK_AON_APB_APCPU_INT_EN_99                        0x0008
#define MASK_AON_APB_APCPU_INT_EN_98                        0x0004
#define MASK_AON_APB_APCPU_INT_EN_97                        0x0002
#define MASK_AON_APB_APCPU_INT_EN_96                        0x0001
#define MASK_AON_APB_APCPU_INT_EN_159                       0x80000000
#define MASK_AON_APB_APCPU_INT_EN_158                       0x40000000
#define MASK_AON_APB_APCPU_INT_EN_157                       0x20000000
#define MASK_AON_APB_APCPU_INT_EN_156                       0x10000000
#define MASK_AON_APB_APCPU_INT_EN_155                       0x8000000
#define MASK_AON_APB_APCPU_INT_EN_154                       0x4000000
#define MASK_AON_APB_APCPU_INT_EN_153                       0x2000000
#define MASK_AON_APB_APCPU_INT_EN_152                       0x1000000
#define MASK_AON_APB_APCPU_INT_EN_151                       0x800000
#define MASK_AON_APB_APCPU_INT_EN_150                       0x400000
#define MASK_AON_APB_APCPU_INT_EN_149                       0x200000
#define MASK_AON_APB_APCPU_INT_EN_148                       0x100000
#define MASK_AON_APB_APCPU_INT_EN_147                       0x80000
#define MASK_AON_APB_APCPU_INT_EN_146                       0x40000
#define MASK_AON_APB_APCPU_INT_EN_145                       0x20000
#define MASK_AON_APB_APCPU_INT_EN_144                       0x10000
#define MASK_AON_APB_APCPU_INT_EN_143                       0x8000
#define MASK_AON_APB_APCPU_INT_EN_142                       0x4000
#define MASK_AON_APB_APCPU_INT_EN_141                       0x2000
#define MASK_AON_APB_APCPU_INT_EN_140                       0x1000
#define MASK_AON_APB_APCPU_INT_EN_139                       0x0800
#define MASK_AON_APB_APCPU_INT_EN_138                       0x0400
#define MASK_AON_APB_APCPU_INT_EN_137                       0x0200
#define MASK_AON_APB_APCPU_INT_EN_136                       0x0100
#define MASK_AON_APB_APCPU_INT_EN_135                       0x0080
#define MASK_AON_APB_APCPU_INT_EN_134                       0x0040
#define MASK_AON_APB_APCPU_INT_EN_133                       0x0020
#define MASK_AON_APB_APCPU_INT_EN_132                       0x0010
#define MASK_AON_APB_APCPU_INT_EN_131                       0x0008
#define MASK_AON_APB_APCPU_INT_EN_130                       0x0004
#define MASK_AON_APB_APCPU_INT_EN_129                       0x0002
#define MASK_AON_APB_APCPU_INT_EN_128                       0x0001
#define MASK_AON_APB_APCPU_INT_EN_191                       0x80000000
#define MASK_AON_APB_APCPU_INT_EN_190                       0x40000000
#define MASK_AON_APB_APCPU_INT_EN_189                       0x20000000
#define MASK_AON_APB_APCPU_INT_EN_188                       0x10000000
#define MASK_AON_APB_APCPU_INT_EN_187                       0x8000000
#define MASK_AON_APB_APCPU_INT_EN_186                       0x4000000
#define MASK_AON_APB_APCPU_INT_EN_185                       0x2000000
#define MASK_AON_APB_APCPU_INT_EN_184                       0x1000000
#define MASK_AON_APB_APCPU_INT_EN_183                       0x800000
#define MASK_AON_APB_APCPU_INT_EN_182                       0x400000
#define MASK_AON_APB_APCPU_INT_EN_181                       0x200000
#define MASK_AON_APB_APCPU_INT_EN_180                       0x100000
#define MASK_AON_APB_APCPU_INT_EN_179                       0x80000
#define MASK_AON_APB_APCPU_INT_EN_178                       0x40000
#define MASK_AON_APB_APCPU_INT_EN_177                       0x20000
#define MASK_AON_APB_APCPU_INT_EN_176                       0x10000
#define MASK_AON_APB_APCPU_INT_EN_175                       0x8000
#define MASK_AON_APB_APCPU_INT_EN_174                       0x4000
#define MASK_AON_APB_APCPU_INT_EN_173                       0x2000
#define MASK_AON_APB_APCPU_INT_EN_172                       0x1000
#define MASK_AON_APB_APCPU_INT_EN_171                       0x0800
#define MASK_AON_APB_APCPU_INT_EN_170                       0x0400
#define MASK_AON_APB_APCPU_INT_EN_169                       0x0200
#define MASK_AON_APB_APCPU_INT_EN_168                       0x0100
#define MASK_AON_APB_APCPU_INT_EN_167                       0x0080
#define MASK_AON_APB_APCPU_INT_EN_166                       0x0040
#define MASK_AON_APB_APCPU_INT_EN_165                       0x0020
#define MASK_AON_APB_APCPU_INT_EN_164                       0x0010
#define MASK_AON_APB_APCPU_INT_EN_163                       0x0008
#define MASK_AON_APB_APCPU_INT_EN_162                       0x0004
#define MASK_AON_APB_APCPU_INT_EN_161                       0x0002
#define MASK_AON_APB_APCPU_INT_EN_160                       0x0001
#define MASK_AON_APB_SDIO0_EMMC_CARD_PRESENT_32K            0x200000
#define MASK_AON_APB_SDIO0_EMMC_CARD_PROTECT_32K            0x100000
#define MASK_AON_APB_SDIO0_EMMC_BATTERY_PRESENT_32K         0x80000
#define MASK_AON_APB_SDIO0_EMMC_BATTERY_DEB_EN_32K          0x40000
#define MASK_AON_APB_SDIO0_EMMC_BATTERY_DBNC_THD_32K        0x3FC00
#define MASK_AON_APB_SDIO0_EMMC_BATTERY_DBNC_EN_32K         0x0200
#define MASK_AON_APB_SDIO0_EMMC_CARDDET_DBNC_THD_32K        0x01FE
#define MASK_AON_APB_SDIO0_EMMC_CARDDET_DBNC_EN_32K         0x0001
#define MASK_AON_APB_SDIO1_EMMC_CARD_PRESENT_32K            0x200000
#define MASK_AON_APB_SDIO1_EMMC_CARD_PROTECT_32K            0x100000
#define MASK_AON_APB_SDIO1_EMMC_BATTERY_PRESENT_32K         0x80000
#define MASK_AON_APB_SDIO1_EMMC_BATTERY_DEB_EN_32K          0x40000
#define MASK_AON_APB_SDIO1_EMMC_BATTERY_DBNC_THD_32K        0x3FC00
#define MASK_AON_APB_SDIO1_EMMC_BATTERY_DBNC_EN_32K         0x0200
#define MASK_AON_APB_SDIO1_EMMC_CARDDET_DBNC_THD_32K        0x01FE
#define MASK_AON_APB_SDIO1_EMMC_CARDDET_DBNC_EN_32K         0x0001
#define MASK_AON_APB_SDIO2_EMMC_CARD_PRESENT_32K            0x200000
#define MASK_AON_APB_SDIO2_EMMC_CARD_PROTECT_32K            0x100000
#define MASK_AON_APB_SDIO2_EMMC_BATTERY_PRESENT_32K         0x80000
#define MASK_AON_APB_SDIO2_EMMC_BATTERY_DEB_EN_32K          0x40000
#define MASK_AON_APB_SDIO2_EMMC_BATTERY_DBNC_THD_32K        0x3FC00
#define MASK_AON_APB_SDIO2_EMMC_BATTERY_DBNC_EN_32K         0x0200
#define MASK_AON_APB_SDIO2_EMMC_CARDDET_DBNC_THD_32K        0x01FE
#define MASK_AON_APB_SDIO2_EMMC_CARDDET_DBNC_EN_32K         0x0001
#define MASK_AON_APB_EMMC_EMMC_CARD_PRESENT_32K             0x200000
#define MASK_AON_APB_EMMC_EMMC_CARD_PROTECT_32K             0x100000
#define MASK_AON_APB_EMMC_EMMC_BATTERY_PRESENT_32K          0x80000
#define MASK_AON_APB_EMMC_EMMC_BATTERY_DEB_EN_32K           0x40000
#define MASK_AON_APB_EMMC_EMMC_BATTERY_DBNC_THD_32K         0x3FC00
#define MASK_AON_APB_EMMC_EMMC_BATTERY_DBNC_EN_32K          0x0200
#define MASK_AON_APB_EMMC_EMMC_CARDDET_DBNC_THD_32K         0x01FE
#define MASK_AON_APB_EMMC_EMMC_CARDDET_DBNC_EN_32K          0x0001
#define MASK_AON_APB_AP_WDG_RST_FLAG                        0x0040
#define MASK_AON_APB_PCP_WDG_RST_FLAG                       0x0020
#define MASK_AON_APB_WTLCP_LTE_WDG_RST_FLAG                 0x0010
#define MASK_AON_APB_WTLCP_TG_WDG_RST_FLAG                  0x0008
#define MASK_AON_APB_AUDCP_WDG_RST_FLAG                     0x0004
#define MASK_AON_APB_APCPU_WDG_RST_FLAG                     0x0002
#define MASK_AON_APB_SEC_WDG_RST_FLAG                       0x0001
#define MASK_AON_APB_BOND_OPTION0                           0xFFFFFFFF
#define MASK_AON_APB_BOND_OPTION1                           0xFFFFFFFF
#define MASK_AON_APB_RES_REG0_31_8                          0xFFFFFF00
#define MASK_AON_APB_ANA_INT_POL_SEL                        0x00FF
#define MASK_AON_APB_RES_REG0_6_0                           0x007F
#define MASK_AON_APB_RES_REG1                               0xFFFFFFFF
#define MASK_AON_APB_HPROT_DMAW                             0x00F0
#define MASK_AON_APB_HPROT_DMAR                             0x000F
#define MASK_AON_APB_REC_26MHZ_0_BUF_PD                     0x0100
#define MASK_AON_APB_SLEEP_PLLLOCK_SEL                      0x0080
#define MASK_AON_APB_PLL_LOCK_SEL                           0x0070
#define MASK_AON_APB_SLEEP_DBG_SEL                          0x000F
#define MASK_AON_APB_CPU2DDR_BRIDGE_DEBUG_SIGNAL_R          0xFFFFFFFF
#define MASK_AON_APB_AON2DDR_BRIDGE_DEBUG_SIGNAL_R          0xFFFFFFFF
#define MASK_AON_APB_AON2DDR_AXI_DETECTOR_OVERFLOW          0x0004
#define MASK_AON_APB_AON2DDR_RST_SUBSYS                     0x0002
#define MASK_AON_APB_AON2DDR_BRIDGE_TRANS_IDLE              0x0001
#define MASK_AON_APB_AUD2DDR_BRIDGE_DEBUG_SIGNAL_R          0xFFFFFFFF
#define MASK_AON_APB_WTL2DDR_BRIDGE_DEBUG_SIGNAL_R          0xFFFFFFFF
#define MASK_AON_APB_MATCH_SEL                              0x80000
#define MASK_AON_APB_WAIT_OVER                              0x7FFF8
#define MASK_AON_APB_ENABLE_COUNTER                         0x0004
#define MASK_AON_APB_ENABLE_FILTER                          0x0002
#define MASK_AON_APB_DEBUG_MODE                             0x0001
#define MASK_AON_APB_ADDR_FLT                               0xFFFFFFFF
#define MASK_AON_APB_ADDR_OVER                              0xFFFFFFFF
#define MASK_AON_APB_ADDR_DIFF                              0xFFFFFFFF
#define MASK_AON_APB_LATEST_ADDR                            0xFFFFFFFF
#define MASK_AON_APB_ADDR_MASK                              0xFFFFFFFF
#define MASK_AON_APB_LEAKAGE_MAGIC_WORD                     0xFFFFFFFF
#define MASK_AON_APB_LEAKAGE_SWITCH                         0x0001
#define MASK_AON_APB_FUNC_TEST_BOOT_ADDR                    0xFFFFFFFF
#define MASK_AON_APB_CGM_RESCUE                             0xFFFFFFFF
#define MASK_AON_APB_SDIO2_SLICE_EN                         0x0008
#define MASK_AON_APB_CP_SDIO_ENABLE                         0x0004
#define MASK_AON_APB_AP_SDIO_ENABLE                         0x0002
#define MASK_AON_APB_SDIO_MODULE_SEL                        0x0001
#define MASK_AON_APB_SP_INT_REQ_BUSMON_PUBCP_WAKEUP_EN      0x80000000
#define MASK_AON_APB_SP_INT_REQ_BUSMON_AUDCP_WAKEUP_EN      0x40000000
#define MASK_AON_APB_SP_INT_REQ_ADI_WAKEUP_EN               0x20000000
#define MASK_AON_APB_SP_INT_REQ_PCP_WDG_WAKEUP_EN           0x10000000
#define MASK_AON_APB_SP_INT_REQ_PWR_DOWN_ALL_WAKEUP_EN      0x8000000
#define MASK_AON_APB_SP_INT_REQ_PWR_UP_ALL_WAKEUP_EN        0x4000000
#define MASK_AON_APB_SP_INT_REQ_AP_WDG_RST_WAKEUP_EN        0x2000000
#define MASK_AON_APB_SP_INT_REQ_APCPU_WDG_RST_WAKEUP_EN     0x1000000
#define MASK_AON_APB_SP_INT_REQ_SEC_EIC_WAKEUP_EN           0x800000
#define MASK_AON_APB_SP_INT_REQ_SEC_TMR_WAKEUP_EN           0x400000
#define MASK_AON_APB_SP_INT_REQ_SEC_WDG_WAKEUP_EN           0x200000
#define MASK_AON_APB_SP_INT_REQ_SEC_RTC_WAKEUP_EN           0x100000
#define MASK_AON_APB_SP_INT_REQ_SEC_GPIO_WAKEUP_EN          0x80000
#define MASK_AON_APB_SP_INT_REQ_MBOX_SRC_SIPC_SP_CM4_WAKEUP_EN 0x40000
#define MASK_AON_APB_SP_INT_REQ_MBOX_SRC_CM4_WAKEUP_EN      0x20000
#define MASK_AON_APB_SP_INT_REQ_MBOX_TAR_CM4_WAKEUP_EN      0x10000
#define MASK_AON_APB_SP_INT_REQ_CM4_SOFT_WAKEUP_EN          0x8000
#define MASK_AON_APB_SP_INT_FPU_EXCEPTION_WAKEUP_EN         0x4000
#define MASK_AON_APB_SP_INT_REQ_EIC_GPIO_NON_LAT_WAKEUP_EN  0x2000
#define MASK_AON_APB_SP_INT_REQ_EIC_GPIO_LAT_WAKEUP_EN      0x1000
#define MASK_AON_APB_SP_INT_REQ_EIC_NON_LAT_WAKEUP_EN       0x0800
#define MASK_AON_APB_SP_INT_REQ_EIC_LAT_WAKEUP_EN           0x0400
#define MASK_AON_APB_SP_INT_REQ_CM4_DMA_WAKEUP_EN           0x0200
#define MASK_AON_APB_SP_INT_REQ_CM4_GPIO_WAKEUP_EN          0x0100
#define MASK_AON_APB_SP_INT_REQ_CM4_SYST_WAKEUP_EN          0x0080
#define MASK_AON_APB_SP_INT_REQ_CM4_I2C0_SLV_WAKEUP_EN      0x0040
#define MASK_AON_APB_SP_INT_REQ_CM4_WDG_WAKEUP_EN           0x0020
#define MASK_AON_APB_SP_INT_REQ_CM4_SPI_WAKEUP_EN           0x0010
#define MASK_AON_APB_SP_INT_REQ_CM4_UART1_WAKEUP_EN         0x0008
#define MASK_AON_APB_SP_INT_REQ_CM4_UART0_WAKEUP_EN         0x0004
#define MASK_AON_APB_SP_INT_REQ_CM4_I3C1_WAKEUP_EN          0x0002
#define MASK_AON_APB_SP_INT_REQ_CM4_I3C0_WAKEUP_EN          0x0001
#define MASK_AON_APB_SP_INT_REQ_AUDCP_VBC_AUDRCD_WAKEUP_EN  0x80000000
#define MASK_AON_APB_SP_INT_REQ_AUDCP_MCDT_WAKEUP_EN        0x40000000
#define MASK_AON_APB_SP_INT_REQ_AUDCP_DMA_WAKEUP_EN         0x20000000
#define MASK_AON_APB_SP_INT_REQ_AUDCP_CHN_START_CHN3_WAKEUP_EN 0x10000000
#define MASK_AON_APB_SP_INT_REQ_AUDCP_CHN_START_CHN2_WAKEUP_EN 0x8000000
#define MASK_AON_APB_SP_INT_REQ_AUDCP_CHN_START_CHN1_WAKEUP_EN 0x4000000
#define MASK_AON_APB_SP_INT_REQ_AUDCP_CHN_START_CHN0_WAKEUP_EN 0x2000000
#define MASK_AON_APB_SP_INT_REQ_ANA_WAKEUP_EN               0x1000000
#define MASK_AON_APB_SP_INT_REQ_WTLCP_LTE_WDG_RST_WAKEUP_EN 0x800000
#define MASK_AON_APB_SP_INT_REQ_WTLCP_TG_WDG_RST_WAKEUP_EN  0x400000
#define MASK_AON_APB_SP_INT_REQ_GSP_WAKEUP_EN               0x200000
#define MASK_AON_APB_SP_INT_REQ_SLV_FW_AP_WAKEUP_EN         0x100000
#define MASK_AON_APB_SP_INT_REQ_DISPC_WAKEUP_EN             0x80000
#define MASK_AON_APB_SP_INT_REQ_PUB_DFS_DENY_EN             0x40000
#define MASK_AON_APB_SP_INT_REQ_PUB_DMC_MPU_VIO_WAKEUP_EN   0x20000
#define MASK_AON_APB_SP_INT_REQ_MEM_FW_PUB_WAKEUP_EN        0x10000
#define MASK_AON_APB_SP_INT_REQ_PUB_DFI_BUSMON_WAKEUP_EN    0x8000
#define MASK_AON_APB_SP_INT_REQ_PUB_PTM_WAKEUP_EN           0x4000
#define MASK_AON_APB_SP_INT_REQ_PUB_HARDWARE_DFS_EXIT_WAKEUP_EN 0x2000
#define MASK_AON_APB_SP_INT_REQ_PUB_DFS_COMPLETE_WAKEUP_EN  0x1000
#define MASK_AON_APB_SP_INT_REQ_PUB_DFS_ERROR_WAKEUP_EN     0x0800
#define MASK_AON_APB_SP_INT_REQ_PUB_DFS_GIVEUP_EN           0x0400
#define MASK_AON_APB_SP_INT_REQ_CLK_32K_DET_WAKEUP_EN       0x0200
#define MASK_AON_APB_SP_INT_REQ_AON_I2C0_WAKEUP_EN          0x0100
#define MASK_AON_APB_SP_INT_REQ_THM0_WAKEUP_EN              0x0080
#define MASK_AON_APB_SP_INT_REQ_PWR_UP_PUB_WAKEUP_EN        0x0040
#define MASK_AON_APB_SP_INT_REQ_PWR_UP_AP_WAKEUP_EN         0x0020
#define MASK_AON_APB_SP_INT_REQ_SLV_FW_AON_WAKEUP_EN        0x0010
#define MASK_AON_APB_SP_INT_REQ_MEM_FW_AON_WAKEUP_EN        0x0008
#define MASK_AON_APB_SP_INT_REQ_BUSMON_USB_WAKEUP_EN        0x0004
#define MASK_AON_APB_SP_INT_REQ_BUSMON_AP_WAKEUP_EN         0x0002
#define MASK_AON_APB_SP_INT_REQ_BUSMON_WTLCP_WAKEUP_EN      0x0001
#define MASK_AON_APB_SP_INT_REQ_AON_I2C1_WAKEUP_EN          0x0400
#define MASK_AON_APB_SP_INT_REQ_DFS_VOTE_DONE_WAKEUP_EN     0x0200
#define MASK_AON_APB_SP_INT_REQ_THM2_WAKEUP_EN              0x0100
#define MASK_AON_APB_SP_INT_REQ_THM1_WAKEUP_EN              0x0080
#define MASK_AON_APB_SP_INT_REQ_CM4_TMR2_WAKEUP_EN          0x0040
#define MASK_AON_APB_SP_INT_REQ_CM4_TMR1_WAKEUP_EN          0x0020
#define MASK_AON_APB_SP_INT_REQ_CM4_TMR0_WAKEUP_EN          0x0010
#define MASK_AON_APB_SP_INT_REQ_EXT_RSTB_SPCPU_WAKEUP_EN    0x0008
#define MASK_AON_APB_SP_INT_REQ_ESE_WAKEUP_EN               0x0004
#define MASK_AON_APB_SP_INT_REQ_AUDCP_WDG_RST_WAKEUP_EN     0x0002
#define MASK_AON_APB_SP_INT_REQ_AUDCP_VBC_AUDPLY_WAKEUP_EN  0x0001
#define MASK_AON_APB_DBG_BUS_DATA_WTLCP                     0xFFFFFFFF
#define MASK_AON_APB_DBG_BUS_DATA_PUBCP                     0xFFFFFFFF
#define MASK_AON_APB_DBG_BUS_DATA_AUDCP                     0xFFFFFFFF
#define MASK_AON_APB_AP_EMMC_POWER_OFF_DLY                  0x100000
#define MASK_AON_APB_PUCP_SDIO0_POWER_OFF_DLY               0x80000
#define MASK_AON_APB_AP_SDIO2_POWER_OFF_DLY                 0x40000
#define MASK_AON_APB_AP_SDIO1_POWER_OFF_DLY                 0x20000
#define MASK_AON_APB_AP_SDIO0_POWER_OFF_DLY                 0x10000
#define MASK_AON_APB_AP_EMMC_POWER_OFF                      0x0010
#define MASK_AON_APB_PUCP_SDIO0_POWER_OFF                   0x0008
#define MASK_AON_APB_AP_SDIO2_POWER_OFF                     0x0004
#define MASK_AON_APB_AP_SDIO1_POWER_OFF                     0x0002
#define MASK_AON_APB_AP_SDIO0_POWER_OFF                     0x0001
#define MASK_AON_APB_SCC_DBG_BUS                            0xFFFFFFFF
#define MASK_AON_APB_AON_FUNC_CTRL_0                        0xFFFFFFFF
#define MASK_AON_APB_AON_FUNC_CTRL_1                        0xFFFFFFFF
#define MASK_AP_AHB_I2C9_EB_SEC                             0x20000000
#define MASK_AP_AHB_I2C8_EB_SEC                             0x10000000
#define MASK_AP_AHB_I2C7_EB_SEC                             0x8000000
#define MASK_AP_AHB_I2C6_EB_SEC                             0x4000000
#define MASK_AP_AHB_I2C5_EB_SEC                             0x2000000
#define MASK_AP_AHB_I2C4_EB_SEC                             0x1000000
#define MASK_AP_AHB_I2C3_EB_SEC                             0x800000
#define MASK_AP_AHB_I2C2_EB_SEC                             0x400000
#define MASK_AP_AHB_I2C1_EB_SEC                             0x200000
#define MASK_AP_AHB_I2C0_EB_SEC                             0x100000
#define MASK_AP_AHB_I2C9_EB                                 0x80000
#define MASK_AP_AHB_I2C8_EB                                 0x40000
#define MASK_AP_AHB_I2C7_EB                                 0x20000
#define MASK_AP_AHB_I2C6_EB                                 0x10000
#define MASK_AP_AHB_I2C5_EB                                 0x8000
#define MASK_AP_AHB_I2C4_EB                                 0x4000
#define MASK_AP_AHB_I2C3_EB                                 0x2000
#define MASK_AP_AHB_I2C2_EB                                 0x1000
#define MASK_AP_AHB_I2C1_EB                                 0x0800
#define MASK_AP_AHB_I2C0_EB                                 0x0400
#define MASK_AP_AHB_AP2EMC_EB                               0x0200
#define MASK_AP_AHB_BUSMON_CLOCK_EB                         0x0100
#define MASK_AP_AHB_CKG_EB                                  0x0080
#define MASK_AP_AHB_UFS_EB                                  0x0040
#define MASK_AP_AHB_DMA_EB                                  0x0020
#define MASK_AP_AHB_DMA_ENABLE                              0x0010
#define MASK_AP_AHB_EMMC_EB                                 0x0008
#define MASK_AP_AHB_SDIO2_EB                                0x0004
#define MASK_AP_AHB_SDIO1_EB                                0x0002
#define MASK_AP_AHB_SDIO0_EB                                0x0001
#define MASK_AP_AHB_I2C9_SOFT_RST                           0x2000000
#define MASK_AP_AHB_I2C8_SOFT_RST                           0x1000000
#define MASK_AP_AHB_I2C7_SOFT_RST                           0x800000
#define MASK_AP_AHB_I2C6_SOFT_RST                           0x400000
#define MASK_AP_AHB_I2C5_SOFT_RST                           0x200000
#define MASK_AP_AHB_I2C4_SOFT_RST                           0x100000
#define MASK_AP_AHB_I2C3_SOFT_RST                           0x80000
#define MASK_AP_AHB_I2C2_SOFT_RST                           0x40000
#define MASK_AP_AHB_I2C1_SOFT_RST                           0x20000
#define MASK_AP_AHB_I2C0_SOFT_RST                           0x10000
#define MASK_AP_AHB_DMA_SOFT_RST                            0x0100
#define MASK_AP_AHB_UFS_SOFT_RST                            0x0040
#define MASK_AP_AHB_EMMC_SOFT_RST                           0x0008
#define MASK_AP_AHB_SDIO2_SOFT_RST                          0x0004
#define MASK_AP_AHB_SDIO1_SOFT_RST                          0x0002
#define MASK_AP_AHB_SDIO0_SOFT_RST                          0x0001
#define MASK_AP_AHB_AXI_LP_CTRL_DISABLE                     0x0008
#define MASK_AP_AHB_PERI_FORCE_ON                           0x0004
#define MASK_AP_AHB_PERI_FORCE_OFF                          0x0002
#define MASK_AP_AHB_CGM_CLK_AP_AXI_AUTO_GATE_EN             0x0001
#define MASK_AP_AHB_CACTIVE_SLV3_WAKEUP_EN                  0x0400
#define MASK_AP_AHB_LP_AUTO_CTRL_EN                         0x0080
#define MASK_AP_AHB_AP_MAINMTX_LP_DISABLE                   0x0040
#define MASK_AP_AHB_AP_AHB_AUTO_GATE_EN                     0x0020
#define MASK_AP_AHB_AP_EMC_AUTO_GATE_EN                     0x0010
#define MASK_AP_AHB_HOLDING_PEN                             0xFFFFFFFF
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_UFS              0x0400
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_SDIO2            0x0200
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_SDIO1            0x0100
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_SDIO0            0x0080
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_EMMC             0x0040
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_APCPU            0x0020
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_DMA              0x0010
#define MASK_AP_AHB_AP_APB_AUTO_CONTROL_SEL                 0x0008
#define MASK_AP_AHB_AP_APB_AUTO_MUX_SEL                     0x0006
#define MASK_AP_AHB_AP_APB_AUTO_MUX_EN                      0x0001
#define MASK_AP_AHB_UFS_CFG_EB                              0x0008
#define MASK_AP_AHB_UFX_RX_1_EB                             0x0004
#define MASK_AP_AHB_UFX_RX_0_EB                             0x0002
#define MASK_AP_AHB_UFS_TX_EB                               0x0001
#define MASK_AP_AHB_UFS_TX_FRC_OFF                          0x40000000
#define MASK_AP_AHB_UFS_RX_1_FRC_OFF                        0x20000000
#define MASK_AP_AHB_UFS_RX_0_FRC_OFF                        0x10000000
#define MASK_AP_AHB_UFS_CFG_FRC_OFF                         0x8000000
#define MASK_AP_AHB_CE_FRC_OFF                              0x4000000
#define MASK_AP_AHB_IIS2_FRC_OFF                            0x2000000
#define MASK_AP_AHB_IIS1_FRC_OFF                            0x1000000
#define MASK_AP_AHB_IIS0_FRC_OFF                            0x800000
#define MASK_AP_AHB_SPI2_FRC_OFF                            0x400000
#define MASK_AP_AHB_SPI1_FRC_OFF                            0x200000
#define MASK_AP_AHB_SPI0_FRC_OFF                            0x100000
#define MASK_AP_AHB_I2C9_FRC_OFF                            0x80000
#define MASK_AP_AHB_I2C8_FRC_OFF                            0x40000
#define MASK_AP_AHB_I2C7_FRC_OFF                            0x20000
#define MASK_AP_AHB_I2C6_FRC_OFF                            0x10000
#define MASK_AP_AHB_I2C5_FRC_OFF                            0x8000
#define MASK_AP_AHB_I2C4_FRC_OFF                            0x4000
#define MASK_AP_AHB_I2C3_FRC_OFF                            0x2000
#define MASK_AP_AHB_I2C2_FRC_OFF                            0x1000
#define MASK_AP_AHB_I2C1_FRC_OFF                            0x0800
#define MASK_AP_AHB_I2C0_FRC_OFF                            0x0400
#define MASK_AP_AHB_UART2_FRC_OFF                           0x0200
#define MASK_AP_AHB_UART1_FRC_OFF                           0x0100
#define MASK_AP_AHB_UART0_FRC_OFF                           0x0080
#define MASK_AP_AHB_AP_APB_FRC_OFF                          0x0040
#define MASK_AP_AHB_EMMC_1X_FRC_OFF                         0x0020
#define MASK_AP_AHB_EMMC_2X_FRC_OFF                         0x0010
#define MASK_AP_AHB_SDIO1_1X_FRC_OFF                        0x0008
#define MASK_AP_AHB_SDIO1_2X_FRC_OFF                        0x0004
#define MASK_AP_AHB_SDIO0_1X_FRC_OFF                        0x0002
#define MASK_AP_AHB_SDIO0_2X_FRC_OFF                        0x0001
#define MASK_AP_AHB_UFS_ACLK_FRC_OFF                        0x0040
#define MASK_AP_AHB_UART3_FRC_OFF                           0x0001
#define MASK_AP_AHB_UFS_TX_FRC_ON                           0x40000000
#define MASK_AP_AHB_UFS_RX_1_FRC_ON                         0x20000000
#define MASK_AP_AHB_UFS_RX_0_FRC_ON                         0x10000000
#define MASK_AP_AHB_UFS_CFG_FRC_ON                          0x8000000
#define MASK_AP_AHB_CE_FRC_ON                               0x4000000
#define MASK_AP_AHB_IIS2_FRC_ON                             0x2000000
#define MASK_AP_AHB_IIS1_FRC_ON                             0x1000000
#define MASK_AP_AHB_IIS0_FRC_ON                             0x800000
#define MASK_AP_AHB_SPI2_FRC_ON                             0x400000
#define MASK_AP_AHB_SPI1_FRC_ON                             0x200000
#define MASK_AP_AHB_SPI0_FRC_ON                             0x100000
#define MASK_AP_AHB_I2C9_FRC_ON                             0x80000
#define MASK_AP_AHB_I2C8_FRC_ON                             0x40000
#define MASK_AP_AHB_I2C7_FRC_ON                             0x20000
#define MASK_AP_AHB_I2C6_FRC_ON                             0x10000
#define MASK_AP_AHB_I2C5_FRC_ON                             0x8000
#define MASK_AP_AHB_I2C4_FRC_ON                             0x4000
#define MASK_AP_AHB_I2C3_FRC_ON                             0x2000
#define MASK_AP_AHB_I2C2_FRC_ON                             0x1000
#define MASK_AP_AHB_I2C1_FRC_ON                             0x0800
#define MASK_AP_AHB_I2C0_FRC_ON                             0x0400
#define MASK_AP_AHB_UART2_FRC_ON                            0x0200
#define MASK_AP_AHB_UART1_FRC_ON                            0x0100
#define MASK_AP_AHB_UART0_FRC_ON                            0x0080
#define MASK_AP_AHB_AP_APB_FRC_ON                           0x0040
#define MASK_AP_AHB_EMMC_1X_FRC_ON                          0x0020
#define MASK_AP_AHB_EMMC_2X_FRC_ON                          0x0010
#define MASK_AP_AHB_SDIO1_1X_FRC_ON                         0x0008
#define MASK_AP_AHB_SDIO1_2X_FRC_ON                         0x0004
#define MASK_AP_AHB_SDIO0_1X_FRC_ON                         0x0002
#define MASK_AP_AHB_SDIO0_2X_FRC_ON                         0x0001
#define MASK_AP_AHB_UFS_ACLK_FRC_ON                         0x0040
#define MASK_AP_AHB_UART3_FRC_ON                            0x0001
#define MASK_AP_AHB_CG_CLK_TREQ_SW                          0x0080
#define MASK_AP_AHB_LP_CG_CLK_TREQ_SW                       0x0040
#define MASK_AP_AHB_HCLK_SW                                 0x0020
#define MASK_AP_AHB_CG_SYSCLK_SW                            0x0010
#define MASK_AP_AHB_CG_CFGCLK_SW                            0x0008
#define MASK_AP_AHB_CG_CFGCLKREQ                            0x0004
#define MASK_AP_AHB_TX_SYMBOLCLKREQ_SW                      0x0002
#define MASK_AP_AHB_CG_PCLKREQ_SW                           0x0001
#define MASK_AP_AHB_AP_ASYNC_BRG_AON_PU_NUM                 0xFF000000
#define MASK_AP_AHB_CGM_ASYNC_BRG_AON_AUTO_GATE_EN          0x20000
#define MASK_AP_AHB_AP_ASYNC_BRG_AON_LP_NUM                 0x1FFFE
#define MASK_AP_AHB_AP_ASYNC_BRG_AON_LP_EB                  0x0001
#define MASK_AP_AHB_AP_ASYNC_BRG_DDR_PU_NUM                 0xFF000000
#define MASK_AP_AHB_CGM_ASYNC_BRG_DDR_AUTO_GATE_EN          0x20000
#define MASK_AP_AHB_AP_ASYNC_BRG_DDR_LP_NUM                 0x1FFFE
#define MASK_AP_AHB_AP_ASYNC_BRG_DDR_LP_EB                  0x0001
#define MASK_AP_AHB_AP_ASYNC_BRG_APCPU_PU_NUM               0xFF000000
#define MASK_AP_AHB_AP_ASYNC_BRG_APCPU_LP_NUM               0x1FFFE
#define MASK_AP_AHB_AP_ASYNC_BRG_APCPU_LP_EB                0x0001
#define MASK_AP_AHB_MAIN_M0_PU_NUM                          0xFF000000
#define MASK_AP_AHB_MAIN_M0_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_M0_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_M1_PU_NUM                          0xFF000000
#define MASK_AP_AHB_MAIN_M1_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_M1_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_M2_PU_NUM                          0xFF000000
#define MASK_AP_AHB_MAIN_M2_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_M2_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_M3_PU_NUM                          0xFF000000
#define MASK_AP_AHB_MAIN_M3_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_M3_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_M4_PU_NUM                          0xFF000000
#define MASK_AP_AHB_MAIN_M4_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_M4_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_M5_PU_NUM                          0xFF000000
#define MASK_AP_AHB_MAIN_M5_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_M5_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_M6_PU_NUM                          0xFF000000
#define MASK_AP_AHB_MAIN_M6_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_M6_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_M7_PU_NUM                          0xFF000000
#define MASK_AP_AHB_MAIN_M7_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_M7_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_PU_NUM                             0xFF000000
#define MASK_AP_AHB_CGM_MATRIX_AUTO_GATE_EN                 0x20000
#define MASK_AP_AHB_MAIN_LP_EB                              0x10000
#define MASK_AP_AHB_MAIN_LP_NUM                             0xFFFF
#define MASK_AP_AHB_MAIN_S0_PU_NUM                          0xFF000000
#define MASK_AP_AHB_CGM_MTX_S0_AUTO_GATE_EN                 0x20000
#define MASK_AP_AHB_MAIN_S0_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_S0_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_S1_PU_NUM                          0xFF000000
#define MASK_AP_AHB_CGM_MTX_S1_AUTO_GATE_EN                 0x20000
#define MASK_AP_AHB_MAIN_S1_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_S1_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_S2_PU_NUM                          0xFF000000
#define MASK_AP_AHB_CGM_MTX_S2_AUTO_GATE_EN                 0x20000
#define MASK_AP_AHB_MAIN_S2_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_S2_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_S3_PU_NUM                          0xFF000000
#define MASK_AP_AHB_CGM_MTX_S3_AUTO_GATE_EN                 0x20000
#define MASK_AP_AHB_MAIN_S3_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_S3_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_S4_PU_NUM                          0xFF000000
#define MASK_AP_AHB_CGM_MTX_S4_AUTO_GATE_EN                 0x20000
#define MASK_AP_AHB_MAIN_S4_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_S4_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_S5_PU_NUM                          0xFF000000
#define MASK_AP_AHB_CGM_MTX_S5_AUTO_GATE_EN                 0x20000
#define MASK_AP_AHB_MAIN_S5_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_S5_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_S6_PU_NUM                          0xFF000000
#define MASK_AP_AHB_CGM_MTX_S6_AUTO_GATE_EN                 0x20000
#define MASK_AP_AHB_MAIN_S6_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_S6_LP_NUM                          0xFFFF
#define MASK_AP_AHB_MAIN_S7_PU_NUM                          0xFF000000
#define MASK_AP_AHB_CGM_MTX_S7_AUTO_GATE_EN                 0x20000
#define MASK_AP_AHB_MAIN_S7_LP_EB                           0x10000
#define MASK_AP_AHB_MAIN_S7_LP_NUM                          0xFFFF
#define MASK_AP_AHB_ARURGENCY_UFS                           0xC000000
#define MASK_AP_AHB_AWURGENCY_UFS                           0x3000000
#define MASK_AP_AHB_ARURGENCY_CE                            0xC00000
#define MASK_AP_AHB_AWURGENCY_CE                            0x300000
#define MASK_AP_AHB_ARURGENCY_EMMC                          0xC0000
#define MASK_AP_AHB_AWURGENCY_EMMC                          0x30000
#define MASK_AP_AHB_ARURGENCY_SDIO2                         0xC000
#define MASK_AP_AHB_AWURGENCY_SDIO2                         0x3000
#define MASK_AP_AHB_ARURGENCY_SDIO1                         0x0C00
#define MASK_AP_AHB_AWURGENCY_SDIO1                         0x0300
#define MASK_AP_AHB_ARURGENCY_SDIO0                         0x00C0
#define MASK_AP_AHB_AWURGENCY_SDIO0                         0x0030
#define MASK_AP_AHB_ARURGENCY_DMA                           0x000C
#define MASK_AP_AHB_AWURGENCY_DMA                           0x0003
#define MASK_AP_AHB_ARQOS_APCPU                             0xF0000000
#define MASK_AP_AHB_AWQOS_APCPU                             0xF000000
#define MASK_AP_AHB_ARQOS_CE                                0xF00000
#define MASK_AP_AHB_AWQOS_CE                                0xF0000
#define MASK_AP_AHB_ARQOS_DMA                               0xF000
#define MASK_AP_AHB_AWQOS_DMA                               0x0F00
#define MASK_AP_AHB_ARQOS_UFS                               0x00F0
#define MASK_AP_AHB_AWQOS_UFS                               0x000F
#define MASK_AP_AHB_ARQOS_SDIO0                             0xF0000000
#define MASK_AP_AHB_AWQOS_SDIO0                             0xF000000
#define MASK_AP_AHB_ARQOS_SDIO1                             0xF00000
#define MASK_AP_AHB_AWQOS_SDIO1                             0xF0000
#define MASK_AP_AHB_ARQOS_SDIO2                             0xF000
#define MASK_AP_AHB_AWQOS_SDIO2                             0x0F00
#define MASK_AP_AHB_ARQOS_EMMC                              0x00F0
#define MASK_AP_AHB_AWQOS_EMMC                              0x000F
#define MASK_AP_AHB_AXI_DETECTOR_OVERFLOW_APCPU             0x0020
#define MASK_AP_AHB_AXI_DETECTOR_OVERFLOW_AON               0x0010
#define MASK_AP_AHB_AXI_DETECTOR_OVERFLOW_DDR               0x0008
#define MASK_AP_AHB_BRIDGE_TRANS_IDLE_APCPU                 0x0004
#define MASK_AP_AHB_BRIDGE_TRANS_IDLE_AON                   0x0002
#define MASK_AP_AHB_BRIDGE_TRANS_IDLE_DDR                   0x0001
#define MASK_AP_AHB_APCPU_BRIDGE_DEBUG_SIGNAL_W             0xFFFFFFFF
#define MASK_AP_AHB_AON_BRIDGE_DEBUG_SIGNAL_W               0xFFFFFFFF
#define MASK_AP_AHB_DDR_BRIDGE_DEBUG_SIGNAL_W               0xFFFFFFFF
#define MASK_AP_AHB_ARCACHE_SDIO2                           0xF0000000
#define MASK_AP_AHB_AWCACHE_SDIO2                           0xF000000
#define MASK_AP_AHB_ARCACHE_SDIO1                           0xF00000
#define MASK_AP_AHB_AWCACHE_SDIO1                           0xF0000
#define MASK_AP_AHB_ARCACHE_SDIO0                           0xF000
#define MASK_AP_AHB_AWCACHE_SDIO0                           0x0F00
#define MASK_AP_AHB_ARCACHE_EMMC                            0x00F0
#define MASK_AP_AHB_AWCACHE_EMMC                            0x000F
#define MASK_AP_AHB_ARCACHE_UFS_SEL                         0x0200
#define MASK_AP_AHB_AWCACHE_UFS_SEL                         0x0100
#define MASK_AP_AHB_ARCACHE_UFS                             0x00F0
#define MASK_AP_AHB_AWCACHE_UFS                             0x000F
#define MASK_AP_AHB_CHIP_ID                                 0xFFFFFFFF
#define MASK_AP_APB_CE_PUB_EB                               0x80000000
#define MASK_AP_APB_CE_SEC_EB                               0x40000000
#define MASK_AP_APB_SPI3_LCD_FMARK_IN_EB                    0x200000
#define MASK_AP_APB_SPI2_LCD_FMARK_IN_EB                    0x100000
#define MASK_AP_APB_SPI1_LCD_FMARK_IN_EB                    0x80000
#define MASK_AP_APB_SPI0_LCD_FMARK_IN_EB                    0x40000
#define MASK_AP_APB_UART2_EB                                0x10000
#define MASK_AP_APB_UART1_EB                                0x8000
#define MASK_AP_APB_UART0_EB                                0x4000
#define MASK_AP_APB_UART3_EB                                0x0100
#define MASK_AP_APB_SPI2_EB                                 0x0080
#define MASK_AP_APB_SPI1_EB                                 0x0040
#define MASK_AP_APB_SPI0_EB                                 0x0020
#define MASK_AP_APB_APB_REG_EB                              0x0010
#define MASK_AP_APB_IIS2_EB                                 0x0008
#define MASK_AP_APB_IIS1_EB                                 0x0004
#define MASK_AP_APB_IIS0_EB                                 0x0002
#define MASK_AP_APB_AP_DVFS_SOFT_RST                        0x400000
#define MASK_AP_APB_CE_PUB_SOFT_RST                         0x200000
#define MASK_AP_APB_CE_SEC_SOFT_RST                         0x100000
#define MASK_AP_APB_UART2_SOFT_RST                          0x8000
#define MASK_AP_APB_UART1_SOFT_RST                          0x4000
#define MASK_AP_APB_UART0_SOFT_RST                          0x2000
#define MASK_AP_APB_UART3_SOFT_RST                          0x0080
#define MASK_AP_APB_SPI2_SOFT_RST                           0x0040
#define MASK_AP_APB_SPI1_SOFT_RST                           0x0020
#define MASK_AP_APB_SPI0_SOFT_RST                           0x0010
#define MASK_AP_APB_IIS2_SOFT_RST                           0x0008
#define MASK_AP_APB_IIS1_SOFT_RST                           0x0004
#define MASK_AP_APB_IIS0_SOFT_RST                           0x0002
#define MASK_AP_APB_SPI3_FMARK_POLARITY_INV                 0x0020
#define MASK_AP_APB_SPI2_FMARK_POLARITY_INV                 0x0010
#define MASK_AP_APB_SPI1_FMARK_POLARITY_INV                 0x0008
#define MASK_AP_APB_SPI0_FMARK_POLARITY_INV                 0x0004
#define MASK_AP_APB_DUMMY_REG                               0xFFFFC000
#define MASK_AP_APB_SPI2_EB_SEC                             0x2000
#define MASK_AP_APB_SPI1_EB_SEC                             0x1000
#define MASK_AP_APB_SPI0_EB_SEC                             0x0800
#define MASK_AP_APB_DUMMY_REG_EB_1                          0xFFFFFC00
#define MASK_AP_APB_NIC400_EB                               0x0200

#endif

