-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ban_interface_operator_2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read14 : IN STD_LOGIC_VECTOR (127 downto 0);
    n : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of ban_interface_operator_2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal res_p_fu_280_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_p_reg_596 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln61_fu_294_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln61_reg_603 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln61_3_fu_319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_3_reg_609 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_4_fu_325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_4_reg_614 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal and_ln61_2_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_2_reg_626 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_260_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_640 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_fu_265_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_reg_650 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_270_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_reg_658 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln77_fu_415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_reg_666 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal empty_fu_424_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_reg_670 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal icmp_ln92_fu_429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_reg_676 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln92_fu_435_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln92_reg_680 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_fu_476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal icmp_ln104_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_reg_700 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln104_fu_503_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln104_reg_704 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_done : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_idle : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_ready : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_idx_tmp_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_idx_tmp_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_done : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_idle : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_ready : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_717_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_717_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_611_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_611_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load5_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_done : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_idle : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_ready : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_714_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_714_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_68_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_68_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load2_out_ap_vld : STD_LOGIC;
    signal res_num_load_715_reg_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_num_load_69_reg_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_num_load3_reg_130 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_base_0_lcssa_i57_phi_fu_144_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_0_lcssa_i57_reg_140 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_fu_459_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_30_reg_152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_01_0_phi_fu_167_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_01_0_reg_163 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_phi_mux_agg_result_1_0_0_phi_fu_183_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_1_0_0_reg_179 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_1_1_0_phi_fu_198_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_1_1_0_reg_194 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_1_2_0_phi_fu_213_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_1_2_0_reg_209 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_fu_265_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_270_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_275_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal trunc_ln61_s_fu_284_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_299_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln61_1_fu_309_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln61_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_fu_331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_352_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln573_1_fu_366_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln77_fu_380_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_383_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln77_fu_393_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln77_1_fu_403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_fu_397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_fu_409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln92_fu_454_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln100_fu_466_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln100_fu_472_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln104_fu_487_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln104_1_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln104_fu_497_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ban_interface_operator_2_Pipeline_VITIS_LOOP_84_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_29 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_30 : IN STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ban_interface_operator_2_Pipeline_VITIS_LOOP_92_2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_30 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_29 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        xor_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        res_num_load_717_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        res_num_load_717_out_ap_vld : OUT STD_LOGIC;
        res_num_load_611_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        res_num_load_611_out_ap_vld : OUT STD_LOGIC;
        res_num_load5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        res_num_load5_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ban_interface_operator_2_Pipeline_VITIS_LOOP_104_3_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        res_num_load_715 : IN STD_LOGIC_VECTOR (31 downto 0);
        res_num_load_69 : IN STD_LOGIC_VECTOR (31 downto 0);
        res_num_load3 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln104 : IN STD_LOGIC_VECTOR (1 downto 0);
        zext_ln104_2 : IN STD_LOGIC_VECTOR (2 downto 0);
        res_num_load_714_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        res_num_load_714_out_ap_vld : OUT STD_LOGIC;
        res_num_load_68_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        res_num_load_68_out_ap_vld : OUT STD_LOGIC;
        res_num_load2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        res_num_load2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224 : component ban_interface_operator_2_Pipeline_VITIS_LOOP_84_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start,
        ap_done => grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_done,
        ap_idle => grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_idle,
        ap_ready => grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_ready,
        tmp => tmp_reg_640,
        tmp_29 => tmp_14_reg_650,
        tmp_30 => tmp_15_reg_658,
        idx_tmp_out => grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_idx_tmp_out,
        idx_tmp_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_idx_tmp_out_ap_vld);

    grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232 : component ban_interface_operator_2_Pipeline_VITIS_LOOP_92_2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start,
        ap_done => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_done,
        ap_idle => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_idle,
        ap_ready => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_ready,
        tmp_30 => tmp_15_reg_658,
        tmp_29 => tmp_14_reg_650,
        tmp => tmp_reg_640,
        zext_ln92 => empty_reg_670,
        xor_ln92 => xor_ln92_reg_680,
        res_num_load_717_out => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_717_out,
        res_num_load_717_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_717_out_ap_vld,
        res_num_load_611_out => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_611_out,
        res_num_load_611_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_611_out_ap_vld,
        res_num_load5_out => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load5_out,
        res_num_load5_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load5_out_ap_vld);

    grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244 : component ban_interface_operator_2_Pipeline_VITIS_LOOP_104_3_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start,
        ap_done => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_done,
        ap_idle => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_idle,
        ap_ready => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_ready,
        res_num_load_715 => res_num_load_715_reg_110,
        res_num_load_69 => res_num_load_69_reg_120,
        res_num_load3 => res_num_load3_reg_130,
        zext_ln104 => base_0_lcssa_i57_reg_140,
        zext_ln104_2 => select_ln104_reg_704,
        res_num_load_714_out => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_714_out,
        res_num_load_714_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_714_out_ap_vld,
        res_num_load_68_out => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_68_out,
        res_num_load_68_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_68_out_ap_vld,
        res_num_load2_out => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load2_out,
        res_num_load2_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load2_out_ap_vld);

    fdiv_32ns_32ns_32_9_no_dsp_1_U255 : component ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln61_reg_603,
        din1 => n,
        ce => ap_const_logic_1,
        dout => grp_fu_260_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U256 : component ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_265_p0,
        din1 => n,
        ce => ap_const_logic_1,
        dout => grp_fu_265_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U257 : component ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_270_p0,
        din1 => n,
        ce => ap_const_logic_1,
        dout => grp_fu_270_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U258 : component ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_275_p0,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_1,
        dout => grp_fu_275_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_return_0_preg <= ap_phi_mux_agg_result_01_0_phi_fu_167_p8;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_return_1_preg <= ap_phi_mux_agg_result_1_0_0_phi_fu_183_p8;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_return_2_preg <= ap_phi_mux_agg_result_1_1_0_phi_fu_198_p8;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_return_3_preg <= ap_phi_mux_agg_result_1_2_0_phi_fu_213_p8;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and ((icmp_ln92_reg_676 = ap_const_lv1_0) or (icmp_ln104_fu_481_p2 = ap_const_lv1_0)))) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_ready = ap_const_logic_1)) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_lv1_1 = and_ln77_fu_415_p2))) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_ready = ap_const_logic_1)) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln92_fu_429_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_ready = ap_const_logic_1)) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    agg_result_01_0_reg_163_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_reg_676 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_481_p2 = ap_const_lv1_1))) then 
                agg_result_01_0_reg_163 <= tmp_16_fu_476_p2;
            elsif (((ap_const_lv1_0 = and_ln77_fu_415_p2) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                agg_result_01_0_reg_163 <= res_p_reg_596;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_1 = and_ln61_2_fu_346_p2))) then 
                agg_result_01_0_reg_163 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and (((ap_const_lv1_0 = and_ln61_2_reg_626) and (icmp_ln104_reg_700 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_666)) or ((icmp_ln92_reg_676 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_2_reg_626) and (ap_const_lv1_1 = and_ln77_reg_666))))) then 
                agg_result_01_0_reg_163 <= empty_30_reg_152;
            end if; 
        end if;
    end process;

    agg_result_1_0_0_reg_179_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_reg_676 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_481_p2 = ap_const_lv1_1))) then 
                agg_result_1_0_0_reg_179 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load5_out;
            elsif (((ap_const_lv1_0 = and_ln77_fu_415_p2) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                agg_result_1_0_0_reg_179 <= tmp_reg_640;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_1 = and_ln61_2_fu_346_p2))) then 
                agg_result_1_0_0_reg_179 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and (((ap_const_lv1_0 = and_ln61_2_reg_626) and (icmp_ln104_reg_700 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_666)) or ((icmp_ln92_reg_676 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_2_reg_626) and (ap_const_lv1_1 = and_ln77_reg_666))))) then 
                agg_result_1_0_0_reg_179 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load2_out;
            end if; 
        end if;
    end process;

    agg_result_1_1_0_reg_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_reg_676 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_481_p2 = ap_const_lv1_1))) then 
                agg_result_1_1_0_reg_194 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_611_out;
            elsif (((ap_const_lv1_0 = and_ln77_fu_415_p2) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                agg_result_1_1_0_reg_194 <= tmp_14_reg_650;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_1 = and_ln61_2_fu_346_p2))) then 
                agg_result_1_1_0_reg_194 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and (((ap_const_lv1_0 = and_ln61_2_reg_626) and (icmp_ln104_reg_700 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_666)) or ((icmp_ln92_reg_676 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_2_reg_626) and (ap_const_lv1_1 = and_ln77_reg_666))))) then 
                agg_result_1_1_0_reg_194 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_68_out;
            end if; 
        end if;
    end process;

    agg_result_1_2_0_reg_209_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_reg_676 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_481_p2 = ap_const_lv1_1))) then 
                agg_result_1_2_0_reg_209 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_717_out;
            elsif (((ap_const_lv1_0 = and_ln77_fu_415_p2) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                agg_result_1_2_0_reg_209 <= tmp_15_reg_658;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_1 = and_ln61_2_fu_346_p2))) then 
                agg_result_1_2_0_reg_209 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and (((ap_const_lv1_0 = and_ln61_2_reg_626) and (icmp_ln104_reg_700 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_666)) or ((icmp_ln92_reg_676 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_2_reg_626) and (ap_const_lv1_1 = and_ln77_reg_666))))) then 
                agg_result_1_2_0_reg_209 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_714_out;
            end if; 
        end if;
    end process;

    base_0_lcssa_i57_reg_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_reg_676 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_481_p2 = ap_const_lv1_0))) then 
                base_0_lcssa_i57_reg_140 <= base_fu_459_p2;
            elsif (((icmp_ln92_fu_429_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                base_0_lcssa_i57_reg_140 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    empty_30_reg_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_reg_676 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_481_p2 = ap_const_lv1_0))) then 
                empty_30_reg_152 <= tmp_16_fu_476_p2;
            elsif (((icmp_ln92_fu_429_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                empty_30_reg_152 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    res_num_load3_reg_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_reg_676 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_481_p2 = ap_const_lv1_0))) then 
                res_num_load3_reg_130 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load5_out;
            elsif (((icmp_ln92_fu_429_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                res_num_load3_reg_130 <= tmp_reg_640;
            end if; 
        end if;
    end process;

    res_num_load_69_reg_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_reg_676 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_481_p2 = ap_const_lv1_0))) then 
                res_num_load_69_reg_120 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_611_out;
            elsif (((icmp_ln92_fu_429_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                res_num_load_69_reg_120 <= tmp_14_reg_650;
            end if; 
        end if;
    end process;

    res_num_load_715_reg_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_reg_676 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_481_p2 = ap_const_lv1_0))) then 
                res_num_load_715_reg_110 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_717_out;
            elsif (((icmp_ln92_fu_429_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                res_num_load_715_reg_110 <= tmp_15_reg_658;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                and_ln61_2_reg_626 <= and_ln61_2_fu_346_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                and_ln77_reg_666 <= and_ln77_fu_415_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                bitcast_ln61_reg_603 <= bitcast_ln61_fu_294_p1;
                icmp_ln61_3_reg_609 <= icmp_ln61_3_fu_319_p2;
                icmp_ln61_4_reg_614 <= icmp_ln61_4_fu_325_p2;
                res_p_reg_596 <= res_p_fu_280_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                empty_reg_670 <= empty_fu_424_p1;
                icmp_ln92_reg_676 <= icmp_ln92_fu_429_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_reg_676 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                icmp_ln104_reg_700 <= icmp_ln104_fu_481_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) and ((icmp_ln92_reg_676 = ap_const_lv1_0) or (icmp_ln104_fu_481_p2 = ap_const_lv1_0)))) then
                select_ln104_reg_704 <= select_ln104_fu_503_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                tmp_14_reg_650 <= grp_fu_265_p2;
                tmp_15_reg_658 <= grp_fu_270_p2;
                tmp_reg_640 <= grp_fu_260_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_fu_429_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                xor_ln92_reg_680 <= xor_ln92_fu_435_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, and_ln61_2_fu_346_p2, and_ln77_fu_415_p2, ap_CS_fsm_state12, ap_CS_fsm_state14, icmp_ln92_fu_429_p2, icmp_ln92_reg_676, ap_CS_fsm_state16, icmp_ln104_fu_481_p2, grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_done, grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_done, grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_done, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_1 = and_ln61_2_fu_346_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_lv1_0 = and_ln77_fu_415_p2) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((icmp_ln92_fu_429_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if (((icmp_ln92_reg_676 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_481_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln104_fu_497_p2 <= std_logic_vector(unsigned(zext_ln104_fu_487_p1) + unsigned(ap_const_lv3_1));
    and_ln61_2_fu_346_p2 <= (icmp_ln61_fu_331_p2 and and_ln61_fu_340_p2);
    and_ln61_fu_340_p2 <= (or_ln61_fu_336_p2 and grp_fu_275_p2);
    and_ln77_fu_415_p2 <= (or_ln77_fu_409_p2 and grp_fu_275_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_done)
    begin
        if ((grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_done)
    begin
        if ((grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_done)
    begin
        if ((grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_agg_result_01_0_phi_fu_167_p8_assign_proc : process(and_ln61_2_reg_626, and_ln77_reg_666, icmp_ln92_reg_676, icmp_ln104_reg_700, empty_30_reg_152, agg_result_01_0_reg_163, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) and (((ap_const_lv1_0 = and_ln61_2_reg_626) and (icmp_ln104_reg_700 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_666)) or ((icmp_ln92_reg_676 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_2_reg_626) and (ap_const_lv1_1 = and_ln77_reg_666))))) then 
            ap_phi_mux_agg_result_01_0_phi_fu_167_p8 <= empty_30_reg_152;
        else 
            ap_phi_mux_agg_result_01_0_phi_fu_167_p8 <= agg_result_01_0_reg_163;
        end if; 
    end process;


    ap_phi_mux_agg_result_1_0_0_phi_fu_183_p8_assign_proc : process(and_ln61_2_reg_626, and_ln77_reg_666, icmp_ln92_reg_676, icmp_ln104_reg_700, grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load2_out, ap_CS_fsm_state18, agg_result_1_0_0_reg_179)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) and (((ap_const_lv1_0 = and_ln61_2_reg_626) and (icmp_ln104_reg_700 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_666)) or ((icmp_ln92_reg_676 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_2_reg_626) and (ap_const_lv1_1 = and_ln77_reg_666))))) then 
            ap_phi_mux_agg_result_1_0_0_phi_fu_183_p8 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load2_out;
        else 
            ap_phi_mux_agg_result_1_0_0_phi_fu_183_p8 <= agg_result_1_0_0_reg_179;
        end if; 
    end process;


    ap_phi_mux_agg_result_1_1_0_phi_fu_198_p8_assign_proc : process(and_ln61_2_reg_626, and_ln77_reg_666, icmp_ln92_reg_676, icmp_ln104_reg_700, grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_68_out, ap_CS_fsm_state18, agg_result_1_1_0_reg_194)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) and (((ap_const_lv1_0 = and_ln61_2_reg_626) and (icmp_ln104_reg_700 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_666)) or ((icmp_ln92_reg_676 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_2_reg_626) and (ap_const_lv1_1 = and_ln77_reg_666))))) then 
            ap_phi_mux_agg_result_1_1_0_phi_fu_198_p8 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_68_out;
        else 
            ap_phi_mux_agg_result_1_1_0_phi_fu_198_p8 <= agg_result_1_1_0_reg_194;
        end if; 
    end process;


    ap_phi_mux_agg_result_1_2_0_phi_fu_213_p8_assign_proc : process(and_ln61_2_reg_626, and_ln77_reg_666, icmp_ln92_reg_676, icmp_ln104_reg_700, grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_714_out, ap_CS_fsm_state18, agg_result_1_2_0_reg_209)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) and (((ap_const_lv1_0 = and_ln61_2_reg_626) and (icmp_ln104_reg_700 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_666)) or ((icmp_ln92_reg_676 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_2_reg_626) and (ap_const_lv1_1 = and_ln77_reg_666))))) then 
            ap_phi_mux_agg_result_1_2_0_phi_fu_213_p8 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_714_out;
        else 
            ap_phi_mux_agg_result_1_2_0_phi_fu_213_p8 <= agg_result_1_2_0_reg_209;
        end if; 
    end process;


    ap_phi_mux_base_0_lcssa_i57_phi_fu_144_p4_assign_proc : process(icmp_ln92_reg_676, ap_CS_fsm_state16, icmp_ln104_fu_481_p2, base_0_lcssa_i57_reg_140, base_fu_459_p2)
    begin
        if (((icmp_ln92_reg_676 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_481_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_base_0_lcssa_i57_phi_fu_144_p4 <= base_fu_459_p2;
        else 
            ap_phi_mux_base_0_lcssa_i57_phi_fu_144_p4 <= base_0_lcssa_i57_reg_140;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_phi_mux_agg_result_01_0_phi_fu_167_p8, ap_CS_fsm_state18, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ap_return_0 <= ap_phi_mux_agg_result_01_0_phi_fu_167_p8;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_CS_fsm_state18, ap_phi_mux_agg_result_1_0_0_phi_fu_183_p8, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ap_return_1 <= ap_phi_mux_agg_result_1_0_0_phi_fu_183_p8;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state18, ap_phi_mux_agg_result_1_1_0_phi_fu_198_p8, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ap_return_2 <= ap_phi_mux_agg_result_1_1_0_phi_fu_198_p8;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_state18, ap_phi_mux_agg_result_1_2_0_phi_fu_213_p8, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ap_return_3 <= ap_phi_mux_agg_result_1_2_0_phi_fu_213_p8;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;

    base_fu_459_p2 <= std_logic_vector(unsigned(sub_ln92_fu_454_p2) + unsigned(ap_const_lv2_1));
    bitcast_ln61_fu_294_p1 <= trunc_ln61_s_fu_284_p4;
    bitcast_ln77_fu_380_p1 <= tmp_reg_640;
    empty_fu_424_p1 <= grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_idx_tmp_out(2 - 1 downto 0);
    grp_fu_265_p0 <= trunc_ln_fu_352_p4;
    grp_fu_270_p0 <= trunc_ln573_1_fu_366_p4;

    grp_fu_275_p0_assign_proc : process(ap_CS_fsm_state1, bitcast_ln61_fu_294_p1, tmp_reg_640, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_275_p0 <= tmp_reg_640;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_275_p0 <= bitcast_ln61_fu_294_p1;
        else 
            grp_fu_275_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start_reg;
    grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start <= grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start_reg;
    grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start_reg;
    icmp_ln104_1_fu_491_p2 <= "0" when (ap_phi_mux_base_0_lcssa_i57_phi_fu_144_p4 = ap_const_lv2_3) else "1";
    icmp_ln104_fu_481_p2 <= "1" when (base_fu_459_p2 = ap_const_lv2_3) else "0";
    icmp_ln61_3_fu_319_p2 <= "0" when (tmp_s_fu_299_p4 = ap_const_lv8_FF) else "1";
    icmp_ln61_4_fu_325_p2 <= "1" when (trunc_ln61_1_fu_309_p4 = ap_const_lv23_0) else "0";
    icmp_ln61_fu_331_p2 <= "1" when (res_p_reg_596 = ap_const_lv32_0) else "0";
    icmp_ln77_1_fu_403_p2 <= "1" when (trunc_ln77_fu_393_p1 = ap_const_lv23_0) else "0";
    icmp_ln77_fu_397_p2 <= "0" when (tmp_12_fu_383_p4 = ap_const_lv8_FF) else "1";
    icmp_ln92_fu_429_p2 <= "1" when (unsigned(grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_idx_tmp_out) < unsigned(ap_const_lv32_3)) else "0";
    or_ln61_fu_336_p2 <= (icmp_ln61_4_reg_614 or icmp_ln61_3_reg_609);
    or_ln77_fu_409_p2 <= (icmp_ln77_fu_397_p2 or icmp_ln77_1_fu_403_p2);
    res_p_fu_280_p1 <= p_read14(32 - 1 downto 0);
    select_ln104_fu_503_p3 <= 
        ap_const_lv3_3 when (icmp_ln104_1_fu_491_p2(0) = '1') else 
        add_ln104_fu_497_p2;
        sext_ln100_fu_472_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln100_fu_466_p2),32));

    sub_ln92_fu_454_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(empty_reg_670));
    tmp_12_fu_383_p4 <= bitcast_ln77_fu_380_p1(30 downto 23);
    tmp_16_fu_476_p2 <= std_logic_vector(signed(sext_ln100_fu_472_p1) + signed(res_p_reg_596));
    tmp_s_fu_299_p4 <= p_read14(62 downto 55);
    trunc_ln573_1_fu_366_p4 <= p_read14(127 downto 96);
    trunc_ln61_1_fu_309_p4 <= p_read14(54 downto 32);
    trunc_ln61_s_fu_284_p4 <= p_read14(63 downto 32);
    trunc_ln77_fu_393_p1 <= bitcast_ln77_fu_380_p1(23 - 1 downto 0);
    trunc_ln_fu_352_p4 <= p_read14(95 downto 64);
    xor_ln100_fu_466_p2 <= (sub_ln92_fu_454_p2 xor ap_const_lv2_2);
    xor_ln92_fu_435_p2 <= (empty_fu_424_p1 xor ap_const_lv2_3);
    zext_ln104_fu_487_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_base_0_lcssa_i57_phi_fu_144_p4),3));
end behav;
