/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  reg [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  reg [8:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [24:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_17z & celloutsig_1_13z);
  assign celloutsig_0_14z = ~(in_data[73] & celloutsig_0_4z);
  assign celloutsig_1_18z = ~(celloutsig_1_15z[5] | celloutsig_1_17z);
  assign celloutsig_0_5z = ~(celloutsig_0_0z[3] | in_data[60]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z[2] | celloutsig_1_0z);
  assign celloutsig_0_8z = celloutsig_0_0z[0] ^ celloutsig_0_4z;
  assign celloutsig_0_9z = celloutsig_0_1z ^ celloutsig_0_2z;
  assign celloutsig_0_0z = in_data[49:41] & in_data[38:30];
  assign celloutsig_0_15z = { celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z } & { in_data[51:46], celloutsig_0_12z };
  assign celloutsig_1_1z = { in_data[111:98], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } & in_data[150:134];
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z } & { celloutsig_1_1z[16:2], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_17z = celloutsig_0_11z[8:3] >= celloutsig_0_13z;
  assign celloutsig_1_13z = { celloutsig_1_1z[14:8], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z } >= celloutsig_1_5z[24:3];
  assign celloutsig_0_2z = celloutsig_0_0z[6:0] > { celloutsig_0_0z[7:2], celloutsig_0_1z };
  assign celloutsig_0_3z = celloutsig_0_1z & ~(in_data[33]);
  assign celloutsig_0_7z = celloutsig_0_1z & ~(celloutsig_0_3z);
  assign celloutsig_0_6z = in_data[14:12] * { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_4z = celloutsig_1_1z[14:9] * celloutsig_1_3z[5:0];
  assign celloutsig_0_16z = celloutsig_0_9z ? { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_14z } : celloutsig_0_15z[10:0];
  assign celloutsig_1_3z = celloutsig_1_0z ? { in_data[137:132], 1'h1 } : { celloutsig_1_1z[8:3], 1'h0 };
  assign celloutsig_1_17z = | { celloutsig_1_6z, celloutsig_1_5z[17:15], celloutsig_1_0z, in_data[131:122], in_data[104:99] };
  assign celloutsig_0_4z = | { celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_2z = | in_data[113:109];
  assign celloutsig_1_7z = | { celloutsig_1_6z, celloutsig_1_5z[17:15], celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_0z[5], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z } << { celloutsig_0_11z[7:3], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_0z[6:1], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z } >>> { in_data[87:81], celloutsig_0_8z, celloutsig_0_9z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_15z = 9'h000;
    else if (!clkin_data[32]) celloutsig_1_15z = { celloutsig_1_1z[9:2], celloutsig_1_7z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_13z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_13z = { celloutsig_0_11z[8:5], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_1z = ~((celloutsig_0_0z[8] & celloutsig_0_0z[0]) | (celloutsig_0_0z[6] & celloutsig_0_0z[3]));
  assign celloutsig_1_0z = ~((in_data[151] & in_data[139]) | (in_data[157] & in_data[191]));
  assign { out_data[128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
