
---------- Begin Simulation Statistics ----------
final_tick                               14052309696927                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142851                       # Simulator instruction rate (inst/s)
host_mem_usage                               17232284                       # Number of bytes of host memory used
host_op_rate                                   228325                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5304.54                       # Real time elapsed on the host
host_tick_rate                                5529388                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   757760500                       # Number of instructions simulated
sim_ops                                    1211159509                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029331                       # Number of seconds simulated
sim_ticks                                 29330836803                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests        37116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1524420                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3049791                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     7                       # Number of float alu accesses
system.cpu0.num_fp_insts                            7                       # number of float instructions
system.cpu0.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu0.num_int_insts                          22                       # number of integer instructions
system.cpu0.num_int_register_reads                 50                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                13                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                           12                       # number of memory refs
system.cpu0.num_store_insts                         5                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     45.45%     45.45% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     18.18%     63.64% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1      4.55%     68.18% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  3     13.64%     81.82% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 4     18.18%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         18                       # Number of instructions committed
system.cpu1.committedOps                           28                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           89                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests        94725                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          611                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests       190329                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          611                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  14                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   28                       # Number of integer alu accesses
system.cpu1.num_int_insts                          28                       # number of integer instructions
system.cpu1.num_int_register_reads                 70                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                29                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       20     71.43%     71.43% # Class of executed instruction
system.cpu1.op_class::IntMult                       2      7.14%     78.57% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     78.57% # Class of executed instruction
system.cpu1.op_class::MemRead                       5     17.86%     96.43% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      3.57%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        28                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         14                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1234803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          281                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2466766                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          281                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu2.num_fp_insts                            8                       # number of float instructions
system.cpu2.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu2.num_int_insts                          21                       # number of integer instructions
system.cpu2.num_int_register_reads                 36                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                16                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       18     72.00%     72.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      2      8.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      2      8.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      1      4.00%     92.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2      8.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         13                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          801                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       295087                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         1440                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       590902                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         1440                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          1                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu3.num_int_insts                          25                       # number of integer instructions
system.cpu3.num_int_register_reads                 36                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            2                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       23     92.00%     92.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     92.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       141842                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         298206                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        48568                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        176940                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        181177660                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        88914497                       # number of cc regfile writes
system.switch_cpus0.committedInsts          221040812                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            398334790                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.398481                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.398481                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        128930161                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        73900973                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  63138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       950458                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        40971947                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.819009                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           124770072                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          37919530                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        5381312                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     91123540                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            7                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          311                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     40394479                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    444489436                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     86850542                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2607354                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    424460975                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          9371                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       155542                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        874213                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       168035                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        16156                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       624880                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       325578                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        555283917                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            422929350                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.567223                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        314969775                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.801620                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             424026257                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       588661619                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      265307583                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.509530                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.509530                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      2312261      0.54%      0.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    256253676     60.00%     60.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       886216      0.21%     60.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       933653      0.22%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2588965      0.61%     61.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        69328      0.02%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     15365721      3.60%     65.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        53183      0.01%     65.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      6632499      1.55%     66.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       530680      0.12%     66.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     15252940      3.57%     70.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt        36476      0.01%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     54623566     12.79%     83.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     32404349      7.59%     90.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     33308094      7.80%     98.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      5816728      1.36%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     427068335                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       90742952                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    177027025                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     85029774                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     95328253                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           12274953                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028742                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3615857     29.46%     29.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd         8580      0.07%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        178885      1.46%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     30.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       441805      3.60%     34.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        46617      0.38%     34.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     34.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     34.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       304903      2.48%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2927585     23.85%     61.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1041527      8.48%     69.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3204054     26.10%     95.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       505140      4.12%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     346288075                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    778106153                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    337899576                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    395331801                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         444489417                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        427068335                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           19                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     46154625                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       704140                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     66760502                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     88017421                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.852089                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.683648                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     12142353     13.80%     13.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2331814      2.65%     16.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      4559121      5.18%     21.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6014013      6.83%     28.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8526356      9.69%     38.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     10840675     12.32%     50.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     13350152     15.17%     65.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12856967     14.61%     80.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     17395970     19.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     88017421                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.848611                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      4673780                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2214843                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     91123540                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     40394479                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      209301020                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                88080559                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    290                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         68031221                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       167412759                       # number of cc regfile writes
system.switch_cpus1.committedInsts          164767934                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            218897889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.534573                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.534573                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads             2173                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             271                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  47654                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts        60673                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         6387237                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.508317                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            49268922                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           9811882                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        8479541                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     39764564                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         2394                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      9989423                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    222754871                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     39457040                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       145045                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    220933928                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         11390                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       159317                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles         60279                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       189519                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         4099                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect        31656                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect        29017                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        368023591                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            220825743                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.523295                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        192584732                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.507088                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             220886278                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       437274988                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      204758415                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.870650                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.870650                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       454196      0.21%      0.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    170690112     77.21%     77.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       577394      0.26%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           53      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           31      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu           17      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc           44      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            9      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt           47      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv           11      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult           12      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            2      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     77.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     39519851     17.88%     95.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      9835337      4.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead           30      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite         1830      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     221078976                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses           2080                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads         4143                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         2060                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes         2245                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt             828233                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003746                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         421424     50.88%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        289780     34.99%     85.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       117012     14.13%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            3      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite           14      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     221450933                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    531027926                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    220823683                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    226613455                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         222754871                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        221078976                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      3856902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        12982                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined      5892523                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     88032905                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.511322                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916104                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     14486985     16.46%     16.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15134704     17.19%     33.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     21099193     23.97%     57.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11198000     12.72%     70.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10555216     11.99%     82.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      8942314     10.16%     92.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3943198      4.48%     96.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1826096      2.07%     99.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       847199      0.96%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     88032905                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.509963                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      1173626                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       418161                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     39764564                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9989423                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       61993484                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                88080559                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        106346016                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        74718889                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            396523411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.352322                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.352322                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        294519719                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       161455736                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  22233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         4847                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        25098263                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.503175                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           110835554                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          27722016                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       10724513                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     83127041                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         2125                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     27730071                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    396715369                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     83113538                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        14512                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    396642177                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         53994                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents        69498                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          6093                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       160362                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         1948                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         2358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         2489                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        526603437                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            396634100                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.585657                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        308408982                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.503083                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             396637601                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       412077801                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      178411661                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.838311                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.838311                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         5003      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    193550359     48.80%     48.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       669036      0.17%     48.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     48.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      9891316      2.49%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      6595779      1.66%     53.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     53.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     53.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      4617423      1.16%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     54.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     27671371      6.98%     61.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      4614554      1.16%     62.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      3293998      0.83%     63.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     33589191      8.47%     71.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1316314      0.33%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     72.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     31697955      7.99%     80.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     11894823      3.00%     83.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     51421449     12.96%     96.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     15828123      3.99%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     396656694                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      189518799                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    376037413                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    186510350                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    186581846                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            5994143                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.015112                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1331552     22.21%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         34951      0.58%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            2      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        39427      0.66%     23.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     23.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     23.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     23.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     23.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     23.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       203586      3.40%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1633362     27.25%     54.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        28893      0.48%     54.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      2721538     45.40%     99.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite          832      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     213127035                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    511330693                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    210123750                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    210327364                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         396715369                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        396656694                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       191902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         2254                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined       235972                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     88058326                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.504477                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.700022                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     12592849     14.30%     14.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3253147      3.69%     17.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6630821      7.53%     25.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8230331      9.35%     34.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9419158     10.70%     45.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     11823100     13.43%     58.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10385487     11.79%     70.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9441606     10.72%     81.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     16281827     18.49%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     88058326                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.503340                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      4590849                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       844792                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     83127041                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     27730071                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      178182293                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                88080559                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        109942868                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        97924387                       # number of cc regfile writes
system.switch_cpus3.committedInsts          121951693                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            197403319                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.722258                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.722258                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads           109396                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes          109404                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 133506                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1578115                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        21644742                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.803756                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            55720966                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          17037856                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       11824482                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     44611791                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        42598                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     20458164                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    289994086                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     38683110                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      3155952                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    246956392                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         27089                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        31689                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1425200                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles        66765                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        52404                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       770959                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       807156                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        320975314                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            245903490                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.582836                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        187075839                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.791802                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             246644954                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       381222001                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      209638351                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.384547                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.384547                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       617800      0.25%      0.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    190435529     76.14%     76.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1732874      0.69%     77.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       420544      0.17%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            4      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu           16      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt           16      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc           36      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     77.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     39364971     15.74%     92.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     17321979      6.93%     99.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead       109320      0.04%     99.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite       109256      0.04%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     250112345                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         218665                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       437325                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       218572                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       374814                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            5196771                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.020778                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3735979     71.89%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     71.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1063763     20.47%     92.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       397024      7.64%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            3      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            2      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     254472651                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    593586756                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    245684918                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    382260430                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         289994086                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        250112345                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     92590666                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       655568                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    143664158                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     87947053                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.843897                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.532293                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     25546110     29.05%     29.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      8058012      9.16%     38.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10042076     11.42%     49.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10115299     11.50%     61.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9474416     10.77%     71.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7824244      8.90%     80.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7689567      8.74%     89.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5110634      5.81%     95.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      4086695      4.65%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     87947053                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.839586                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      7485302                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3342113                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     44611791                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     20458164                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      106468189                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                88080559                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   2136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    103322304                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       103322309                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    103323282                       # number of overall hits
system.cpu0.dcache.overall_hits::total      103323287                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3038356                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3038363                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3058301                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3058308                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  14485445721                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14485445721                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  14485445721                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14485445721                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           12                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    106360660                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    106360672                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           12                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    106381583                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    106381595                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.583333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.028567                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028567                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.583333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.028748                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028748                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  4767.527479                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4767.516495                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  4736.435596                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4736.424755                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1524363                       # number of writebacks
system.cpu0.dcache.writebacks::total          1524363                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1520123                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1520123                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1520123                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1520123                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1518233                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1518233                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1524882                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1524882                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   6935964093                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6935964093                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   6964922439                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6964922439                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014274                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014274                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014334                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014334                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  4568.445089                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4568.445089                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  4567.515676                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4567.515676                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1524363                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     67699065                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       67699068                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2739704                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2739708                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  13016369601                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13016369601                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     70438769                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     70438776                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.571429                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.038895                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038895                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  4751.013103                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4751.006166                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1514242                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1514242                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1225462                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1225462                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   5581608804                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5581608804                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017398                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017398                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  4554.697579                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4554.697579                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     35623239                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      35623241                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            3                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       298652                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       298655                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1469076120                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1469076120                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     35921891                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     35921896                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.600000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008314                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008314                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4919.023211                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4918.973799                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         5881                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5881                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       292771                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       292771                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1354355289                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1354355289                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008150                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008150                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4625.988534                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4625.988534                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data          978                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          978                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        19945                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        19945                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        20923                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        20923                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.953257                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.953257                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         6649                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         6649                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     28958346                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     28958346                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.317784                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.317784                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4355.293428                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4355.293428                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          505.990926                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          104848182                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1524875                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.758542                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     14022978861123                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     4.003675                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   501.987251                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.007820                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.980444                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988264                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          281                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        852577635                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       852577635                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          5                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           21                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     40317067                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        40317088                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           21                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     40317067                       # number of overall hits
system.cpu0.icache.overall_hits::total       40317088                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          589                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           591                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          589                       # number of overall misses
system.cpu0.icache.overall_misses::total          591                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     48333285                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     48333285                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     48333285                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     48333285                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           23                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     40317656                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     40317679                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           23                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     40317656                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     40317679                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.086957                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000015                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.086957                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000015                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 82059.906621                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81782.208122                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 82059.906621                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81782.208122                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           39                       # number of writebacks
system.cpu0.icache.writebacks::total               39                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           91                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           91                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          498                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          498                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          498                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          498                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     40890069                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     40890069                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     40890069                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     40890069                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 82108.572289                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 82108.572289                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 82108.572289                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 82108.572289                       # average overall mshr miss latency
system.cpu0.icache.replacements                    39                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           21                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     40317067                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       40317088                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          589                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          591                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     48333285                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     48333285                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     40317656                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     40317679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 82059.906621                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81782.208122                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           91                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           91                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          498                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          498                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     40890069                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     40890069                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 82108.572289                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 82108.572289                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          445.641531                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           40317588                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              500                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         80635.176000                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   443.641532                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.866487                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.870394                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        322541932                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       322541932                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1232615                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       414727                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1109675                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           14                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           14                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        292760                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       292760                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1232615                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1024                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      4574141                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            4575165                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        33536                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    195151232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           195184768                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                           15                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                    960                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1525389                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.024344                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.154115                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1488255     97.57%     97.57% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               37134      2.43%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1525389                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2030829138                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         501486                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1523347794                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst           32                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1523998                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1524030                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst           32                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1523998                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1524030                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          451                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          870                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         1330                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          451                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          870                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         1330                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     40416210                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     82815768                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    123231978                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     40416210                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     82815768                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    123231978                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          483                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1524868                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1525360                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          483                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1524868                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1525360                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.933747                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.000571                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.000872                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.933747                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.000571                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.000872                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 89614.656319                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 95190.537931                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 92655.622556                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 89614.656319                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 95190.537931                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 92655.622556                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          441                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          870                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         1311                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          441                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          870                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         1311                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     39745548                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     82526058                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    122271606                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     39745548                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     82526058                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    122271606                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.913043                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.000571                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.000859                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.913043                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.000571                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.000859                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 90125.959184                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 94857.537931                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 93265.908467                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 90125.959184                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 94857.537931                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 93265.908467                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       414727                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       414727                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       414727                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       414727                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1079231                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1079231                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1079231                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1079231                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           14                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           14                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           14                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           14                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       292371                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       292371                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            3                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          386                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          389                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     36526437                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     36526437                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       292757                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       292760                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.001318                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001329                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 94628.075130                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 93898.295630                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          386                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          386                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     36397899                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     36397899                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.001318                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001318                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 94295.075130                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 94295.075130                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst           32                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1231627                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1231659                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          451                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          484                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          941                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     40416210                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     46289331                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     86705541                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          483                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1232111                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1232600                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.933747                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000393                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.000763                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 89614.656319                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 95639.113636                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 92141.913921                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst           10                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          441                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          484                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          925                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     39745548                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     46128159                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     85873707                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.913043                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000393                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000750                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 90125.959184                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 95306.113636                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 92836.440000                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1169.249470                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3019322                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            1320                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         2287.365152                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     6.999999                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   440.623956                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   719.625516                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.001709                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.107574                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.175690                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.285461                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1320                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1217                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.322266                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        48310632                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       48310632                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 14022978870780                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  29330826147                       # Cumulative time (in ticks) in various power states
system.cpu0.thread-24210.numInsts                   0                       # Number of Instructions committed
system.cpu0.thread-24210.numOps                     0                       # Number of Ops committed
system.cpu0.thread-24210.numMemRefs                 0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            3                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     47672012                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        47672015                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     47672012                       # number of overall hits
system.cpu1.dcache.overall_hits::total       47672015                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       107894                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        107897                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       107894                       # number of overall misses
system.cpu1.dcache.overall_misses::total       107897                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data   4491383454                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4491383454                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data   4491383454                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4491383454                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     47779906                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47779912                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     47779906                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47779912                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002258                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002258                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002258                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002258                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 41627.740690                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41626.583260                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 41627.740690                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41626.583260                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           43                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    21.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        94699                       # number of writebacks
system.cpu1.dcache.writebacks::total            94699                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data        12674                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12674                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data        12674                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12674                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        95220                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95220                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        95220                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95220                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   4185746064                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4185746064                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   4185746064                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4185746064                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.001993                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001993                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.001993                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001993                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 43958.685822                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43958.685822                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 43958.685822                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43958.685822                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 94699                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     38046024                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38046027                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       105795                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       105797                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   4333198464                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4333198464                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     38151819                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38151824                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.400000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.002773                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.002773                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 40958.442875                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40957.668592                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data        12674                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12674                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        93121                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        93121                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   4028260041                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4028260041                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.002441                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002441                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 43258.341738                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43258.341738                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      9625988                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9625988                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         2099                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2100                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    158184990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    158184990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      9628087                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9628088                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000218                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000218                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 75362.072415                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75326.185714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         2099                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2099                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    157486023                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    157486023                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000218                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 75029.072415                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75029.072415                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          510.784861                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           47767238                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            95211                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           501.698732                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.025614                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   510.759246                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000050                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.997577                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997627                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        382334507                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       382334507                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      9515474                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9515492                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      9515474                       # number of overall hits
system.cpu1.icache.overall_hits::total        9515492                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          455                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           457                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          455                       # number of overall misses
system.cpu1.icache.overall_misses::total          457                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     37132830                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     37132830                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     37132830                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     37132830                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           20                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      9515929                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9515949                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           20                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      9515929                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9515949                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.100000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000048                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.100000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000048                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 81610.615385                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81253.457330                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 81610.615385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81253.457330                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           14                       # number of writebacks
system.cpu1.icache.writebacks::total               14                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           64                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           64                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          391                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          391                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     32529438                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     32529438                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     32529438                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     32529438                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000041                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000041                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000041                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000041                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 83195.493606                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 83195.493606                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 83195.493606                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 83195.493606                       # average overall mshr miss latency
system.cpu1.icache.replacements                    14                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      9515474                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9515492                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          455                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          457                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     37132830                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     37132830                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      9515929                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9515949                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 81610.615385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81253.457330                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           64                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          391                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          391                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     32529438                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     32529438                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 83195.493606                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 83195.493606                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          305.895505                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9515885                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              393                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         24213.447837                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   303.895506                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.593546                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.597452                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          336                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         76127985                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        76127985                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp          93516                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty         4108                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       144136                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq           12                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp           12                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq          2088                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp         2088                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq        93516                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          800                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       285145                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total             285945                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        26048                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     12154240                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            12180288                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        53531                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                3425984                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        149147                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.004693                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.068347                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              148447     99.53%     99.53% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 700      0.47%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          149147                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       126456750                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         390609                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy       95116788                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            7                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data        38130                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          38137                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            7                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data        38130                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         38137                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          384                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        57078                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        57467                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          384                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        57078                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        57467                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     32241060                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   3974177178                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   4006418238                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     32241060                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   3974177178                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   4006418238                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          391                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data        95208                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        95604                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          391                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data        95208                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        95604                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.982097                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.599508                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.601094                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.982097                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.599508                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.601094                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 83961.093750                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 69627.127405                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 69716.850331                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 83961.093750                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 69627.127405                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 69716.850331                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        53531                       # number of writebacks
system.cpu1.l2cache.writebacks::total           53531                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          384                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        57078                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        57462                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          384                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        57078                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        57462                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     32113188                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   3955170204                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   3987283392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     32113188                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   3955170204                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   3987283392                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.982097                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.599508                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.601042                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.982097                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.599508                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.601042                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 83628.093750                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 69294.127405                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 69389.916675                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 83628.093750                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 69294.127405                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 69389.916675                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                53531                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks         2591                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total         2591                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks         2591                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total         2591                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks        92033                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total        92033                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks        92033                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total        92033                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data           10                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total           10                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total           12                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.166667                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.166667                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data          418                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total          418                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data         1669                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         1670                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data    154461051                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    154461051                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data         2087                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total         2088                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.799713                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.799808                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 92547.064709                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 92491.647305                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data         1669                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         1669                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    153905274                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    153905274                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.799713                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.799330                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 92214.064709                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 92214.064709                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            7                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data        37712                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        37719                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          384                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        55409                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        55797                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     32241060                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   3819716127                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   3851957187                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          391                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data        93121                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        93516                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.982097                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.595022                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.596657                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 83961.093750                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 68936.745420                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 69035.202376                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          384                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        55409                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        55793                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     32113188                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   3801264930                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   3833378118                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.982097                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.595022                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.596614                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 83628.093750                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 68603.745420                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68707.151757                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        3938.512444                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            190238                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           57627                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.301196                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     6.772356                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.187981                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.650783                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    24.941444                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3905.959880                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.001653                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000046                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000159                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.006089                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.953603                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.961551                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1608                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2317                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         3101467                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        3101467                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 14022978870780                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  29330826147                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31415.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31415.numOps                      0                       # Number of Ops committed
system.cpu1.thread31415.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     99936127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        99936128                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     99936127                       # number of overall hits
system.cpu2.dcache.overall_hits::total       99936128                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1757306                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1757308                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1757306                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1757308                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  13460157702                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13460157702                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  13460157702                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13460157702                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    101693433                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    101693436                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    101693433                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    101693436                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.666667                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.017280                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017280                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.666667                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.017280                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017280                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  7659.541197                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7659.532479                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  7659.541197                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7659.532479                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          327                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   163.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1231270                       # number of writebacks
system.cpu2.dcache.writebacks::total          1231270                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       522001                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       522001                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       522001                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       522001                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1235305                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1235305                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1235305                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1235305                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   9863488971                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9863488971                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   9863488971                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9863488971                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.012147                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012147                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.012147                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012147                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  7984.658826                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7984.658826                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  7984.658826                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  7984.658826                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1231270                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     72225488                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       72225489                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1752511                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1752512                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  13429942614                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13429942614                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     73977999                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     73978001                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.023690                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.023690                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  7663.257243                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  7663.252870                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       521993                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       521993                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1230518                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1230518                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   9834870618                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9834870618                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.016634                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016634                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  7992.463839                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7992.463839                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     27710639                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      27710639                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         4795                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4796                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data     30215088                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     30215088                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     27715434                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     27715435                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000173                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  6301.373931                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  6300.060050                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            8                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         4787                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4787                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data     28618353                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     28618353                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  5978.348235                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  5978.348235                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.610578                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          101171436                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1231782                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            82.134206                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     2.000000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   509.610578                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.003906                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.995333                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999239                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          374                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        814779270                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       814779270                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           19                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     29065269                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        29065288                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           19                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     29065269                       # number of overall hits
system.cpu2.icache.overall_hits::total       29065288                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          232                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           234                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          232                       # number of overall misses
system.cpu2.icache.overall_misses::total          234                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     18505476                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     18505476                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     18505476                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     18505476                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           21                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     29065501                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     29065522                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           21                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     29065501                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     29065522                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.095238                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.095238                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 79764.982759                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 79083.230769                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 79764.982759                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 79083.230769                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           53                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          179                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          179                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          179                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          179                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     14765553                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     14765553                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     14765553                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     14765553                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 82489.122905                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 82489.122905                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 82489.122905                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 82489.122905                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           19                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     29065269                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       29065288                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          232                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          234                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     18505476                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     18505476                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     29065501                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     29065522                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.095238                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 79764.982759                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 79083.230769                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           53                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          179                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          179                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     14765553                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     14765553                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 82489.122905                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 82489.122905                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          176.132381                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           29065469                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              181                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         160582.701657                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   174.132381                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.340102                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.344009                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          181                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.353516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        232524357                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       232524357                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1230700                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       373737                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       912169                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         3533                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         3533                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq          1263                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp         1263                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1230700                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          362                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3701900                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3702262                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        11584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    157635328                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           157646912                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        54636                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                3496704                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1290132                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000219                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.014783                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1289850     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 282      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1290132                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1641457566                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           5.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         178821                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1231724709                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1173304                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1173304                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1173304                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1173304                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          179                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        58476                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        58659                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          179                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        58476                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        58659                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     14644341                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   4634683344                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   4649327685                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     14644341                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   4634683344                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   4649327685                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          179                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1231780                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1231963                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          179                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1231780                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1231963                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.047473                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.047614                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.047473                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.047614                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 81811.960894                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 79257.872358                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 79260.261597                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 81811.960894                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 79257.872358                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 79260.261597                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        54636                       # number of writebacks
system.cpu2.l2cache.writebacks::total           54636                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          179                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        58476                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        58655                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          179                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        58476                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        58655                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     14584734                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   4615210836                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   4629795570                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     14584734                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   4615210836                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   4629795570                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.047473                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.047611                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.047473                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.047611                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 81478.960894                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 78924.872358                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 78932.666780                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 81478.960894                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 78924.872358                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 78932.666780                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                54636                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       368210                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       368210                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       368210                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       368210                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       863059                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       863059                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       863059                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       863059                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         3533                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         3533                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         3533                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         3533                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          934                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          934                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          328                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          329                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data      8774217                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total      8774217                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data         1262                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         1263                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.259905                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.260491                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 26750.661585                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 26669.352584                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          328                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          328                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      8664993                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total      8664993                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.259905                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.259699                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 26417.661585                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 26417.661585                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1172370                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1172370                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          179                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        58148                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        58330                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     14644341                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   4625909127                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   4640553468                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          179                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1230518                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1230700                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.047255                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.047396                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 81811.960894                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 79554.053914                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 79556.891274                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          179                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        58148                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        58327                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     14584734                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   4606545843                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   4621130577                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.047255                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.047393                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 81478.960894                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 79221.053914                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79227.983215                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4039.855551                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2466765                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           58732                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           42.000358                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     9.852377                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.041398                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.083610                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     7.318209                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4022.559957                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.002405                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000010                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000020                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.001787                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.982070                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.986293                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1551                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          876                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1506                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        39526972                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       39526972                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 14022978870780                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  29330826147                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31415.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31415.numOps                      0                       # Number of Ops committed
system.cpu2.thread31415.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     46206040                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        46206041                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     46207635                       # number of overall hits
system.cpu3.dcache.overall_hits::total       46207636                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       277919                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        277920                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       277995                       # number of overall misses
system.cpu3.dcache.overall_misses::total       277996                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  10044727218                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10044727218                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  10044727218                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10044727218                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     46483959                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     46483961                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     46485630                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     46485632                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.005979                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005979                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.005980                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005980                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 36142.643065                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 36142.513018                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 36132.762165                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 36132.632189                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          173                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       188990                       # number of writebacks
system.cpu3.dcache.writebacks::total           188990                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data        88165                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        88165                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data        88165                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        88165                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       189754                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       189754                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       189827                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       189827                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   4213442340                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4213442340                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   4213925856                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4213925856                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.004082                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004082                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.004084                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004084                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 22204.761639                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22204.761639                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 22198.769701                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22198.769701                       # average overall mshr miss latency
system.cpu3.dcache.replacements                188990                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     32135659                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       32135660                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       214755                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       214756                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   9658689642                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9658689642                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     32350414                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     32350416                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.006638                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006638                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 44975.388894                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44975.179469                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data        87938                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        87938                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       126817                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       126817                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   3849870942                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3849870942                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.003920                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003920                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 30357.688181                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 30357.688181                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     14070381                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      14070381                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        63164                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        63164                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    386037576                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    386037576                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     14133545                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14133545                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.004469                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.004469                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  6111.670825                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  6111.670825                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          227                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          227                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        62937                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        62937                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    363571398                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    363571398                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.004453                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004453                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  5776.751323                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  5776.751323                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1595                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1595                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           76                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           76                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data         1671                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         1671                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.045482                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.045482                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           73                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           73                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data       483516                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       483516                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.043686                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.043686                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  6623.506849                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  6623.506849                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.136267                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           46397514                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           189502                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           244.839178                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     14022978866118                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.004135                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.132133                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000008                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998305                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998313                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        372074558                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       372074558                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           15                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     31757256                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        31757271                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           15                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     31757256                       # number of overall hits
system.cpu3.icache.overall_hits::total       31757271                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       110015                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        110018                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       110015                       # number of overall misses
system.cpu3.icache.overall_misses::total       110018                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    608515209                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    608515209                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    608515209                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    608515209                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     31867271                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     31867289                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     31867271                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     31867289                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.166667                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.003452                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003452                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.166667                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.003452                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003452                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst  5531.202191                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  5531.051364                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst  5531.202191                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  5531.051364                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       105776                       # number of writebacks
system.cpu3.icache.writebacks::total           105776                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3715                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3715                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3715                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3715                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       106300                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       106300                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       106300                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       106300                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    543644145                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    543644145                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    543644145                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    543644145                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.003336                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003336                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.003336                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003336                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst  5114.244073                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  5114.244073                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst  5114.244073                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  5114.244073                       # average overall mshr miss latency
system.cpu3.icache.replacements                105776                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           15                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     31757256                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       31757271                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       110015                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       110018                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    608515209                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    608515209                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     31867271                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     31867289                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.003452                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003452                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst  5531.202191                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  5531.051364                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3715                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3715                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       106300                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       106300                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    543644145                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    543644145                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.003336                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003336                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst  5114.244073                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  5114.244073                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.245540                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           31863574                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           106303                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           299.742942                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.198636                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   511.046904                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000388                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.998138                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998526                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          138                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        255044615                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       255044615                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         233186                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       136458                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       194292                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          331                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          331                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         62619                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        62619                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       233186                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       318366                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       568656                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             887022                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port     13572032                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     24223488                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            37795520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        36000                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                2304000                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        332120                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.006763                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.081957                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              329874     99.32%     99.32% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2246      0.68%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          332120                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       393083190                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.3                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy      106204988                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      189422718                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst       105068                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       151796                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         256864                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst       105068                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       151796                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        256864                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1216                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        37705                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        38925                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1216                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        37705                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        38925                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     81751167                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   3512306178                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   3594057345                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     81751167                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   3512306178                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   3594057345                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst       106284                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       189501                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       295789                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst       106284                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       189501                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       295789                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.011441                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.198970                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.131597                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.011441                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.198970                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.131597                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 67229.578125                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 93152.265694                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 92332.879769                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 67229.578125                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 93152.265694                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 92332.879769                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        35984                       # number of writebacks
system.cpu3.l2cache.writebacks::total           35984                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1216                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        37705                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        38921                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1216                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        37705                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        38921                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     81346239                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   3499750413                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   3581096652                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     81346239                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   3499750413                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   3581096652                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.011441                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.198970                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.131584                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.011441                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.198970                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.131584                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 66896.578125                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 92819.265694                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 92009.369030                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 66896.578125                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 92819.265694                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 92009.369030                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                35984                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       113231                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       113231                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       113231                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       113231                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       181392                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       181392                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       181392                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       181392                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          331                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          331                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          331                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          331                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        60489                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        60489                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data         2130                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         2130                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     94934304                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     94934304                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        62619                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        62619                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.034015                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.034015                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 44570.095775                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 44570.095775                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data         2130                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         2130                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     94225014                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     94225014                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.034015                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.034015                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 44237.095775                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 44237.095775                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst       105068                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        91307                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       196375                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1216                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        35575                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        36795                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     81751167                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   3417371874                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   3499123041                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst       106284                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       126882                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       233170                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.011441                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.280379                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.157803                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 67229.578125                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 96061.050569                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 95097.786139                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1216                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        35575                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        36791                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     81346239                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   3405525399                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   3486871638                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.011441                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.280379                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.157786                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 66896.578125                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 95728.050569                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 94775.125384                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3995.566221                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            590743                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           40080                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           14.739097                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    14022978860457                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   198.574656                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     1.121531                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   334.346358                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3460.523675                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.048480                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000274                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000244                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.081628                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.844854                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.975480                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1409                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1724                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          838                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         9491968                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        9491968                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 14022978870780                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  29330826147                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              151853                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         40423                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        111557                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             38407                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               4518                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              4518                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         151853                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         2640                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       167860                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       171673                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       112401                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                  454574                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port        84480                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      7064896                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      7232896                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      4702464                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 19084736                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                             48559                       # Total snoops (count)
system.l3bus.snoopTraffic                      649728                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             204934                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   204934    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               204934                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            146525656                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy              873126                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            38272350                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            39066886                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            25923710                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data        15051                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         9719                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst          376                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         2840                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               27990                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.inst            4                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data        15051                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         9719                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst          376                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         2840                       # number of overall hits
system.l3cache.overall_hits::total              27990                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          441                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data          870                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          380                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        42027                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          179                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        48757                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          840                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        34865                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            128381                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          441                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data          870                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          380                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        42027                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          179                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        48757                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          840                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        34865                       # number of overall misses
system.l3cache.overall_misses::total           128381                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     37982313                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data     79047540                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     30521115                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   3514804344                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     13869117                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   4245291459                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     71224704                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   3309203816                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  11301944408                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     37982313                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data     79047540                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     30521115                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   3514804344                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     13869117                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   4245291459                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     71224704                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   3309203816                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  11301944408                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          441                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data          870                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          384                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        57078                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          179                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        58476                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1216                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        37705                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          156371                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          441                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data          870                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          384                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        57078                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          179                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        58476                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1216                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        37705                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         156371                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.989583                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.736308                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.833795                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.690789                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.924678                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.821003                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.989583                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.736308                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.833795                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.690789                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.924678                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.821003                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 86127.693878                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 90859.241379                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 80318.723684                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 83632.054251                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 77481.100559                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 87070.399307                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 84791.314286                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 94914.780324                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 88034.400791                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 86127.693878                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 90859.241379                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 80318.723684                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 83632.054251                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 77481.100559                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 87070.399307                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 84791.314286                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 94914.780324                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 88034.400791                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          10152                       # number of writebacks
system.l3cache.writebacks::total                10152                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          441                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data          870                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          380                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        42027                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          179                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        48757                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          840                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        34865                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       128359                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          441                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data          870                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          380                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        42027                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          179                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        48757                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          840                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        34865                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       128359                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     35045253                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     73253340                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     27990315                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   3234904524                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     12676977                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   3920569839                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     65630304                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3077002916                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  10447073468                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     35045253                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     73253340                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     27990315                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   3234904524                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     12676977                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   3920569839                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     65630304                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3077002916                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  10447073468                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.989583                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.736308                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.833795                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.690789                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.924678                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.820862                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.989583                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.736308                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.833795                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.690789                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.924678                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.820862                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 79467.693878                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 84199.241379                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 73658.723684                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 76972.054251                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 70821.100559                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 80410.399307                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 78131.314286                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 88254.780324                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 81389.489385                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 79467.693878                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 84199.241379                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 73658.723684                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 76972.054251                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 70821.100559                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 80410.399307                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 78131.314286                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 88254.780324                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 81389.489385                       # average overall mshr miss latency
system.l3cache.replacements                     48559                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        30271                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        30271                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        30271                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        30271                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       111557                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       111557                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       111557                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       111557                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data           51                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          288                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data         1254                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             1593                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          386                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data         1618                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data           40                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          876                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           2925                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     34854444                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data    146520333                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data      3325005                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     68170095                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    252869877                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          386                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data         1669                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          328                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data         2130                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         4518                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.969443                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.121951                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.411268                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.647410                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 90296.487047                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 90556.448084                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 83125.125000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 77819.743151                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 86451.240000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          386                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data         1618                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data           40                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          876                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         2920                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     32283684                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    135744453                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      3058605                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     62335935                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    233422677                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.969443                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.121951                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.411268                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.646304                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 83636.487047                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 83896.448084                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 76465.125000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 71159.743151                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 79939.272945                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        15000                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         9431                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst          376                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         1586                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        26397                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          441                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data          484                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          380                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        40409                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          179                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        48717                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          840                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        33989                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       125456                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     37982313                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     44193096                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     30521115                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   3368284011                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     13869117                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   4241966454                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     71224704                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   3241033721                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  11049074531                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          441                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          484                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          384                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        55409                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          179                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        58148                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1216                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        35575                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       151853                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.989583                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.729286                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.837810                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.690789                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.955418                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.826167                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 86127.693878                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 91308.049587                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 80318.723684                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 83354.797471                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 77481.100559                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 87073.638648                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 84791.314286                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 95355.371473                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 88071.312101                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          441                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          484                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          380                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        40409                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          179                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        48717                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          840                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        33989                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       125439                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     35045253                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     40969656                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     27990315                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   3099160071                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     12676977                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   3917511234                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     65630304                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   3014666981                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  10213650791                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.989583                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.729286                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.837810                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.690789                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.955418                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.826055                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 79467.693878                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 84648.049587                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 73658.723684                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 76694.797471                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 70821.100559                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 80413.638648                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 78131.314286                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 88695.371473                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 81423.247881                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            43328.781897                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 169820                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               141828                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.197366                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         14023186501275                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 43328.781897                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.661145                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.661145                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65277                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          396                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         4378                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        40525                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        19932                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.996048                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              4913044                       # Number of tag accesses
system.l3cache.tags.data_accesses             4913044                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     42027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     48751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     34865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005604117290                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          594                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          594                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              268146                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9577                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      128359                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10152                       # Number of write requests accepted
system.mem_ctrls.readBursts                    128359                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10152                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      34.60                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                128359                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10152                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   97731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     216.053872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    102.660027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2444.855799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          592     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           594                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.005051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.970603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.091887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              307     51.68%     51.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      2.02%     53.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              248     41.75%     95.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      3.54%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.67%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           594                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 8214976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               649728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    280.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   29330374599                       # Total gap between requests
system.mem_ctrls.avgGap                     211754.84                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        28224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data        55680                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        24320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2689728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        11456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      3120064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        53760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2231360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       646464                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 962263.715473443619                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1898343.384267337853                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 829161.478185733780                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 91703077.483452185988                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 390578.696303279838                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 106374871.639559745789                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1832883.267568464158                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 76075565.623541072011                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 22040421.292510781437                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          441                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data          870                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          380                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        42027                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          179                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        48757                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          840                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        34865                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10152                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     18519393                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     40615005                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     13748048                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   1658771373                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      5967864                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   2093179321                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     34147937                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   1767200513                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 995622154772                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     41994.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     46683.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     36179.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     39469.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     33340.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     42930.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     40652.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     50686.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  98071528.25                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        28224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data        55680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        24320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2689728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        11456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      3120448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        53760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2231360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       8216384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        28224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        24320                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        11456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        53760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       118336                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       649728                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       649728                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data          870                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          380                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        42027                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          179                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        48757                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          840                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        34865                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         128381                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10152                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10152                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        15274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         6546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         6546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         2182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       962264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data      1898343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       829161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     91703077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       390579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    106387964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1832883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     76075566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        280127841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         6546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       962264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       829161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       390579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1832883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4034525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     22151703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        22151703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     22151703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        15274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         6546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         6546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         2182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       962264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data      1898343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       829161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     91703077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       390579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    106387964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1832883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     76075566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       302279545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               128353                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10101                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4629                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         4016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         4378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         3900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         3988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         4353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         3531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         3772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         3393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         4067                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         3473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         4124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         4044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         4059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         3964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         4392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         4575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          379                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          242                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          463                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          203                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          251                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          438                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3386998778                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             427672196                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5632149454                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                26388.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           43880.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               78140                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                153                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            60.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            1.51                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        60160                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   147.290426                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   113.587182                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   126.675971                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        30001     49.87%     49.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17950     29.84%     79.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6616     11.00%     90.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4699      7.81%     98.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          307      0.51%     99.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          252      0.42%     99.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          136      0.23%     99.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           47      0.08%     99.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          152      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        60160                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               8214592                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             646464                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              280.066745                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               22.040421                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.57                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    187627239.071998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    249443862.528003                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   539893380.230366                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  37964568.096000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10456830330.104994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 24388050440.175880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 408275088.614375                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  36268084908.820663                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1236.517224                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    412069614                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2641800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  26276956533                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             125456                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10152                       # Transaction distribution
system.membus.trans_dist::CleanEvict            38407                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2925                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2925                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         125456                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       305321                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       305321                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 305321                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port      8866112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total      8866112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 8866112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            128381                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  128381    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              128381                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy            72436159                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          238792371                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       46483680                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     28978876                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       921280                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     19930510                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       19555007                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.115939                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        7302566                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2546946                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2405755                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       141191                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted       108147                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     46154643                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       860221                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     81848381                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.866740                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.282797                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     14174629     17.32%     17.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      6365314      7.78%     25.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      4563720      5.58%     30.67% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8969667     10.96%     41.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2821046      3.45%     45.08% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1992028      2.43%     47.51% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2953536      3.61%     51.12% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3100033      3.79%     54.91% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     36908408     45.09%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     81848381                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    221040812                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     398334790                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          117084245                       # Number of memory references committed
system.switch_cpus0.commit.loads             81162354                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          39167088                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          82585999                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          350420109                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6132034                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2141095      0.54%      0.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    237748309     59.69%     60.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       878248      0.22%     60.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     60.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd       881258      0.22%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2541578      0.64%     61.30% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        69322      0.02%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     15051210      3.78%     65.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        53183      0.01%     65.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      6482089      1.63%     66.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       524598      0.13%     66.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     14846215      3.73%     70.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt        33440      0.01%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     50141576     12.59%     83.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     30191981      7.58%     90.77% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     31020778      7.79%     98.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      5729910      1.44%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    398334790                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     36908408                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5212530                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     13343859                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         63233495                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      5353321                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        874213                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     19018402                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        61534                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     460445198                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       367267                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           87018030                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           37919530                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               563245                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                93954                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       860686                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             260693856                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           46483680                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     29263328                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             86221174                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        1870614                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           36                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          214                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.icacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.cacheLines         40317656                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          254                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     88017421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.357091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.939504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        10197727     11.59%     11.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         3673265      4.17%     15.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         5932142      6.74%     22.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         3938571      4.47%     26.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        10672536     12.13%     39.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         2904991      3.30%     42.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         7560845      8.59%     50.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3514817      3.99%     54.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        39622527     45.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     88017421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.527741                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.959721                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           40317692                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   96                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           16333332                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        9961184                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         9819                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        16156                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       4472587                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        52024                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  29330836803                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        874213                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         7831827                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        5745925                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         65882147                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      7683306                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     455103588                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        39960                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2091130                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1647283                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       2588154                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    460277855                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1199375516                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       637712274                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        137955363                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    402403938                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        57873883                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         20444179                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               489429406                       # The number of ROB reads
system.switch_cpus0.rob.writes              895159441                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        221040812                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          398334790                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        6646406                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      5739519                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        56940                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      4711296                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        4708424                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.939040                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         338773                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       243512                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       231293                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        12219                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          933                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      3856812                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts        56857                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     87512046                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.501346                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.457983                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     10499026     12.00%     12.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     35158610     40.18%     52.17% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     11972924     13.68%     65.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10282923     11.75%     77.60% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3011255      3.44%     81.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4202604      4.80%     85.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1330725      1.52%     87.37% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       529560      0.61%     87.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     10524419     12.03%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     87512046                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    164767934                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     218897889                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           48559343                       # Number of memory references committed
system.switch_cpus1.commit.loads             38931256                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           6274015                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating              2003                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          218411413                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       326344                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       436138      0.20%      0.20% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    169329147     77.36%     77.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       573080      0.26%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           39      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd           25      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu           14      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc           40      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            6      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt           37      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            9      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            9      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            2      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     38931235     17.79%     95.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      9626271      4.40%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead           21      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite         1816      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    218897889                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     10524419                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         7425053                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     52379467                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         10258685                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     17909410                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles         60279                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      4662397                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           86                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     223782886                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          423                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           39457048                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            9811882                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                 2689                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                   67                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        71986                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             169036900                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            6646406                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      5278490                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             87900465                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         120730                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles           86                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines          9515929                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          191                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     88032905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.559341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.387463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        50800796     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2359761      2.68%     60.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         3102753      3.52%     63.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         2239619      2.54%     66.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3058205      3.47%     69.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2138681      2.43%     72.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2846963      3.23%     75.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1874916      2.13%     77.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        19611211     22.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     88032905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075458                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.919117                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses            9515938                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   38                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            1287605                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         833297                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          232                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         4099                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores        361330                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        17335                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  29330836803                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles         60279                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13071791                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       12310989                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         22455194                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     40134641                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     223354288                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         6806                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      34319638                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       2211701                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        769946                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    375526551                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          574485220                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       442218371                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups             2264                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    370065916                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         5460518                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         81240756                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               299742263                       # The number of ROB reads
system.switch_cpus1.rob.writes              446030991                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        164767934                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          218897889                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       25121247                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     16534217                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         4822                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      5313231                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        5312898                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.993733                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        2640412                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2639931                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2638911                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses         1020                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           74                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       192197                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         4333                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     88029141                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.504456                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.590095                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     22632211     25.71%     25.71% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     10728123     12.19%     37.90% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      2039249      2.32%     40.21% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      4029529      4.58%     44.79% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      2635150      2.99%     47.78% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1614100      1.83%     49.62% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       716007      0.81%     50.43% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2357115      2.68%     53.11% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41277657     46.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     88029141                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     396523411                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          110798005                       # Number of memory references committed
system.switch_cpus2.commit.loads             83082569                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          25090560                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         186491534                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          281874108                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2638803                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         4332      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    193469584     48.79%     48.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       668689      0.17%     48.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     48.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      9889814      2.49%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      6594746      1.66%     53.12% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     53.12% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     53.12% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      4617024      1.16%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     27670398      6.98%     61.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      4613343      1.16%     62.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      3293828      0.83%     63.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     33588368      8.47%     71.73% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.73% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt      1315280      0.33%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     31676514      7.99%     80.05% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     11890183      3.00%     83.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     51406055     12.96%     96.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     15825253      3.99%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    396523411                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41277657                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5238371                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     29602003                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         43389687                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      9822144                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          6093                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      5308578                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          497                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     396802545                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         2328                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           83113531                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           27722016                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                33479                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  402                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        14789                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             250278550                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           25121247                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10592221                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             88036955                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          13164                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         29065501                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          106                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     88058326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.507830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.491837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        24113464     27.38%     27.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4073156      4.63%     32.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         3887039      4.41%     36.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7558929      8.58%     45.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         2596582      2.95%     47.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         2592395      2.94%     50.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         2068843      2.35%     53.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         2676735      3.04%     56.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        38491183     43.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     88058326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.285208                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.841473                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           29065501                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            9135521                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads          44454                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         1948                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         14632                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  29330836803                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          6093                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         9902374                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       11376101                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48483508                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     18290222                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     396767891                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       563797                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       5862304                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       8618202                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents          5330                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    414732924                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          991483743                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       412259883                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        294584461                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    414458819                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          274025                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         51491795                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               443467092                       # The number of ROB reads
system.switch_cpus2.rob.writes              793460641                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          396523411                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       31759424                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     21861525                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1495199                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     16928897                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       16428238                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    97.042578                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        3953303                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect         1186                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        12034                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        10663                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         1371                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          638                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     92591092                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      1380342                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     75467131                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.615752                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.824069                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     22061003     29.23%     29.23% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15769508     20.90%     50.13% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      8665290     11.48%     61.61% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      7922531     10.50%     72.11% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      4280862      5.67%     77.78% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2116115      2.80%     80.59% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1566890      2.08%     82.66% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1249181      1.66%     84.32% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     11835751     15.68%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     75467131                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    121951693                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     197403319                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           44488405                       # Number of memory references committed
system.switch_cpus3.commit.loads             30354861                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17996671                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            218036                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          196705225                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2396787                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       453364      0.23%      0.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    150373528     76.18%     76.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      1681218      0.85%     77.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       406732      0.21%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            4      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu           16      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt           16      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc           36      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     30245881     15.32%     92.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     14024572      7.10%     99.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       108980      0.06%     99.94% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       108972      0.06%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    197403319                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     11835751                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8748431                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     34349249                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         32480042                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     10944119                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1425200                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     15013355                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       117881                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     312502316                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       554584                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           38683162                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           17037857                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                26908                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  792                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2556836                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             212105532                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           31759424                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     20392204                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             83850107                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3080124                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         31867271                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        36722                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     87947053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.895331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.347794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        28683769     32.61%     32.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4305947      4.90%     37.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4245866      4.83%     42.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         3917527      4.45%     46.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4293994      4.88%     51.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         8750920      9.95%     61.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         4775440      5.43%     67.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3339319      3.80%     70.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        25634271     29.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     87947053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360572                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.408086                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           31867279                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   46                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14052309696927                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            6327772                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       14256916                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses        21550                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        52404                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       6324613                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads         2581                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  29330836803                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1425200                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13162042                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       18447243                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         38793202                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     16119354                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     304239166                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       300046                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      12941298                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        622031                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        155644                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.fullRegistersEvents           95                       # Number of times there has been no free registers
system.switch_cpus3.rename.renamedOperands    393278384                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          776279037                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       494313787                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups           150905                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    255798808                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       137479438                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         41945985                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               353625791                       # The number of ROB reads
system.switch_cpus3.rob.writes              592507102                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        121951693                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          197403319                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
