m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/modelsim
Epredecode
Z1 w1702398321
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
!i122 0
R0
Z5 8/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd
Z6 F/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd
l0
L5 1
Va4:JkDhb>I:l1S@nWTeVX0
!s100 W?L_VWLOKH195L>1C17G91
Z7 OV;C;2020.1;71
31
Z8 !s110 1702398407
!i10b 1
Z9 !s108 1702398407.000000
Z10 !s90 -reportprogress|300|-93|-work|work|/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd|
Z11 !s107 /media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
Z14 DEx4 work 9 predecode 0 22 a4:JkDhb>I:l1S@nWTeVX0
!i122 0
l32
L16 286
V>O]o7gmX9b;TeKz?]Rij02
!s100 <6Jb1Ie46HZkZZU5VQGF:2
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Etb_predecode
Z15 w1702396227
Z16 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z17 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R3
R2
!i122 1
R0
Z18 8/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/tb_predecode.vhd
Z19 F/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/tb_predecode.vhd
l0
L8 1
VBC[=0kda8VI6U^E]ILcPJ3
!s100 G6^NNVelHcAWHQ9@b2Q5_2
R7
31
Z20 !s110 1702398408
!i10b 1
R9
Z21 !s90 -reportprogress|300|-93|-work|work|/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/tb_predecode.vhd|
!s107 /media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/tb_predecode.vhd|
!i113 1
R12
R13
Abehavioral
R4
R14
R16
R17
R3
R2
DEx4 work 12 tb_predecode 0 22 BC[=0kda8VI6U^E]ILcPJ3
!i122 1
l21
L11 75
VW@zZfC_HkBSjoc3_e9YBf0
!s100 8ak5m9:gG>afBmi][m5^V3
R7
31
R20
!i10b 1
R9
R21
Z22 !s107 /media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/tb_predecode.vhd|
!i113 1
R12
R13
