
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.56

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rx_done$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_done$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
     2    1.53    0.01    0.08    0.08 v rx_done$_SDFFE_PN0P_/Q (DFF_X1)
                                         rx_done (net)
                  0.01    0.00    0.08 v _154_/A1 (NAND2_X1)
     1    1.68    0.01    0.01    0.09 ^ _154_/ZN (NAND2_X1)
                                         _051_ (net)
                  0.01    0.00    0.09 ^ _155_/B2 (AOI21_X1)
     1    1.06    0.01    0.01    0.10 v _155_/ZN (AOI21_X1)
                                         _021_ (net)
                  0.01    0.00    0.10 v rx_done$_SDFFE_PN0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: bit_counter[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _173_/A (BUF_X4)
     9   17.15    0.01    0.02    0.22 ^ _173_/Z (BUF_X4)
                                         _061_ (net)
                  0.01    0.00    0.22 ^ _192_/A1 (AND4_X4)
     1    6.59    0.01    0.05    0.27 ^ _192_/ZN (AND4_X4)
                                         _077_ (net)
                  0.01    0.00    0.27 ^ _193_/A (BUF_X8)
    10   21.35    0.01    0.02    0.30 ^ _193_/Z (BUF_X8)
                                         _078_ (net)
                  0.01    0.00    0.30 ^ _194_/A (AOI21_X4)
     5   16.01    0.01    0.02    0.31 v _194_/ZN (AOI21_X4)
                                         _079_ (net)
                  0.01    0.00    0.31 v _202_/A3 (OR3_X4)
     1    2.95    0.01    0.07    0.38 v _202_/ZN (OR3_X4)
                                         _085_ (net)
                  0.01    0.00    0.38 v _203_/B2 (AOI21_X2)
     1    1.14    0.02    0.03    0.41 ^ _203_/ZN (AOI21_X2)
                                         _007_ (net)
                  0.02    0.00    0.41 ^ bit_counter[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.41   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ bit_counter[2]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: bit_counter[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _173_/A (BUF_X4)
     9   17.15    0.01    0.02    0.22 ^ _173_/Z (BUF_X4)
                                         _061_ (net)
                  0.01    0.00    0.22 ^ _192_/A1 (AND4_X4)
     1    6.59    0.01    0.05    0.27 ^ _192_/ZN (AND4_X4)
                                         _077_ (net)
                  0.01    0.00    0.27 ^ _193_/A (BUF_X8)
    10   21.35    0.01    0.02    0.30 ^ _193_/Z (BUF_X8)
                                         _078_ (net)
                  0.01    0.00    0.30 ^ _194_/A (AOI21_X4)
     5   16.01    0.01    0.02    0.31 v _194_/ZN (AOI21_X4)
                                         _079_ (net)
                  0.01    0.00    0.31 v _202_/A3 (OR3_X4)
     1    2.95    0.01    0.07    0.38 v _202_/ZN (OR3_X4)
                                         _085_ (net)
                  0.01    0.00    0.38 v _203_/B2 (AOI21_X2)
     1    1.14    0.02    0.03    0.41 ^ _203_/ZN (AOI21_X2)
                                         _007_ (net)
                  0.02    0.00    0.41 ^ bit_counter[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.41   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ bit_counter[2]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.93e-04   3.86e-06   2.14e-06   1.99e-04  83.8%
Combinational          1.99e-05   1.58e-05   2.85e-06   3.85e-05  16.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.13e-04   1.96e-05   5.00e-06   2.37e-04 100.0%
                          89.6%       8.3%       2.1%
