#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:50 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Sun Jul 16 20:48:11 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling architecture definition.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 44)]: Syntax error near if
E: Parsing ERROR.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 
Compiling architecture definition.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Sun Jul 16 22:13:11 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001219s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.008442s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (185.1%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005287s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
W: Sdm-2005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 28)]: No value assigned under clock for signal reg_rgb, possible generate latch.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 28)]: Latch is generated for signal reg_rgb, possible missing assignment in an if or case statement.
E: Sdm-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 30)]: Logic for i does not match a standard flip-flop.
Program Error Out.
Compiling architecture definition.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Sun Jul 16 22:16:36 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001286s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
E: Verilog-4042: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 47)]: Mixed blocking and non-blocking assignments to variable i
Program Error Out.
Compiling architecture definition.
Compiling architecture definition.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 48)]: Syntax error near end
E: Parsing ERROR.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 48)]: Syntax error near end
E: Parsing ERROR.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Sun Jul 16 22:17:11 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 48)]: Syntax error near end
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
Program Error Out.
Compiling architecture definition.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Sun Jul 16 22:18:32 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001239s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.009792s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (159.6%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005266s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
W: Sdm-2005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 28)]: No value assigned under clock for signal reg_rgb, possible generate latch.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 28)]: Latch is generated for signal reg_rgb, possible missing assignment in an if or case statement.
E: Sdm-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 30)]: Logic for i does not match a standard flip-flop.
Program Error Out.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Sun Jul 16 22:20:32 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001351s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.008753s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (178.5%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005362s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 281)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 28)]: Latch is generated for signal reg_rgb, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 30)]: Latch is generated for signal i, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 17)]: Latch is generated for signal rgb_p, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 210)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.050999s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (91.9%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.002991s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.017575s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (177.8%)
Start FSM inference.
Executing : FSM inference successfully.
 0.002576s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
Executing : sdm2adm successfully.
 0.029360s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.4%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.781 sec
Current time: Sun Jul 16 22:20:35 2023
Action compile: Peak memory pool usage is 112,902,144 bytes
Process "Compile" done.
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from translate DB.
Saving design to DB.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 68)] | Port a has been placed at location C8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 72)] | Port b has been placed at location E8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 88)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Open UCE successfully.
Save Logic Constraint in file D:/VERILOG/smart_car/prj/source/source/smart_car.fdc success.
C: Flow-2004: Constraint file modified: "D:/VERILOG/smart_car/prj/source/source/smart_car.fdc". 


Process "Synthesize" started.
Current time: Sun Jul 16 22:27:26 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Sun Jul 16 22:27:30 2023


Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 68)] | Port a has been placed at location C8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 72)] | Port b has been placed at location E8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 88)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N229:Z
Executing : get_pins N229:Z successfully.
Executing : create_clock -name N229/Z_Inferred [get_pins N229:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N229/Z_Inferred [get_pins N229:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N348:Z
Executing : get_pins N348:Z successfully.
Executing : create_clock -name N348/Z_Inferred [get_pins N348:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N348/Z_Inferred [get_pins N348:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N326:Z
Executing : get_pins N326:Z successfully.
Executing : create_clock -name N326/Z_Inferred [get_pins N326:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N326/Z_Inferred [get_pins N326:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N345:Z
Executing : get_pins N345:Z successfully.
Executing : create_clock -name N345/Z_Inferred [get_pins N345:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N345/Z_Inferred [get_pins N345:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N229/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N229/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N348/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N348/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group N326/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group N326/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group N345/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group N345/Z_Inferred successfully.
Start pre-mapping.
Executing : pre-mapping successfully.
 0.040009s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (117.2%)
Start mod-gen.
I: Constant propagation done on N27_sum4 (bmsREDXOR).
I: Constant propagation done on N27_ab4 (bmsREDAND).
I: Constant propagation done on N27_ac4 (bmsREDAND).
I: Constant propagation done on N40_bc0 (bmsREDAND).
I: Constant propagation done on N27_sum5 (bmsREDXOR).
I: Constant propagation done on N40_ab0 (bmsREDAND).
I: Constant propagation done on N27_maj0 (bmsREDXOR).
I: Constant propagation done on N27_ab0 (bmsREDAND).
I: Constant propagation done on N27_bc0 (bmsREDAND).
I: Constant propagation done on N27_ac2 (bmsREDAND).
Executing : mod-gen successfully.
 0.059415s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (105.2%)
Start logic-optimization.
Executing : logic-optimization successfully.
 0.652368s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (98.2%)
Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully.
 0.028505s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.6%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.229589s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (100.4%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.073012s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (107.0%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000065s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.000251s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    53 uses
GTP_DFF_CE                   88 uses
GTP_DFF_E                     4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  7 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                     79 uses
GTP_LUT3                      7 uses
GTP_LUT4                     47 uses
GTP_LUT5                     41 uses
GTP_LUT5CARRY                89 uses
GTP_MUX2LUT6                  2 uses

I/O ports: 26
GTP_INBUF                  11 uses
GTP_OUTBUF                 15 uses

Mapping Summary:
Total LUTs: 265 of 17536 (1.51%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 265
Total Registers: 145 of 26304 (0.55%)
Total Latches: 11

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 26 of 240 (10.83%)


Number of unique control sets : 14
  CLK(nt_sys_clk), C(N294)                         : 1
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 52
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N212)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N219)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N302)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N309)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N316)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N323)      : 2
  CLK(nt_sys_clk), CE(~nt_echo_en_n)               : 4
  G(N226), C(N344)                                 : 1
  G(N229), C(N332)                                 : 5
  G(N294), C(N293)                                 : 1
  G(N326)                                          : 2
  G(N348)                                          : 2


Number of DFF:CE Signals : 7
  N212(from GTP_LUT2:Z)                            : 21
  N219(from GTP_LUT2:Z)                            : 21
  N302(from GTP_LUT4:Z)                            : 21
  N309(from GTP_LUT4:Z)                            : 2
  N316(from GTP_LUT4:Z)                            : 21
  N323(from GTP_LUT4:Z)                            : 2
  ~nt_echo_en_n(from GTP_INV:Z)                    : 4

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 145

Number of DFF:CP Signals : 2
  N294(from GTP_LUT5:Z)                            : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 140

Number of DLATCH:CP Signals : 3
  N293(from GTP_LUT5:Z)                            : 1
  N332(from GTP_LUT5:Z)                            : 5
  N344(from GTP_LUT4:Z)                            : 1

Number of DLATCH:G Signals : 5
  N226(from GTP_LUT5:Z)                            : 1
  N229(from GTP_LUT5:Z)                            : 5
  N294(from GTP_LUT5:Z)                            : 1
  N326(from GTP_LUT2:Z)                            : 2
  N348(from GTP_LUT2:Z)                            : 2

Design 'smart_car' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to smart_car_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'i[0]/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'i[1]/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'i[2]/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'i[3]/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'i[4]/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'rgb_p/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               145           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     242.189 MHz       1000.000          4.129        995.871
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.871       0.000              0            226
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.881       0.000              0            226
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.104       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.876       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            145
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : counter_p[17]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N44_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N44_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N613            
                                                                                   N44_mux9/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N44_mux9/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N565            
                                                                                   N44_mux13_3/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N44_mux13_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.761         _N630            
                                                                                   N44_mux19_9/I4 (GTP_LUT5)
                                   td                    0.174       6.935 f       N44_mux19_9/Z (GTP_LUT5)
                                   net (fanout=20)       0.714       7.649         _N675            
                                                                                   N290[17]/I1 (GTP_LUT2)
                                   td                    0.164       7.813 r       N290[17]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.813         _N830            
                                                                           r       counter_p[17]/D (GTP_DFF_C)

 Data arrival time                                                   7.813         Logic Levels: 5  
                                                                                   Logic: 1.293ns(31.950%), Route: 2.754ns(68.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_p[17]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.871                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : counter_p[6]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N44_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N44_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N613            
                                                                                   N44_mux9/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N44_mux9/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N565            
                                                                                   N44_mux13_3/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N44_mux13_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.761         _N630            
                                                                                   N44_mux19_9/I4 (GTP_LUT5)
                                   td                    0.174       6.935 f       N44_mux19_9/Z (GTP_LUT5)
                                   net (fanout=20)       0.714       7.649         _N675            
                                                                                   N290[6]/I1 (GTP_LUT2)
                                   td                    0.164       7.813 r       N290[6]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.813         _N777            
                                                                           r       counter_p[6]/D (GTP_DFF_C)

 Data arrival time                                                   7.813         Logic Levels: 5  
                                                                                   Logic: 1.293ns(31.950%), Route: 2.754ns(68.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_p[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.871                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : counter_p[0]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N44_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N44_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N613            
                                                                                   N44_mux9/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N44_mux9/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N565            
                                                                                   N44_mux13_3/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N44_mux13_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.761         _N630            
                                                                                   N44_mux19_9/I4 (GTP_LUT5)
                                   td                    0.174       6.935 f       N44_mux19_9/Z (GTP_LUT5)
                                   net (fanout=20)       0.714       7.649         _N675            
                                                                                   N290[0]/I1 (GTP_LUT2)
                                   td                    0.164       7.813 r       N290[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.813         _N779            
                                                                           r       counter_p[0]/D (GTP_DFF_C)

 Data arrival time                                                   7.813         Logic Levels: 5  
                                                                                   Logic: 1.293ns(31.950%), Route: 2.754ns(68.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_p[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.871                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[13]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_a[13]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_a[13]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_a[13]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_a[13]  
                                                                           f       dis_reg_a[13]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_a[13]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[1]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_a[1]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_a[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_a[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_a[1]   
                                                                           f       dis_reg_a[1]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_a[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : nr_b/CLK (GTP_DFF_E)
Endpoint    : nr_b_led/D (GTP_DFF_E)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b/CLK (GTP_DFF_E)

                                   tco                   0.317       4.083 f       nr_b/Q (GTP_DFF_E)
                                   net (fanout=2)        0.597       4.680         nt_nr_b          
                                                                           f       nr_b_led/D (GTP_DFF_E)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b_led/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N44_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N44_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N613            
                                                                                   N94_mux7_5/I3 (GTP_LUT4)
                                   td                    0.174       5.657 f       N94_mux7_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.465       6.122         _N750            
                                                                                   N94_mux14/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N94_mux14/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.776         _N696            
                                                                                   N294/I4 (GTP_LUT5)
                                   td                    0.164       6.940 r       N294/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       7.335         N294             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   7.335         Logic Levels: 4  
                                                                                   Logic: 1.119ns(31.353%), Route: 2.450ns(68.647%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555    1003.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Recovery time                                          -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.104                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[15]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       counter_p[15]/Q (GTP_DFF_C)
                                   net (fanout=9)        0.672       4.755         counter_p[15]    
                                                                                   N294/I3 (GTP_LUT5)
                                   td                    0.281       5.036 f       N294/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       5.431         N294             
                                                                           f       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   5.431         Logic Levels: 1  
                                                                                   Logic: 0.598ns(35.916%), Route: 1.067ns(64.084%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -5.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.876                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N62_mux6_2/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N62_mux6_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1146           
                                                                                   N62_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N62_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N577            
                                                                                   N62_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N62_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N686            
                                                                                   N62_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N62_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.422         _N637            
                                                                                   N67/I3 (GTP_LUT4)
                                   td                    0.174       7.596 f       N67/Z (GTP_LUT4) 
                                   net (fanout=1)        0.749       8.345         nt_pwm2          
                                                                                   pwm2_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.754 f       pwm2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.754         pwm2             
 pwm2                                                                      f       pwm2 (port)      

 Data arrival time                                                  10.754         Logic Levels: 6  
                                                                                   Logic: 3.713ns(53.134%), Route: 3.275ns(46.866%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/CLK (GTP_DFF_C)
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[5]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.640       4.731         counter_p[5]     
                                                                                   N52_mux3/I0 (GTP_LUT4)
                                   td                    0.260       4.991 f       N52_mux3/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       5.471         _N615            
                                                                                   N73_mux7_7/I4 (GTP_LUT5)
                                   td                    0.174       5.645 f       N73_mux7_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.110         _N642            
                                                                                   N73_mux13_3/I4 (GTP_LUT5)
                                   td                    0.174       6.284 f       N73_mux13_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.749         _N1199           
                                                                                   N73_mux16/I3 (GTP_LUT4)
                                   td                    0.174       6.923 f       N73_mux16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       7.403         _N641            
                                                                                   N88_6/I4 (GTP_LUT5)
                                   td                    0.174       7.577 f       N88_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.749       8.326         _N755            
                                                                                   pwm4_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.735 f       pwm4_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.735         pwm4             
 pwm4                                                                      f       pwm4 (port)      

 Data arrival time                                                  10.735         Logic Levels: 6  
                                                                                   Logic: 3.690ns(52.949%), Route: 3.279ns(47.051%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N62_mux6_2/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N62_mux6_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1146           
                                                                                   N62_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N62_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N577            
                                                                                   N62_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N62_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N686            
                                                                                   N62_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N62_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.000       6.942         _N637            
                                                                                   N75/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.942 f       N75/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.749       7.691         nt_pwm3          
                                                                                   pwm3_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.100 f       pwm3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.100         pwm3             
 pwm3                                                                      f       pwm3 (port)      

 Data arrival time                                                  10.100         Logic Levels: 6  
                                                                                   Logic: 3.539ns(55.873%), Route: 2.795ns(44.127%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_a                                                  0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.000       0.000         echo_a           
                                                                                   echo_a_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_a_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_a        
                                                                           r       echo_a1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_b                                                  0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.000       0.000         echo_b           
                                                                                   echo_b_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_b_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_b        
                                                                           r       echo_b1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_b_led/CE (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_en_n                                               0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.000       0.000         echo_en_n        
                                                                                   echo_en_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_en_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_echo_en_n     
                                                                                   N152/I (GTP_INV) 
                                   td                    0.000       1.211 f       N152/Z (GTP_INV) 
                                   net (fanout=4)        1.398       2.609         N152             
                                                                           f       nr_b_led/CE (GTP_DFF_E)

 Data arrival time                                                   2.609         Logic Levels: 2  
                                                                                   Logic: 1.211ns(46.416%), Route: 1.398ns(53.584%)
====================================================================================================

====================================================================================================
Action synthesize: Real time elapsed is 7.000 sec
Action synthesize: CPU time elapsed is 6.750 sec
Current time: Sun Jul 16 22:27:34 2023
Action synthesize: Peak memory pool usage is 233,775,104 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Jul 16 22:27:36 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Flattening design 'smart_car'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance counter_e_a[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.109375 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
|      Logic Utilization|      Used|      Available|      Utilization(%)
+-------------------------------------------------------------------------+
|                    APM|         0|             30|                    0
|                IOCKDLY|         0|             24|                    0
|                     FF|       145|          26304|                    1
|                    LUT|       275|          17536|                    2
|        Distributed RAM|         0|           4440|                    0
|                    DLL|         0|              6|                    0
|                   DQSL|         0|             18|                    0
|                    DRM|         0|             48|                    0
|               FUSECODE|         0|              1|                    0
|                     IO|        26|            240|                   11
|                IOCKDIV|         0|             12|                    0
|               IOCKGATE|         0|             12|                    0
|                   IPAL|         0|              1|                    0
|                    PLL|         0|              6|                    0
|                   RCKB|         0|             24|                    0
|              SCANCHAIN|         0|              4|                    0
|                  START|         0|              1|                    0
|                   USCM|         1|             20|                    5
|                  HMEMC|         0|              2|                    0
|                    OSC|         0|              1|                    0
|                    ADC|         0|              1|                    0
|                CRYSTAL|         0|              6|                    0
|                  FLSIF|         0|              1|                    0
|                 RESCAL|         0|              6|                    0
|                   UDID|         0|              1|                    0
+-------------------------------------------------------------------------+

Design 'smart_car' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/VERILOG/smart_car/prj/device_map/flow_led.pcf has been covered.
Action dev_map: Real time elapsed is 6.000 sec
Action dev_map: CPU time elapsed is 5.656 sec
Current time: Sun Jul 16 22:27:42 2023
Action dev_map: Peak memory pool usage is 220,647,424 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Jul 16 22:27:42 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 18)] | Port a has been placed at location C8, whose type is share pin.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 19)] | Port b has been placed at location E8, whose type is share pin.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 22)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP successfully.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485


Placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.69 sec.
Run super clustering :
	Initial slack 992563.
	1 iterations finished.
	Final slack 992563.
Super clustering done.
Design Utilization : 2%.
Global placement takes 0.16 sec.
Wirelength after global placement is 2546.
Placed fixed group with base inst a_ibuf/opit_1 on IOL_7_362.
Placed fixed group with base inst b_ibuf/opit_1 on IOL_7_366.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst echo_a_ibuf/opit_1 on IOL_7_294.
Placed fixed group with base inst echo_b_ibuf/opit_1 on IOL_7_326.
Placed fixed group with base inst echo_en_n_ibuf/opit_1 on IOL_7_361.
Placed fixed group with base inst en_ab_ibuf/opit_1 on IOL_151_13.
Placed fixed group with base inst l1_obuf/opit_1 on IOL_7_333.
Placed fixed group with base inst l2_obuf/opit_1 on IOL_7_358.
Placed fixed group with base inst l3_obuf/opit_1 on IOL_7_297.
Placed fixed group with base inst l4_obuf/opit_1 on IOL_7_357.
Placed fixed group with base inst nr_a_led_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst nr_a_obuf/opit_1 on IOL_7_293.
Placed fixed group with base inst nr_b_led_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst nr_b_obuf/opit_1 on IOL_7_325.
Placed fixed group with base inst p1_ibuf/opit_1 on IOL_151_114.
Placed fixed group with base inst p2_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst p3_ibuf/opit_1 on IOL_151_49.
Placed fixed group with base inst pwm1_obuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pwm2_obuf/opit_1 on IOL_7_322.
Placed fixed group with base inst pwm3_obuf/opit_1 on IOL_7_330.
Placed fixed group with base inst pwm4_obuf/opit_1 on IOL_7_349.
Placed fixed group with base inst pwm_ab_obuf/opit_1 on IOL_151_10.
Placed fixed group with base inst rgb_p_obuf/opit_1_OL on IOL_151_22.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst trig_obuf/opit_1 on IOL_7_365.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Wirelength after Macro cell placement is 2546.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 992563.
	1 iterations finished.
	Final slack 992563.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 2546.
Post global placement takes 0.17 sec.
Wirelength after legalization is 2783.
Legalization takes 0.06 sec.
Worst slack before Replication Place is 995956.
Wirelength after replication placement is 2783.
Legalized cost 995956.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 2646.
Timing-driven detailed placement takes 0.52 sec.
Placement done.
Total placement takes 2.80 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Building routing graph takes 1.70 sec.
Worst slack is 997375.
Processing design graph takes 0.14 sec.
Total memory for routing:
	47.019676 M.
Total nets for routing : 453.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Global Routing step 3 takes 0.00 sec.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 8 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 takes 0.13 sec.
Global routing takes 0.13 sec.
Total 486 subnets.
    forward max bucket size 84 , backward 26.
        Unrouted nets 297 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.078125 sec.
    forward max bucket size 26 , backward 38.
        Unrouted nets 204 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 32.
        Unrouted nets 149 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 19 , backward 49.
        Unrouted nets 101 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 163.
        Unrouted nets 63 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 54.
        Unrouted nets 48 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 24.
        Unrouted nets 32 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 39.
        Unrouted nets 22 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 53.
        Unrouted nets 10 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 10 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 20.
        Unrouted nets 6 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 16.
        Unrouted nets 2 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 6 , backward 8.
        Unrouted nets 0 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
C: Route-2036: The pin N226_9/gateop:Z is connected to clock pin is routed by SRB.
Detailed routing takes 0.22 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.28 sec.
Cleanup routing takes 0.06 sec.
Routing done.
Total routing takes 2.75 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
|         Logic Utilization|      Used|      Available|      Utilization(%)
+----------------------------------------------------------------------------+
|                Use of ADC|         0|              1|                    0
|                Use of APM|         0|             30|                    0
|               Use of BKCL|         3|              6|                   50
|               Use of CLMA|        92|           3274|                    3
|                        FF|        92|          19644|                    1
|                       LUT|       205|          13096|                    2
|              LUT-FF pairs|        62|          13096|                    1
|               Use of CLMS|        32|           1110|                    3
|                        FF|        53|           6660|                    1
|                       LUT|        81|           4440|                    2
|              LUT-FF pairs|        30|           4440|                    1
|           Distributed RAM|         0|           4440|                    0
|            Use of CRYSTAL|         0|              6|                    0
|                Use of DRM|         0|             48|                    0
|              Use of FLSIF|         0|              1|                    0
|           Use of FUSECODE|         0|              1|                    0
|            Use of HARD0N1|         0|           2745|                    0
|              Use of HMEMC|         0|              2|                    0
|                 Use of IO|        26|            240|                   11
|                      IOBD|        14|            120|                   12
|                      IOBR|         1|              6|                   17
|                      IOBS|        11|            114|                   10
|                       DLL|         0|              6|                    0
|                      DQSL|         0|             18|                    0
|            Use of IOCKDIV|         0|             12|                    0
|            Use of IOCKDLY|         0|             24|                    0
|           Use of IOCKGATE|         0|             12|                    0
|      Use of IOCKGMUX_TEST|         0|             12|                    0
|                Use of IOL|        26|            240|                   11
|               Use of IPAL|         0|              1|                    0
|           Use of MFG_TEST|         0|              1|                    0
|                Use of OSC|         0|              1|                    0
|                Use of PLL|         0|              6|                    0
|       Use of PREGMUX_TEST|         0|              6|                    0
|               Use of RCKB|         0|             24|                    0
|       Use of RCKBMUX_TEST|         0|             12|                    0
|             Use of RESCAL|         0|              6|                    0
|          Use of SCANCHAIN|         0|              4|                    0
|              Use of START|         1|              1|                  100
|               Use of UDID|         0|              1|                    0
|               Use of USCM|         1|             20|                    5
|       Use of USCMMUX_TEST|         0|             20|                    0
|       Use of VCKBMUX_TEST|         0|             12|                    0
+----------------------------------------------------------------------------+

I: critical_path_diff_worst_slack: 0 ps. (place 60000 ps, route 60000 ps)
I: critical_path_diff_same_rate: 0.00%. (route 0, same 0)
Finished routing. (CPU time elapsed 0h:00m:06s)
Design 'smart_car' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 12.000 sec
Action pnr: CPU time elapsed is 11.891 sec
Current time: Sun Jul 16 22:27:55 2023
Action pnr: Peak memory pool usage is 421,306,368 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:06s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sun Jul 16 22:27:57 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'i[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'i[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'i[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'i[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'i[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'rgb_p_obuf/opit_1_OL/SYSCLK' (gopOBUFIOLQ.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Sun Jul 16 22:28:04 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               145           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     270.270 MHz       1000.000          3.700        996.300
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.300       0.000              0            382
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.199       0.000              0            382
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.599       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.222       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            145
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           997.073       0.000              0            382
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.228       0.000              0            382
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.356       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.089       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            145
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_t[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_t[1]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.725
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.818       4.382         ntclkbufg_0      
 CLMA_46_216/CLK                                                           r       counter_t[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_216/Q1                    tco                   0.261       4.643 r       counter_t[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.431       5.074         counter_t[9]     
 CLMA_46_208/Y0                    td                    0.282       5.356 r       N99_mux9_2/gateop_perm/Z
                                   net (fanout=1)        0.594       5.950         _N1167           
 CLMA_46_200/Y0                    td                    0.282       6.232 r       N99_mux9_4/gateop_perm/Z
                                   net (fanout=21)       0.591       6.823         _N593            
 CLMA_50_213/Y0                    td                    0.164       6.987 r       N99_mux12/gateop_perm/Z
                                   net (fanout=1)        0.735       7.722         _N738            
 CLMA_50_209/C1                                                            r       counter_t[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.722         Logic Levels: 3  
                                                                                   Logic: 0.989ns(29.611%), Route: 2.351ns(70.389%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.533    1003.725         ntclkbufg_0      
 CLMA_50_209/CLK                                                           r       counter_t[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.323                          
 clock uncertainty                                      -0.050    1004.273                          

 Setup time                                             -0.251    1004.022                          

 Data required time                                               1004.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.022                          
 Data arrival time                                                  -7.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.300                          
====================================================================================================

====================================================================================================

Startpoint  : dis_reg_a[9]/opit_0_inv/CLK
Endpoint    : nr_a/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.789
  Launch Clock Delay      :  4.417
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.853       4.417         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_a[9]/opit_0_inv/CLK

 CLMA_38_244/Q1                    tco                   0.261       4.678 r       dis_reg_a[9]/opit_0_inv/Q
                                   net (fanout=1)        0.614       5.292         dis_reg_a[9]     
 CLMA_30_236/Y0                    td                    0.383       5.675 r       N154_mux9_4/gateop_perm/Z
                                   net (fanout=1)        0.805       6.480         _N1143           
 CLMA_38_240/Y2                    td                    0.284       6.764 r       N154_mux11_3/gateop_perm/Z
                                   net (fanout=1)        0.614       7.378         _N640            
 CLMA_30_248/A4                                                            r       nr_a/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.378         Logic Levels: 2  
                                                                                   Logic: 0.928ns(31.341%), Route: 2.033ns(68.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.597    1003.789         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       nr_a/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.372    1004.161                          
 clock uncertainty                                      -0.050    1004.111                          

 Setup time                                             -0.130    1003.981                          

 Data required time                                               1003.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.981                          
 Data arrival time                                                  -7.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.603                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[6]/opit_0_inv_L5Q/CLK
Endpoint    : counter_p[1]/opit_0_inv_L5Q/L4
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.742
  Launch Clock Delay      :  4.397
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.833       4.397         ntclkbufg_0      
 CLMA_66_216/CLK                                                           r       counter_p[6]/opit_0_inv_L5Q/CLK

 CLMA_66_216/Q2                    tco                   0.261       4.658 r       counter_p[6]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.266       4.924         counter_p[6]     
 CLMA_66_216/Y1                    td                    0.276       5.200 r       N44_mux8_1/gateop_perm/Z
                                   net (fanout=1)        0.465       5.665         _N998            
 CLMS_66_221/Y2                    td                    0.389       6.054 r       N44_mux9/gateop_perm/Z
                                   net (fanout=1)        0.260       6.314         _N565            
 CLMA_66_220/Y2                    td                    0.165       6.479 r       N44_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       6.739         _N630            
 CLMA_66_220/Y3                    td                    0.209       6.948 r       N44_mux19_9/gateop_perm/Z
                                   net (fanout=20)       0.581       7.529         _N675            
 CLMS_66_213/D4                                                            r       counter_p[1]/opit_0_inv_L5Q/L4

 Data arrival time                                                   7.529         Logic Levels: 4  
                                                                                   Logic: 1.300ns(41.507%), Route: 1.832ns(58.493%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.550    1003.742         ntclkbufg_0      
 CLMS_66_213/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.617    1004.359                          
 clock uncertainty                                      -0.050    1004.309                          

 Setup time                                             -0.132    1004.177                          

 Data required time                                               1004.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.177                          
 Data arrival time                                                  -7.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.648                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[14]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.437
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.581       3.773         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       counter_e_a[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_245/Q1                    tco                   0.223       3.996 f       counter_e_a[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.252       4.248         counter_e_a[14]  
 CLMA_30_253/M1                                                            f       dis_reg_a[14]/opit_0_inv/D

 Data arrival time                                                   4.248         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.947%), Route: 0.252ns(53.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.873       4.437         ntclkbufg_0      
 CLMA_30_253/CLK                                                           r       dis_reg_a[14]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.065                          
 clock uncertainty                                       0.000       4.065                          

 Hold time                                              -0.016       4.049                          

 Data required time                                                  4.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.049                          
 Data arrival time                                                  -4.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[17]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.437
  Launch Clock Delay      :  3.762
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.570       3.762         ntclkbufg_0      
 CLMA_38_240/CLK                                                           r       counter_e_a[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_240/Q3                    tco                   0.223       3.985 f       counter_e_a[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.388       4.373         counter_e_a[17]  
 CLMA_30_253/CD                                                            f       dis_reg_a[17]/opit_0_inv/D

 Data arrival time                                                   4.373         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.498%), Route: 0.388ns(63.502%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.873       4.437         ntclkbufg_0      
 CLMA_30_253/CLK                                                           r       dis_reg_a[17]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.065                          
 clock uncertainty                                       0.000       4.065                          

 Hold time                                               0.033       4.098                          

 Data required time                                                  4.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.098                          
 Data arrival time                                                  -4.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[19]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.783
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.591       3.783         ntclkbufg_0      
 CLMA_38_248/CLK                                                           r       counter_e_a[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_248/Q3                    tco                   0.223       4.006 f       counter_e_a[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.334       4.340         counter_e_a[19]  
 CLMA_38_244/M0                                                            f       dis_reg_a[19]/opit_0_inv/D

 Data arrival time                                                   4.340         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.036%), Route: 0.334ns(59.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.853       4.417         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_a[19]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                              -0.016       4.029                          

 Data required time                                                  4.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.029                          
 Data arrival time                                                  -4.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.727
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.828       4.392         ntclkbufg_0      
 CLMA_66_212/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_212/Q3                    tco                   0.261       4.653 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.430       5.083         counter_p[4]     
 CLMS_66_217/Y2                    td                    0.389       5.472 r       N44_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.567       6.039         _N613            
 CLMA_66_208/Y2                    td                    0.384       6.423 r       N94_mux7_5/gateop_perm/Z
                                   net (fanout=1)        0.421       6.844         _N750            
 CLMA_66_212/Y0                    td                    0.387       7.231 r       N94_mux14/gateop_perm/Z
                                   net (fanout=2)        0.426       7.657         _N696            
 CLMA_66_204/Y0                    td                    0.383       8.040 r       N294/gateop_perm/Z
                                   net (fanout=2)        0.378       8.418         N294             
 CLMA_66_200/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   8.418         Logic Levels: 4  
                                                                                   Logic: 1.804ns(44.809%), Route: 2.222ns(55.191%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.535    1003.727         ntclkbufg_0      
 CLMA_66_200/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.617    1004.344                          
 clock uncertainty                                      -0.050    1004.294                          

 Recovery time                                          -0.277    1004.017                          

 Data required time                                               1004.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.017                          
 Data arrival time                                                  -8.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.599                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.377
  Launch Clock Delay      :  3.752
  Clock Pessimism Removal :  -0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.560       3.752         ntclkbufg_0      
 CLMS_66_221/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_221/Q3                    tco                   0.223       3.975 f       counter_p[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.367       4.342         counter_p[15]    
 CLMA_66_204/Y0                    td                    0.152       4.494 f       N294/gateop_perm/Z
                                   net (fanout=2)        0.277       4.771         N294             
 CLMA_66_200/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.771         Logic Levels: 1  
                                                                                   Logic: 0.375ns(36.801%), Route: 0.644ns(63.199%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.813       4.377         ntclkbufg_0      
 CLMA_66_200/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.617       3.760                          
 clock uncertainty                                       0.000       3.760                          

 Removal time                                           -0.211       3.549                          

 Data required time                                                  3.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.549                          
 Data arrival time                                                  -4.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.222                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.843       4.407         ntclkbufg_0      
 CLMA_66_224/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_224/Q0                    tco                   0.261       4.668 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.806       5.474         counter_p[5]     
 CLMA_54_208/Y0                    td                    0.282       5.756 r       N52_mux3/gateop_perm/Z
                                   net (fanout=2)        0.446       6.202         _N615            
 CLMS_54_217/Y0                    td                    0.387       6.589 r       N73_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.419       7.008         _N642            
 CLMS_54_221/Y1                    td                    0.382       7.390 r       N73_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.603       7.993         _N1199           
 CLMS_54_225/Y0                    td                    0.214       8.207 r       N75_muxf6_perm/Y0
                                   net (fanout=1)        0.586       8.793         _N641            
 CLMA_58_205/Y1                    td                    0.271       9.064 f       N88_6/gateop_perm/Z
                                   net (fanout=1)        2.271      11.335         _N755            
 IOL_7_349/DO                      td                    0.122      11.457 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.457         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      14.245 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.337         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.337         Logic Levels: 7  
                                                                                   Logic: 4.707ns(47.402%), Route: 5.223ns(52.598%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.841       4.405         ntclkbufg_0      
 CLMA_70_220/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_220/Q0                    tco                   0.261       4.666 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.790       5.456         counter_p[3]     
 CLMA_54_216/Y0                    td                    0.383       5.839 r       N62_mux6_2/gateop_perm/Z
                                   net (fanout=1)        0.261       6.100         _N1146           
 CLMS_54_217/Y1                    td                    0.382       6.482 r       N62_mux8/gateop_perm/Z
                                   net (fanout=1)        0.424       6.906         _N577            
 CLMS_54_225/Y2                    td                    0.384       7.290 r       N62_mux12/gateop_perm/Z
                                   net (fanout=1)        0.260       7.550         _N686            
 CLMS_54_225/Y1                    td                    0.382       7.932 r       N75_muxf6_perm/Y1
                                   net (fanout=1)        0.501       8.433         _N637            
 CLMA_66_220/Y1                    td                    0.339       8.772 f       N67/gateop_perm/Z
                                   net (fanout=1)        2.068      10.840         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      10.962 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.962         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      13.750 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      13.847         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  13.847         Logic Levels: 7  
                                                                                   Logic: 5.041ns(53.389%), Route: 4.401ns(46.611%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm1 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.838       4.402         ntclkbufg_0      
 CLMS_66_221/CLK                                                           r       counter_p[9]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_221/Q1                    tco                   0.261       4.663 r       counter_p[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.776       5.439         counter_p[9]     
 CLMA_58_208/Y3                    td                    0.377       5.816 r       N44_mux8_2/gateop_perm/Z
                                   net (fanout=2)        0.651       6.467         _N1011           
 CLMA_66_212/Y1                    td                    0.377       6.844 r       N55_mux11_5/gateop_perm/Z
                                   net (fanout=1)        0.282       7.126         _N683            
 CLMA_66_208/Y6AB                  td                    0.264       7.390 f       N57_muxf6_perm/Z 
                                   net (fanout=1)        3.400      10.790         nt_pwm1          
 IOL_151_14/DO                     td                    0.122      10.912 f       pwm1_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.912         pwm1_obuf/ntO    
 IOBD_152_14/PAD                   td                    2.788      13.700 f       pwm1_obuf/opit_0/O
                                   net (fanout=1)        0.047      13.747         pwm1             
 R13                                                                       f       pwm1 (port)      

 Data arrival time                                                  13.747         Logic Levels: 5  
                                                                                   Logic: 4.189ns(44.826%), Route: 5.156ns(55.174%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.962       2.046         nt_echo_a        
 CLMS_38_257/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.046         Logic Levels: 2  
                                                                                   Logic: 1.029ns(50.293%), Route: 1.017ns(49.707%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a_led/opit_0_inv/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.935       1.023 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.094       1.117 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.339       2.456         nt_echo_en_n     
 CLMS_18_249/CE                                                            r       nr_a_led/opit_0_inv/CE

 Data arrival time                                                   2.456         Logic Levels: 2  
                                                                                   Logic: 1.029ns(41.897%), Route: 1.427ns(58.103%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a/opit_0_inv_L5Q_perm/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.935       1.023 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.094       1.117 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.348       2.465         nt_echo_en_n     
 CLMA_30_248/CE                                                            r       nr_a/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   2.465         Logic Levels: 2  
                                                                                   Logic: 1.029ns(41.744%), Route: 1.436ns(58.256%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_t[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_t[1]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.079
  Launch Clock Delay      :  3.540
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.473       3.540         ntclkbufg_0      
 CLMA_46_216/CLK                                                           r       counter_t[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_216/Q1                    tco                   0.209       3.749 r       counter_t[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.368       4.117         counter_t[9]     
 CLMA_46_208/Y0                    td                    0.226       4.343 r       N99_mux9_2/gateop_perm/Z
                                   net (fanout=1)        0.437       4.780         _N1167           
 CLMA_46_200/Y0                    td                    0.226       5.006 r       N99_mux9_4/gateop_perm/Z
                                   net (fanout=21)       0.487       5.493         _N593            
 CLMA_50_213/Y0                    td                    0.139       5.632 f       N99_mux12/gateop_perm/Z
                                   net (fanout=1)        0.566       6.198         _N738            
 CLMA_50_209/C1                                                            f       counter_t[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.198         Logic Levels: 3  
                                                                                   Logic: 0.800ns(30.098%), Route: 1.858ns(69.902%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.270    1003.079         ntclkbufg_0      
 CLMA_50_209/CLK                                                           r       counter_t[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.475                          
 clock uncertainty                                      -0.050    1003.425                          

 Setup time                                             -0.154    1003.271                          

 Data required time                                               1003.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.271                          
 Data arrival time                                                  -6.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.073                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[6]/opit_0_inv_L5Q/CLK
Endpoint    : counter_p[1]/opit_0_inv_L5Q/L4
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.098
  Launch Clock Delay      :  3.557
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.490       3.557         ntclkbufg_0      
 CLMA_66_216/CLK                                                           r       counter_p[6]/opit_0_inv_L5Q/CLK

 CLMA_66_216/Q2                    tco                   0.209       3.766 r       counter_p[6]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.246       4.012         counter_p[6]     
 CLMA_66_216/Y1                    td                    0.221       4.233 r       N44_mux8_1/gateop_perm/Z
                                   net (fanout=1)        0.392       4.625         _N998            
 CLMS_66_221/Y2                    td                    0.312       4.937 r       N44_mux9/gateop_perm/Z
                                   net (fanout=1)        0.239       5.176         _N565            
 CLMA_66_220/Y2                    td                    0.132       5.308 r       N44_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.547         _N630            
 CLMA_66_220/Y3                    td                    0.167       5.714 r       N44_mux19_9/gateop_perm/Z
                                   net (fanout=20)       0.483       6.197         _N675            
 CLMS_66_213/D4                                                            r       counter_p[1]/opit_0_inv_L5Q/L4

 Data arrival time                                                   6.197         Logic Levels: 4  
                                                                                   Logic: 1.041ns(39.432%), Route: 1.599ns(60.568%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.289    1003.098         ntclkbufg_0      
 CLMS_66_213/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.406    1003.504                          
 clock uncertainty                                      -0.050    1003.454                          

 Setup time                                             -0.073    1003.381                          

 Data required time                                               1003.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.381                          
 Data arrival time                                                  -6.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.184                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[6]/opit_0_inv_L5Q/CLK
Endpoint    : counter_p[17]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.111
  Launch Clock Delay      :  3.557
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.490       3.557         ntclkbufg_0      
 CLMA_66_216/CLK                                                           r       counter_p[6]/opit_0_inv_L5Q/CLK

 CLMA_66_216/Q2                    tco                   0.209       3.766 r       counter_p[6]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.246       4.012         counter_p[6]     
 CLMA_66_216/Y1                    td                    0.221       4.233 r       N44_mux8_1/gateop_perm/Z
                                   net (fanout=1)        0.392       4.625         _N998            
 CLMS_66_221/Y2                    td                    0.312       4.937 r       N44_mux9/gateop_perm/Z
                                   net (fanout=1)        0.239       5.176         _N565            
 CLMA_66_220/Y2                    td                    0.132       5.308 r       N44_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.547         _N630            
 CLMA_66_220/Y3                    td                    0.167       5.714 r       N44_mux19_9/gateop_perm/Z
                                   net (fanout=20)       0.399       6.113         _N675            
 CLMS_66_225/B4                                                            r       counter_p[17]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.113         Logic Levels: 4  
                                                                                   Logic: 1.041ns(40.728%), Route: 1.515ns(59.272%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.302    1003.111         ntclkbufg_0      
 CLMS_66_225/CLK                                                           r       counter_p[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.517                          
 clock uncertainty                                      -0.050    1003.467                          

 Setup time                                             -0.073    1003.394                          

 Data required time                                               1003.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.394                          
 Data arrival time                                                  -6.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.281                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[14]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.599
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.315       3.124         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       counter_e_a[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_245/Q1                    tco                   0.198       3.322 r       counter_e_a[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.244       3.566         counter_e_a[14]  
 CLMA_30_253/M1                                                            r       dis_reg_a[14]/opit_0_inv/D

 Data arrival time                                                   3.566         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.796%), Route: 0.244ns(55.204%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.532       3.599         ntclkbufg_0      
 CLMA_30_253/CLK                                                           r       dis_reg_a[14]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.341                          
 clock uncertainty                                       0.000       3.341                          

 Hold time                                              -0.003       3.338                          

 Data required time                                                  3.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.338                          
 Data arrival time                                                  -3.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[3]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.565
  Launch Clock Delay      :  3.110
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.301       3.110         ntclkbufg_0      
 CLMA_30_233/CLK                                                           r       counter_e_a[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_233/Q3                    tco                   0.198       3.308 r       counter_e_a[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.141       3.449         counter_e_a[3]   
 CLMA_30_232/M3                                                            r       dis_reg_a[3]/opit_0_inv/D

 Data arrival time                                                   3.449         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.498       3.565         ntclkbufg_0      
 CLMA_30_232/CLK                                                           r       dis_reg_a[3]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                              -0.003       3.156                          

 Data required time                                                  3.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.156                          
 Data arrival time                                                  -3.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[10]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.570
  Launch Clock Delay      :  3.115
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.306       3.115         ntclkbufg_0      
 CLMA_30_237/CLK                                                           r       counter_e_a[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_237/Q1                    tco                   0.198       3.313 r       counter_e_a[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.141       3.454         counter_e_a[10]  
 CLMA_30_236/M1                                                            r       dis_reg_a[10]/opit_0_inv/D

 Data arrival time                                                   3.454         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.503       3.570         ntclkbufg_0      
 CLMA_30_236/CLK                                                           r       dis_reg_a[10]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.164                          
 clock uncertainty                                       0.000       3.164                          

 Hold time                                              -0.003       3.161                          

 Data required time                                                  3.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.161                          
 Data arrival time                                                  -3.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.084
  Launch Clock Delay      :  3.552
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.485       3.552         ntclkbufg_0      
 CLMA_66_212/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_212/Q3                    tco                   0.209       3.761 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.361       4.122         counter_p[4]     
 CLMS_66_217/Y2                    td                    0.312       4.434 r       N44_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.465       4.899         _N613            
 CLMA_66_208/Y2                    td                    0.308       5.207 r       N94_mux7_5/gateop_perm/Z
                                   net (fanout=1)        0.355       5.562         _N750            
 CLMA_66_212/Y0                    td                    0.310       5.872 r       N94_mux14/gateop_perm/Z
                                   net (fanout=2)        0.363       6.235         _N696            
 CLMA_66_204/Y0                    td                    0.308       6.543 r       N294/gateop_perm/Z
                                   net (fanout=2)        0.318       6.861         N294             
 CLMA_66_200/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   6.861         Logic Levels: 4  
                                                                                   Logic: 1.447ns(43.729%), Route: 1.862ns(56.271%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.275    1003.084         ntclkbufg_0      
 CLMA_66_200/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.406    1003.490                          
 clock uncertainty                                      -0.050    1003.440                          

 Recovery time                                          -0.223    1003.217                          

 Data required time                                               1003.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.217                          
 Data arrival time                                                  -6.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.356                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  3.107
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.298       3.107         ntclkbufg_0      
 CLMS_66_221/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_221/Q3                    tco                   0.197       3.304 f       counter_p[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.351       3.655         counter_p[15]    
 CLMA_66_204/Y0                    td                    0.121       3.776 r       N294/gateop_perm/Z
                                   net (fanout=2)        0.250       4.026         N294             
 CLMA_66_200/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.026         Logic Levels: 1  
                                                                                   Logic: 0.318ns(34.603%), Route: 0.601ns(65.397%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.471       3.538         ntclkbufg_0      
 CLMA_66_200/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.406       3.132                          
 clock uncertainty                                       0.000       3.132                          

 Removal time                                           -0.195       2.937                          

 Data required time                                                  2.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.937                          
 Data arrival time                                                  -4.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.089                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.499       3.566         ntclkbufg_0      
 CLMA_66_224/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_224/Q0                    tco                   0.209       3.775 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.643       4.418         counter_p[5]     
 CLMA_54_208/Y0                    td                    0.226       4.644 r       N52_mux3/gateop_perm/Z
                                   net (fanout=2)        0.351       4.995         _N615            
 CLMS_54_217/Y0                    td                    0.310       5.305 r       N73_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.354       5.659         _N642            
 CLMS_54_221/Y1                    td                    0.307       5.966 r       N73_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.470       6.436         _N1199           
 CLMS_54_225/Y0                    td                    0.171       6.607 r       N75_muxf6_perm/Y0
                                   net (fanout=1)        0.480       7.087         _N641            
 CLMA_58_205/Y1                    td                    0.217       7.304 f       N88_6/gateop_perm/Z
                                   net (fanout=1)        2.090       9.394         _N755            
 IOL_7_349/DO                      td                    0.081       9.475 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.475         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.524 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.616         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.616         Logic Levels: 7  
                                                                                   Logic: 3.570ns(44.348%), Route: 4.480ns(55.652%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm1 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.494       3.561         ntclkbufg_0      
 CLMS_66_221/CLK                                                           r       counter_p[9]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_221/Q1                    tco                   0.209       3.770 r       counter_p[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.598       4.368         counter_p[9]     
 CLMA_58_208/Y3                    td                    0.302       4.670 r       N44_mux8_2/gateop_perm/Z
                                   net (fanout=2)        0.527       5.197         _N1011           
 CLMA_66_212/Y1                    td                    0.302       5.499 r       N55_mux11_5/gateop_perm/Z
                                   net (fanout=1)        0.230       5.729         _N683            
 CLMA_66_208/Y6AB                  td                    0.211       5.940 f       N57_muxf6_perm/Z 
                                   net (fanout=1)        3.270       9.210         nt_pwm1          
 IOL_151_14/DO                     td                    0.081       9.291 f       pwm1_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.291         pwm1_obuf/ntO    
 IOBD_152_14/PAD                   td                    2.049      11.340 f       pwm1_obuf/opit_0/O
                                   net (fanout=1)        0.047      11.387         pwm1             
 R13                                                                       f       pwm1 (port)      

 Data arrival time                                                  11.387         Logic Levels: 5  
                                                                                   Logic: 3.154ns(40.302%), Route: 4.672ns(59.698%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.498       3.565         ntclkbufg_0      
 CLMA_70_220/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_220/Q0                    tco                   0.209       3.774 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.630       4.404         counter_p[3]     
 CLMA_54_216/Y0                    td                    0.308       4.712 r       N62_mux6_2/gateop_perm/Z
                                   net (fanout=1)        0.240       4.952         _N1146           
 CLMS_54_217/Y1                    td                    0.307       5.259 r       N62_mux8/gateop_perm/Z
                                   net (fanout=1)        0.361       5.620         _N577            
 CLMS_54_225/Y2                    td                    0.308       5.928 r       N62_mux12/gateop_perm/Z
                                   net (fanout=1)        0.239       6.167         _N686            
 CLMS_54_225/Y1                    td                    0.307       6.474 r       N75_muxf6_perm/Y1
                                   net (fanout=1)        0.392       6.866         _N637            
 CLMA_66_220/Y1                    td                    0.272       7.138 f       N67/gateop_perm/Z
                                   net (fanout=1)        1.904       9.042         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.123 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.123         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.172 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.269         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.269         Logic Levels: 7  
                                                                                   Logic: 3.841ns(49.857%), Route: 3.863ns(50.143%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.829       1.736         nt_echo_a        
 CLMS_38_257/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.736         Logic Levels: 2  
                                                                                   Logic: 0.852ns(49.078%), Route: 0.884ns(50.922%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a_led/opit_0_inv/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.781       0.869 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.071       0.940 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.091       2.031         nt_echo_en_n     
 CLMS_18_249/CE                                                            r       nr_a_led/opit_0_inv/CE

 Data arrival time                                                   2.031         Logic Levels: 2  
                                                                                   Logic: 0.852ns(41.950%), Route: 1.179ns(58.050%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a/opit_0_inv_L5Q_perm/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.781       0.869 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.071       0.940 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.100       2.040         nt_echo_en_n     
 CLMA_30_248/CE                                                            r       nr_a/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   2.040         Logic Levels: 2  
                                                                                   Logic: 0.852ns(41.765%), Route: 1.188ns(58.235%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.188 sec
Current time: Sun Jul 16 22:28:04 2023
Action report_timing: Peak memory pool usage is 323,563,520 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sun Jul 16 22:28:06 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.296875 sec.
Generating architecture configuration.
The bitstream file is "D:/VERILOG/smart_car/prj/generate_bitstream/smart_car.sbit"
Generate programming file takes 10.671875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 17.000 sec
Action gen_bit_stream: CPU time elapsed is 15.875 sec
Current time: Sun Jul 16 22:28:23 2023
Action gen_bit_stream: Peak memory pool usage is 340,217,856 bytes
Process "Generate Bitstream" done.
Process exit normally.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Sun Jul 16 23:39:34 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001523s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.008845s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005478s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (285.2%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 283)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 28)]: Latch is generated for signal reg_rgb, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 30)]: Latch is generated for signal i, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 212)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.053020s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.4%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.002730s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.016461s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.9%)
Start FSM inference.
Executing : FSM inference successfully.
 0.002654s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (588.7%)
Start sdm2adm.
Executing : sdm2adm successfully.
 0.029515s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.9%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 3.000 sec
Current time: Sun Jul 16 23:39:37 2023
Action compile: Peak memory pool usage is 112,746,496 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Jul 16 23:39:37 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Sun Jul 16 23:39:40 2023


Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 68)] | Port a has been placed at location C8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 72)] | Port b has been placed at location E8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 88)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N224:Z
Executing : get_pins N224:Z successfully.
Executing : create_clock -name N224/Z_Inferred [get_pins N224:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N224/Z_Inferred [get_pins N224:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N385:Z
Executing : get_pins N385:Z successfully.
Executing : create_clock -name N385/Z_Inferred [get_pins N385:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N385/Z_Inferred [get_pins N385:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N376:Z
Executing : get_pins N376:Z successfully.
Executing : create_clock -name N376/Z_Inferred [get_pins N376:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N376/Z_Inferred [get_pins N376:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N224/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N224/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N385/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N385/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group N376/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group N376/Z_Inferred successfully.
Start pre-mapping.
Executing : pre-mapping successfully.
 0.040770s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.6%)
Start mod-gen.
I: Constant propagation done on N22_sum4 (bmsREDXOR).
I: Constant propagation done on N22_ab4 (bmsREDAND).
I: Constant propagation done on N22_ac4 (bmsREDAND).
I: Constant propagation done on N22_sum5 (bmsREDXOR).
I: Constant propagation done on N43_bc0 (bmsREDAND).
I: Constant propagation done on N43_ab0 (bmsREDAND).
I: Constant propagation done on N22_maj0 (bmsREDXOR).
I: Constant propagation done on N22_ab0 (bmsREDAND).
I: Constant propagation done on N22_bc0 (bmsREDAND).
I: Constant propagation done on N22_ac2 (bmsREDAND).
Executing : mod-gen successfully.
 0.064662s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (96.7%)
Start logic-optimization.
Executing : logic-optimization successfully.
 0.668666s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (100.5%)
Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully.
 0.029659s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.4%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.261522s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (100.3%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.074190s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (84.2%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000067s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.000232s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    47 uses
GTP_DFF_CE                   94 uses
GTP_DFF_E                     4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  6 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                     79 uses
GTP_LUT3                      6 uses
GTP_LUT4                     40 uses
GTP_LUT5                     44 uses
GTP_LUT5CARRY                89 uses
GTP_MUX2LUT6                  2 uses

I/O ports: 26
GTP_INBUF                  11 uses
GTP_OUTBUF                 15 uses

Mapping Summary:
Total LUTs: 260 of 17536 (1.48%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 260
Total Registers: 145 of 26304 (0.55%)
Total Latches: 10

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 26 of 240 (10.83%)


Number of unique control sets : 14
  CLK(nt_sys_clk), C(N344)                         : 1
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 46
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N215)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N222)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N352)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N359)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N366)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N373)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(_N585)     : 6
  CLK(nt_sys_clk), CE(~nt_echo_en_n)               : 4
  G(N224), C(N382)                                 : 5
  G(N344), C(N343)                                 : 1
  G(N376)                                          : 2
  G(N385)                                          : 2


Number of DFF:CE Signals : 8
  N215(from GTP_LUT2:Z)                            : 21
  N222(from GTP_LUT2:Z)                            : 21
  N352(from GTP_LUT4:Z)                            : 21
  N359(from GTP_LUT4:Z)                            : 2
  N366(from GTP_LUT4:Z)                            : 21
  N373(from GTP_LUT4:Z)                            : 2
  _N585(from GTP_LUT5:Z)                           : 6
  ~nt_echo_en_n(from GTP_INV:Z)                    : 4

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 145

Number of DFF:CP Signals : 2
  N344(from GTP_LUT5:Z)                            : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 140

Number of DLATCH:CP Signals : 2
  N343(from GTP_LUT5:Z)                            : 1
  N382(from GTP_LUT5:Z)                            : 5

Number of DLATCH:G Signals : 4
  N224(from GTP_LUT5:Z)                            : 5
  N344(from GTP_LUT5:Z)                            : 1
  N376(from GTP_LUT2:Z)                            : 2
  N385(from GTP_LUT2:Z)                            : 2

Design 'smart_car' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to smart_car_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'i[0]/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'i[1]/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'i[2]/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'i[3]/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'i[4]/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               145           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     286.533 MHz       1000.000          3.490        996.510
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.510       0.000              0            232
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.881       0.000              0            232
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.465       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.864       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            145
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : counter_p[4]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N47_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N47_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N644            
                                                                                   N47_mux9/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N47_mux9/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N591            
                                                                                   N47_mux19_8/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N47_mux19_8/Z (GTP_LUT5)
                                   net (fanout=20)       0.714       7.010         _N708            
                                                                                   N340[4]/I1 (GTP_LUT2)
                                   td                    0.164       7.174 r       N340[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.174         _N852            
                                                                           r       counter_p[4]/D (GTP_DFF_C)

 Data arrival time                                                   7.174         Logic Levels: 4  
                                                                                   Logic: 1.119ns(32.835%), Route: 2.289ns(67.165%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.510                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : counter_p[12]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N47_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N47_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N644            
                                                                                   N47_mux9/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N47_mux9/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N591            
                                                                                   N47_mux19_8/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N47_mux19_8/Z (GTP_LUT5)
                                   net (fanout=20)       0.714       7.010         _N708            
                                                                                   N340[12]/I1 (GTP_LUT2)
                                   td                    0.164       7.174 r       N340[12]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.174         _N860            
                                                                           r       counter_p[12]/D (GTP_DFF_C)

 Data arrival time                                                   7.174         Logic Levels: 4  
                                                                                   Logic: 1.119ns(32.835%), Route: 2.289ns(67.165%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_p[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.510                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : counter_p[5]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N47_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N47_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N644            
                                                                                   N47_mux9/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N47_mux9/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N591            
                                                                                   N47_mux19_8/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N47_mux19_8/Z (GTP_LUT5)
                                   net (fanout=20)       0.714       7.010         _N708            
                                                                                   N340[5]/I1 (GTP_LUT2)
                                   td                    0.164       7.174 r       N340[5]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.174         _N861            
                                                                           r       counter_p[5]/D (GTP_DFF_C)

 Data arrival time                                                   7.174         Logic Levels: 4  
                                                                                   Logic: 1.119ns(32.835%), Route: 2.289ns(67.165%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_p[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.510                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[8]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_a[8]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_a[8]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_a[8]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_a[8]   
                                                                           f       dis_reg_a[8]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_a[8]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[20]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_a[20]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_a[20]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_a[20]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_a[20]  
                                                                           f       dis_reg_a[20]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_a[20]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : nr_b/CLK (GTP_DFF_E)
Endpoint    : nr_b_led/D (GTP_DFF_E)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b/CLK (GTP_DFF_E)

                                   tco                   0.317       4.083 f       nr_b/Q (GTP_DFF_E)
                                   net (fanout=2)        0.597       4.680         nt_nr_b          
                                                                           f       nr_b_led/D (GTP_DFF_E)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b_led/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N47_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N47_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N644            
                                                                                   N97_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N97_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N614            
                                                                                   N97_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N97_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.761         _N677            
                                                                                   N97_mux18_4/I4 (GTP_LUT5)
                                   td                    0.174       6.935 f       N97_mux18_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.415         _N1178           
                                                                                   N344/I0 (GTP_LUT5)
                                   td                    0.164       7.579 r       N344/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       7.974         N344             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   7.974         Logic Levels: 5  
                                                                                   Logic: 1.293ns(30.727%), Route: 2.915ns(69.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555    1003.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Recovery time                                          -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.465                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[17]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[17]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       counter_p[17]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.734         counter_p[17]    
                                                                                   N344/I1 (GTP_LUT5)
                                   td                    0.290       5.024 f       N344/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       5.419         N344             
                                                                           f       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   5.419         Logic Levels: 1  
                                                                                   Logic: 0.607ns(36.721%), Route: 1.046ns(63.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -5.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.864                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N65_mux6_2/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N65_mux6_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1157           
                                                                                   N65_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N65_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N603            
                                                                                   N65_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N65_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N719            
                                                                                   N65_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N65_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.422         _N667            
                                                                                   N70/I3 (GTP_LUT4)
                                   td                    0.174       7.596 f       N70/Z (GTP_LUT4) 
                                   net (fanout=1)        0.749       8.345         nt_pwm2          
                                                                                   pwm2_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.754 f       pwm2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.754         pwm2             
 pwm2                                                                      f       pwm2 (port)      

 Data arrival time                                                  10.754         Logic Levels: 6  
                                                                                   Logic: 3.713ns(53.134%), Route: 3.275ns(46.866%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/CLK (GTP_DFF_C)
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[5]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.640       4.731         counter_p[5]     
                                                                                   N55_mux3/I0 (GTP_LUT4)
                                   td                    0.260       4.991 f       N55_mux3/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       5.471         _N645            
                                                                                   N76_mux7_7/I4 (GTP_LUT5)
                                   td                    0.174       5.645 f       N76_mux7_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.110         _N671            
                                                                                   N76_mux13_4/I4 (GTP_LUT5)
                                   td                    0.174       6.284 f       N76_mux13_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.749         _N1207           
                                                                                   N76_mux16/I3 (GTP_LUT4)
                                   td                    0.174       6.923 f       N76_mux16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       7.403         _N670            
                                                                                   N91_6/I4 (GTP_LUT5)
                                   td                    0.174       7.577 f       N91_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.749       8.326         _N786            
                                                                                   pwm4_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.735 f       pwm4_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.735         pwm4             
 pwm4                                                                      f       pwm4 (port)      

 Data arrival time                                                  10.735         Logic Levels: 6  
                                                                                   Logic: 3.690ns(52.949%), Route: 3.279ns(47.051%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=145)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N65_mux6_2/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N65_mux6_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1157           
                                                                                   N65_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N65_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N603            
                                                                                   N65_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N65_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N719            
                                                                                   N65_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N65_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.000       6.942         _N667            
                                                                                   N78/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.942 f       N78/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.749       7.691         nt_pwm3          
                                                                                   pwm3_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.100 f       pwm3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.100         pwm3             
 pwm3                                                                      f       pwm3 (port)      

 Data arrival time                                                  10.100         Logic Levels: 6  
                                                                                   Logic: 3.539ns(55.873%), Route: 2.795ns(44.127%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_a                                                  0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.000       0.000         echo_a           
                                                                                   echo_a_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_a_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_a        
                                                                           r       echo_a1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_b                                                  0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.000       0.000         echo_b           
                                                                                   echo_b_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_b_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_b        
                                                                           r       echo_b1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_b_led/CE (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_en_n                                               0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.000       0.000         echo_en_n        
                                                                                   echo_en_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_en_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_echo_en_n     
                                                                                   N155/I (GTP_INV) 
                                   td                    0.000       1.211 f       N155/Z (GTP_INV) 
                                   net (fanout=4)        1.398       2.609         N155             
                                                                           f       nr_b_led/CE (GTP_DFF_E)

 Data arrival time                                                   2.609         Logic Levels: 2  
                                                                                   Logic: 1.211ns(46.416%), Route: 1.398ns(53.584%)
====================================================================================================

====================================================================================================
Action synthesize: Real time elapsed is 8.000 sec
Action synthesize: CPU time elapsed is 6.719 sec
Current time: Sun Jul 16 23:39:45 2023
Action synthesize: Peak memory pool usage is 234,004,480 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Jul 16 23:39:47 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Flattening design 'smart_car'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance counter_e_a[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.109375 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
|      Logic Utilization|      Used|      Available|      Utilization(%)
+-------------------------------------------------------------------------+
|                    APM|         0|             30|                    0
|                IOCKDLY|         0|             24|                    0
|                     FF|       145|          26304|                    1
|                    LUT|       270|          17536|                    2
|        Distributed RAM|         0|           4440|                    0
|                    DLL|         0|              6|                    0
|                   DQSL|         0|             18|                    0
|                    DRM|         0|             48|                    0
|               FUSECODE|         0|              1|                    0
|                     IO|        26|            240|                   11
|                IOCKDIV|         0|             12|                    0
|               IOCKGATE|         0|             12|                    0
|                   IPAL|         0|              1|                    0
|                    PLL|         0|              6|                    0
|                   RCKB|         0|             24|                    0
|              SCANCHAIN|         0|              4|                    0
|                  START|         0|              1|                    0
|                   USCM|         1|             20|                    5
|                  HMEMC|         0|              2|                    0
|                    OSC|         0|              1|                    0
|                    ADC|         0|              1|                    0
|                CRYSTAL|         0|              6|                    0
|                  FLSIF|         0|              1|                    0
|                 RESCAL|         0|              6|                    0
|                   UDID|         0|              1|                    0
+-------------------------------------------------------------------------+

Design 'smart_car' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/VERILOG/smart_car/prj/device_map/flow_led.pcf has been covered.
Action dev_map: Real time elapsed is 6.000 sec
Action dev_map: CPU time elapsed is 6.016 sec
Current time: Sun Jul 16 23:39:53 2023
Action dev_map: Peak memory pool usage is 221,130,752 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Jul 16 23:39:54 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 18)] | Port a has been placed at location C8, whose type is share pin.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 19)] | Port b has been placed at location E8, whose type is share pin.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 22)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP successfully.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485


Placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.80 sec.
Run super clustering :
	Initial slack 993846.
	1 iterations finished.
	Final slack 993846.
Super clustering done.
Design Utilization : 2%.
Global placement takes 0.17 sec.
Wirelength after global placement is 2431.
Placed fixed group with base inst a_ibuf/opit_1 on IOL_7_362.
Placed fixed group with base inst b_ibuf/opit_1 on IOL_7_366.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst echo_a_ibuf/opit_1 on IOL_7_294.
Placed fixed group with base inst echo_b_ibuf/opit_1 on IOL_7_326.
Placed fixed group with base inst echo_en_n_ibuf/opit_1 on IOL_7_361.
Placed fixed group with base inst en_ab_ibuf/opit_1 on IOL_151_13.
Placed fixed group with base inst l1_obuf/opit_1 on IOL_7_333.
Placed fixed group with base inst l2_obuf/opit_1 on IOL_7_358.
Placed fixed group with base inst l3_obuf/opit_1 on IOL_7_297.
Placed fixed group with base inst l4_obuf/opit_1 on IOL_7_357.
Placed fixed group with base inst nr_a_led_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst nr_a_obuf/opit_1 on IOL_7_293.
Placed fixed group with base inst nr_b_led_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst nr_b_obuf/opit_1 on IOL_7_325.
Placed fixed group with base inst p1_ibuf/opit_1 on IOL_151_114.
Placed fixed group with base inst p2_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst p3_ibuf/opit_1 on IOL_151_49.
Placed fixed group with base inst pwm1_obuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pwm2_obuf/opit_1 on IOL_7_322.
Placed fixed group with base inst pwm3_obuf/opit_1 on IOL_7_330.
Placed fixed group with base inst pwm4_obuf/opit_1 on IOL_7_349.
Placed fixed group with base inst pwm_ab_obuf/opit_1 on IOL_151_10.
Placed fixed group with base inst rgb_p_obuf/opit_1 on IOL_151_22.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst trig_obuf/opit_1 on IOL_7_365.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Wirelength after Macro cell placement is 2431.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 993846.
	1 iterations finished.
	Final slack 993846.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 2431.
Post global placement takes 0.20 sec.
Wirelength after legalization is 2689.
Legalization takes 0.06 sec.
Worst slack before Replication Place is 996649.
Wirelength after replication placement is 2689.
Legalized cost 996649.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 2534.
Timing-driven detailed placement takes 0.61 sec.
Placement done.
Total placement takes 3.05 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Building routing graph takes 1.81 sec.
Worst slack is 997554.
Processing design graph takes 0.16 sec.
Total memory for routing:
	47.017284 M.
Total nets for routing : 460.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Global Routing step 3 takes 0.00 sec.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.02 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 takes 0.08 sec.
Global routing takes 0.09 sec.
Total 495 subnets.
    forward max bucket size 379 , backward 185.
        Unrouted nets 285 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.078125 sec.
    forward max bucket size 435 , backward 309.
        Unrouted nets 214 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 32 , backward 58.
        Unrouted nets 133 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 28 , backward 36.
        Unrouted nets 117 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 27 , backward 51.
        Unrouted nets 84 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 39 , backward 362.
        Unrouted nets 54 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 43.
        Unrouted nets 36 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 24.
        Unrouted nets 15 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 18.
        Unrouted nets 4 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 6.
        Unrouted nets 0 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.27 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.28 sec.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 2.89 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
|         Logic Utilization|      Used|      Available|      Utilization(%)
+----------------------------------------------------------------------------+
|                Use of ADC|         0|              1|                    0
|                Use of APM|         0|             30|                    0
|               Use of BKCL|         3|              6|                   50
|               Use of CLMA|        94|           3274|                    3
|                        FF|       102|          19644|                    1
|                       LUT|       209|          13096|                    2
|              LUT-FF pairs|        67|          13096|                    1
|               Use of CLMS|        32|           1110|                    3
|                        FF|        43|           6660|                    1
|                       LUT|        70|           4440|                    2
|              LUT-FF pairs|        19|           4440|                    1
|           Distributed RAM|         0|           4440|                    0
|            Use of CRYSTAL|         0|              6|                    0
|                Use of DRM|         0|             48|                    0
|              Use of FLSIF|         0|              1|                    0
|           Use of FUSECODE|         0|              1|                    0
|            Use of HARD0N1|         0|           2745|                    0
|              Use of HMEMC|         0|              2|                    0
|                 Use of IO|        26|            240|                   11
|                      IOBD|        14|            120|                   12
|                      IOBR|         1|              6|                   17
|                      IOBS|        11|            114|                   10
|                       DLL|         0|              6|                    0
|                      DQSL|         0|             18|                    0
|            Use of IOCKDIV|         0|             12|                    0
|            Use of IOCKDLY|         0|             24|                    0
|           Use of IOCKGATE|         0|             12|                    0
|      Use of IOCKGMUX_TEST|         0|             12|                    0
|                Use of IOL|        26|            240|                   11
|               Use of IPAL|         0|              1|                    0
|           Use of MFG_TEST|         0|              1|                    0
|                Use of OSC|         0|              1|                    0
|                Use of PLL|         0|              6|                    0
|       Use of PREGMUX_TEST|         0|              6|                    0
|               Use of RCKB|         0|             24|                    0
|       Use of RCKBMUX_TEST|         0|             12|                    0
|             Use of RESCAL|         0|              6|                    0
|          Use of SCANCHAIN|         0|              4|                    0
|              Use of START|         1|              1|                  100
|               Use of UDID|         0|              1|                    0
|               Use of USCM|         1|             20|                    5
|       Use of USCMMUX_TEST|         0|             20|                    0
|       Use of VCKBMUX_TEST|         0|             12|                    0
+----------------------------------------------------------------------------+

I: critical_path_diff_worst_slack: 0 ps. (place 60000 ps, route 60000 ps)
I: critical_path_diff_same_rate: 0.00%. (route 0, same 0)
Finished routing. (CPU time elapsed 0h:00m:07s)
Design 'smart_car' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 13.000 sec
Action pnr: CPU time elapsed is 12.688 sec
Current time: Sun Jul 16 23:40:07 2023
Action pnr: Peak memory pool usage is 421,511,168 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sun Jul 16 23:40:09 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'i[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'i[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'i[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'i[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'i[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Sun Jul 16 23:40:17 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               142           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     296.384 MHz       1000.000          3.374        996.626
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.626       0.000              0            370
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.177       0.000              0            370
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           993.730       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.709       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            142
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           997.326       0.000              0            370
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.214       0.000              0            370
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.938       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.646       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            142
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[11]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.731
  Launch Clock Delay      :  4.412
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.848       4.412         ntclkbufg_0      
 CLMA_66_228/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_228/Q3                    tco                   0.261       4.673 r       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.622       5.295         counter_p[19]    
 CLMA_58_220/Y2                    td                    0.384       5.679 r       N47_mux19_3/gateop_perm/Z
                                   net (fanout=1)        0.800       6.479         _N1174           
 CLMA_66_204/Y3                    td                    0.276       6.755 r       N47_mux19_8/gateop_perm/Z
                                   net (fanout=20)       0.650       7.405         _N708            
 CLMA_58_209/A1                                                            r       counter_p[11]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.405         Logic Levels: 2  
                                                                                   Logic: 0.921ns(30.772%), Route: 2.072ns(69.228%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.539    1003.731         ntclkbufg_0      
 CLMA_58_209/CLK                                                           r       counter_p[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.329                          
 clock uncertainty                                      -0.050    1004.279                          

 Setup time                                             -0.248    1004.031                          

 Data required time                                               1004.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.031                          
 Data arrival time                                                  -7.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.626                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[0]/opit_0_inv_L5Q/L4
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  4.412
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.848       4.412         ntclkbufg_0      
 CLMA_66_228/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_228/Q3                    tco                   0.261       4.673 r       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.622       5.295         counter_p[19]    
 CLMA_58_220/Y2                    td                    0.384       5.679 r       N47_mux19_3/gateop_perm/Z
                                   net (fanout=1)        0.800       6.479         _N1174           
 CLMA_66_204/Y3                    td                    0.276       6.755 r       N47_mux19_8/gateop_perm/Z
                                   net (fanout=20)       0.651       7.406         _N708            
 CLMA_58_212/B4                                                            r       counter_p[0]/opit_0_inv_L5Q/L4

 Data arrival time                                                   7.406         Logic Levels: 2  
                                                                                   Logic: 0.921ns(30.762%), Route: 2.073ns(69.238%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.544    1003.736         ntclkbufg_0      
 CLMA_58_212/CLK                                                           r       counter_p[0]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.598    1004.334                          
 clock uncertainty                                      -0.050    1004.284                          

 Setup time                                             -0.133    1004.151                          

 Data required time                                               1004.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.151                          
 Data arrival time                                                  -7.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.745                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[17]/opit_0_inv_L5Q/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.746
  Launch Clock Delay      :  4.412
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.848       4.412         ntclkbufg_0      
 CLMA_66_228/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_228/Q3                    tco                   0.261       4.673 r       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.622       5.295         counter_p[19]    
 CLMA_58_220/Y2                    td                    0.384       5.679 r       N47_mux19_3/gateop_perm/Z
                                   net (fanout=1)        0.800       6.479         _N1174           
 CLMA_66_204/Y3                    td                    0.276       6.755 r       N47_mux19_8/gateop_perm/Z
                                   net (fanout=20)       0.530       7.285         _N708            
 CLMA_58_220/D1                                                            r       counter_p[17]/opit_0_inv_L5Q/L1

 Data arrival time                                                   7.285         Logic Levels: 2  
                                                                                   Logic: 0.921ns(32.057%), Route: 1.952ns(67.943%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.554    1003.746         ntclkbufg_0      
 CLMA_58_220/CLK                                                           r       counter_p[17]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.598    1004.344                          
 clock uncertainty                                      -0.050    1004.294                          

 Setup time                                             -0.239    1004.055                          

 Data required time                                               1004.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.055                          
 Data arrival time                                                  -7.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.770                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[8]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.433
  Launch Clock Delay      :  3.764
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.572       3.764         ntclkbufg_0      
 CLMA_42_244/CLK                                                           r       counter_e_a[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_244/Q0                    tco                   0.223       3.987 f       counter_e_a[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.235       4.222         counter_e_a[8]   
 CLMA_42_248/M1                                                            f       dis_reg_a[8]/opit_0_inv/D

 Data arrival time                                                   4.222         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.869       4.433         ntclkbufg_0      
 CLMA_42_248/CLK                                                           r       dis_reg_a[8]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.061                          
 clock uncertainty                                       0.000       4.061                          

 Hold time                                              -0.016       4.045                          

 Data required time                                                  4.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.045                          
 Data arrival time                                                  -4.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[19]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.436
  Launch Clock Delay      :  3.739
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.547       3.739         ntclkbufg_0      
 CLMA_42_224/CLK                                                           r       counter_e_a[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_224/Q3                    tco                   0.223       3.962 f       counter_e_a[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.411       4.373         counter_e_a[19]  
 CLMS_38_249/M1                                                            f       dis_reg_a[19]/opit_0_inv/D

 Data arrival time                                                   4.373         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.174%), Route: 0.411ns(64.826%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.872       4.436         ntclkbufg_0      
 CLMS_38_249/CLK                                                           r       dis_reg_a[19]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.064                          
 clock uncertainty                                       0.000       4.064                          

 Hold time                                              -0.016       4.048                          

 Data required time                                                  4.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.048                          
 Data arrival time                                                  -4.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[12]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.436
  Launch Clock Delay      :  3.783
  Clock Pessimism Removal :  -0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.591       3.783         ntclkbufg_0      
 CLMA_38_248/CLK                                                           r       counter_e_a[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_248/Q0                    tco                   0.224       4.007 r       counter_e_a[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.140       4.147         counter_e_a[12]  
 CLMS_38_249/M2                                                            r       dis_reg_a[12]/opit_0_inv/D

 Data arrival time                                                   4.147         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.538%), Route: 0.140ns(38.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.872       4.436         ntclkbufg_0      
 CLMS_38_249/CLK                                                           r       dis_reg_a[12]/opit_0_inv/CLK
 clock pessimism                                        -0.620       3.816                          
 clock uncertainty                                       0.000       3.816                          

 Hold time                                              -0.012       3.804                          

 Data required time                                                  3.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.804                          
 Data arrival time                                                  -4.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[0]/opit_0_inv_L5Q/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.738
  Launch Clock Delay      :  4.386
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.822       4.386         ntclkbufg_0      
 CLMA_58_212/CLK                                                           r       counter_p[0]/opit_0_inv_L5Q/CLK

 CLMA_58_212/Q1                    tco                   0.261       4.647 r       counter_p[0]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.639       5.286         counter_p[0]     
 CLMA_66_204/Y2                    td                    0.384       5.670 r       N47_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.262       5.932         _N644            
 CLMA_66_204/Y1                    td                    0.169       6.101 r       N97_mux8/gateop_perm/Z
                                   net (fanout=1)        0.780       6.881         _N614            
 CLMS_54_213/Y0                    td                    0.387       7.268 r       N97_mux12/gateop_perm/Z
                                   net (fanout=1)        0.567       7.835         _N677            
 CLMA_58_208/Y1                    td                    0.209       8.044 r       N97_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.504       8.548         _N1178           
 CLMA_66_200/Y1                    td                    0.382       8.930 r       N344/gateop_perm/Z
                                   net (fanout=2)        1.123      10.053         N344             
 CLMA_86_164/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                  10.053         Logic Levels: 5  
                                                                                   Logic: 1.792ns(31.622%), Route: 3.875ns(68.378%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.546    1003.738         ntclkbufg_0      
 CLMA_86_164/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.372    1004.110                          
 clock uncertainty                                      -0.050    1004.060                          

 Recovery time                                          -0.277    1003.783                          

 Data required time                                               1003.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.783                          
 Data arrival time                                                 -10.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.730                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.254  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.388
  Launch Clock Delay      :  3.762
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.570       3.762         ntclkbufg_0      
 CLMA_66_228/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_228/Q3                    tco                   0.223       3.985 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.498       4.483         counter_p[19]    
 CLMA_66_200/Y1                    td                    0.191       4.674 f       N344/gateop_perm/Z
                                   net (fanout=2)        0.840       5.514         N344             
 CLMA_86_164/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   5.514         Logic Levels: 1  
                                                                                   Logic: 0.414ns(23.630%), Route: 1.338ns(76.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.824       4.388         ntclkbufg_0      
 CLMA_86_164/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.372       4.016                          
 clock uncertainty                                       0.000       4.016                          

 Removal time                                           -0.211       3.805                          

 Data required time                                                  3.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.805                          
 Data arrival time                                                  -5.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.709                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm1 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.817       4.381         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_208/Q3                    tco                   0.261       4.642 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.958       5.600         counter_p[3]     
 CLMS_66_205/Y1                    td                    0.276       5.876 r       N58_mux4/gateop_perm/Z
                                   net (fanout=2)        0.480       6.356         _N652            
 CLMA_58_204/Y0                    td                    0.387       6.743 r       N58_mux11/gateop_perm/Z
                                   net (fanout=1)        0.757       7.500         _N716            
 CLMS_54_205/Y6AB                  td                    0.222       7.722 f       N60_muxf6_perm/Z 
                                   net (fanout=1)        3.561      11.283         nt_pwm1          
 IOL_151_14/DO                     td                    0.122      11.405 f       pwm1_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.405         pwm1_obuf/ntO    
 IOBD_152_14/PAD                   td                    2.788      14.193 f       pwm1_obuf/opit_0/O
                                   net (fanout=1)        0.047      14.240         pwm1             
 R13                                                                       f       pwm1 (port)      

 Data arrival time                                                  14.240         Logic Levels: 5  
                                                                                   Logic: 4.056ns(41.140%), Route: 5.803ns(58.860%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.823       4.387         ntclkbufg_0      
 CLMA_66_208/CLK                                                           r       counter_p[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_208/Q2                    tco                   0.261       4.648 r       counter_p[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.733       5.381         counter_p[6]     
 CLMS_66_209/Y1                    td                    0.169       5.550 r       N55_mux3/gateop_perm/Z
                                   net (fanout=2)        0.662       6.212         _N645            
 CLMS_54_209/Y0                    td                    0.387       6.599 r       N76_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.426       7.025         _N671            
 CLMS_54_217/Y0                    td                    0.383       7.408 r       N76_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.418       7.826         _N1207           
 CLMA_54_212/Y0                    td                    0.164       7.990 r       N78_muxf6_perm/Y0
                                   net (fanout=1)        0.442       8.432         _N670            
 CLMA_54_204/Y1                    td                    0.271       8.703 f       N91_6/gateop_perm/Z
                                   net (fanout=1)        2.217      10.920         _N786            
 IOL_7_349/DO                      td                    0.122      11.042 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.042         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      13.830 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      13.922         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  13.922         Logic Levels: 7  
                                                                                   Logic: 4.545ns(47.666%), Route: 4.990ns(52.334%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.817       4.381         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_208/Q3                    tco                   0.261       4.642 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.804       5.446         counter_p[3]     
 CLMS_66_209/Y0                    td                    0.282       5.728 r       N65_mux6_2/gateop_perm/Z
                                   net (fanout=1)        0.612       6.340         _N1157           
 CLMA_58_209/Y3                    td                    0.381       6.721 r       N65_mux8/gateop_perm/Z
                                   net (fanout=1)        0.283       7.004         _N603            
 CLMA_58_212/Y3                    td                    0.381       7.385 r       N65_mux12/gateop_perm/Z
                                   net (fanout=1)        0.415       7.800         _N719            
 CLMA_54_212/Y1                    td                    0.382       8.182 r       N78_muxf6_perm/Y1
                                   net (fanout=1)        0.427       8.609         _N667            
 CLMS_54_205/Y2                    td                    0.283       8.892 f       N70/gateop_perm/Z
                                   net (fanout=1)        1.842      10.734         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      10.856 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.856         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      13.644 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      13.741         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  13.741         Logic Levels: 7  
                                                                                   Logic: 4.880ns(52.137%), Route: 4.480ns(47.863%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.008       2.092         nt_echo_a        
 CLMA_38_240/M2                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.092         Logic Levels: 2  
                                                                                   Logic: 1.029ns(49.187%), Route: 1.063ns(50.813%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.287       2.352         nt_echo_b        
 CLMA_30_236/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.352         Logic Levels: 2  
                                                                                   Logic: 1.029ns(43.750%), Route: 1.323ns(56.250%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a_led/opit_0_inv/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.935       1.023 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.094       1.117 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.339       2.456         nt_echo_en_n     
 CLMA_14_241/CE                                                            r       nr_a_led/opit_0_inv/CE

 Data arrival time                                                   2.456         Logic Levels: 2  
                                                                                   Logic: 1.029ns(41.897%), Route: 1.427ns(58.103%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[11]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.086
  Launch Clock Delay      :  3.571
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.504       3.571         ntclkbufg_0      
 CLMA_66_228/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_228/Q3                    tco                   0.209       3.780 r       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.508       4.288         counter_p[19]    
 CLMA_58_220/Y2                    td                    0.308       4.596 r       N47_mux19_3/gateop_perm/Z
                                   net (fanout=1)        0.609       5.205         _N1174           
 CLMA_66_204/Y3                    td                    0.221       5.426 r       N47_mux19_8/gateop_perm/Z
                                   net (fanout=20)       0.531       5.957         _N708            
 CLMA_58_209/A1                                                            r       counter_p[11]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.957         Logic Levels: 2  
                                                                                   Logic: 0.738ns(30.930%), Route: 1.648ns(69.070%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.277    1003.086         ntclkbufg_0      
 CLMA_58_209/CLK                                                           r       counter_p[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.482                          
 clock uncertainty                                      -0.050    1003.432                          

 Setup time                                             -0.149    1003.283                          

 Data required time                                               1003.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.283                          
 Data arrival time                                                  -5.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.326                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[0]/opit_0_inv_L5Q/L4
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.571
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.504       3.571         ntclkbufg_0      
 CLMA_66_228/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_228/Q3                    tco                   0.209       3.780 r       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.508       4.288         counter_p[19]    
 CLMA_58_220/Y2                    td                    0.308       4.596 r       N47_mux19_3/gateop_perm/Z
                                   net (fanout=1)        0.609       5.205         _N1174           
 CLMA_66_204/Y3                    td                    0.221       5.426 r       N47_mux19_8/gateop_perm/Z
                                   net (fanout=20)       0.531       5.957         _N708            
 CLMA_58_212/B4                                                            r       counter_p[0]/opit_0_inv_L5Q/L4

 Data arrival time                                                   5.957         Logic Levels: 2  
                                                                                   Logic: 0.738ns(30.930%), Route: 1.648ns(69.070%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.282    1003.091         ntclkbufg_0      
 CLMA_58_212/CLK                                                           r       counter_p[0]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.396    1003.487                          
 clock uncertainty                                      -0.050    1003.437                          

 Setup time                                             -0.073    1003.364                          

 Data required time                                               1003.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.364                          
 Data arrival time                                                  -5.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.407                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[1]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.082
  Launch Clock Delay      :  3.571
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.504       3.571         ntclkbufg_0      
 CLMA_66_228/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_228/Q3                    tco                   0.209       3.780 r       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.508       4.288         counter_p[19]    
 CLMA_58_220/Y2                    td                    0.308       4.596 r       N47_mux19_3/gateop_perm/Z
                                   net (fanout=1)        0.609       5.205         _N1174           
 CLMA_66_204/Y3                    td                    0.221       5.426 r       N47_mux19_8/gateop_perm/Z
                                   net (fanout=20)       0.414       5.840         _N708            
 CLMA_58_205/C1                                                            r       counter_p[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.840         Logic Levels: 2  
                                                                                   Logic: 0.738ns(32.525%), Route: 1.531ns(67.475%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.273    1003.082         ntclkbufg_0      
 CLMA_58_205/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.478                          
 clock uncertainty                                      -0.050    1003.428                          

 Setup time                                             -0.150    1003.278                          

 Data required time                                               1003.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.278                          
 Data arrival time                                                  -5.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.438                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[8]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.594
  Launch Clock Delay      :  3.114
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.305       3.114         ntclkbufg_0      
 CLMA_42_244/CLK                                                           r       counter_e_a[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_244/Q0                    tco                   0.198       3.312 r       counter_e_a[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.235       3.547         counter_e_a[8]   
 CLMA_42_248/M1                                                            r       dis_reg_a[8]/opit_0_inv/D

 Data arrival time                                                   3.547         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.727%), Route: 0.235ns(54.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.527       3.594         ntclkbufg_0      
 CLMA_42_248/CLK                                                           r       dis_reg_a[8]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.336                          
 clock uncertainty                                       0.000       3.336                          

 Hold time                                              -0.003       3.333                          

 Data required time                                                  3.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.333                          
 Data arrival time                                                  -3.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[12]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.597
  Launch Clock Delay      :  3.139
  Clock Pessimism Removal :  -0.409

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.330       3.139         ntclkbufg_0      
 CLMA_38_248/CLK                                                           r       counter_e_a[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_248/Q0                    tco                   0.198       3.337 r       counter_e_a[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.142       3.479         counter_e_a[12]  
 CLMS_38_249/M2                                                            r       dis_reg_a[12]/opit_0_inv/D

 Data arrival time                                                   3.479         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.530       3.597         ntclkbufg_0      
 CLMS_38_249/CLK                                                           r       dis_reg_a[12]/opit_0_inv/CLK
 clock pessimism                                        -0.409       3.188                          
 clock uncertainty                                       0.000       3.188                          

 Hold time                                              -0.003       3.185                          

 Data required time                                                  3.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.185                          
 Data arrival time                                                  -3.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.294                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[7]/opit_0_inv_L5Q/CLK
Endpoint    : dis_reg_b[7]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.551
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.283       3.092         ntclkbufg_0      
 CLMA_30_217/CLK                                                           r       counter_e_b[7]/opit_0_inv_L5Q/CLK

 CLMA_30_217/Q0                    tco                   0.198       3.290 r       counter_e_b[7]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.158       3.448         counter_e_b[7]   
 CLMA_30_221/M0                                                            r       dis_reg_b[7]/opit_0_inv/D

 Data arrival time                                                   3.448         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.618%), Route: 0.158ns(44.382%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.484       3.551         ntclkbufg_0      
 CLMA_30_221/CLK                                                           r       dis_reg_b[7]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.145                          
 clock uncertainty                                       0.000       3.145                          

 Hold time                                              -0.003       3.142                          

 Data required time                                                  3.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.142                          
 Data arrival time                                                  -3.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[0]/opit_0_inv_L5Q/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.095
  Launch Clock Delay      :  3.545
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.478       3.545         ntclkbufg_0      
 CLMA_58_212/CLK                                                           r       counter_p[0]/opit_0_inv_L5Q/CLK

 CLMA_58_212/Q1                    tco                   0.209       3.754 r       counter_p[0]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.520       4.274         counter_p[0]     
 CLMA_66_204/Y2                    td                    0.308       4.582 r       N47_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.241       4.823         _N644            
 CLMA_66_204/Y1                    td                    0.135       4.958 r       N97_mux8/gateop_perm/Z
                                   net (fanout=1)        0.602       5.560         _N614            
 CLMS_54_213/Y0                    td                    0.310       5.870 r       N97_mux12/gateop_perm/Z
                                   net (fanout=1)        0.464       6.334         _N677            
 CLMA_58_208/Y1                    td                    0.167       6.501 r       N97_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.396       6.897         _N1178           
 CLMA_66_200/Y1                    td                    0.307       7.204 r       N344/gateop_perm/Z
                                   net (fanout=2)        0.938       8.142         N344             
 CLMA_86_164/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   8.142         Logic Levels: 5  
                                                                                   Logic: 1.436ns(31.238%), Route: 3.161ns(68.762%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.286    1003.095         ntclkbufg_0      
 CLMA_86_164/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.258    1003.353                          
 clock uncertainty                                      -0.050    1003.303                          

 Recovery time                                          -0.223    1003.080                          

 Data required time                                               1003.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.080                          
 Data arrival time                                                  -8.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.938                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.176  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.550
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.307       3.116         ntclkbufg_0      
 CLMA_66_228/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_228/Q3                    tco                   0.197       3.313 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.474       3.787         counter_p[19]    
 CLMA_66_200/Y1                    td                    0.156       3.943 r       N344/gateop_perm/Z
                                   net (fanout=2)        0.800       4.743         N344             
 CLMA_86_164/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.743         Logic Levels: 1  
                                                                                   Logic: 0.353ns(21.696%), Route: 1.274ns(78.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.483       3.550         ntclkbufg_0      
 CLMA_86_164/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.258       3.292                          
 clock uncertainty                                       0.000       3.292                          

 Removal time                                           -0.195       3.097                          

 Data required time                                                  3.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.097                          
 Data arrival time                                                  -4.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.646                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm1 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.474       3.541         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_208/Q3                    tco                   0.209       3.750 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.754       4.504         counter_p[3]     
 CLMS_66_205/Y1                    td                    0.221       4.725 r       N58_mux4/gateop_perm/Z
                                   net (fanout=2)        0.403       5.128         _N652            
 CLMA_58_204/Y0                    td                    0.310       5.438 r       N58_mux11/gateop_perm/Z
                                   net (fanout=1)        0.580       6.018         _N716            
 CLMS_54_205/Y6AB                  td                    0.178       6.196 f       N60_muxf6_perm/Z 
                                   net (fanout=1)        3.318       9.514         nt_pwm1          
 IOL_151_14/DO                     td                    0.081       9.595 f       pwm1_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.595         pwm1_obuf/ntO    
 IOBD_152_14/PAD                   td                    2.049      11.644 f       pwm1_obuf/opit_0/O
                                   net (fanout=1)        0.047      11.691         pwm1             
 R13                                                                       f       pwm1 (port)      

 Data arrival time                                                  11.691         Logic Levels: 5  
                                                                                   Logic: 3.048ns(37.399%), Route: 5.102ns(62.601%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.474       3.541         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_208/Q3                    tco                   0.209       3.750 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.539       4.289         counter_p[3]     
 CLMS_66_209/Y1                    td                    0.167       4.456 r       N55_mux3/gateop_perm/Z
                                   net (fanout=2)        0.537       4.993         _N645            
 CLMS_54_209/Y0                    td                    0.310       5.303 r       N76_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.362       5.665         _N671            
 CLMS_54_217/Y0                    td                    0.308       5.973 r       N76_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.357       6.330         _N1207           
 CLMA_54_212/Y0                    td                    0.131       6.461 r       N78_muxf6_perm/Y0
                                   net (fanout=1)        0.345       6.806         _N670            
 CLMA_54_204/Y1                    td                    0.217       7.023 f       N91_6/gateop_perm/Z
                                   net (fanout=1)        2.042       9.065         _N786            
 IOL_7_349/DO                      td                    0.081       9.146 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.146         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.195 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.287         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.287         Logic Levels: 7  
                                                                                   Logic: 3.472ns(44.823%), Route: 4.274ns(55.177%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=142)      1.474       3.541         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_208/Q3                    tco                   0.209       3.750 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.639       4.389         counter_p[3]     
 CLMS_66_209/Y0                    td                    0.226       4.615 r       N65_mux6_2/gateop_perm/Z
                                   net (fanout=1)        0.499       5.114         _N1157           
 CLMA_58_209/Y3                    td                    0.305       5.419 r       N65_mux8/gateop_perm/Z
                                   net (fanout=1)        0.231       5.650         _N603            
 CLMA_58_212/Y3                    td                    0.305       5.955 r       N65_mux12/gateop_perm/Z
                                   net (fanout=1)        0.353       6.308         _N719            
 CLMA_54_212/Y1                    td                    0.307       6.615 r       N78_muxf6_perm/Y1
                                   net (fanout=1)        0.363       6.978         _N667            
 CLMS_54_205/Y2                    td                    0.227       7.205 f       N70/gateop_perm/Z
                                   net (fanout=1)        1.695       8.900         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       8.981 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.981         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.030 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.127         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.127         Logic Levels: 7  
                                                                                   Logic: 3.709ns(48.893%), Route: 3.877ns(51.107%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.821       1.728         nt_echo_a        
 CLMA_38_240/M2                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.728         Logic Levels: 2  
                                                                                   Logic: 0.852ns(49.306%), Route: 0.876ns(50.694%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.140       2.028         nt_echo_b        
 CLMA_30_236/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.028         Logic Levels: 2  
                                                                                   Logic: 0.852ns(42.012%), Route: 1.176ns(57.988%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a_led/opit_0_inv/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.781       0.869 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.071       0.940 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.093       2.033         nt_echo_en_n     
 CLMA_14_241/CE                                                            r       nr_a_led/opit_0_inv/CE

 Data arrival time                                                   2.033         Logic Levels: 2  
                                                                                   Logic: 0.852ns(41.909%), Route: 1.181ns(58.091%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.328 sec
Current time: Sun Jul 16 23:40:17 2023
Action report_timing: Peak memory pool usage is 323,153,920 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sun Jul 16 23:40:19 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.312500 sec.
Generating architecture configuration.
The bitstream file is "D:/VERILOG/smart_car/prj/generate_bitstream/smart_car.sbit"
Generate programming file takes 10.625000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 16.000 sec
Action gen_bit_stream: CPU time elapsed is 16.266 sec
Current time: Sun Jul 16 23:40:35 2023
Action gen_bit_stream: Peak memory pool usage is 340,885,504 bytes
Process "Generate Bitstream" done.
Process exit normally.
