jz4780_cgu_clocks	,	V_25
np	,	V_23
ingenic_cgu_register_clocks	,	F_15
USBPCR1_REFCLKDIV_12	,	V_16
flags	,	V_4
USBPCR1_REFCLKDIV_MASK	,	V_15
device_node	,	V_22
USBPCR1_REFCLKSEL_MASK	,	V_11
hw	,	V_2
jz4780_otg_phy_get_parent	,	F_1
cgu	,	V_7
jz4780_otg_phy_recalc_rate	,	F_7
refclk_div	,	V_14
CGU_REG_USBPCR1	,	V_10
USBPCR1_REFCLKDIV_19_2	,	V_19
parent_rate	,	V_13
u32	,	T_2
BUG	,	F_8
lock	,	V_8
"%s: failed to register CGU Clocks\n"	,	L_2
div_bits	,	V_21
clk_hw	,	V_1
ARRAY_SIZE	,	F_13
u8	,	T_1
readl	,	F_4
writel	,	F_5
"%s: failed to initialise CGU\n"	,	L_1
USBPCR1_REFCLKDIV_24	,	V_17
USBPCR1_REFCLKDIV_48	,	V_18
jz4780_otg_phy_set_rate	,	F_10
retval	,	V_24
jz4780_otg_phy_round_rate	,	F_9
EINVAL	,	V_6
spin_unlock_irqrestore	,	F_6
jz4780_otg_phy_set_parent	,	F_2
spin_lock_irqsave	,	F_3
ingenic_cgu_new	,	F_12
__func__	,	V_26
__init	,	T_3
usbpcr1	,	V_5
pr_err	,	F_14
idx	,	V_3
jz4780_cgu_init	,	F_11
base	,	V_9
USBPCR1_REFCLKSEL_CORE	,	V_12
req_rate	,	V_20
