
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1
Install: C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro
OS: Windows 6.2

Hostname: LAPTOP-7P3FEATO

Implementation : rev_1

# Written on Mon Apr 29 15:20:55 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                             Requested     Requested     Clock        Clock                     Clock
Level     Clock                             Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------------------
0 -       System                            273.5 MHz     3.656         system       system_clkgroup           0    
                                                                                                                    
0 -       GW_CLKDIV|fclk_inferred_clock     117.3 MHz     8.524         inferred     Autoconstr_clkgroup_0     147  
                                                                                                                    
0 -       SPI_Z2|N_88_i_inferred_clock      100.0 MHz     10.000        inferred     Autoconstr_clkgroup_1     3    
====================================================================================================================


Clock Load Summary
******************

                                  Clock     Source                                                                                                              Clock Pin                                                                                                              Non-clock Pin                                                                                                            Non-clock Pin
Clock                             Load      Pin                                                                                                                 Seq Example                                                                                                            Seq Example                                                                                                              Comb Example 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                            0         -                                                                                                                   -                                                                                                                      -                                                                                                                        -            
                                                                                                                                                                                                                                                                                                                                                                                                                             
GW_CLKDIV|fclk_inferred_clock     147       empu_tmp.Gowin_EMPU_inst.sysclk.clkdiv_inst.CLKOUT(CLKDIV)                                                          empu_tmp.Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.\\genblk1\.c_status_fast\[2\].CLK     -                                                                                                                        -            
                                                                                                                                                                                                                                                                                                                                                                                                                             
SPI_Z2|N_88_i_inferred_clock      3         empu_tmp.Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.clock_polarity_RNI68JB.F(LUT2)     empu_tmp.Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.\\genblk1\.SCLK_MASTER_2.G            empu_tmp.Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.\\genblk1\.SCLK_MASTER_1_fast.CLEAR     -            
=============================================================================================================================================================================================================================================================================================================================================================================================================================
