#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec 17 21:43:46 2024
# Process ID: 14744
# Current directory: D:/FPGAproj/spline/DAQ_Z30
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17484 D:\FPGAproj\spline\DAQ_Z30\DAQ_Z30.xpr
# Log file: D:/FPGAproj/spline/DAQ_Z30/vivado.log
# Journal file: D:/FPGAproj/spline/DAQ_Z30\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/12554/Desktop/spline/DAQ_Z30' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGAproj/spline/myip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_clk_wiz_0_0
design_1_axi_dma_0_0
design_1_axi_smc_0
design_1_xlconcat_0_0
design_1_ila_0_0
design_1_fifo_generator_0_0
design_1_axi_gpio_0_0
design_1_fifo_generator_2_1
design_1_axis_data_fifo_0_0
design_1_ps7_0_axi_periph_0
design_1_rst_ps7_0_100M_0
design_1_xlconstant_0_1
design_1_xbar_0
design_1_fifo_generator_2_0
design_1_fifo_generator_0_2
design_1_axi_gpio_0_1
design_1_clk_wiz_0_1
design_1_clk_wiz_1_0
design_1_vio_0_0
design_1_xlconstant_0_0
design_1_rst_ps7_0_100M_1_0
design_1_s01_data_fifo_0
design_1_auto_pc_1
design_1_s00_data_fifo_0
design_1_auto_pc_0

INFO: [Project 1-230] Project 'DAQ_Z30.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1275.477 ; gain = 135.844
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {design_1_xlconcat_0_0 design_1_fifo_generator_2_1 design_1_clk_wiz_1_0 design_1_axi_gpio_0_0 design_1_fifo_generator_0_0 design_1_clk_wiz_0_0 design_1_axi_smc_0 design_1_axis_data_fifo_0_0 design_1_fifo_generator_2_0 design_1_clk_wiz_0_1 design_1_ila_0_0 design_1_xlconstant_0_1 design_1_xlconstant_0_0 design_1_rst_ps7_0_100M_0 design_1_fifo_generator_0_2 design_1_axi_dma_0_0 design_1_ps7_0_axi_periph_0 design_1_rst_ps7_0_100M_1_0 design_1_axi_gpio_0_1 design_1_vio_0_0}] -log ip_upgrade.log
Reading block design file <D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:user:MJ_OBUFGDS:1.0 - MJ_OBUFGDS_0
Adding component instance block -- xilinx.com:user:MJ_IBUFG_DS:1.0 - MJ_IBUFG_DS_0
Adding component instance block -- xilinx.com:user:ADS4249_Decode:1.0 - ADS4249_Decode_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_1
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_2
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:user:MJ_inputclk_ds_gbuf:1.0 - MJ_inputclk_ds_gbuf_0
Adding component instance block -- xilinx.com:user:mj_not:1.0 - mj_not_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_2
Adding component instance block -- xilinx.com:user:CNTtest:1.0 - CNTtest_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M_1
Adding component instance block -- xilinx.com:user:count_ip:1.0 - count_ip_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from block design file <D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_auto_pc_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_auto_pc_1_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axi_dma_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axi_gpio_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axi_gpio_0_1_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axi_smc_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axis_data_fifo_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_clk_wiz_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_clk_wiz_0_1_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_clk_wiz_1_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_fifo_generator_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_fifo_generator_0_2_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_fifo_generator_2_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_fifo_generator_2_1_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_ila_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_rst_ps7_0_100M_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_rst_ps7_0_100M_1_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_s00_data_fifo_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_s01_data_fifo_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_vio_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_xbar_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_xlconcat_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_xlconstant_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_xlconstant_0_1_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_1_axi_dma_0_0 (AXI Direct Memory Access 7.1) from revision 16 to revision 23
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_gpio_0_0 (AXI GPIO 2.0) from revision 17 to revision 24
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_gpio_0_1 (AXI GPIO 2.0) from revision 17 to revision 24
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_smc_0 (AXI SmartConnect 1.0) from revision 7 to revision 14
INFO: [IP_Flow 19-1972] Upgraded design_1_axis_data_fifo_0_0 from AXI4-Stream Data FIFO 1.1 to AXI4-Stream Data FIFO 2.0
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'M_RSTIF'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_axis_data_fifo_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'axis_data_count'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axis_aresetn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_axis_data_fifo_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'm_axis_aresetn' is not found on the upgraded version of the cell '/axis_data_fifo_0'. Its connection to the net 'rst_ps7_0_100M_peripheral_aresetn1' has been removed.
INFO: [IP_Flow 19-1972] Upgraded design_1_clk_wiz_0_0 from Clocking Wizard 5.4 to Clocking Wizard 6.0
INFO: [IP_Flow 19-1972] Upgraded design_1_clk_wiz_0_1 from Clocking Wizard 5.4 to Clocking Wizard 6.0
INFO: [IP_Flow 19-1972] Upgraded design_1_clk_wiz_1_0 from Clocking Wizard 5.4 to Clocking Wizard 6.0
INFO: [IP_Flow 19-3422] Upgraded design_1_fifo_generator_0_0 (FIFO Generator 13.2) from revision 1 to revision 5
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0_upgraded_ipiExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0_upgraded_ipiExecuting the post_config_ip from bd
INFO: [IP_Flow 19-3422] Upgraded design_1_fifo_generator_0_2 (FIFO Generator 13.2) from revision 1 to revision 5
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_1_upgraded_ipiExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_1_upgraded_ipiExecuting the post_config_ip from bd
INFO: [IP_Flow 19-3422] Upgraded design_1_fifo_generator_2_0 (FIFO Generator 13.2) from revision 1 to revision 5
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_2_upgraded_ipiExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_2_upgraded_ipiExecuting the post_config_ip from bd
INFO: [IP_Flow 19-3422] Upgraded design_1_fifo_generator_2_1 (FIFO Generator 13.2) from revision 1 to revision 5
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_3_upgraded_ipiExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_3_upgraded_ipiExecuting the post_config_ip from bd
INFO: [IP_Flow 19-3422] Upgraded design_1_ila_0_0 (ILA (Integrated Logic Analyzer) 6.2) from revision 5 to revision 11
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0_upgraded_ipi: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
INFO: [IP_Flow 19-3422] Upgraded design_1_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 16 to revision 23
INFO: [IP_Flow 19-3422] Upgraded design_1_rst_ps7_0_100M_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded design_1_rst_ps7_0_100M_1_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded design_1_vio_0_0 (VIO (Virtual Input/Output) 3.0) from revision 17 to revision 19
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconcat_0_0 (Concat 2.1) from revision 1 to revision 4
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_0_0 (Constant 1.1) from revision 3 to revision 7
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_0_1 (Constant 1.1) from revision 3 to revision 7
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_axis_data_fifo_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/FPGAproj/spline/DAQ_Z30/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\FPGAproj\spline\DAQ_Z30\DAQ_Z30.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [BD 41-2124] The block design file <D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/FPGAproj/spline/DAQ_Z30/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1965.191 ; gain = 549.105
export_ip_user_files -of_objects [get_ips {design_1_xlconcat_0_0 design_1_fifo_generator_2_1 design_1_clk_wiz_1_0 design_1_axi_gpio_0_0 design_1_fifo_generator_0_0 design_1_clk_wiz_0_0 design_1_axi_smc_0 design_1_axis_data_fifo_0_0 design_1_fifo_generator_2_0 design_1_clk_wiz_0_1 design_1_ila_0_0 design_1_xlconstant_0_1 design_1_xlconstant_0_0 design_1_rst_ps7_0_100M_0 design_1_fifo_generator_0_2 design_1_axi_dma_0_0 design_1_ps7_0_axi_periph_0 design_1_rst_ps7_0_100M_1_0 design_1_axi_gpio_0_1 design_1_vio_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
clk_domain: , clk_domain_1: design_1_clk_wiz_1_0_clk_out1, clkDomainValSrc_1: DEFAULT, clk_domain_ctrl: 0
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_2 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /axis_data_fifo_0/m_axis_tlast has been overridden by the user. This pin will not be connected as a part of the interface connection: axis_data_fifo_0_M_AXIS 
Wrote  : <D:\FPGAproj\spline\DAQ_Z30\DAQ_Z30.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MJ_OBUFGDS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MJ_IBUFG_DS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADS4249_Decode_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP1'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MJ_inputclk_ds_gbuf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mj_not_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CNTtest_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s01_couplers/auto_pc .
Exporting to file D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2304.781 ; gain = 339.590
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_MJ_OBUFGDS_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_MJ_IBUFG_DS_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_fifo_generator_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_ADS4249_Decode_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_axis_data_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_fifo_generator_0_2] }
catch { config_ip_cache -export [get_ips -all design_1_fifo_generator_2_0] }
catch { config_ip_cache -export [get_ips -all design_1_fifo_generator_2_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_MJ_inputclk_ds_gbuf_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_mj_not_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_vio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_count_ip_0_2] }
catch { config_ip_cache -export [get_ips -all design_1_CNTtest_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_s00_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_s01_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_MJ_OBUFGDS_0_0_synth_1 design_1_MJ_IBUFG_DS_0_0_synth_1 design_1_ADS4249_Decode_0_1_synth_1 design_1_processing_system7_0_0_synth_1 design_1_MJ_inputclk_ds_gbuf_0_0_synth_1 design_1_mj_not_0_0_synth_1 design_1_count_ip_0_2_synth_1 design_1_CNTtest_0_1_synth_1 design_1_clk_wiz_0_0_synth_1 design_1_fifo_generator_0_0_synth_1 design_1_axi_dma_0_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_axi_smc_0_synth_1 design_1_axis_data_fifo_0_0_synth_1 design_1_rst_ps7_0_100M_0_synth_1 design_1_fifo_generator_0_2_synth_1 design_1_fifo_generator_2_0_synth_1 design_1_fifo_generator_2_1_synth_1 design_1_axi_gpio_0_1_synth_1 design_1_clk_wiz_1_0_synth_1 design_1_vio_0_0_synth_1 design_1_ila_0_0_synth_1 design_1_clk_wiz_0_1_synth_1 design_1_rst_ps7_0_100M_1_0_synth_1 design_1_xbar_0_synth_1 design_1_s00_data_fifo_0_synth_1 design_1_auto_pc_0_synth_1 design_1_s01_data_fifo_0_synth_1 design_1_auto_pc_1_synth_1 -jobs 32
[Tue Dec 17 21:45:30 2024] Launched design_1_MJ_OBUFGDS_0_0_synth_1, design_1_MJ_IBUFG_DS_0_0_synth_1, design_1_ADS4249_Decode_0_1_synth_1, design_1_processing_system7_0_0_synth_1, design_1_MJ_inputclk_ds_gbuf_0_0_synth_1, design_1_mj_not_0_0_synth_1, design_1_count_ip_0_2_synth_1, design_1_CNTtest_0_1_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_fifo_generator_0_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_axis_data_fifo_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_fifo_generator_0_2_synth_1, design_1_fifo_generator_2_0_synth_1, design_1_fifo_generator_2_1_synth_1, design_1_axi_gpio_0_1_synth_1, design_1_clk_wiz_1_0_synth_1, design_1_vio_0_0_synth_1, design_1_ila_0_0_synth_1, design_1_clk_wiz_0_1_synth_1, design_1_rst_ps7_0_100M_1_0_synth_1, design_1_xbar_0_synth_1, design_1_s00_data_fifo_0_synth_1, design_1_auto_pc_0_synth_1, design_1_s01_data_fifo_0_synth_1, design_1_auto_pc_1_synth_1...
Run output will be captured here:
design_1_MJ_OBUFGDS_0_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_MJ_OBUFGDS_0_0_synth_1/runme.log
design_1_MJ_IBUFG_DS_0_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_MJ_IBUFG_DS_0_0_synth_1/runme.log
design_1_ADS4249_Decode_0_1_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_ADS4249_Decode_0_1_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_MJ_inputclk_ds_gbuf_0_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_MJ_inputclk_ds_gbuf_0_0_synth_1/runme.log
design_1_mj_not_0_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_mj_not_0_0_synth_1/runme.log
design_1_count_ip_0_2_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_count_ip_0_2_synth_1/runme.log
design_1_CNTtest_0_1_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_CNTtest_0_1_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_fifo_generator_0_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_fifo_generator_0_0_synth_1/runme.log
design_1_axi_dma_0_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_axis_data_fifo_0_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axis_data_fifo_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_fifo_generator_0_2_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_fifo_generator_0_2_synth_1/runme.log
design_1_fifo_generator_2_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_fifo_generator_2_0_synth_1/runme.log
design_1_fifo_generator_2_1_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_fifo_generator_2_1_synth_1/runme.log
design_1_axi_gpio_0_1_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axi_gpio_0_1_synth_1/runme.log
design_1_clk_wiz_1_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_clk_wiz_1_0_synth_1/runme.log
design_1_vio_0_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_vio_0_0_synth_1/runme.log
design_1_ila_0_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_ila_0_0_synth_1/runme.log
design_1_clk_wiz_0_1_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_clk_wiz_0_1_synth_1/runme.log
design_1_rst_ps7_0_100M_1_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_rst_ps7_0_100M_1_0_synth_1/runme.log
design_1_xbar_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_xbar_0_synth_1/runme.log
design_1_s00_data_fifo_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_s00_data_fifo_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_s01_data_fifo_0_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_s01_data_fifo_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.ip_user_files -ipstatic_source_dir D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.cache/compile_simlib/modelsim} {questa=D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.cache/compile_simlib/questa} {riviera=D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.cache/compile_simlib/riviera} {activehdl=D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins clk_wiz_2/reset]
save_bd_design
Wrote  : <D:\FPGAproj\spline\DAQ_Z30\DAQ_Z30.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 32
clk_domain: , clk_domain_1: design_1_clk_wiz_1_0_clk_out1, clkDomainValSrc_1: DEFAULT, clk_domain_ctrl: 0
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_2 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /axis_data_fifo_0/m_axis_tlast has been overridden by the user. This pin will not be connected as a part of the interface connection: axis_data_fifo_0_M_AXIS 
Wrote  : <D:\FPGAproj\spline\DAQ_Z30\DAQ_Z30.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s01_couplers/auto_pc .
Exporting to file D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_smc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s00_data_fifo_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s01_data_fifo_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 37b3ab8c1289d566; cache size = 22.738 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 37b3ab8c1289d566; cache size = 22.738 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_0, cache-ID = da5f6f7916b1b31b; cache size = 22.738 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_0, cache-ID = da5f6f7916b1b31b; cache size = 22.738 MB.
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See D:/FPGAproj/spline/DAQ_Z30/vivado_pid14744.debug)
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
launch_runs synth_1 -jobs 32
[Tue Dec 17 21:46:53 2024] Launched design_1_axi_smc_0_synth_1...
Run output will be captured here: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axi_smc_0_synth_1/runme.log
[Tue Dec 17 21:46:53 2024] Launched synth_1...
Run output will be captured here: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 32
[Tue Dec 17 21:52:18 2024] Launched synth_1...
Run output will be captured here: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 32
[Tue Dec 17 21:53:09 2024] Launched synth_1...
Run output will be captured here: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 32
[Tue Dec 17 22:06:04 2024] Launched synth_1...
Run output will be captured here: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 32
[Tue Dec 17 22:22:39 2024] Launched synth_1...
Run output will be captured here: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z030ffg676-2
Top: DAQ_Z30_Top
INFO: [Device 21-403] Loading part xc7z030ffg676-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2708.105 ; gain = 246.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DAQ_Z30_Top' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ADS4249_Decode_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'dbout' of module 'design_1_ADS4249_Decode_0_1' is unconnected for instance 'ADS4249_Decode_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
WARNING: [Synth 8-7023] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' has 31 connections declared, but only 30 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6157] synthesizing module 'design_1_CNTtest_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tdata' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tlast' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 57 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (9#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'axis_wr_data_count' of module 'design_1_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-7071] port 'axis_rd_data_count' of module 'design_1_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' has 15 connections declared, but only 13 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out1' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' has 4 connections declared, but only 1 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_count_ip_0_2' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_count_ip_0_2' (14#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_0_0' is unconnected for instance 'fifo_generator_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_0_0' is unconnected for instance 'fifo_generator_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7023] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_0_2' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_0_2' is unconnected for instance 'fifo_generator_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_0_2' is unconnected for instance 'fifo_generator_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
WARNING: [Synth 8-7023] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_2_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_2_0' is unconnected for instance 'fifo_generator_2' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_2_0' is unconnected for instance 'fifo_generator_2' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
WARNING: [Synth 8-7023] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_2_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_2_1' is unconnected for instance 'fifo_generator_3' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_2_1' is unconnected for instance 'fifo_generator_3' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-7023] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:964]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (19#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mj_not_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mj_not_0_0' (20#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 149 connections declared, but only 143 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1315]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_15SPJYW' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2389]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2389]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_XU9C55' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2514]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2514]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_14WQB4R' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2646]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_YFYJ3U' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2778]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2778]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2924]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (26#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2924]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_ZQDCSB' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3293]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (29#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_s01_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3293]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (32#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1315]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' has 10 connections declared, but only 6 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
INFO: [Synth 8-6157] synthesizing module 'design_1_vio_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vio_0_0' (36#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'probe_out0' of module 'design_1_vio_0_0' is unconnected for instance 'vio_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
WARNING: [Synth 8-7023] instance 'vio_0' of module 'design_1_vio_0_0' has 2 connections declared, but only 1 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (37#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (38#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 5'b00011 
	Parameter CONST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (39#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (40#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_1' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (40#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_1' (41#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:964]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_wiz_2'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:900]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (42#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "BLOCK[2].SampleX_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "BLOCK[3].SampleX_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DAQ_Z30_Top' (43#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2799.223 ; gain = 337.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2821.141 ; gain = 359.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2821.141 ; gain = 359.359
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.485 . Memory (MB): peak = 2853.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 599 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
WARNING: [Vivado 12-507] No nets matched 'input_fx_IBUF'. [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc:132]
Finished Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 6 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3093.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 249 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 132 instances
  OBUFDS => OBUFDS: 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 115 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3313.414 ; gain = 851.633
143 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3313.414 ; gain = 858.828
show_objects -name find_1 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ RTL_MEMORY.ram.* } ]
show_objects -name find_2 [get_cells -hierarchical -filter { PRIMITIVE_TYPE == RTL_OPERATOR.ARITHMETIC.RTL_MULT } ]
open_bd_design {D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
clk_domain: , clk_domain_1: design_1_clk_wiz_1_0_clk_out1, clkDomainValSrc_1: DEFAULT, clk_domain_ctrl: 0
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_2 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /axis_data_fifo_0/m_axis_tlast has been overridden by the user. This pin will not be connected as a part of the interface connection: axis_data_fifo_0_M_AXIS 
validate_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3389.223 ; gain = 0.000
reset_run design_1_axi_smc_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/design_1_axi_smc_0_synth_1

save_bd_design
Wrote  : <D:\FPGAproj\spline\DAQ_Z30\DAQ_Z30.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 32
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /axis_data_fifo_0/m_axis_tlast has been overridden by the user. This pin will not be connected as a part of the interface connection: axis_data_fifo_0_M_AXIS 
VHDL Output written to : D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s01_couplers/auto_pc .
Exporting to file D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_smc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s00_data_fifo_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s01_data_fifo_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 37b3ab8c1289d566; cache size = 36.103 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 37b3ab8c1289d566; cache size = 36.103 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = bd3ed1538697edf2; cache size = 36.103 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_0, cache-ID = da5f6f7916b1b31b; cache size = 36.103 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_0, cache-ID = da5f6f7916b1b31b; cache size = 36.103 MB.
[Tue Dec 17 22:39:41 2024] Launched synth_1...
Run output will be captured here: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3389.223 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 32
[Tue Dec 17 22:42:53 2024] Launched synth_1...
Run output will be captured here: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 32
[Tue Dec 17 22:48:33 2024] Launched synth_1...
Run output will be captured here: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
set_property write_incremental_synth_checkpoint true [get_runs synth_1]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 32
[Tue Dec 17 22:50:57 2024] Launched synth_1...
Run output will be captured here: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 32
[Tue Dec 17 22:53:00 2024] Launched synth_1...
Run output will be captured here: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 32
[Tue Dec 17 23:04:41 2024] Launched synth_1...
Run output will be captured here: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
set_property AUTO_INCREMENTAL_CHECKPOINT 1 [get_runs synth_1]
set_property AUTO_INCREMENTAL_CHECKPOINT.DIRECTORY D:/FPGAproj/spline/DAQ_Z30 [get_runs synth_1]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3419.973 ; gain = 29.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DAQ_Z30_Top' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 230 - type: integer 
	Parameter POINT_NUM_Y bound to: 210 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ADS4249_Decode_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'dbout' of module 'design_1_ADS4249_Decode_0_1' is unconnected for instance 'ADS4249_Decode_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
WARNING: [Synth 8-7023] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' has 31 connections declared, but only 30 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6157] synthesizing module 'design_1_CNTtest_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tdata' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tlast' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 57 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (9#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'axis_wr_data_count' of module 'design_1_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-7071] port 'axis_rd_data_count' of module 'design_1_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' has 15 connections declared, but only 13 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out1' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' has 4 connections declared, but only 1 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_count_ip_0_2' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_count_ip_0_2' (14#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_0_0' is unconnected for instance 'fifo_generator_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_0_0' is unconnected for instance 'fifo_generator_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7023] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_0_2' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_0_2' is unconnected for instance 'fifo_generator_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_0_2' is unconnected for instance 'fifo_generator_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
WARNING: [Synth 8-7023] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_2_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_2_0' is unconnected for instance 'fifo_generator_2' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_2_0' is unconnected for instance 'fifo_generator_2' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
WARNING: [Synth 8-7023] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_2_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_2_1' is unconnected for instance 'fifo_generator_3' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_2_1' is unconnected for instance 'fifo_generator_3' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-7023] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:964]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (19#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mj_not_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mj_not_0_0' (20#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 149 connections declared, but only 143 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1315]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_15SPJYW' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2389]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2389]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_XU9C55' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2514]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2514]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_14WQB4R' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2646]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_YFYJ3U' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2778]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2778]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2924]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (26#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2924]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_ZQDCSB' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3293]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (29#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_s01_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3293]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (32#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1315]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' has 10 connections declared, but only 6 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
INFO: [Synth 8-6157] synthesizing module 'design_1_vio_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vio_0_0' (36#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'probe_out0' of module 'design_1_vio_0_0' is unconnected for instance 'vio_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
WARNING: [Synth 8-7023] instance 'vio_0' of module 'design_1_vio_0_0' has 2 connections declared, but only 1 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (37#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (38#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 5'b00011 
	Parameter CONST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (39#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (40#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_1' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (40#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_1' (41#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:964]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_wiz_2'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:900]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (42#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "BLOCK[2].SampleX_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DAQ_Z30_Top' (43#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3521.020 ; gain = 130.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3523.676 ; gain = 133.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3523.676 ; gain = 133.645
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.495 . Memory (MB): peak = 3564.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 599 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
WARNING: [Vivado 12-507] No nets matched 'input_fx_IBUF'. [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc:132]
Finished Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 6 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3564.160 ; gain = 174.129
show_objects -name find_1 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ RTL_MEMORY.ram.* } ]
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/DAQ_Z30_Top.dcp to D:/FPGAproj/spline/DAQ_Z30 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 32
[Tue Dec 17 23:10:45 2024] Launched synth_1...
Run output will be captured here: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3579.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DAQ_Z30_Top' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 230 - type: integer 
	Parameter POINT_NUM_Y bound to: 210 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ADS4249_Decode_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'dbout' of module 'design_1_ADS4249_Decode_0_1' is unconnected for instance 'ADS4249_Decode_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
WARNING: [Synth 8-7023] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' has 31 connections declared, but only 30 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6157] synthesizing module 'design_1_CNTtest_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tdata' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tlast' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 57 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (9#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'axis_wr_data_count' of module 'design_1_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-7071] port 'axis_rd_data_count' of module 'design_1_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' has 15 connections declared, but only 13 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out1' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' has 4 connections declared, but only 1 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_count_ip_0_2' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_count_ip_0_2' (14#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_0_0' is unconnected for instance 'fifo_generator_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_0_0' is unconnected for instance 'fifo_generator_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7023] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_0_2' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_0_2' is unconnected for instance 'fifo_generator_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_0_2' is unconnected for instance 'fifo_generator_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
WARNING: [Synth 8-7023] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_2_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_2_0' is unconnected for instance 'fifo_generator_2' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_2_0' is unconnected for instance 'fifo_generator_2' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
WARNING: [Synth 8-7023] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_2_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_2_1' is unconnected for instance 'fifo_generator_3' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_2_1' is unconnected for instance 'fifo_generator_3' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-7023] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:964]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (19#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mj_not_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mj_not_0_0' (20#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 149 connections declared, but only 143 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1315]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_15SPJYW' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2389]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2389]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_XU9C55' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2514]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2514]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_14WQB4R' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2646]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_YFYJ3U' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2778]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2778]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2924]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (26#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2924]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_ZQDCSB' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3293]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (29#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_s01_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3293]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (32#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1315]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' has 10 connections declared, but only 6 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
INFO: [Synth 8-6157] synthesizing module 'design_1_vio_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vio_0_0' (36#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'probe_out0' of module 'design_1_vio_0_0' is unconnected for instance 'vio_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
WARNING: [Synth 8-7023] instance 'vio_0' of module 'design_1_vio_0_0' has 2 connections declared, but only 1 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (37#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (38#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 5'b00011 
	Parameter CONST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (39#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (40#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_1' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (40#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_1' (41#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:964]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_wiz_2'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:900]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (42#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "BLOCK[2].SampleX_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "BLOCK[3].SampleX_reg" dissolved into registers
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "BLOCK[2].DataX_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DAQ_Z30_Top' (43#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4039.359 ; gain = 459.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4055.512 ; gain = 475.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4055.512 ; gain = 475.586
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4055.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 599 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
WARNING: [Vivado 12-507] No nets matched 'input_fx_IBUF'. [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc:132]
Finished Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 6 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 4511.441 ; gain = 931.516
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30_Top.dcp with file D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/DAQ_Z30_Top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 32
[Tue Dec 17 23:16:25 2024] Launched synth_1...
Run output will be captured here: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4611.219 ; gain = 3.609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DAQ_Z30_Top' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 230 - type: integer 
	Parameter POINT_NUM_Y bound to: 210 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ADS4249_Decode_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'dbout' of module 'design_1_ADS4249_Decode_0_1' is unconnected for instance 'ADS4249_Decode_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
WARNING: [Synth 8-7023] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' has 31 connections declared, but only 30 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6157] synthesizing module 'design_1_CNTtest_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tdata' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tlast' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 57 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (9#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'axis_wr_data_count' of module 'design_1_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-7071] port 'axis_rd_data_count' of module 'design_1_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' has 15 connections declared, but only 13 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out1' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' has 4 connections declared, but only 1 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_count_ip_0_2' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_count_ip_0_2' (14#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_0_0' is unconnected for instance 'fifo_generator_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_0_0' is unconnected for instance 'fifo_generator_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7023] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_0_2' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_0_2' is unconnected for instance 'fifo_generator_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_0_2' is unconnected for instance 'fifo_generator_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
WARNING: [Synth 8-7023] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_2_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_2_0' is unconnected for instance 'fifo_generator_2' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_2_0' is unconnected for instance 'fifo_generator_2' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
WARNING: [Synth 8-7023] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_2_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_2_1' is unconnected for instance 'fifo_generator_3' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_2_1' is unconnected for instance 'fifo_generator_3' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-7023] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:964]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (19#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mj_not_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mj_not_0_0' (20#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 149 connections declared, but only 143 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1315]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_15SPJYW' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2389]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2389]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_XU9C55' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2514]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2514]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_14WQB4R' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2646]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_YFYJ3U' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2778]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2778]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2924]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (26#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2924]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_ZQDCSB' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3293]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (29#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_s01_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3293]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (32#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1315]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' has 10 connections declared, but only 6 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
INFO: [Synth 8-6157] synthesizing module 'design_1_vio_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vio_0_0' (36#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'probe_out0' of module 'design_1_vio_0_0' is unconnected for instance 'vio_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
WARNING: [Synth 8-7023] instance 'vio_0' of module 'design_1_vio_0_0' has 2 connections declared, but only 1 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (37#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (38#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 5'b00011 
	Parameter CONST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (39#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (40#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_1' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (40#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_1' (41#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:964]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_wiz_2'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:900]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (42#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "BLOCK[2].SampleX_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "BLOCK[3].SampleX_reg" dissolved into registers
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "BLOCK[2].DataX_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DAQ_Z30_Top' (43#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5034.906 ; gain = 427.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5034.906 ; gain = 427.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5034.906 ; gain = 427.297
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5071.313 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 599 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
WARNING: [Vivado 12-507] No nets matched 'input_fx_IBUF'. [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc:132]
Finished Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 6 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 5143.063 ; gain = 535.453
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1

launch_runs synth_1 -jobs 32
[Tue Dec 17 23:18:30 2024] Launched synth_1...
Run output will be captured here: D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5257.277 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DAQ_Z30_Top' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ADS4249_Decode_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'dbout' of module 'design_1_ADS4249_Decode_0_1' is unconnected for instance 'ADS4249_Decode_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
WARNING: [Synth 8-7023] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' has 31 connections declared, but only 30 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6157] synthesizing module 'design_1_CNTtest_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tdata' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tlast' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 57 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (9#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'axis_wr_data_count' of module 'design_1_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-7071] port 'axis_rd_data_count' of module 'design_1_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' has 15 connections declared, but only 13 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out1' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' has 4 connections declared, but only 1 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_count_ip_0_2' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_count_ip_0_2' (14#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_0_0' is unconnected for instance 'fifo_generator_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_0_0' is unconnected for instance 'fifo_generator_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7023] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_0_2' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_0_2' is unconnected for instance 'fifo_generator_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_0_2' is unconnected for instance 'fifo_generator_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
WARNING: [Synth 8-7023] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_2_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_2_0' is unconnected for instance 'fifo_generator_2' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_2_0' is unconnected for instance 'fifo_generator_2' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
WARNING: [Synth 8-7023] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_2_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_2_1' is unconnected for instance 'fifo_generator_3' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_2_1' is unconnected for instance 'fifo_generator_3' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-7023] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:964]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (19#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mj_not_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mj_not_0_0' (20#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 149 connections declared, but only 143 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1315]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_15SPJYW' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2389]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2389]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_XU9C55' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2514]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2514]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_14WQB4R' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2646]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_YFYJ3U' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2778]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2778]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2924]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (26#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2924]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_ZQDCSB' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3293]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (29#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_s01_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3293]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (32#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1315]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' has 10 connections declared, but only 6 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
INFO: [Synth 8-6157] synthesizing module 'design_1_vio_0_0' [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vio_0_0' (36#1) [D:/FPGAproj/spline/DAQ_Z30/.Xil/Vivado-14744-DESKTOP-V402F34/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'probe_out0' of module 'design_1_vio_0_0' is unconnected for instance 'vio_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
WARNING: [Synth 8-7023] instance 'vio_0' of module 'design_1_vio_0_0' has 2 connections declared, but only 1 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (37#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (38#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 5'b00011 
	Parameter CONST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (39#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (40#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_1' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (40#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_1' (41#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:964]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_wiz_2'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:900]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (42#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "BLOCK[2].SampleX_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "BLOCK[3].SampleX_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DAQ_Z30_Top' (43#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5257.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5257.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5257.277 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1.dcp' for cell 'design_1_i/ADS4249_Decode_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1.dcp' for cell 'design_1_i/CNTtest_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0.dcp' for cell 'design_1_i/MJ_IBUFG_DS_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0.dcp' for cell 'design_1_i/MJ_OBUFGDS_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0.dcp' for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2.dcp' for cell 'design_1_i/count_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.dcp' for cell 'design_1_i/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.dcp' for cell 'design_1_i/fifo_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.dcp' for cell 'design_1_i/fifo_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0.dcp' for cell 'design_1_i/mj_not_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.489 . Memory (MB): peak = 5267.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 599 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MJ_IBUFG_DS_0/out1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/MJ_OBUFGDS_0/sig_in' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2.xdc] for cell 'design_1_i/fifo_generator_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0.xdc] for cell 'design_1_i/fifo_generator_2/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1.xdc] for cell 'design_1_i/fifo_generator_3/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
WARNING: [Vivado 12-507] No nets matched 'input_fx_IBUF'. [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc:132]
Finished Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 6 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 5267.133 ; gain = 9.855
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 23:23:21 2024...
