; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=riscv32 -mattr=+m | FileCheck %s --check-prefixes=RISCV32

define { i128, i8 } @muloti_test(i128 %l, i128 %r) unnamed_addr #0 {
; RISCV32-LABEL: muloti_test:
; RISCV32:       # %bb.0: # %start
; RISCV32-NEXT:    addi sp, sp, -96
; RISCV32-NEXT:    sw ra, 92(sp)
; RISCV32-NEXT:    sw s0, 88(sp)
; RISCV32-NEXT:    sw s1, 84(sp)
; RISCV32-NEXT:    sw s2, 80(sp)
; RISCV32-NEXT:    sw s3, 76(sp)
; RISCV32-NEXT:    sw s4, 72(sp)
; RISCV32-NEXT:    sw s5, 68(sp)
; RISCV32-NEXT:    sw s6, 64(sp)
; RISCV32-NEXT:    sw s7, 60(sp)
; RISCV32-NEXT:    mv s1, a2
; RISCV32-NEXT:    mv s0, a1
; RISCV32-NEXT:    mv s2, a0
; RISCV32-NEXT:    mv s3, zero
; RISCV32-NEXT:    sw zero, 20(sp)
; RISCV32-NEXT:    sw zero, 16(sp)
; RISCV32-NEXT:    sw zero, 36(sp)
; RISCV32-NEXT:    sw zero, 32(sp)
; RISCV32-NEXT:    lw s4, 4(a2)
; RISCV32-NEXT:    sw s4, 12(sp)
; RISCV32-NEXT:    lw s6, 0(a2)
; RISCV32-NEXT:    sw s6, 8(sp)
; RISCV32-NEXT:    lw s5, 4(a1)
; RISCV32-NEXT:    sw s5, 28(sp)
; RISCV32-NEXT:    lw s7, 0(a1)
; RISCV32-NEXT:    sw s7, 24(sp)
; RISCV32-NEXT:    addi a0, sp, 40
; RISCV32-NEXT:    addi a1, sp, 24
; RISCV32-NEXT:    addi a2, sp, 8
; RISCV32-NEXT:    call __multi3
; RISCV32-NEXT:    lw t2, 12(s0)
; RISCV32-NEXT:    lw a1, 8(s0)
; RISCV32-NEXT:    mul a0, s4, a1
; RISCV32-NEXT:    mul a2, t2, s6
; RISCV32-NEXT:    add a0, a2, a0
; RISCV32-NEXT:    lw a2, 12(s1)
; RISCV32-NEXT:    lw a3, 8(s1)
; RISCV32-NEXT:    mul a4, s5, a3
; RISCV32-NEXT:    mul a5, a2, s7
; RISCV32-NEXT:    add a4, a5, a4
; RISCV32-NEXT:    mul a5, a3, s7
; RISCV32-NEXT:    mul s1, a1, s6
; RISCV32-NEXT:    add a5, s1, a5
; RISCV32-NEXT:    sltu s1, a5, s1
; RISCV32-NEXT:    mulhu a6, a3, s7
; RISCV32-NEXT:    add a7, a6, a4
; RISCV32-NEXT:    mulhu t0, a1, s6
; RISCV32-NEXT:    add t1, t0, a0
; RISCV32-NEXT:    add a0, t1, a7
; RISCV32-NEXT:    add a0, a0, s1
; RISCV32-NEXT:    lw s1, 52(sp)
; RISCV32-NEXT:    add s0, s1, a0
; RISCV32-NEXT:    lw a0, 48(sp)
; RISCV32-NEXT:    add a5, a0, a5
; RISCV32-NEXT:    sltu a4, a5, a0
; RISCV32-NEXT:    add s0, s0, a4
; RISCV32-NEXT:    beq s0, s1, .LBB0_2
; RISCV32-NEXT:  # %bb.1: # %start
; RISCV32-NEXT:    sltu a4, s0, s1
; RISCV32-NEXT:  .LBB0_2: # %start
; RISCV32-NEXT:    xor s1, s0, s1
; RISCV32-NEXT:    xor a0, a5, a0
; RISCV32-NEXT:    or a0, a0, s1
; RISCV32-NEXT:    beq a0, s3, .LBB0_4
; RISCV32-NEXT:  # %bb.3: # %start
; RISCV32-NEXT:    mv s3, a4
; RISCV32-NEXT:  .LBB0_4: # %start
; RISCV32-NEXT:    snez a0, s4
; RISCV32-NEXT:    snez a4, t2
; RISCV32-NEXT:    and a0, a4, a0
; RISCV32-NEXT:    snez a4, s5
; RISCV32-NEXT:    snez s1, a2
; RISCV32-NEXT:    and a4, s1, a4
; RISCV32-NEXT:    mulhu s1, a2, s7
; RISCV32-NEXT:    snez s1, s1
; RISCV32-NEXT:    or a4, a4, s1
; RISCV32-NEXT:    mulhu s1, t2, s6
; RISCV32-NEXT:    snez s1, s1
; RISCV32-NEXT:    or a0, a0, s1
; RISCV32-NEXT:    sltu t0, t1, t0
; RISCV32-NEXT:    mulhu s1, s4, a1
; RISCV32-NEXT:    snez s1, s1
; RISCV32-NEXT:    or t1, a0, s1
; RISCV32-NEXT:    sltu s1, a7, a6
; RISCV32-NEXT:    mulhu a0, s5, a3
; RISCV32-NEXT:    snez a0, a0
; RISCV32-NEXT:    or a0, a4, a0
; RISCV32-NEXT:    lw a4, 44(sp)
; RISCV32-NEXT:    sw a4, 4(s2)
; RISCV32-NEXT:    lw a4, 40(sp)
; RISCV32-NEXT:    sw a4, 0(s2)
; RISCV32-NEXT:    sw a5, 8(s2)
; RISCV32-NEXT:    sw s0, 12(s2)
; RISCV32-NEXT:    or a0, a0, s1
; RISCV32-NEXT:    or a4, t1, t0
; RISCV32-NEXT:    or a1, a1, t2
; RISCV32-NEXT:    or a2, a3, a2
; RISCV32-NEXT:    snez a2, a2
; RISCV32-NEXT:    snez a1, a1
; RISCV32-NEXT:    and a1, a1, a2
; RISCV32-NEXT:    or a1, a1, a4
; RISCV32-NEXT:    or a0, a1, a0
; RISCV32-NEXT:    or a0, a0, s3
; RISCV32-NEXT:    andi a0, a0, 1
; RISCV32-NEXT:    sb a0, 16(s2)
; RISCV32-NEXT:    lw s7, 60(sp)
; RISCV32-NEXT:    lw s6, 64(sp)
; RISCV32-NEXT:    lw s5, 68(sp)
; RISCV32-NEXT:    lw s4, 72(sp)
; RISCV32-NEXT:    lw s3, 76(sp)
; RISCV32-NEXT:    lw s2, 80(sp)
; RISCV32-NEXT:    lw s1, 84(sp)
; RISCV32-NEXT:    lw s0, 88(sp)
; RISCV32-NEXT:    lw ra, 92(sp)
; RISCV32-NEXT:    addi sp, sp, 96
; RISCV32-NEXT:    ret
start:
  %0 = tail call { i128, i1 } @llvm.umul.with.overflow.i128(i128 %l, i128 %r) #2
  %1 = extractvalue { i128, i1 } %0, 0
  %2 = extractvalue { i128, i1 } %0, 1
  %3 = zext i1 %2 to i8
  %4 = insertvalue { i128, i8 } undef, i128 %1, 0
  %5 = insertvalue { i128, i8 } %4, i8 %3, 1
  ret { i128, i8 } %5
}

; Function Attrs: nounwind readnone speculatable
declare { i128, i1 } @llvm.umul.with.overflow.i128(i128, i128) #1

attributes #0 = { nounwind readnone uwtable }
attributes #1 = { nounwind readnone speculatable }
attributes #2 = { nounwind }
