C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\tcl_monster\libero_projects\counter_demo\synthesis  -sap  C:\tcl_monster\libero_projects\counter_demo\synthesis\counter.sap  -otap  C:\tcl_monster\libero_projects\counter_demo\synthesis\counter.tap  -omap  C:\tcl_monster\libero_projects\counter_demo\synthesis\counter.map   -part MPF300T  -package FCG1152  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -widemult_decomp_old_equation 0 -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\tcl_monster\libero_projects\counter_demo\synthesis\synlog\report\counter_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  counter  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\tcl_monster\libero_projects\counter_demo\synthesis\scratchproject.prs  -multisrs  -ovm  C:\tcl_monster\libero_projects\counter_demo\synthesis\counter.vm   -freq 100.000   -tcl  C:\tcl_monster\libero_projects\counter_demo\designer\counter\synthesis.fdc  C:\tcl_monster\libero_projects\counter_demo\synthesis\synwork\counter_prem.srd  -devicelib  C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\generic\acg5.v  -ologparam  C:\tcl_monster\libero_projects\counter_demo\synthesis\syntmp\counter.plg  -osyn  C:\tcl_monster\libero_projects\counter_demo\synthesis\counter.srm  -prjdir  C:\tcl_monster\libero_projects\counter_demo\synthesis\  -prjname  counter_syn  -log  C:\tcl_monster\libero_projects\counter_demo\synthesis\synlog\counter_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\Microchip\Libero_SoC_v2024.2\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -sap ..\counter.sap -otap ..\counter.tap -omap ..\counter.map -part MPF300T -package FCG1152 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -widemult_decomp_old_equation 0 -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\counter_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module counter -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\counter.vm -freq 100.000 -tcl ..\..\designer\counter\synthesis.fdc ..\synwork\counter_prem.srd -devicelib ..\..\..\..\..\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\generic\acg5.v -ologparam counter.plg -osyn ..\counter.srm -prjdir ..\ -prjname counter_syn -log ..\synlog\counter_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:0 success:1 runtime:4
file:..\counter.sap|io:o|time:1761195142|size:413|exec:0|csum:
file:..\counter.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\counter.map|io:o|time:1761195146|size:28|exec:0|csum:
file:..\scratchproject.prs|io:o|time:1761195136|size:3084|exec:0|csum:
file:..\counter.vm|io:o|time:1761195145|size:15312|exec:0|csum:
file:..\..\designer\counter\synthesis.fdc|io:i|time:1761195136|size:790|exec:0|csum:89F70455162899FD42B5C91419A7BDF3
file:..\synwork\counter_prem.srd|io:i|time:1761195141|size:3853|exec:0|csum:33FAAAA34D34EF0BBE60B0207DDC1EBB
file:..\..\..\..\..\microchip\libero_soc_v2024.2\synplifypro\lib\generic\acg5.v|io:i|time:1721920354|size:43686|exec:0|csum:C5B8CD150154D193C7B0D4301122DDFB
file:counter.plg|io:o|time:1761195146|size:405|exec:0|csum:
file:..\counter.srm|io:o|time:1761195145|size:11468|exec:0|csum:
file:..\synlog\counter_fpga_mapper.srr|io:o|time:1761195146|size:15407|exec:0|csum:
file:..\..\..\..\..\microchip\libero_soc_v2024.2\synplifypro\bin64\m_generic.exe|io:i|time:1721925098|size:52697600|exec:1|csum:4AA5CDF04E77235E6B0DB7B36D51F5EC
