<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pwrguard" module="Power Guard" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2022 07 14 14:31:04.572" version="1.2" type="Module" synthesis="synplify" source_format="Verilog">
  <Package>
		<File name="pwrguard.lpc" type="lpc" modified="2022 07 14 14:31:02.562"/>
		<File name="pwrguard.v" type="top_level_verilog" modified="2022 07 14 14:31:02.613"/>
		<File name="pwrguard_tmpl.v" type="template_verilog" modified="2022 07 14 14:31:02.614"/>
  </Package>
</DiamondModule>
