

================================================================
== Vivado HLS Report for 'dft'
================================================================
* Date:           Fri Oct 30 23:11:01 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.424|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  787458|  787458|  787458|  787458|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- DFT     |  786944|  786944|      3074|          -|          -|   256|    no    |
        | + DFT.1  |    3072|    3072|        12|          -|          -|   256|    no    |
        |- Loop 2  |     512|     512|         2|          -|          -|   256|    no    |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    125|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|     696|   1422|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    196|    -|
|Register         |        -|      -|     391|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|     10|    1087|   1743|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      4|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |dft_fadd_32ns_32ndEe_U1  |dft_fadd_32ns_32ndEe  |        0|      2|  205|  390|    0|
    |dft_fadd_32ns_32ndEe_U2  |dft_fadd_32ns_32ndEe  |        0|      2|  205|  390|    0|
    |dft_fmul_32ns_32neOg_U3  |dft_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |dft_fmul_32ns_32neOg_U4  |dft_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     10|  696| 1422|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_coefficients_tab_U  |dft_cos_coefficiebkb  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |dft_real_U              |dft_dft_real          |        1|  0|   0|    0|   256|   32|     1|         8192|
    |dft_img_U               |dft_dft_real          |        1|  0|   0|    0|   256|   32|     1|         8192|
    |sin_coefficients_tab_U  |dft_sin_coefficiecud  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |        4|  0|   0|    0|  1024|  128|     4|        32768|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |index_fu_260_p2      |     *    |      0|  0|  41|           8|           8|
    |i_2_fu_232_p2        |     +    |      0|  0|  15|           1|           9|
    |i_fu_282_p2          |     +    |      0|  0|  15|           9|           1|
    |j_fu_254_p2          |     +    |      0|  0|  15|           1|           9|
    |icmp_ln14_fu_226_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln19_fu_248_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln27_fu_276_p2  |   icmp   |      0|  0|  13|           9|          10|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 125|          46|          57|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  85|         17|    1|         17|
    |dft_img_address0      |  15|          3|    8|         24|
    |dft_real_address0     |  21|          4|    8|         32|
    |dft_real_d0           |  15|          3|   32|         96|
    |empty_3_reg_170       |   9|          2|   32|         64|
    |i_0_reg_146           |   9|          2|    9|         18|
    |i_1_reg_193           |   9|          2|    9|         18|
    |j_0_reg_182           |   9|          2|    9|         18|
    |real_sample_address0  |  15|          3|    8|         24|
    |storemerge_reg_157    |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 196|         40|  148|        375|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  16|   0|   16|          0|
    |cos_coefficients_tab_2_reg_346  |  32|   0|   32|          0|
    |dft_img_addr_reg_312            |   8|   0|    8|          0|
    |dft_real_addr_reg_307           |   8|   0|    8|          0|
    |empty_3_reg_170                 |  32|   0|   32|          0|
    |i_0_reg_146                     |   9|   0|    9|          0|
    |i_1_reg_193                     |   9|   0|    9|          0|
    |i_2_reg_302                     |   9|   0|    9|          0|
    |i_reg_380                       |   9|   0|    9|          0|
    |j_0_reg_182                     |   9|   0|    9|          0|
    |j_reg_320                       |   9|   0|    9|          0|
    |real_sample_load_reg_340        |  32|   0|   32|          0|
    |sin_coefficients_tab_2_reg_351  |  32|   0|   32|          0|
    |storemerge_reg_157              |  32|   0|   32|          0|
    |tmp_1_reg_366                   |  32|   0|   32|          0|
    |tmp_2_reg_361                   |  32|   0|   32|          0|
    |tmp_3_reg_372                   |  32|   0|   32|          0|
    |tmp_reg_356                     |  32|   0|   32|          0|
    |trunc_ln21_reg_294              |   8|   0|    8|          0|
    |zext_ln29_reg_385               |   9|   0|   64|         55|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 391|   0|  446|         55|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_done               | out |    1| ap_ctrl_hs |      dft     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |      dft     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |      dft     | return value |
|real_sample_address0  | out |    8|  ap_memory |  real_sample |     array    |
|real_sample_ce0       | out |    1|  ap_memory |  real_sample |     array    |
|real_sample_we0       | out |    1|  ap_memory |  real_sample |     array    |
|real_sample_d0        | out |   32|  ap_memory |  real_sample |     array    |
|real_sample_q0        |  in |   32|  ap_memory |  real_sample |     array    |
|imag_sample_address0  | out |    8|  ap_memory |  imag_sample |     array    |
|imag_sample_ce0       | out |    1|  ap_memory |  imag_sample |     array    |
|imag_sample_we0       | out |    1|  ap_memory |  imag_sample |     array    |
|imag_sample_d0        | out |   32|  ap_memory |  imag_sample |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

