--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: clk_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: clk_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.380ns (max period limit - period)
  Period: 31.250ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: clk_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: clk_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk_gen/clkout0" derived from  NET 
"clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 3.11 to 10.045 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 172408 paths analyzed, 11144 endpoints analyzed, 23 failing endpoints
 23 timing errors detected. (23 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.078ns.
--------------------------------------------------------------------------------

Paths for end point st_machine/crlf_obs/cr_flag (SLICE_X17Y25.A5), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/cr_flag (FF)
  Requirement:          5.022ns
  Data Path Delay:      5.908ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.022ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/cr_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO5   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X19Y26.A2      net (fanout=10)       1.170   rc/fifo_rc_data<5>
    SLICE_X19Y26.A       Tilo                  0.259   st_machine/acv_recieve_3<0>
                                                       rc_Mram_ACOUT17111
    SLICE_X18Y25.D3      net (fanout=1)        0.526   rc_Mram_ACOUT1711
    SLICE_X18Y25.D       Tilo                  0.235   st_machine/acv_recieve_0<2>
                                                       rc_Mram_ACOUT17113
    SLICE_X17Y25.B1      net (fanout=9)        0.756   rc_ac<5>
    SLICE_X17Y25.B       Tilo                  0.259   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o<5>1
    SLICE_X17Y25.A5      net (fanout=1)        0.230   st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o
    SLICE_X17Y25.CLK     Tas                   0.373   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/cr_flag_rstpot
                                                       st_machine/crlf_obs/cr_flag
    -------------------------------------------------  ---------------------------
    Total                                      5.908ns (3.226ns logic, 2.682ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/cr_flag (FF)
  Requirement:          5.022ns
  Data Path Delay:      5.870ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.022ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/cr_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO6   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X19Y26.A1      net (fanout=11)       1.132   rc/fifo_rc_data<6>
    SLICE_X19Y26.A       Tilo                  0.259   st_machine/acv_recieve_3<0>
                                                       rc_Mram_ACOUT17111
    SLICE_X18Y25.D3      net (fanout=1)        0.526   rc_Mram_ACOUT1711
    SLICE_X18Y25.D       Tilo                  0.235   st_machine/acv_recieve_0<2>
                                                       rc_Mram_ACOUT17113
    SLICE_X17Y25.B1      net (fanout=9)        0.756   rc_ac<5>
    SLICE_X17Y25.B       Tilo                  0.259   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o<5>1
    SLICE_X17Y25.A5      net (fanout=1)        0.230   st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o
    SLICE_X17Y25.CLK     Tas                   0.373   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/cr_flag_rstpot
                                                       st_machine/crlf_obs/cr_flag
    -------------------------------------------------  ---------------------------
    Total                                      5.870ns (3.226ns logic, 2.644ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/cr_flag (FF)
  Requirement:          5.022ns
  Data Path Delay:      5.831ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.022ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/cr_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO6   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y25.C1      net (fanout=11)       1.392   rc/fifo_rc_data<6>
    SLICE_X18Y25.C       Tilo                  0.235   st_machine/acv_recieve_0<2>
                                                       rc_Mram_ACOUT17112
    SLICE_X18Y25.D5      net (fanout=1)        0.251   rc_Mram_ACOUT17111
    SLICE_X18Y25.D       Tilo                  0.235   st_machine/acv_recieve_0<2>
                                                       rc_Mram_ACOUT17113
    SLICE_X17Y25.B1      net (fanout=9)        0.756   rc_ac<5>
    SLICE_X17Y25.B       Tilo                  0.259   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o<5>1
    SLICE_X17Y25.A5      net (fanout=1)        0.230   st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o
    SLICE_X17Y25.CLK     Tas                   0.373   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/cr_flag_rstpot
                                                       st_machine/crlf_obs/cr_flag
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (3.202ns logic, 2.629ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point st_machine/crlf_obs/CRLF (SLICE_X16Y25.C6), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.022ns
  Data Path Delay:      5.814ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.022ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO5   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y26.B2      net (fanout=10)       1.559   rc/fifo_rc_data<5>
    SLICE_X18Y26.B       Tilo                  0.235   rc_Mram_ACOUT2111
                                                       rc_Mram_ACOUT5112
    SLICE_X18Y25.B5      net (fanout=1)        0.417   rc_Mram_ACOUT5111
    SLICE_X18Y25.B       Tilo                  0.235   st_machine/acv_recieve_0<2>
                                                       rc_Mram_ACOUT5113
    SLICE_X16Y25.D4      net (fanout=7)        0.532   rc_ac<1>
    SLICE_X16Y25.D       Tilo                  0.254   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1_SW0
    SLICE_X16Y25.C6      net (fanout=1)        0.143   N160
    SLICE_X16Y25.CLK     Tas                   0.339   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.814ns (3.163ns logic, 2.651ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.022ns
  Data Path Delay:      5.458ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.022ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO1   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y26.C1      net (fanout=10)       1.120   rc/fifo_rc_data<1>
    SLICE_X18Y26.C       Tilo                  0.235   rc_Mram_ACOUT2111
                                                       rc_Mram_ACOUT8112
    SLICE_X19Y25.B4      net (fanout=1)        0.536   rc_Mram_ACOUT8111
    SLICE_X19Y25.B       Tilo                  0.259   st_machine/acv_recieve_3<3>
                                                       rc_Mram_ACOUT8113
    SLICE_X16Y25.D5      net (fanout=8)        0.472   rc_ac<2>
    SLICE_X16Y25.D       Tilo                  0.254   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1_SW0
    SLICE_X16Y25.C6      net (fanout=1)        0.143   N160
    SLICE_X16Y25.CLK     Tas                   0.339   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.458ns (3.187ns logic, 2.271ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.022ns
  Data Path Delay:      5.448ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.022ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO5   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y26.D2      net (fanout=10)       1.175   rc/fifo_rc_data<5>
    SLICE_X18Y26.D       Tilo                  0.235   rc_Mram_ACOUT2111
                                                       rc_Mram_ACOUT2112
    SLICE_X19Y25.D6      net (fanout=1)        0.327   rc_Mram_ACOUT2111
    SLICE_X19Y25.D       Tilo                  0.259   st_machine/acv_recieve_3<3>
                                                       rc_Mram_ACOUT2113
    SLICE_X16Y25.D3      net (fanout=8)        0.616   rc_ac<0>
    SLICE_X16Y25.D       Tilo                  0.254   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1_SW0
    SLICE_X16Y25.C6      net (fanout=1)        0.143   N160
    SLICE_X16Y25.CLK     Tas                   0.339   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.448ns (3.187ns logic, 2.261ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point st_machine/crlf_obs/CRLF (SLICE_X16Y25.C2), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.022ns
  Data Path Delay:      5.291ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.022ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO2   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y26.A1      net (fanout=10)       0.927   rc/fifo_rc_data<2>
    SLICE_X18Y26.A       Tilo                  0.235   rc_Mram_ACOUT2111
                                                       rc_Mram_ACOUT11212
    SLICE_X19Y26.D1      net (fanout=1)        0.649   rc_Mram_ACOUT11211
    SLICE_X19Y26.D       Tilo                  0.259   st_machine/acv_recieve_3<0>
                                                       rc_Mram_ACOUT11213
    SLICE_X16Y25.C2      net (fanout=8)        0.782   rc_ac<3>
    SLICE_X16Y25.CLK     Tas                   0.339   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.291ns (2.933ns logic, 2.358ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.022ns
  Data Path Delay:      5.268ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.022ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO3   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y26.A2      net (fanout=11)       0.904   rc/fifo_rc_data<3>
    SLICE_X18Y26.A       Tilo                  0.235   rc_Mram_ACOUT2111
                                                       rc_Mram_ACOUT11212
    SLICE_X19Y26.D1      net (fanout=1)        0.649   rc_Mram_ACOUT11211
    SLICE_X19Y26.D       Tilo                  0.259   st_machine/acv_recieve_3<0>
                                                       rc_Mram_ACOUT11213
    SLICE_X16Y25.C2      net (fanout=8)        0.782   rc_ac<3>
    SLICE_X16Y25.CLK     Tas                   0.339   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.268ns (2.933ns logic, 2.335ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.022ns
  Data Path Delay:      5.109ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.022ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO0   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y26.A3      net (fanout=10)       0.745   rc/fifo_rc_data<0>
    SLICE_X18Y26.A       Tilo                  0.235   rc_Mram_ACOUT2111
                                                       rc_Mram_ACOUT11212
    SLICE_X19Y26.D1      net (fanout=1)        0.649   rc_Mram_ACOUT11211
    SLICE_X19Y26.D       Tilo                  0.259   st_machine/acv_recieve_3<0>
                                                       rc_Mram_ACOUT11213
    SLICE_X16Y25.C2      net (fanout=8)        0.782   rc_ac<3>
    SLICE_X16Y25.CLK     Tas                   0.339   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.109ns (2.933ns logic, 2.176ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clk_gen/clkout0" derived from
 NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.11 to 10.045 nS  

--------------------------------------------------------------------------------

Paths for end point tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X22Y60.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y60.CQ      Tcko                  0.200   tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X22Y60.C5      net (fanout=1)        0.061   tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X22Y60.CLK     Tah         (-Th)    -0.121   tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>_rt
                                                       tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point measure/data_save/d_drive_13_22 (SLICE_X18Y39.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/data_acquire/d_out_22 (FF)
  Destination:          measure/data_save/d_drive_13_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/data_acquire/d_out_22 to measure/data_save/d_drive_13_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y39.BQ      Tcko                  0.198   measure/data_acquire/d_out<27>
                                                       measure/data_acquire/d_out_22
    SLICE_X18Y39.A5      net (fanout=9)        0.069   measure/data_acquire/d_out<22>
    SLICE_X18Y39.CLK     Tah         (-Th)    -0.121   measure/data_save/Mmux_d_out_1[39]_d_drive_18[17]_MUX_1681_o3
                                                       measure/data_save/mux9411
                                                       measure/data_save/d_drive_13_22
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.319ns logic, 0.069ns route)
                                                       (82.2% logic, 17.8% route)

--------------------------------------------------------------------------------

Paths for end point tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X22Y60.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y60.BQ      Tcko                  0.200   tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X22Y60.B5      net (fanout=1)        0.071   tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>
    SLICE_X22Y60.CLK     Tah         (-Th)    -0.121   tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>_rt
                                                       tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.321ns logic, 0.071ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk_gen/clkout0" derived from
 NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.11 to 10.045 nS  

--------------------------------------------------------------------------------
Slack: 6.474ns (period - min period limit)
  Period: 10.044ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y26.CLKAWRCLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 6.474ns (period - min period limit)
  Period: 10.044ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y13.CLKBRDCLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 7.378ns (period - min period limit)
  Period: 10.044ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clkout0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk100_nb" derived from  NET 
"clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 1.56 to 20.089 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 477 paths analyzed, 263 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.570ns.
--------------------------------------------------------------------------------

Paths for end point measure/DDS2/state_p_FSM_FFd30 (SLICE_X7Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_exe/RST_OP (FF)
  Destination:          measure/DDS2/state_p_FSM_FFd30 (FF)
  Requirement:          10.044ns
  Data Path Delay:      4.544ns (Levels of Logic = 0)
  Clock Path Skew:      -1.496ns (0.623 - 2.119)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100_nb falling at 10.044ns
  Clock Uncertainty:    0.245ns

  Clock Uncertainty:          0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.239ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cmd_exe/RST_OP to measure/DDS2/state_p_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.476   cmd_exe/RST_OP
                                                       cmd_exe/RST_OP
    SLICE_X7Y53.SR       net (fanout=337)      3.743   cmd_exe/RST_OP
    SLICE_X7Y53.CLK      Trck                  0.325   measure/DDS2/state_p_FSM_FFd30
                                                       measure/DDS2/state_p_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                      4.544ns (0.801ns logic, 3.743ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point measure/DDS1/state_p_FSM_FFd54_C (SLICE_X5Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_exe/RST_OP (FF)
  Destination:          measure/DDS1/state_p_FSM_FFd54_C (FF)
  Requirement:          10.044ns
  Data Path Delay:      4.529ns (Levels of Logic = 0)
  Clock Path Skew:      -1.500ns (0.619 - 2.119)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100_nb falling at 10.044ns
  Clock Uncertainty:    0.245ns

  Clock Uncertainty:          0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.239ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cmd_exe/RST_OP to measure/DDS1/state_p_FSM_FFd54_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.476   cmd_exe/RST_OP
                                                       cmd_exe/RST_OP
    SLICE_X5Y56.SR       net (fanout=337)      3.779   cmd_exe/RST_OP
    SLICE_X5Y56.CLK      Trck                  0.274   measure/DDS2/state_p_FSM_FFd54_C
                                                       measure/DDS1/state_p_FSM_FFd54_C
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (0.750ns logic, 3.779ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point measure/DDS2/state_p_FSM_FFd54_C (SLICE_X5Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_exe/RST_OP (FF)
  Destination:          measure/DDS2/state_p_FSM_FFd54_C (FF)
  Requirement:          10.044ns
  Data Path Delay:      4.522ns (Levels of Logic = 0)
  Clock Path Skew:      -1.500ns (0.619 - 2.119)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100_nb falling at 10.044ns
  Clock Uncertainty:    0.245ns

  Clock Uncertainty:          0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.239ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cmd_exe/RST_OP to measure/DDS2/state_p_FSM_FFd54_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.476   cmd_exe/RST_OP
                                                       cmd_exe/RST_OP
    SLICE_X5Y56.SR       net (fanout=337)      3.779   cmd_exe/RST_OP
    SLICE_X5Y56.CLK      Trck                  0.267   measure/DDS2/state_p_FSM_FFd54_C
                                                       measure/DDS2/state_p_FSM_FFd54_C
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (0.743ns logic, 3.779ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clk100_nb" derived from
 NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 1.56 to 20.089 nS  

--------------------------------------------------------------------------------

Paths for end point measure/DDS1/state_p_FSM_FFd14 (SLICE_X14Y51.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/DDS1/state_p_FSM_FFd15 (FF)
  Destination:          measure/DDS1/state_p_FSM_FFd14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_nb falling at 30.133ns
  Destination Clock:    clk100_nb falling at 30.133ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/DDS1/state_p_FSM_FFd15 to measure/DDS1/state_p_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.CQ      Tcko                  0.200   measure/DDS1/state_p_FSM_FFd14
                                                       measure/DDS1/state_p_FSM_FFd15
    SLICE_X14Y51.DX      net (fanout=3)        0.144   measure/DDS1/state_p_FSM_FFd15
    SLICE_X14Y51.CLK     Tckdi       (-Th)    -0.048   measure/DDS1/state_p_FSM_FFd14
                                                       measure/DDS1/state_p_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point measure/DDS2/p_rst_set (SLICE_X5Y51.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/DDS2/state_p_FSM_FFd52 (FF)
  Destination:          measure/DDS2/p_rst_set (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_nb falling at 30.133ns
  Destination Clock:    clk100_nb falling at 30.133ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/DDS2/state_p_FSM_FFd52 to measure/DDS2/p_rst_set
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y51.BQ       Tcko                  0.198   measure/DDS1/state_p_FSM_FFd5-In
                                                       measure/DDS2/state_p_FSM_FFd52
    SLICE_X5Y51.B5       net (fanout=4)        0.084   measure/DDS1/state_p_FSM_FFd5-In
    SLICE_X5Y51.CLK      Tah         (-Th)    -0.155   measure/DDS1/state_p_FSM_FFd5-In
                                                       measure/DDS2/state_p__n0657<2>1
                                                       measure/DDS2/p_rst_set
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.353ns logic, 0.084ns route)
                                                       (80.8% logic, 19.2% route)

--------------------------------------------------------------------------------

Paths for end point measure/DDS1/p_dds_pend (SLICE_X5Y50.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/DDS1/p_dds_pend (FF)
  Destination:          measure/DDS1/p_dds_pend (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_nb falling at 30.133ns
  Destination Clock:    clk100_nb falling at 30.133ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/DDS1/p_dds_pend to measure/DDS1/p_dds_pend
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y50.DQ       Tcko                  0.198   measure/DDS1/p_dds_pend
                                                       measure/DDS1/p_dds_pend
    SLICE_X5Y50.D6       net (fanout=4)        0.026   measure/DDS1/p_dds_pend
    SLICE_X5Y50.CLK      Tah         (-Th)    -0.215   measure/DDS1/p_dds_pend
                                                       measure/DDS1/p_dds_pend_rstpot
                                                       measure/DDS1/p_dds_pend
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk100_nb" derived from
 NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 1.56 to 20.089 nS  

--------------------------------------------------------------------------------
Slack: 19.609ns (period - min period limit)
  Period: 20.089ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: measure/DDS2/state_p_FSM_FFd31/CLK
  Logical resource: measure/DDS2/state_p_FSM_FFd34/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk100_nb
--------------------------------------------------------------------------------
Slack: 19.609ns (period - min period limit)
  Period: 20.089ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: measure/DDS2/state_p_FSM_FFd31/CLK
  Logical resource: measure/DDS2/state_p_FSM_FFd33/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk100_nb
--------------------------------------------------------------------------------
Slack: 19.609ns (period - min period limit)
  Period: 20.089ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: measure/DDS2/state_p_FSM_FFd31/CLK
  Logical resource: measure/DDS2/state_p_FSM_FFd32/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk100_nb
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_gen/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_gen/clkin1                 |     31.250ns|     10.000ns|     37.576ns|            0|           23|            0|       172885|
| clk_gen/clkout0               |     10.045ns|     12.078ns|          N/A|           23|            0|       172408|            0|
| clk100_nb                     |     20.089ns|     12.570ns|          N/A|            0|            0|          477|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.067|    4.694|    6.285|    5.541|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 23  Score: 4636  (Setup/Max: 4636, Hold: 0)

Constraints cover 172885 paths, 0 nets, and 12708 connections

Design statistics:
   Minimum period:  12.570ns{1}   (Maximum frequency:  79.554MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed SUN 13 DEC 9:31:1 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4630 MB



