Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Thu Mar 16 17:54:17 2023
| Host             : DESKTOP-NG52DIC running 64-bit major release  (build 9200)
| Command          : report_power -file ADC_SiTCP_V20_power_routed.rpt -pb ADC_SiTCP_V20_power_summary_routed.pb -rpx ADC_SiTCP_V20_power_routed.rpx
| Design           : ADC_SiTCP_V20
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.159        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.045        |
| Device Static (W)        | 0.114        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 81.9         |
| Junction Temperature (C) | 28.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.175 |       20 |       --- |             --- |
| Slice Logic              |     0.120 |    61694 |       --- |             --- |
|   LUT as Logic           |     0.085 |    17472 |     63400 |           27.56 |
|   CARRY4                 |     0.022 |     3251 |     15850 |           20.51 |
|   Register               |     0.011 |    35098 |    126800 |           27.68 |
|   LUT as Shift Register  |     0.001 |      305 |     19000 |            1.61 |
|   F7/F8 Muxes            |    <0.001 |      505 |     63400 |            0.80 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |    <0.001 |       32 |     19000 |            0.17 |
|   Others                 |     0.000 |     4090 |       --- |             --- |
| Signals                  |     0.096 |    42968 |       --- |             --- |
| Block RAM                |     0.029 |     89.5 |       135 |           66.30 |
| MMCM                     |     0.219 |        2 |         6 |           33.33 |
| DSPs                     |     0.004 |        8 |       240 |            3.33 |
| I/O                      |     0.403 |      173 |       285 |           60.70 |
| Static Power             |     0.114 |          |           |                 |
| Total                    |     1.159 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.470 |       0.451 |      0.019 |
| Vccaux    |       1.800 |     0.203 |       0.185 |      0.018 |
| Vcco33    |       3.300 |     0.010 |       0.006 |      0.004 |
| Vcco25    |       2.500 |     0.100 |       0.096 |      0.004 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| ADC_DCO_P[1]                                                                               | ADC_DCO_P[1]                                                         |             2.1 |
| ADC_DCO_P[2]                                                                               | ADC_DCO_P[2]                                                         |             2.1 |
| ADC_DCO_P[3]                                                                               | ADC_DCO_P[3]                                                         |             2.1 |
| CLK75mp                                                                                    | CLK75mp                                                              |            12.5 |
| CLK_DIV_OUT                                                                                | ADC1_IF/adc/inst/ADC_DCO_P[1]_0                                      |             6.2 |
| CLK_DIV_OUT_1                                                                              | ADC2_IF/adc/inst/ADC_DCO_P[2]_0                                      |             6.2 |
| CLK_DIV_OUT_2                                                                              | ADC3_IF/adc/inst/ADC_DCO_P[3]_0                                      |             6.2 |
| clk_out1_SYSCLK0                                                                           | SYSCLK0/inst/clk_out1_SYSCLK0                                        |             6.3 |
| clk_out1_SYSCLK2                                                                           | SYSCLK2/inst/clk_out1_SYSCLK2                                        |             5.0 |
| clk_out2_SYSCLK0                                                                           | SYSCLK0/inst/clk_out2_SYSCLK0                                        |             8.0 |
| clk_out2_SYSCLK2                                                                           | SYSCLK2/inst/clk_out2_SYSCLK2                                        |            12.5 |
| clk_out3_SYSCLK0                                                                           | SYSCLK0/inst/clk_out3_SYSCLK0                                        |            10.0 |
| clkfbout_SYSCLK0                                                                           | SYSCLK0/inst/clkfbout_SYSCLK0                                        |            12.5 |
| clkfbout_SYSCLK2                                                                           | SYSCLK2/inst/clkfbout_SYSCLK2                                        |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| ADC_SiTCP_V20            |     1.045 |
|   ADC1_IF                |     0.088 |
|     adc                  |     0.078 |
|       inst               |     0.078 |
|     eras_fifo            |     0.007 |
|       U0                 |     0.007 |
|   ADC2_IF                |     0.087 |
|     adc                  |     0.078 |
|       inst               |     0.078 |
|     eras_fifo            |     0.006 |
|       U0                 |     0.006 |
|   ADC3_IF                |     0.086 |
|     adc                  |     0.078 |
|       inst               |     0.078 |
|     eras_fifo            |     0.006 |
|       U0                 |     0.006 |
|   ADC_SiTCP_RAW          |     0.308 |
|     ADC_INT              |     0.303 |
|       CalBeamPosition    |     0.046 |
|       CalBeamWidth       |     0.029 |
|       CalPartBeamWidth   |     0.195 |
|       multiplier_0       |     0.003 |
|       multiplier_1       |     0.003 |
|   ADC_SiTCP_RING         |     0.002 |
|   LOC_REG                |     0.009 |
|   SYSCLK0                |     0.129 |
|     inst                 |     0.129 |
|   SYSCLK2                |     0.097 |
|     inst                 |     0.097 |
|   SiTCP                  |     0.051 |
|     SiTCP                |     0.051 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   u_ila_0                |     0.010 |
|     inst                 |     0.010 |
|       ila_core_inst      |     0.010 |
+--------------------------+-----------+


