# sky130RTLDesignAndSynthesisWorkshop

![cover pic workshop](https://user-images.githubusercontent.com/92054999/165627050-83ec81a3-5055-491c-9107-2d96e40508db.PNG)
## Brief Description of the Workshop


# *Index*
- [RTL design using Verilog with SKY130 Technology](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/)

    - [Brief Description of the Workshop](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/)

- [Day 1 - Introduction to Verilog RTL design and Synthesis](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/)

       - [Introduction to open-source simulator iverilog](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/#part-1-Introduction-to-open-source-simulator-iverilog)
       
       - [Labs using iverilog and gtkwave](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/#part-2-Labs-using-iverilog-and-gtkwave)
       
       - [Introduction to Yosys and Logic synthesis](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/#part-3-Introduction-to-Yosys-and Logic-synthesis)
       
       - [Labs using Yosys and Sky130 PDKs](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/#part-4-Labs-using-Yosys-and-Sky130 PDKs)
