//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Wed Feb 18 04:45:25 2015 (1424234725)
// Cuda compilation tools, release 6.5, V6.5.45
//

.version 4.1
.target sm_30
.address_size 32


.visible .entry tx1mx(
	.param .u32 tx1mx_param_0,
	.param .u32 tx1mx_param_1,
	.param .u32 tx1mx_param_2,
	.param .u32 tx1mx_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<16>;
	.reg .f64 	%fd<8>;


	ld.param.u32 	%r5, [tx1mx_param_0];
	ld.param.u32 	%r2, [tx1mx_param_1];
	ld.param.u32 	%r3, [tx1mx_param_2];
	ld.param.u32 	%r4, [tx1mx_param_3];
	mov.u32 	%r6, %tid.x;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mad.lo.s32 	%r1, %r7, %r8, %r6;
	setp.ge.s32	%p1, %r1, %r5;
	@%p1 bra 	BB0_2;

	cvta.to.global.u32 	%r9, %r2;
	cvta.to.global.u32 	%r10, %r3;
	cvta.to.global.u32 	%r11, %r4;
	shl.b32 	%r12, %r1, 3;
	add.s32 	%r13, %r9, %r12;
	add.s32 	%r14, %r10, %r12;
	ld.global.f64 	%fd1, [%r14];
	ld.global.f64 	%fd2, [%r13];
	mul.f64 	%fd3, %fd2, %fd1;
	mov.f64 	%fd4, 0d3FF0000000000000;
	sub.f64 	%fd5, %fd4, %fd1;
	add.s32 	%r15, %r11, %r12;
	ld.global.f64 	%fd6, [%r15];
	fma.rn.f64 	%fd7, %fd3, %fd5, %fd6;
	st.global.f64 	[%r15], %fd7;

BB0_2:
	ret;
}


