
---------- Begin Simulation Statistics ----------
final_tick                                14816165000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    280                       # Simulator instruction rate (inst/s)
host_mem_usage                                7884468                       # Number of bytes of host memory used
host_op_rate                                      287                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26170.12                       # Real time elapsed on the host
host_tick_rate                                 336704                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7323874                       # Number of instructions simulated
sim_ops                                       7507920                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008812                       # Number of seconds simulated
sim_ticks                                  8811585625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.709548                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   35158                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                46438                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                475                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3712                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             45742                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5119                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6144                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1025                       # Number of indirect misses.
system.cpu.branchPred.lookups                   79832                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13146                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          854                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      482823                       # Number of instructions committed
system.cpu.committedOps                        517830                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.589245                       # CPI: cycles per instruction
system.cpu.discardedOps                         10044                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             339494                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             80881                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            38107                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          656688                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.386213                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      355                       # number of quiesce instructions executed
system.cpu.numCycles                          1250147                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       355                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  374088     72.24%     72.24% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1075      0.21%     72.45% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::MemRead                  86561     16.72%     89.17% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 56106     10.83%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   517830                       # Class of committed instruction
system.cpu.quiesceCycles                     12848390                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          593459                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1409                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              136832                       # Transaction distribution
system.membus.trans_dist::ReadResp             137515                       # Transaction distribution
system.membus.trans_dist::WriteReq              53833                       # Transaction distribution
system.membus.trans_dist::WriteResp             53833                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          289                       # Transaction distribution
system.membus.trans_dist::CleanEvict              242                       # Transaction distribution
system.membus.trans_dist::ReadExReq               189                       # Transaction distribution
system.membus.trans_dist::ReadExResp              189                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            325                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           358                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       373796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       373796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 383605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8057                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        64489                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11961212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11961212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12046501                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            191846                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000198                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014073                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  191808     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      38      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              191846                       # Request fanout histogram
system.membus.reqLayer6.occupancy           442705800                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7671375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              680765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1449125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7254170                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          813871625                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1637750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      7437481                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1859370                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      9296851                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1859370                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      7437481                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      9296851                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      9296851                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      9296851                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     18593702                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       129024                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       129024                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       304125                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       304125                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2590                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6070                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       753666                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       782338                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       866298                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4070                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8057                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12058628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12517380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13771509                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1446056625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.4                       # Network utilization (%)
system.acctest.local_bus.numRequests           935504                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          767                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1199838538                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    691965000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     14874962                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5578111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7437481                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27890553                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7437481                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5578111                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13015592                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     14874962                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13015592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13015592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     40906145                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5578111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13015592                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18593702                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5578111                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1917929                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7496040                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5578111                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18593702                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1917929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      26089743                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       136466                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       136466                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50432                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50432                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       362498                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       373796                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11599876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11961212                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       217828                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       217828    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       217828                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    470861425                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    732751000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12702624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3017960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1359769797                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     29749924                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     52062366                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1441582088                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     37187405                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     37229622                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     74417026                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1396957202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     66979545                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     52062366                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1515999114                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2883584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20381700                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9175044                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19267588                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4407297                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       286721                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2809857                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     22312443                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1956057937                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    327249161                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      7437481                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2313057021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1145372062                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1041247783                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2186619846                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     22312443                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3101429999                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1368496944                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      7437481                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4499676867                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20800                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        22464                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20800                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20800                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          325                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          351                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2360529                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       188842                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2549371                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2360529                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2360529                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2360529                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       188842                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2549371                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8716292                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8766908                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2883584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3246144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       136193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              136987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          289                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        45056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50721                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        42217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    989185417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1917929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3784109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             994929672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2099055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     29749924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    327249161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7437481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1859370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            368394990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2099055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     29792141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1316434578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7437481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1859370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1917929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3784109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1363324663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    181000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003333174250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          255                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          255                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247218                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53558                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      136987                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50721                       # Number of write requests accepted
system.mem_ctrls.readBursts                    136987                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50721                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    251                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3189                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4535494625                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  683680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8124814625                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33169.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59419.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       303                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   127428                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47105                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                136985                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50721                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  120016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    934                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.265590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   838.369204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.123695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          361      2.79%      2.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          417      3.22%      6.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          221      1.71%      7.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          196      1.51%      9.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          266      2.06%     11.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          205      1.58%     12.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          136      1.05%     13.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          255      1.97%     15.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10884     84.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12941                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     536.313725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1359.042088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           215     84.31%     84.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.39%     84.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            3      1.18%     85.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.39%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.39%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.78%     87.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.39%     87.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.39%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           15      5.88%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.39%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.39%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      2.75%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      2.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           255                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     198.949020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     40.146583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    381.552167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            196     76.86%     76.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             7      2.75%     79.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      0.78%     80.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.39%     80.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.39%     81.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.39%     81.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.39%     81.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.39%     82.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.39%     82.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.18%     83.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           41     16.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           255                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8751104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3246848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8766908                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3246144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       993.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       368.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    994.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    368.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8811633125                       # Total gap between requests
system.mem_ctrls.avgGap                      46943.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8700356                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        20160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2883584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 42217.146360647210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 987376888.821868538857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1917929.498642305844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3769582.616976499092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2287896.964060881175                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 29749923.697756726295                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 327249160.675323963165                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7437480.924439181574                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1750422.756630705670                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       136193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          289                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        45056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       397840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8072656760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     30031695                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21728330                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9582805885                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  31477002860                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 114361040625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2117346250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     75798500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     49730.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59273.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    113327.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41705.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33158497.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7684815.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2538197.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2067720.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    296087.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6387880.050000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4457569.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        248743162.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           70527033                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     84361599.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     74096224.012496                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     115146094.500000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       603719562.262507                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         68.514293                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6010761015                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    476700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2326903985                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 710                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           355                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     22620808.802817                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    136720215.502815                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          355    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       593250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545293625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             355                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6785777875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8030387125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       161345                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           161345                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       161345                       # number of overall hits
system.cpu.icache.overall_hits::total          161345                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          325                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            325                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          325                       # number of overall misses
system.cpu.icache.overall_misses::total           325                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14113750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14113750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14113750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14113750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       161670                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161670                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       161670                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161670                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43426.923077                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43426.923077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43426.923077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43426.923077                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          325                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          325                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          325                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          325                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13603875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13603875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13603875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13603875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41858.076923                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41858.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41858.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41858.076923                       # average overall mshr miss latency
system.cpu.icache.replacements                     97                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       161345                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          161345                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          325                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           325                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14113750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14113750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       161670                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161670                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43426.923077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43426.923077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          325                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          325                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13603875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13603875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41858.076923                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41858.076923                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           455.552053                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              657890                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                97                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6782.371134                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   455.552053                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.889750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.889750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            323665                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           323665                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       138944                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           138944                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       138944                       # number of overall hits
system.cpu.dcache.overall_hits::total          138944                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          715                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            715                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          715                       # number of overall misses
system.cpu.dcache.overall_misses::total           715                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53340875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53340875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53340875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53340875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       139659                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       139659                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       139659                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       139659                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005120                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005120                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005120                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005120                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74602.622378                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74602.622378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74602.622378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74602.622378                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          289                       # number of writebacks
system.cpu.dcache.writebacks::total               289                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          168                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          547                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          547                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          547                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          547                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3767                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3767                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39866250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39866250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39866250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39866250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7961375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7961375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003917                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003917                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003917                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003917                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72881.627057                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72881.627057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72881.627057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72881.627057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2113.452349                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2113.452349                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    434                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        86976                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           86976                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26286250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26286250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        87334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        87334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73425.279330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73425.279330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          358                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          358                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          366                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          366                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25735125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25735125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7961375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7961375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71885.824022                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71885.824022                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21752.390710                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21752.390710                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        51968                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          51968                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27054625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27054625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52325                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52325                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006823                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006823                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75783.263305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75783.263305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3401                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3401                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14131125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14131125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003612                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003612                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74767.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74767.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           423.079689                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              157483                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               434                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            362.864055                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   423.079689                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.826328                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.826328                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          427                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            559183                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           559183                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14816165000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                14816251250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    280                       # Simulator instruction rate (inst/s)
host_mem_usage                                7884468                       # Number of bytes of host memory used
host_op_rate                                      287                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26170.28                       # Real time elapsed on the host
host_tick_rate                                 336705                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7323883                       # Number of instructions simulated
sim_ops                                       7507935                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008812                       # Number of seconds simulated
sim_ticks                                  8811671875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.707334                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   35160                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                46442                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                476                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3714                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             45742                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5119                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6144                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1025                       # Number of indirect misses.
system.cpu.branchPred.lookups                   79838                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13148                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          854                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      482832                       # Number of instructions committed
system.cpu.committedOps                        517845                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.589482                       # CPI: cycles per instruction
system.cpu.discardedOps                         10051                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             339511                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             80881                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            38110                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          656782                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.386178                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      355                       # number of quiesce instructions executed
system.cpu.numCycles                          1250285                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       355                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  374096     72.24%     72.24% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1075      0.21%     72.45% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.45% # Class of committed instruction
system.cpu.op_class_0::MemRead                  86567     16.72%     89.17% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 56106     10.83%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   517845                       # Class of committed instruction
system.cpu.quiesceCycles                     12848390                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          593503                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1411                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              136832                       # Transaction distribution
system.membus.trans_dist::ReadResp             137516                       # Transaction distribution
system.membus.trans_dist::WriteReq              53833                       # Transaction distribution
system.membus.trans_dist::WriteResp             53833                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          290                       # Transaction distribution
system.membus.trans_dist::CleanEvict              242                       # Transaction distribution
system.membus.trans_dist::ReadExReq               189                       # Transaction distribution
system.membus.trans_dist::ReadExResp              189                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            325                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           359                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       373796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       373796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 383608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8057                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        64617                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11961212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11961212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12046629                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            191847                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000198                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014073                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  191809     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      38      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              191847                       # Request fanout histogram
system.membus.reqLayer6.occupancy           442713175                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7671375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              680765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1449125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7259920                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          813871625                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1637750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      7437408                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1859352                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      9296760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1859352                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      7437408                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      9296760                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      9296760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      9296760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     18593520                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       129024                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       129024                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       304125                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       304125                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2590                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6070                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       753666                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       782338                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       866298                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4070                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8057                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12058628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12517380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13771509                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1446056625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.4                       # Network utilization (%)
system.acctest.local_bus.numRequests           935504                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          767                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1199838538                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    691965000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     14874816                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5578056                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7437408                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27890280                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7437408                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5578056                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13015464                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     14874816                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13015464                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13015464                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     40905745                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5578056                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13015464                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18593520                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5578056                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1917911                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7495967                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5578056                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18593520                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1917911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      26089487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       136466                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       136466                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50432                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50432                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       362498                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       373796                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11599876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11961212                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       217828                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       217828    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       217828                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    470861425                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    732751000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12702624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3017960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1359756488                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     29749633                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     52061857                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1441567977                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     37187041                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     37229257                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     74416298                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1396943528                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     66978890                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     52061857                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1515984275                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2883584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20381700                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9175044                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19267588                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4407297                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       286721                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2809857                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     22312224                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1956038791                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    327245958                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      7437408                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2313034381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1145360851                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1041237591                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2186598443                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     22312224                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3101399642                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1368483549                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      7437408                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4499632824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20800                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        22464                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20800                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20800                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          325                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          351                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2360506                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       188840                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2549346                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2360506                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2360506                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2360506                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       188840                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2549346                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8716292                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8766972                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2883584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3246208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       136193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              136988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          290                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        45056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50722                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        42217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    989175735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1917911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3791335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             994927197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2106297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     29749633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    327245958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7437408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1859352                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            368398647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2106297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     29791849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1316421692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7437408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1859352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1917911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3791335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1363325844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    181000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003333174250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          255                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          255                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247221                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53558                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      136988                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50722                       # Number of write requests accepted
system.mem_ctrls.readBursts                    136988                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50722                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    251                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3189                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4535494625                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  683685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8124840875                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33169.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59419.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       303                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   127429                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47105                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                136986                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50722                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  120016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    934                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.265590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   838.369204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.123695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          361      2.79%      2.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          417      3.22%      6.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          221      1.71%      7.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          196      1.51%      9.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          266      2.06%     11.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          205      1.58%     12.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          136      1.05%     13.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          255      1.97%     15.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10884     84.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12941                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     536.313725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1359.042088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           215     84.31%     84.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.39%     84.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            3      1.18%     85.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.39%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.39%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.78%     87.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.39%     87.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.39%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           15      5.88%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.39%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.39%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      2.75%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      2.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           255                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     198.949020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     40.146583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    381.552167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            196     76.86%     76.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             7      2.75%     79.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      0.78%     80.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.39%     80.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.39%     81.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.39%     81.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.39%     81.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.39%     82.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.39%     82.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.18%     83.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           41     16.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           255                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8751168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3246848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8766972                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3246208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       993.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       368.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    994.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    368.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8811829375                       # Total gap between requests
system.mem_ctrls.avgGap                      46943.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8700356                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        20160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2883584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 42216.733132723464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 987367224.224971532822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1917910.725653297268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3776808.813594185282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2287874.569773400668                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 29749632.500926505774                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 327245957.510191559792                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7437408.125231626444                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1750405.623223459115                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       136193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          522                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          290                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        45056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       397840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8072656760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     30031695                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21754580                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9582805885                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  31477002860                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 114361040625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2117346250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     75798500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     49730.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59273.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    113327.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41675.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33044158.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7684815.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2538197.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2067720.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    296087.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6387880.050000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4457569.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        248744981.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           70527033                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     84361599.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     74098555.349996                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     115146094.500000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       603723712.350007                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         68.514094                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6010761015                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    476700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2326990235                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 710                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           355                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     22620808.802817                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    136720215.502815                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          355    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       593250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545293625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             355                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6785864125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8030387125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       161357                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           161357                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       161357                       # number of overall hits
system.cpu.icache.overall_hits::total          161357                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          325                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            325                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          325                       # number of overall misses
system.cpu.icache.overall_misses::total           325                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14113750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14113750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14113750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14113750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       161682                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161682                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       161682                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161682                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43426.923077                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43426.923077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43426.923077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43426.923077                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          325                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          325                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          325                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          325                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13603875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13603875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13603875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13603875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41858.076923                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41858.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41858.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41858.076923                       # average overall mshr miss latency
system.cpu.icache.replacements                     97                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       161357                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          161357                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          325                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           325                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14113750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14113750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       161682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43426.923077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43426.923077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          325                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          325                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13603875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13603875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41858.076923                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41858.076923                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           455.552116                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2295153                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               559                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4105.819320                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   455.552116                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.889750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.889750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            323689                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           323689                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       138948                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           138948                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       138948                       # number of overall hits
system.cpu.dcache.overall_hits::total          138948                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          716                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            716                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          716                       # number of overall misses
system.cpu.dcache.overall_misses::total           716                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53401500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53401500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53401500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53401500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       139664                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       139664                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       139664                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       139664                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005127                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005127                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005127                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005127                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74583.100559                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74583.100559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74583.100559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74583.100559                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          290                       # number of writebacks
system.cpu.dcache.writebacks::total               290                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          168                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          548                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          548                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3767                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3767                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39925375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39925375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39925375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39925375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7961375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7961375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003924                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003924                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003924                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003924                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72856.523723                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72856.523723                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72856.523723                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72856.523723                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2113.452349                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2113.452349                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    435                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        86980                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           86980                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26346875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26346875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        87339                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        87339                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004110                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004110                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73389.623955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73389.623955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          366                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          366                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25794250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25794250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7961375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7961375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71850.278552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71850.278552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21752.390710                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21752.390710                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        51968                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          51968                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27054625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27054625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52325                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52325                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006823                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006823                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75783.263305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75783.263305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3401                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3401                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14131125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14131125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003612                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003612                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74767.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74767.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           423.079874                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              289814                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               877                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            330.460661                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   423.079874                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.826328                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.826328                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          426                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            559204                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           559204                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14816251250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
