Block Name			X	Y		#Block ID
---------------------------
conv1_shift_stencil$d_reg__U1$reg0		14	11		#r12
conv1_shift_stencil$d_reg__U2$reg0		16	11		#r13
conv1_shift_stencil$d_reg__U3$reg0		18	7		#r14
conv1_shift_stencil$d_reg__U4$reg0		20	7		#r15
conv1_shift_stencil$d_reg__U5$reg0		12	5		#r16
conv1_shift_stencil$d_reg__U6$reg0		10	5		#r17
conv1_shift_stencil$ub_conv1_shift_stencil_BANK_0_garnet		15	6		#m18
hw_input_global_wrapper_stencil$d_reg__U10$reg0		12	9		#r19
hw_input_global_wrapper_stencil$d_reg__U11$reg0		16	9		#r20
hw_input_global_wrapper_stencil$d_reg__U12$reg0		6	11		#r21
hw_input_global_wrapper_stencil$d_reg__U13$reg0		8	11		#r22
hw_input_global_wrapper_stencil$d_reg__U8$reg0		10	3		#r23
hw_input_global_wrapper_stencil$d_reg__U9$reg0		10	7		#r24
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		7	8		#m25
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		3	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg6		4	3		#r44
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		1	0		#I27
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0		14	7		#r28
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1		16	7		#r29
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2		14	9		#r30
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3		10	9		#r31
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4		12	3		#r32
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg5		8	7		#r33
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		5	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg7		6	5		#r45
io1in_reset		3	0		#i46
io1in_reset$reg10		6	9		#r49
io1in_reset$reg11		6	7		#r50
io1in_reset$reg8		4	7		#r47
io1in_reset$reg9		12	7		#r48
op_hcompute_conv1_shift_stencil$inner_compute$lshr_conv1_stencil_2_324_325_i2134_i1730		13	12		#p11
op_hcompute_conv1_stencil$inner_compute$i2140_i2141_i131		9	12		#p2
op_hcompute_conv1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_1_290_291_tree$_join_i2174_i364		13	10		#p10
op_hcompute_conv1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_1_290_291_tree$opN_0$opN_0$_join_i2154_i364		9	10		#p4
op_hcompute_conv1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_1_290_291_tree$opN_0$opN_0$opN_1$_join_i2153_i1110		5	10		#p3
op_hcompute_conv1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_1_290_291_tree$opN_0$opN_1$_join_i2167_i1808		11	8		#p8
op_hcompute_conv1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_1_290_291_tree$opN_0$opN_1$opN_0$_join_i2161_i2127		13	8		#p6
op_hcompute_conv1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_1_290_291_tree$opN_0$opN_1$opN_1$_join_i2166_i1110		9	8		#p7
op_hcompute_conv1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_1_290_291_tree$opN_1$_join_i2173_i2127		11	10		#p9
op_hcompute_conv1_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_276_278_i2157_i1461		17	8		#p5
op_hcompute_conv2_stencil$inner_compute$i2199_i2200_i131		9	2		#p34
op_hcompute_conv2_stencil_1$inner_compute$add_conv1_shift_stencil_1_362_363_tree$_join_i2233_i364		9	6		#p42
op_hcompute_conv2_stencil_1$inner_compute$add_conv1_shift_stencil_1_362_363_tree$opN_0$opN_0$_join_i2213_i364		9	4		#p36
op_hcompute_conv2_stencil_1$inner_compute$add_conv1_shift_stencil_1_362_363_tree$opN_0$opN_0$opN_1$_join_i2212_i1110		11	4		#p35
op_hcompute_conv2_stencil_1$inner_compute$add_conv1_shift_stencil_1_362_363_tree$opN_0$opN_1$_join_i2226_i1808		17	6		#p40
op_hcompute_conv2_stencil_1$inner_compute$add_conv1_shift_stencil_1_362_363_tree$opN_0$opN_1$opN_0$_join_i2220_i2127		19	6		#p38
op_hcompute_conv2_stencil_1$inner_compute$add_conv1_shift_stencil_1_362_363_tree$opN_0$opN_1$opN_1$_join_i2225_i1110		17	10		#p39
op_hcompute_conv2_stencil_1$inner_compute$add_conv1_shift_stencil_1_362_363_tree$opN_1$_join_i2232_i2127		13	6		#p41
op_hcompute_conv2_stencil_1$inner_compute$mul_conv1_shift_stencil_4_348_350_i2216_i1461		19	8		#p37
op_hcompute_hw_output_stencil$inner_compute$lshr_conv2_stencil_2_396_397_i2262_i1730		5	6		#p43
op_hcompute_hw_output_stencil_port_controller_garnet		7	6		#m26
