strict digraph "compose( ,  )" {
	node [label="\N"];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1b9f131390>",
		fillcolor=turquoise,
		label="21:BL
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1b9f13d6d0>]",
		style=filled,
		typ=Block];
	"Leaf_18:AL"	[def_var="['next_state']",
		label="Leaf_18:AL"];
	"21:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"27:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1b9ed98b50>",
		fillcolor=springgreen,
		label="27:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1b9ed989d0>",
		fillcolor=turquoise,
		label="28:BL
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1b9ed98390>]",
		style=filled,
		typ=Block];
	"27:IF" -> "28:BL"	[cond="['x']",
		label="!((~x))",
		lineno=27];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1b9ed98890>",
		fillcolor=turquoise,
		label="27:BL
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1b9ed98d50>]",
		style=filled,
		typ=Block];
	"27:IF" -> "27:BL"	[cond="['x']",
		label="(~x)",
		lineno=27];
	"32:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f1b9ed98590>",
		clk_sens=True,
		fillcolor=gold,
		label="32:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"Leaf_18:AL" -> "32:AL";
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1b9f13dc50>",
		fillcolor=turquoise,
		label="22:BL
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1b9f126750>]",
		style=filled,
		typ=Block];
	"22:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"37:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1b9ed98e10>",
		fillcolor=firebrick,
		label="37:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1b9ed98e10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_32:AL"	[def_var="['present_state']",
		label="Leaf_32:AL"];
	"37:NS" -> "Leaf_32:AL"	[cond="[]",
		lineno=None];
	"33:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1b9ed98550>",
		fillcolor=turquoise,
		label="33:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"32:AL" -> "33:BL"	[cond="[]",
		lineno=None];
	"27:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f1b9ed98a10>",
		fillcolor=lightcyan,
		label="27:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CA" -> "27:IF"	[cond="[]",
		lineno=None];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1b9f0cee90>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f1b9f1aa110>",
		fillcolor=linen,
		label="20:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"19:BL" -> "20:CS"	[cond="[]",
		lineno=None];
	"34:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1b9ed982d0>",
		fillcolor=springgreen,
		label="34:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"33:BL" -> "34:IF"	[cond="[]",
		lineno=None];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1b9ed98d10>",
		fillcolor=turquoise,
		label="26:BL
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1b9ed98350>]",
		style=filled,
		typ=Block];
	"26:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1b9f131050>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:IF" -> "21:BL"	[cond="['x']",
		label=x,
		lineno=21];
	"21:IF" -> "22:BL"	[cond="['x']",
		label="!(x)",
		lineno=21];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f1b9f123ed0>",
		clk_sens=False,
		fillcolor=gold,
		label="18:AL",
		sens="['present_state', 'x']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"Leaf_32:AL" -> "18:AL";
	"40:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f1b9ed988d0>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="40:AS
z = present_state == S101;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_32:AL" -> "40:AS";
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1b9f146510>",
		fillcolor=turquoise,
		label="25:BL
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1b9f146550>]",
		style=filled,
		typ=Block];
	"25:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1b9f126f50>",
		fillcolor=turquoise,
		label="23:BL
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1b9f126290>]",
		style=filled,
		typ=Block];
	"23:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"28:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"20:CS" -> "27:CA"	[cond="['present_state']",
		label=present_state,
		lineno=20];
	"21:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f1b9f0ce290>",
		fillcolor=lightcyan,
		label="21:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"20:CS" -> "21:CA"	[cond="['present_state']",
		label=present_state,
		lineno=20];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f1ba25a5190>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"20:CS" -> "25:CA"	[cond="['present_state']",
		label=present_state,
		lineno=20];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f1b9f13d4d0>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"20:CS" -> "23:CA"	[cond="['present_state']",
		label=present_state,
		lineno=20];
	"35:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1b9ed986d0>",
		fillcolor=firebrick,
		label="35:NS
present_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1b9ed986d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"35:NS" -> "Leaf_32:AL"	[cond="[]",
		lineno=None];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1b9f1aae90>",
		fillcolor=turquoise,
		label="24:BL
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1b9f1aa390>]",
		style=filled,
		typ=Block];
	"24:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"21:CA" -> "21:IF"	[cond="[]",
		lineno=None];
	"27:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1ba09a8ad0>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"25:IF" -> "26:BL"	[cond="['x']",
		label="!(x)",
		lineno=25];
	"25:IF" -> "25:BL"	[cond="['x']",
		label=x,
		lineno=25];
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1b9f126550>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"23:IF" -> "23:BL"	[cond="['x']",
		label="(~x)",
		lineno=23];
	"23:IF" -> "24:BL"	[cond="['x']",
		label="!((~x))",
		lineno=23];
	"25:CA" -> "25:IF"	[cond="[]",
		lineno=None];
	"23:CA" -> "23:IF"	[cond="[]",
		lineno=None];
	"34:IF" -> "37:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=34];
	"34:IF" -> "35:NS"	[cond="['reset']",
		label=reset,
		lineno=34];
}
