library ieee;
use ieee.std_logic_1164.all;

use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity can_banc_registers is  
  port(clk,WrE,RdE,add  : in  std_logic; 
      DIn          : in std_logic_vector(7 downto 0);
      DOut         : out std_logic_vector(7 downto 0));
end can_banc_registers;  

architecture arch of can_banc_registers is  
  begin  
  for i   
    
    
    
      
  end arch; 