{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590524811501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590524811515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 27 05:26:51 2020 " "Processing started: Wed May 27 05:26:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590524811515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590524811515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590524811516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590524812315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590524812316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 3 3 " "Found 3 design units, including 3 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/Memory_Queue_dual/Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590524828184 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_port " "Found entity 2: dual_port" {  } { { "Memory.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/Memory_Queue_dual/Memory.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590524828184 ""} { "Info" "ISGN_ENTITY_NAME" "3 pointer " "Found entity 3: pointer" {  } { { "Memory.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/Memory_Queue_dual/Memory.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590524828184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590524828184 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_Memory.sv(37) " "Verilog HDL information at tb_Memory.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "tb_Memory.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/Memory_Queue_dual/tb_Memory.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1590524828187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Memory " "Found entity 1: tb_Memory" {  } { { "tb_Memory.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/Memory_Queue_dual/tb_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590524828188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590524828188 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Memory " "Elaborating entity \"Memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590524828242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port dual_port:dut_dual " "Elaborating entity \"dual_port\" for hierarchy \"dual_port:dut_dual\"" {  } { { "Memory.sv" "dut_dual" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/Memory_Queue_dual/Memory.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590524828258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pointer pointer:pt " "Elaborating entity \"pointer\" for hierarchy \"pointer:pt\"" {  } { { "Memory.sv" "pt" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/Memory_Queue_dual/Memory.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590524828269 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dual_wr_pt Memory.sv(70) " "Verilog HDL or VHDL warning at Memory.sv(70): object \"dual_wr_pt\" assigned a value but never read" {  } { { "Memory.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/Memory_Queue_dual/Memory.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590524828269 "|Memory|pointer:pt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dual_rd_pt Memory.sv(70) " "Verilog HDL or VHDL warning at Memory.sv(70): object \"dual_rd_pt\" assigned a value but never read" {  } { { "Memory.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/Memory_Queue_dual/Memory.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590524828269 "|Memory|pointer:pt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Memory.sv(81) " "Verilog HDL assignment warning at Memory.sv(81): truncated value with size 32 to match size of target (3)" {  } { { "Memory.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/Memory_Queue_dual/Memory.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590524828270 "|Memory|pointer:pt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Memory.sv(88) " "Verilog HDL assignment warning at Memory.sv(88): truncated value with size 32 to match size of target (1)" {  } { { "Memory.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/Memory_Queue_dual/Memory.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590524828270 "|Memory|pointer:pt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Memory.sv(89) " "Verilog HDL assignment warning at Memory.sv(89): truncated value with size 32 to match size of target (1)" {  } { { "Memory.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/Memory_Queue_dual/Memory.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590524828271 "|Memory|pointer:pt"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "dual_port:dut_dual\|mem_dual " "RAM logic \"dual_port:dut_dual\|mem_dual\" is uninferred due to inappropriate RAM size" {  } { { "Memory.sv" "mem_dual" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/Memory_Queue_dual/Memory.sv" 45 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1590524828732 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1590524828732 ""}
