
*** Running vivado
    with args -log DisplayDemo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DisplayDemo.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source DisplayDemo.tcl -notrace
Command: synth_design -top DisplayDemo -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12100 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 814.012 ; gain = 233.832
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DisplayDemo' [C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.srcs/sources_1/imports/Nexys4DispDriver/DisplayDemo.vhd:12]
INFO: [Synth 8-638] synthesizing module 'ClkDividerN' [C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.srcs/sources_1/imports/Nexys4DispDriver/ClkDividerN.vhd:11]
	Parameter k bound to: 125000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClkDividerN' (1#1) [C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.srcs/sources_1/imports/Nexys4DispDriver/ClkDividerN.vhd:11]
INFO: [Synth 8-638] synthesizing module 'Nexys4DispDriver' [C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.srcs/sources_1/new/Nexys4DispDriver.vhd:52]
WARNING: [Synth 8-614] signal 'digVal0' is read in the process but is not in the sensitivity list [C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.srcs/sources_1/new/Nexys4DispDriver.vhd:70]
WARNING: [Synth 8-614] signal 'digitEn' is read in the process but is not in the sensitivity list [C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.srcs/sources_1/new/Nexys4DispDriver.vhd:70]
WARNING: [Synth 8-614] signal 'digVal1' is read in the process but is not in the sensitivity list [C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.srcs/sources_1/new/Nexys4DispDriver.vhd:70]
WARNING: [Synth 8-614] signal 'digVal2' is read in the process but is not in the sensitivity list [C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.srcs/sources_1/new/Nexys4DispDriver.vhd:70]
WARNING: [Synth 8-614] signal 'digVal3' is read in the process but is not in the sensitivity list [C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.srcs/sources_1/new/Nexys4DispDriver.vhd:70]
WARNING: [Synth 8-614] signal 'digVal4' is read in the process but is not in the sensitivity list [C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.srcs/sources_1/new/Nexys4DispDriver.vhd:70]
WARNING: [Synth 8-614] signal 'digVal5' is read in the process but is not in the sensitivity list [C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.srcs/sources_1/new/Nexys4DispDriver.vhd:70]
WARNING: [Synth 8-614] signal 'digVal6' is read in the process but is not in the sensitivity list [C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.srcs/sources_1/new/Nexys4DispDriver.vhd:70]
WARNING: [Synth 8-614] signal 'digVal7' is read in the process but is not in the sensitivity list [C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.srcs/sources_1/new/Nexys4DispDriver.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DispDriver' (2#1) [C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.srcs/sources_1/new/Nexys4DispDriver.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'DisplayDemo' (3#1) [C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.srcs/sources_1/imports/Nexys4DispDriver/DisplayDemo.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 887.703 ; gain = 307.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 887.703 ; gain = 307.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 887.703 ; gain = 307.523
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 887.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.srcs/constrs_1/imports/Nexys4DispDriver/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.srcs/constrs_1/imports/Nexys4DispDriver/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.srcs/constrs_1/imports/Nexys4DispDriver/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DisplayDemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DisplayDemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 973.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 973.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 973.379 ; gain = 393.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 973.379 ; gain = 393.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 973.379 ; gain = 393.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 973.379 ; gain = 393.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ClkDividerN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module Nexys4DispDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 973.379 ; gain = 393.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 973.379 ; gain = 393.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 988.570 ; gain = 408.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 988.570 ; gain = 408.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 995.125 ; gain = 414.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 995.125 ; gain = 414.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 995.125 ; gain = 414.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 995.125 ; gain = 414.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 995.125 ; gain = 414.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 995.125 ; gain = 414.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |    11|
|6     |LUT4   |    12|
|7     |LUT5   |     2|
|8     |LUT6   |     6|
|9     |MUXF7  |     2|
|10    |FDRE   |    35|
|11    |IBUF   |    17|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-----------------+------+
|      |Instance         |Module           |Cells |
+------+-----------------+-----------------+------+
|1     |top              |                 |   113|
|2     |  clk_divider    |ClkDividerN      |    53|
|3     |  display_driver |Nexys4DispDriver |    26|
+------+-----------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 995.125 ; gain = 414.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 995.125 ; gain = 329.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 995.125 ; gain = 414.945
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 995.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1002.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1002.840 ; gain = 702.250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1002.840 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jcoel/Desktop/CR/pratico2/Nexys4DispDriver/Nexys4DispDriver.runs/synth_1/DisplayDemo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DisplayDemo_utilization_synth.rpt -pb DisplayDemo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  4 20:11:51 2020...
