read -sv run_verilog_mid/adder_32b_22_54_f979555300fbde513181fb94d42574d7.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_22_54_f979555300fbde513181fb94d42574d7_yosys.v
