INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/FPGA/ai1/02_3.add6_sub6/02_3.add6_sub6.srcs/sources_1/new/add6_sub6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add6_sub6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/FPGA/ai1/02_3.add6_sub6/02_3.add6_sub6.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/FPGA/ai1/02_3.add6_sub6/02_3.add6_sub6.srcs/sources_1/imports/new/hadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hadder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/FPGA/ai1/02_3.add6_sub6/02_3.add6_sub6.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/FPGA/ai1/02_3.add6_sub6/02_3.add6_sub6.srcs/sim_1/new/tb_add6_sub6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_add6_sub6
