Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Sep 18 16:15:29 2018
| Host         : IFI-STAMFORD running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file reg_control_sets_placed.rpt
| Design       : \reg 
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              14 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------+------------------+------------------+----------------+
|   Clock Signal  |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+-------------------+------------------+------------------+----------------+
|  mclk_IBUF_BUFG | reg/d0[3]_i_1_n_0 | reset_IBUF       |                1 |              4 |
|  mclk_IBUF_BUFG | reg/d1[3]_i_1_n_0 | reset_IBUF       |                1 |              4 |
|  mclk_IBUF_BUFG | reg/d2[3]_i_1_n_0 | reset_IBUF       |                1 |              4 |
|  mclk_IBUF_BUFG | reg/d3[3]_i_1_n_0 | reset_IBUF       |                1 |              4 |
|  mclk_IBUF_BUFG |                   | reset_IBUF       |                9 |             14 |
+-----------------+-------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     4 |
| 14     |                     1 |
+--------+-----------------------+


