{
	"route__net": 1610,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 401,
	"route__wirelength__iter:1": 28794,
	"route__drc_errors__iter:2": 177,
	"route__wirelength__iter:2": 28527,
	"route__drc_errors__iter:3": 171,
	"route__wirelength__iter:3": 28525,
	"route__drc_errors__iter:4": 6,
	"route__wirelength__iter:4": 28547,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 28547,
	"route__drc_errors": 0,
	"route__wirelength": 28547,
	"route__vias": 9980,
	"route__vias__singlecut": 9980,
	"route__vias__multicut": 0,
	"design__io": 103,
	"design__die__area": 33458.4,
	"design__core__area": 27629,
	"design__instance__count": 1936,
	"design__instance__area": 13270.2,
	"design__instance__count__stdcell": 1936,
	"design__instance__area__stdcell": 13270.2,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.480301,
	"design__instance__utilization__stdcell": 0.480301,
	"design__instance__count__class:fill_cell": 122,
	"design__instance__count__class:tap_cell": 378,
	"design__instance__count__class:buffer": 1,
	"design__instance__count__class:clock_buffer": 17,
	"design__instance__count__class:timing_repair_buffer": 340,
	"design__instance__count__class:inverter": 27,
	"design__instance__count__class:clock_inverter": 15,
	"design__instance__count__class:sequential_cell": 154,
	"design__instance__count__class:multi_input_combinational_cell": 1004,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}