// coding: utf-8
/* Copyright (c) 2011-2013, Roboterclub Aachen e.V.
* All Rights Reserved.
*
* The file is part of the xpcc library and is released under the 3-clause BSD
* license. See the file `LICENSE` for the full license governing this code.
*/
// ----------------------------------------------------------------------------

#include <xpcc/debug/error_report.hpp>
#include <xpcc/architecture/driver/atomic/queue.hpp>
#include <xpcc/utils.hpp>
#include <xpcc/architecture/interface/assert.hpp>

#include "can_{{ id }}.hpp"
#include <xpcc_config.hpp>

%% if target is stm32f3 or target is stm32f0
	%% set reg = 'CAN'
%% else
	%% set reg = 'CAN' ~ id
%% endif

%% if target is stm32l4
	%% set APB1ENR  = 'APB1ENR1'
	%% set APB1RSTR = 'APB1RSTR1'
%% else
	%% set APB1ENR  = 'APB1ENR'
	%% set APB1RSTR = 'APB1RSTR'
%% endif

// ----------------------------------------------------------------------------
// CAN bit timing register (CAN_BTR)
#define CAN_BTR_SJW_POS		24
#define CAN_BTR_TS2_POS		20
#define CAN_BTR_TS1_POS		16

// ----------------------------------------------------------------------------
%% if parameters.tx_buffer > 0
static xpcc::atomic::Queue<xpcc::can::Message, {{ parameters.tx_buffer }}> txQueue;
%% endif
%% if parameters.rx_buffer > 0
static xpcc::atomic::Queue<xpcc::can::Message, {{ parameters.rx_buffer }}> rxQueue;
%% endif


// ----------------------------------------------------------------------------
// Re-implemented here to save some code space. As all arguments in the calls
// below are constant the compiler is able to calculate everything at
// compile time.
static xpcc_always_inline void
nvicEnableInterrupt(IRQn_Type IRQn)
{
	NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1UL << ((uint32_t)(IRQn) & 0x1F));
}

// ----------------------------------------------------------------------------
void
xpcc::stm32::Can{{ id }}::initializeWithPrescaler(
		uint16_t prescaler, uint8_t bs1, uint8_t bs2,
		uint32_t interruptPriority, Mode startupMode, bool overwriteOnOverrun)
{
	// enable clock
	RCC->{{ APB1ENR }}  |=  RCC_{{ APB1ENR }}_{{ reg }}EN;

	// reset controller
	RCC->{{ APB1RSTR }} |=  RCC_{{ APB1RSTR }}_{{ reg }}RST;
	RCC->{{ APB1RSTR }} &= ~RCC_{{ APB1RSTR }}_{{ reg }}RST;

	// CAN Master Reset
	// FMP bits and CAN_MCR register are initialized to the reset values
	{{ reg }}->MCR |= CAN_MCR_RESET;
	while ({{ reg }}->MCR & CAN_MCR_RESET)
		;

	// Exit from sleep mode
	{{ reg }}->MCR &= (~(uint32_t)CAN_MCR_SLEEP);

	// Bus off is left automatically by the hardware after 128 occurrences
	// of 11 recessive bits, TX Order depends on the order of request and
	// not on the CAN priority.
	if (overwriteOnOverrun) {
		{{ reg }}->MCR |= CAN_MCR_ABOM | CAN_MCR_TXFP;
	}
	else {
		// No overwrite at RX FIFO: Once a receive FIFO is full the next
		// incoming message will be discarded
		{{ reg }}->MCR |= CAN_MCR_ABOM | CAN_MCR_RFLM | CAN_MCR_TXFP;
	}

	// Request initialization
	{{ reg }}->MCR |= CAN_MCR_INRQ;
	int deadlockPreventer = 10000; // max ~10ms
	while ((({{ reg }}->MSR & CAN_MSR_INAK) == 0) and (deadlockPreventer-- > 0)) {
		xpcc::delayMicroseconds(1);
		// Wait until the initialization mode is entered.
		// The CAN hardware waits until the current CAN activity (transmission
		// or reception) is completed before entering the initialization mode.
	}
	xpcc_assert(deadlockPreventer > 0, "can", "init", "timeout", {{ id }});

	// Enable Interrupts:
	// FIFO1 Overrun, FIFO0 Overrun
	{{ reg }}->IER = CAN_IER_FOVIE1 | CAN_IER_FOVIE0;

%% if parameters.tx_buffer > 0
	{{ reg }}->IER |= CAN_IER_TMEIE;
%% endif

%% if target is stm32f0
	// Set vector priority
	NVIC_SetPriority(CEC_CAN_IRQn, interruptPriority);

	// Register Interrupts at the NVIC
	nvicEnableInterrupt(CEC_CAN_IRQn);
%% else
	// Set vector priority
	NVIC_SetPriority({{ reg }}_RX0_IRQn, interruptPriority);
	NVIC_SetPriority({{ reg }}_RX1_IRQn, interruptPriority);

	// Register Interrupts at the NVIC
	nvicEnableInterrupt({{ reg }}_RX0_IRQn);
	nvicEnableInterrupt({{ reg }}_RX1_IRQn);

	%% if parameters.tx_buffer > 0
	nvicEnableInterrupt({{ reg }}_TX_IRQn);
	NVIC_SetPriority({{ reg }}_TX_IRQn, interruptPriority);
	%% endif
%% endif



%% if parameters.rx_buffer > 0
	{{ reg }}->IER |= CAN_IER_FMPIE1 | CAN_IER_FMPIE0;
%% endif

	{{ reg }}->BTR =
			  ((1 - 1) << CAN_BTR_SJW_POS) |		// SJW (1 to 4 possible)
			((bs2 - 1) << CAN_BTR_TS2_POS) |		// BS2 Samplepoint
			((bs1 - 1) << CAN_BTR_TS1_POS) |		// BS1 Samplepoint
			static_cast<uint32_t>(startupMode) |
			(prescaler - 1);

	// Request leave initialization
	{{ reg }}->MCR &= ~(uint32_t)CAN_MCR_INRQ;
	deadlockPreventer = 10000; // max ~10ms
	while ((({{ reg }}->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) and (deadlockPreventer-- > 0))  {
		// wait for the normal mode
	}
	xpcc_assert(deadlockPreventer > 0, "can", "init", "timeout", {{ id }});
}

// ----------------------------------------------------------------------------
// Configure the mailbox to send a CAN message.
// Low level function called by sendMessage and by Tx Interrupt.
static void
sendMailbox(const xpcc::can::Message& message, uint32_t mailboxId)
{
	CAN_TxMailBox_TypeDef* mailbox = &{{ reg }}->sTxMailBox[mailboxId];
	
	if (message.isExtended()) {
		mailbox->TIR = message.identifier << 3 | CAN_TI0R_IDE;
	}
	else {
		mailbox->TIR = message.identifier << 21;
	}
	
	if (message.isRemoteTransmitRequest()) {
		mailbox->TIR |= CAN_TI0R_RTR;
	}
	
	// Set up the DLC
	mailbox->TDTR = message.getLength();
	
	// Set up the data field (copy the 8x8-bits into two 32-bit registers)
	const uint8_t * xpcc_may_alias data = message.data;
	mailbox->TDLR = reinterpret_cast<const uint32_t *>(data)[0];
	mailbox->TDHR = reinterpret_cast<const uint32_t *>(data)[1];
	
	// Request transmission
	mailbox->TIR |= CAN_TI0R_TXRQ;
}

// ----------------------------------------------------------------------------
// Low level function to receive a message from mailbox.
// Called by Rx Interrupt or by getMessage.
static void
readMailbox(xpcc::can::Message& message, uint32_t mailboxId)
{
	CAN_FIFOMailBox_TypeDef* mailbox = &{{ reg }}->sFIFOMailBox[mailboxId];
	
	uint32_t rir = mailbox->RIR;
	if (rir & CAN_RI0R_IDE) {
		message.identifier = rir >> 3;
		message.setExtended();
	}
	else {
		message.identifier = rir >> 21;
		message.setExtended(false);
	}
	message.setRemoteTransmitRequest(rir & CAN_RI0R_RTR);
	
	message.length = mailbox->RDTR & CAN_TDT1R_DLC;
	
	uint8_t * xpcc_may_alias data = message.data;
	reinterpret_cast<uint32_t *>(data)[0] = mailbox->RDLR;
	reinterpret_cast<uint32_t *>(data)[1] = mailbox->RDHR;
}

// ----------------------------------------------------------------------------
/* Transmit Interrupt
 *
 * Generated when Transmit Mailbox 0..2 becomes empty.
 */

XPCC_ISR({{ reg }}_TX)
{
%% if parameters.tx_buffer > 0
	uint32_t mailbox;
	uint32_t tsr = {{ reg }}->TSR;
	
	if (tsr & CAN_TSR_RQCP2) {
		mailbox = 2;
		{{ reg }}->TSR = CAN_TSR_RQCP2;
	}
	else if (tsr & CAN_TSR_RQCP1) {
		mailbox = 1;
		{{ reg }}->TSR = CAN_TSR_RQCP1;
	}
	else {
		mailbox = 0;
		{{ reg }}->TSR = CAN_TSR_RQCP0;
	}
	
	if (!txQueue.isEmpty())
	{
		sendMailbox(txQueue.get(), mailbox);
		txQueue.pop();
	}
%% endif
}

// ----------------------------------------------------------------------------
/* FIFO0 Interrupt
 *
 * Generated on a new received message, FIFO0 full condition and Overrun
 * Condition.
 */
XPCC_ISR({{ reg }}_RX0)
{
	if ({{ reg }}->RF0R & CAN_RF0R_FOVR0) {
		xpcc::ErrorReport::report(xpcc::stm32::CAN{{ id }}_FIFO0_OVERFLOW);
		
		// release overrun flag & access the next message
		{{ reg }}->RF0R = CAN_RF0R_FOVR0 | CAN_RF0R_RFOM0;
	}
	
%% if parameters.rx_buffer > 0
	xpcc::can::Message message;
	readMailbox(message, 0);
	
	// Release FIFO (access the next message)
	{{ reg }}->RF0R = CAN_RF0R_RFOM0;
	
	if (!rxQueue.push(message)) {
		xpcc::ErrorReport::report(xpcc::stm32::CAN{{ id }}_FIFO0_OVERFLOW);
	}
%% endif
}

// ----------------------------------------------------------------------------
/* FIFO1 Interrupt
 *
 * See FIFO0 Interrupt
 */
XPCC_ISR({{ reg }}_RX1)
{
	if ({{ reg }}->RF1R & CAN_RF1R_FOVR1) {
		xpcc::ErrorReport::report(xpcc::stm32::CAN{{ id }}_FIFO1_OVERFLOW);
		
		// release overrun flag & access the next message
		{{ reg }}->RF1R = CAN_RF1R_FOVR1 | CAN_RF1R_RFOM1;
	}
	
%% if parameters.rx_buffer > 0
	xpcc::can::Message message;
	readMailbox(message, 1);
	
	// Release FIFO (access the next message)
	{{ reg }}->RF1R = CAN_RF1R_RFOM1;
	
	if (!rxQueue.push(message)) {
		xpcc::ErrorReport::report(xpcc::stm32::CAN{{ id }}_FIFO1_OVERFLOW);
	}
%% endif
}

%% if target is stm32f0
// On stm32f0, ST has decided to use only one interrupt vector for all
// CAN interrupts. In order to avoide duplicate code, we try to determine
// the interrupt source and call the correct interrupts function defined above.
// Sources for the different interrupts are specified in the Reference Manual
// in the "bxCAN interrupts" section.
XPCC_ISR(CEC_CAN)
{
	if({{ reg }}->TSR & (CAN_TSR_RQCP0 | CAN_TSR_RQCP1 | CAN_TSR_RQCP2)) {
		XPCC_ISR_CALL({{ reg }}_TX);
	}

	if({{ reg }}->RF0R & (CAN_RF0R_FMP0 | CAN_RF0R_FULL0 | CAN_RF0R_FOVR0)) {
		XPCC_ISR_CALL({{ reg }}_RX0);
	}

	if({{ reg }}->RF1R & (CAN_RF1R_FMP1 | CAN_RF1R_FULL1 | CAN_RF1R_FOVR1)) {
		XPCC_ISR_CALL({{ reg }}_RX1);
	}

	// TODO: we do not handle status changes at the moment.
}
%% endif

// ----------------------------------------------------------------------------
void
xpcc::stm32::Can{{ id }}::setMode(Mode mode)
{
	// Request initialization
	{{ reg }}->MCR |= CAN_MCR_INRQ;
	while (({{ reg }}->MSR & CAN_MSR_INAK) == 0) {
		// Wait until the initialization mode is entered.
		// The CAN hardware waits until the current CAN activity (transmission
		// or reception) is completed before entering the initialization mode.
	}

	{{ reg }}->BTR = ({{ reg }}->BTR & ~(CAN_BTR_SILM | CAN_BTR_LBKM))
						| static_cast<uint32_t>(mode);

	// Leave initialization mode
	{{ reg }}->MCR &= ~CAN_MCR_INRQ;
}

// ----------------------------------------------------------------------------
void
xpcc::stm32::Can{{ id }}::setAutomaticRetransmission(bool retransmission)
{
	if (retransmission) {
		// Enable retransmission
		{{ reg }}->MCR = ({{ reg }}->MCR & ~CAN_MCR_NART);
	} else {
		// Disable retransmission
		{{ reg }}->MCR = ({{ reg }}->MCR | CAN_MCR_NART);
	}
}

// ----------------------------------------------------------------------------
bool
xpcc::stm32::Can{{ id }}::isMessageAvailable()
{
%% if parameters.rx_buffer > 0
	return !rxQueue.isEmpty();
%% else
	// Check if there are any messages pending in the receive registers
	return (({{ reg }}->RF0R & CAN_RF0R_FMP0) > 0 || ({{ reg }}->RF1R & CAN_RF1R_FMP1) > 0);
%% endif
}

// ----------------------------------------------------------------------------
bool
xpcc::stm32::Can{{ id }}::getMessage(can::Message& message)
{
%% if parameters.rx_buffer > 0
	if (rxQueue.isEmpty())
	{
		// no message in the receive buffer
		return false;
	}
	else {
		memcpy(&message, &rxQueue.get(), sizeof(message));
		rxQueue.pop();
		return true;
	}
%% else
	if (({{ reg }}->RF0R & CAN_RF0R_FMP0) > 0)
	{
		readMailbox(message, 0);
		
		// Release FIFO (access the next message)
		{{ reg }}->RF0R = CAN_RF0R_RFOM0;
		return true;
	}
	else if (({{ reg }}->RF1R & CAN_RF1R_FMP1) > 0)
	{
		readMailbox(message, 1);
		
		// Release FIFO (access the next message)
		{{ reg }}->RF1R = CAN_RF1R_RFOM1;
		return true;
	}
	return false;
%% endif
}

// ----------------------------------------------------------------------------
bool
xpcc::stm32::Can{{ id }}::isReadyToSend()
{
%% if parameters.tx_buffer > 0
	return txQueue.isNotFull();
%% else
	return (({{ reg }}->TSR & (CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2)) != 0);
%% endif
}

// ----------------------------------------------------------------------------
bool
xpcc::stm32::Can{{ id }}::sendMessage(const can::Message& message)
{
	// This function is not reentrant. If one of the mailboxes is empty it
	// means that the software buffer is empty too. Therefore the mailbox
	// will stay empty and won't be taken by an interrupt.
	if (({{ reg }}->TSR & (CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2)) == 0)
	{
		// All mailboxes used at the moment
%% if parameters.tx_buffer > 0
		if (!txQueue.push(message)) {
			xpcc::ErrorReport::report(xpcc::stm32::CAN{{ id }}_TX_OVERFLOW);
			return false;
		}
		return true;
%% else
		return false;
%% endif
	}
	else {
		// Get number of the first free mailbox
		uint32_t mailbox = ({{ reg }}->TSR & CAN_TSR_CODE) >> 24;
		
		sendMailbox(message, mailbox);
		return true;
	}
}

// ----------------------------------------------------------------------------
xpcc::stm32::Can{{ id }}::BusState
xpcc::stm32::Can{{ id }}::getBusState()
{
	if ({{ reg }}->ESR & CAN_ESR_BOFF) {
		return BusState::Off;
	}
	else if ({{ reg }}->ESR & CAN_ESR_BOFF) {
		return BusState::ErrorPassive;
	}
	else if ({{ reg }}->ESR & CAN_ESR_EWGF) {
		return BusState::ErrorWarning;
	}
	else {
		return BusState::Connected;
	}
}

// ----------------------------------------------------------------------------
void
xpcc::stm32::Can{{ id }}::enableStatusChangeInterrupt(
		uint32_t interruptEnable,
		uint32_t interruptPriority)
{
%% if not target is stm32f0
	NVIC_SetPriority({{ reg }}_SCE_IRQn, interruptPriority);
	nvicEnableInterrupt({{ reg }}_SCE_IRQn);

%% endif
	{{ reg }}->IER = interruptEnable | ({{ reg }}->IER & 0x000000ff);
}
