{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498044236907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498044236907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 08:23:56 2017 " "Processing started: Wed Jun 21 08:23:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498044236907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498044236907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Topo -c Topo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Topo -c Topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498044236907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1498044237766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file topo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Topo " "Found entity 1: Topo" {  } { { "Topo.bdf" "" { Schematic "C:/Users/marce/Desktop/ELD/Topo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498044251298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498044251298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradordepulso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file geradordepulso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeradorDePulso-Comportamento " "Found design unit 1: GeradorDePulso-Comportamento" {  } { { "GeradorDePulso.vhd" "" { Text "C:/Users/marce/Desktop/ELD/GeradorDePulso.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498044252735 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeradorDePulso " "Found entity 1: GeradorDePulso" {  } { { "GeradorDePulso.vhd" "" { Text "C:/Users/marce/Desktop/ELD/GeradorDePulso.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498044252735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498044252735 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "divisor_frequencia.vhd " "Can't analyze file -- file divisor_frequencia.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1498044252735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topo " "Elaborating entity \"Topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1498044253501 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[15..0\] " "Not all bits in bus \"SW\[15..0\]\" are used" {  } { { "Topo.bdf" "" { Schematic "C:/Users/marce/Desktop/ELD/Topo.bdf" { { 240 424 592 256 "SW\[3..0\]" "" } { 288 424 592 304 "SW\[15\]" "" } { 304 424 592 320 "SW\[14\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1498044253641 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[3..0\] SW3..0 " "Converted element name(s) from \"SW\[3..0\]\" to \"SW3..0\"" {  } { { "Topo.bdf" "" { Schematic "C:/Users/marce/Desktop/ELD/Topo.bdf" { { 240 424 592 256 "SW\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498044253641 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[15\] SW15 " "Converted element name(s) from \"SW\[15\]\" to \"SW15\"" {  } { { "Topo.bdf" "" { Schematic "C:/Users/marce/Desktop/ELD/Topo.bdf" { { 288 424 592 304 "SW\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498044253641 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[14\] SW14 " "Converted element name(s) from \"SW\[14\]\" to \"SW14\"" {  } { { "Topo.bdf" "" { Schematic "C:/Users/marce/Desktop/ELD/Topo.bdf" { { 304 424 592 320 "SW\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498044253641 ""}  } { { "Topo.bdf" "" { Schematic "C:/Users/marce/Desktop/ELD/Topo.bdf" { { 240 424 592 256 "SW\[3..0\]" "" } { 288 424 592 304 "SW\[15\]" "" } { 304 424 592 320 "SW\[14\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1498044253641 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab2_decodificadorb.bdf 1 1 " "Using design file lab2_decodificadorb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_decodificadorB " "Found entity 1: lab2_decodificadorB" {  } { { "lab2_decodificadorb.bdf" "" { Schematic "C:/Users/marce/Desktop/ELD/lab2_decodificadorb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498044253782 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1498044253782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2_decodificadorB lab2_decodificadorB:inst6 " "Elaborating entity \"lab2_decodificadorB\" for hierarchy \"lab2_decodificadorB:inst6\"" {  } { { "Topo.bdf" "inst6" { Schematic "C:/Users/marce/Desktop/ELD/Topo.bdf" { { 536 1160 1312 632 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498044253782 ""}
{ "Warning" "WSGN_SEARCH_FILE" "topo0.bdf 1 1 " "Using design file topo0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Topo0 " "Found entity 1: Topo0" {  } { { "topo0.bdf" "" { Schematic "C:/Users/marce/Desktop/ELD/topo0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498044253860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1498044253860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Topo0 Topo0:inst " "Elaborating entity \"Topo0\" for hierarchy \"Topo0:inst\"" {  } { { "Topo.bdf" "inst" { Schematic "C:/Users/marce/Desktop/ELD/Topo.bdf" { { 192 656 840 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498044253860 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparador.bdf 1 1 " "Using design file comparador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "comparador.bdf" "" { Schematic "C:/Users/marce/Desktop/ELD/comparador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498044253923 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1498044253923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Topo0:inst\|Comparador:inst7 " "Elaborating entity \"Comparador\" for hierarchy \"Topo0:inst\|Comparador:inst7\"" {  } { { "topo0.bdf" "inst7" { Schematic "C:/Users/marce/Desktop/ELD/topo0.bdf" { { 336 736 872 432 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498044253923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 Topo0:inst\|Comparador:inst7\|7485:inst " "Elaborating entity \"7485\" for hierarchy \"Topo0:inst\|Comparador:inst7\|7485:inst\"" {  } { { "comparador.bdf" "inst" { Schematic "C:/Users/marce/Desktop/ELD/comparador.bdf" { { 184 736 856 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498044253985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Topo0:inst\|Comparador:inst7\|7485:inst " "Elaborated megafunction instantiation \"Topo0:inst\|Comparador:inst7\|7485:inst\"" {  } { { "comparador.bdf" "" { Schematic "C:/Users/marce/Desktop/ELD/comparador.bdf" { { 184 736 856 392 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498044254016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f7485 Topo0:inst\|Comparador:inst7\|7485:inst\|f7485:sub " "Elaborating entity \"f7485\" for hierarchy \"Topo0:inst\|Comparador:inst7\|7485:inst\|f7485:sub\"" {  } { { "7485.tdf" "sub" { Text "d:/instalados/programas/altera/quartus 15/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498044254032 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Topo0:inst\|Comparador:inst7\|7485:inst\|f7485:sub Topo0:inst\|Comparador:inst7\|7485:inst " "Elaborated megafunction instantiation \"Topo0:inst\|Comparador:inst7\|7485:inst\|f7485:sub\", which is child of megafunction instantiation \"Topo0:inst\|Comparador:inst7\|7485:inst\"" {  } { { "7485.tdf" "" { Text "d:/instalados/programas/altera/quartus 15/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } } { "comparador.bdf" "" { Schematic "C:/Users/marce/Desktop/ELD/comparador.bdf" { { 184 736 856 392 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498044254048 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regpp4bits.vhd 2 1 " "Using design file regpp4bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegPP4bits-Comportamento " "Found design unit 1: RegPP4bits-Comportamento" {  } { { "regpp4bits.vhd" "" { Text "C:/Users/marce/Desktop/ELD/regpp4bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498044254063 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegPP4bits " "Found entity 1: RegPP4bits" {  } { { "regpp4bits.vhd" "" { Text "C:/Users/marce/Desktop/ELD/regpp4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498044254063 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1498044254063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegPP4bits Topo0:inst\|RegPP4bits:inst20 " "Elaborating entity \"RegPP4bits\" for hierarchy \"Topo0:inst\|RegPP4bits:inst20\"" {  } { { "topo0.bdf" "inst20" { Schematic "C:/Users/marce/Desktop/ELD/topo0.bdf" { { 296 440 608 408 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498044254063 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLEAR regpp4bits.vhd(19) " "VHDL Process Statement warning at regpp4bits.vhd(19): signal \"CLEAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regpp4bits.vhd" "" { Text "C:/Users/marce/Desktop/ELD/regpp4bits.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254095 "|Topo|Topo0:inst|RegPP4bits:inst20"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN regpp4bits.vhd(21) " "VHDL Process Statement warning at regpp4bits.vhd(21): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regpp4bits.vhd" "" { Text "C:/Users/marce/Desktop/ELD/regpp4bits.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254095 "|Topo|Topo0:inst|RegPP4bits:inst20"}
{ "Warning" "WSGN_SEARCH_FILE" "mde.vhd 2 1 " "Using design file mde.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDE-Comportamento " "Found design unit 1: MDE-Comportamento" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498044254110 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDE " "Found entity 1: MDE" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498044254110 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1498044254110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDE Topo0:inst\|MDE:inst12 " "Elaborating entity \"MDE\" for hierarchy \"Topo0:inst\|MDE:inst12\"" {  } { { "topo0.bdf" "inst12" { Schematic "C:/Users/marce/Desktop/ELD/topo0.bdf" { { 352 1200 1376 560 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498044254110 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG mde.vhd(57) " "VHDL Process Statement warning at mde.vhd(57): signal \"SIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST mde.vhd(57) " "VHDL Process Statement warning at mde.vhd(57): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG mde.vhd(75) " "VHDL Process Statement warning at mde.vhd(75): signal \"SIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG mde.vhd(77) " "VHDL Process Statement warning at mde.vhd(77): signal \"SIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST mde.vhd(77) " "VHDL Process Statement warning at mde.vhd(77): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG mde.vhd(95) " "VHDL Process Statement warning at mde.vhd(95): signal \"SIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG mde.vhd(97) " "VHDL Process Statement warning at mde.vhd(97): signal \"SIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST mde.vhd(97) " "VHDL Process Statement warning at mde.vhd(97): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG mde.vhd(115) " "VHDL Process Statement warning at mde.vhd(115): signal \"SIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG mde.vhd(117) " "VHDL Process Statement warning at mde.vhd(117): signal \"SIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST mde.vhd(117) " "VHDL Process Statement warning at mde.vhd(117): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG mde.vhd(135) " "VHDL Process Statement warning at mde.vhd(135): signal \"SIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T_SEN mde.vhd(135) " "VHDL Process Statement warning at mde.vhd(135): signal \"T_SEN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G mde.vhd(135) " "VHDL Process Statement warning at mde.vhd(135): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST mde.vhd(135) " "VHDL Process Statement warning at mde.vhd(135): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG mde.vhd(137) " "VHDL Process Statement warning at mde.vhd(137): signal \"SIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG mde.vhd(154) " "VHDL Process Statement warning at mde.vhd(154): signal \"SIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG mde.vhd(171) " "VHDL Process Statement warning at mde.vhd(171): signal \"SIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG mde.vhd(189) " "VHDL Process Statement warning at mde.vhd(189): signal \"SIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG mde.vhd(207) " "VHDL Process Statement warning at mde.vhd(207): signal \"SIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mde.vhd" "" { Text "C:/Users/marce/Desktop/ELD/mde.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044254204 "|Topo|Topo0:inst|MDE:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst15 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst15\"" {  } { { "Topo.bdf" "inst15" { Schematic "C:/Users/marce/Desktop/ELD/Topo.bdf" { { 360 264 400 560 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498044254813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst15 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst15\"" {  } { { "Topo.bdf" "" { Schematic "C:/Users/marce/Desktop/ELD/Topo.bdf" { { 360 264 400 560 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498044254844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst15 " "Instantiated megafunction \"LPM_COUNTER:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 50000000 " "Parameter \"LPM_MODULUS\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498044254860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498044254860 ""}  } { { "Topo.bdf" "" { Schematic "C:/Users/marce/Desktop/ELD/Topo.bdf" { { 360 264 400 560 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498044254860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c2i " "Found entity 1: cntr_c2i" {  } { { "db/cntr_c2i.tdf" "" { Text "C:/Users/marce/Desktop/ELD/db/cntr_c2i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498044255110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498044255110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c2i LPM_COUNTER:inst15\|cntr_c2i:auto_generated " "Elaborating entity \"cntr_c2i\" for hierarchy \"LPM_COUNTER:inst15\|cntr_c2i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/instalados/programas/altera/quartus 15/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498044255110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eic " "Found entity 1: cmpr_eic" {  } { { "db/cmpr_eic.tdf" "" { Text "C:/Users/marce/Desktop/ELD/db/cmpr_eic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498044255235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498044255235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eic LPM_COUNTER:inst15\|cntr_c2i:auto_generated\|cmpr_eic:cmpr1 " "Elaborating entity \"cmpr_eic\" for hierarchy \"LPM_COUNTER:inst15\|cntr_c2i:auto_generated\|cmpr_eic:cmpr1\"" {  } { { "db/cntr_c2i.tdf" "cmpr1" { Text "C:/Users/marce/Desktop/ELD/db/cntr_c2i.tdf" 165 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498044255235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorDePulso GeradorDePulso:inst8 " "Elaborating entity \"GeradorDePulso\" for hierarchy \"GeradorDePulso:inst8\"" {  } { { "Topo.bdf" "inst8" { Schematic "C:/Users/marce/Desktop/ELD/Topo.bdf" { { 320 464 592 400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498044255423 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X GeradorDePulso.vhd(30) " "VHDL Process Statement warning at GeradorDePulso.vhd(30): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GeradorDePulso.vhd" "" { Text "C:/Users/marce/Desktop/ELD/GeradorDePulso.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044255470 "|Topo|GeradorDePulso:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X GeradorDePulso.vhd(45) " "VHDL Process Statement warning at GeradorDePulso.vhd(45): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GeradorDePulso.vhd" "" { Text "C:/Users/marce/Desktop/ELD/GeradorDePulso.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498044255470 "|Topo|GeradorDePulso:inst8"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CASCADE" "3 " "Ignored 3 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Quartus II" 0 -1 1498044256985 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1498044256985 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1498044258923 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1498044261204 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498044261204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197 " "Implemented 197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1498044263188 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1498044263188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "138 " "Implemented 138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1498044263188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1498044263188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "752 " "Peak virtual memory: 752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498044263485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 08:24:23 2017 " "Processing ended: Wed Jun 21 08:24:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498044263485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498044263485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498044263485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498044263485 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498044273095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498044273095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 08:24:30 2017 " "Processing started: Wed Jun 21 08:24:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498044273095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1498044273095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Topo -c Topo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Topo -c Topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1498044273095 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1498044274267 ""}
{ "Info" "0" "" "Project  = Topo" {  } {  } 0 0 "Project  = Topo" 0 0 "Fitter" 0 0 1498044274267 ""}
{ "Info" "0" "" "Revision = Topo" {  } {  } 0 0 "Revision = Topo" 0 0 "Fitter" 0 0 1498044274267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1498044274454 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Topo EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Topo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1498044274454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498044274532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498044274532 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1498044275517 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1498044275626 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498044279032 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498044279032 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498044279032 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498044279032 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498044279032 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498044279032 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498044279032 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498044279032 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498044279032 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1498044279032 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/instalados/programas/altera/quartus 15/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/instalados/programas/altera/quartus 15/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marce/Desktop/ELD/" { { 0 { 0 ""} 0 445 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498044279470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/instalados/programas/altera/quartus 15/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/instalados/programas/altera/quartus 15/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marce/Desktop/ELD/" { { 0 { 0 ""} 0 447 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498044279470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/instalados/programas/altera/quartus 15/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/instalados/programas/altera/quartus 15/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marce/Desktop/ELD/" { { 0 { 0 ""} 0 449 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498044279470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/instalados/programas/altera/quartus 15/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/instalados/programas/altera/quartus 15/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marce/Desktop/ELD/" { { 0 { 0 ""} 0 451 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498044279470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/instalados/programas/altera/quartus 15/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/instalados/programas/altera/quartus 15/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marce/Desktop/ELD/" { { 0 { 0 ""} 0 453 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498044279470 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1498044279470 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1498044279610 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Topo.sdc " "Synopsys Design Constraints File file not found: 'Topo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1498044283267 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1498044283298 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita22  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita23  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita23  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita24  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita25  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita25  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044283298 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1498044283298 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1498044283314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1498044283314 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1498044283314 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter:inst15\|cntr_c2i:auto_generated\|cout_actual  " "Automatically promoted node lpm_counter:inst15\|cntr_c2i:auto_generated\|cout_actual " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498044283407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[25\] " "Destination node lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[25\]" {  } { { "db/cntr_c2i.tdf" "" { Text "C:/Users/marce/Desktop/ELD/db/cntr_c2i.tdf" 164 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marce/Desktop/ELD/" { { 0 { 0 ""} 0 110 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498044283407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[24\] " "Destination node lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[24\]" {  } { { "db/cntr_c2i.tdf" "" { Text "C:/Users/marce/Desktop/ELD/db/cntr_c2i.tdf" 164 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marce/Desktop/ELD/" { { 0 { 0 ""} 0 111 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498044283407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[23\] " "Destination node lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[23\]" {  } { { "db/cntr_c2i.tdf" "" { Text "C:/Users/marce/Desktop/ELD/db/cntr_c2i.tdf" 164 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marce/Desktop/ELD/" { { 0 { 0 ""} 0 112 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498044283407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[22\] " "Destination node lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[22\]" {  } { { "db/cntr_c2i.tdf" "" { Text "C:/Users/marce/Desktop/ELD/db/cntr_c2i.tdf" 164 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marce/Desktop/ELD/" { { 0 { 0 ""} 0 113 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498044283407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[21\] " "Destination node lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[21\]" {  } { { "db/cntr_c2i.tdf" "" { Text "C:/Users/marce/Desktop/ELD/db/cntr_c2i.tdf" 164 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marce/Desktop/ELD/" { { 0 { 0 ""} 0 114 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498044283407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[20\] " "Destination node lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[20\]" {  } { { "db/cntr_c2i.tdf" "" { Text "C:/Users/marce/Desktop/ELD/db/cntr_c2i.tdf" 164 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marce/Desktop/ELD/" { { 0 { 0 ""} 0 115 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498044283407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[19\] " "Destination node lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[19\]" {  } { { "db/cntr_c2i.tdf" "" { Text "C:/Users/marce/Desktop/ELD/db/cntr_c2i.tdf" 164 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marce/Desktop/ELD/" { { 0 { 0 ""} 0 116 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498044283407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[18\] " "Destination node lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[18\]" {  } { { "db/cntr_c2i.tdf" "" { Text "C:/Users/marce/Desktop/ELD/db/cntr_c2i.tdf" 164 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marce/Desktop/ELD/" { { 0 { 0 ""} 0 117 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498044283407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[17\] " "Destination node lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[17\]" {  } { { "db/cntr_c2i.tdf" "" { Text "C:/Users/marce/Desktop/ELD/db/cntr_c2i.tdf" 164 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marce/Desktop/ELD/" { { 0 { 0 ""} 0 118 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498044283407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[16\] " "Destination node lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[16\]" {  } { { "db/cntr_c2i.tdf" "" { Text "C:/Users/marce/Desktop/ELD/db/cntr_c2i.tdf" 164 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marce/Desktop/ELD/" { { 0 { 0 ""} 0 119 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498044283407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1498044283407 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1498044283407 ""}  } { { "db/cntr_c2i.tdf" "" { Text "C:/Users/marce/Desktop/ELD/db/cntr_c2i.tdf" 170 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marce/Desktop/ELD/" { { 0 { 0 ""} 0 136 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498044283407 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1498044284142 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498044284142 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498044284142 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498044284157 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498044284157 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1498044284157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1498044284157 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1498044284157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1498044284220 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1498044284220 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1498044284220 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498044284470 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1498044284735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1498044289329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498044289736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1498044289892 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1498044294267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498044294267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1498044294782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/marce/Desktop/ELD/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1498044298642 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1498044298642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498044300173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1498044300173 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1498044300173 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1498044300251 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498044300376 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498044300798 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498044300892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498044301220 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498044301798 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marce/Desktop/ELD/output_files/Topo.fit.smsg " "Generated suppressed messages file C:/Users/marce/Desktop/ELD/output_files/Topo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1498044302642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1409 " "Peak virtual memory: 1409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498044303408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 08:25:03 2017 " "Processing ended: Wed Jun 21 08:25:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498044303408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498044303408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498044303408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1498044303408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1498044308862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498044308878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 08:25:08 2017 " "Processing started: Wed Jun 21 08:25:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498044308878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1498044308878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Topo -c Topo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Topo -c Topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1498044308878 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1498044313363 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1498044313566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "647 " "Peak virtual memory: 647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498044315644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 08:25:15 2017 " "Processing ended: Wed Jun 21 08:25:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498044315644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498044315644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498044315644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1498044315644 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1498044316628 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1498044319659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498044319659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 08:25:19 2017 " "Processing started: Wed Jun 21 08:25:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498044319659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498044319659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Topo -c Topo " "Command: quartus_sta Topo -c Topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498044319659 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1498044319972 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1498044320159 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1498044320238 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1498044320238 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Topo.sdc " "Synopsys Design Constraints File file not found: 'Topo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1498044320675 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1498044320675 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1498044320675 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\] lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\] lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1498044320675 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1498044320675 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita22  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita23  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita23  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita24  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita25  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita25  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1498044321019 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321019 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1498044321019 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1498044321081 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1498044321128 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1498044321128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.491 " "Worst-case setup slack is -4.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.491            -116.441 CLOCK  " "   -4.491            -116.441 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.883             -81.323 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\]  " "   -3.883             -81.323 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498044321128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.617 " "Worst-case hold slack is -1.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.617             -18.898 CLOCK  " "   -1.617             -18.898 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\]  " "    0.405               0.000 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498044321144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.868 " "Worst-case recovery slack is -2.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.868             -59.324 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\]  " "   -2.868             -59.324 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498044321159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.147 " "Worst-case removal slack is 1.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.147               0.000 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\]  " "    1.147               0.000 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498044321159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.410 CLOCK  " "   -3.000             -36.410 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -223.079 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\]  " "   -1.285            -223.079 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044321159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498044321159 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1498044321488 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1498044321566 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1498044322191 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita22  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita23  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita23  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita24  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita25  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita25  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1498044322253 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322253 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1498044322269 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1498044322269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.908 " "Worst-case setup slack is -3.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.908            -101.257 CLOCK  " "   -3.908            -101.257 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.347             -67.830 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\]  " "   -3.347             -67.830 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498044322300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.509 " "Worst-case hold slack is -1.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.509             -18.857 CLOCK  " "   -1.509             -18.857 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\]  " "    0.357               0.000 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498044322316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.430 " "Worst-case recovery slack is -2.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.430             -49.116 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\]  " "   -2.430             -49.116 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498044322331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.047 " "Worst-case removal slack is 1.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.047               0.000 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\]  " "    1.047               0.000 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498044322331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.410 CLOCK  " "   -3.000             -36.410 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -190.230 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\]  " "   -1.285            -190.230 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498044322347 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1498044322566 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita22  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita23  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita23  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita24  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita25  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita25  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst15\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1498044322738 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322738 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1498044322738 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1498044322738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.720 " "Worst-case setup slack is -1.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720             -44.551 CLOCK  " "   -1.720             -44.551 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.419             -23.827 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\]  " "   -1.419             -23.827 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498044322753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.902 " "Worst-case hold slack is -0.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902             -11.101 CLOCK  " "   -0.902             -11.101 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\]  " "    0.184               0.000 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498044322769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.994 " "Worst-case recovery slack is -0.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.994             -18.928 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\]  " "   -0.994             -18.928 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498044322785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.548 " "Worst-case removal slack is 0.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\]  " "    0.548               0.000 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498044322785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.182 CLOCK  " "   -3.000             -29.182 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -94.362 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\]  " "   -1.000             -94.362 lpm_counter:inst15\|cntr_c2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498044322863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498044322863 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1498044323800 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1498044323800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "812 " "Peak virtual memory: 812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498044324019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 08:25:24 2017 " "Processing ended: Wed Jun 21 08:25:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498044324019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498044324019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498044324019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498044324019 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498044328878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498044328894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 08:25:28 2017 " "Processing started: Wed Jun 21 08:25:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498044328894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498044328894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Topo -c Topo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Topo -c Topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498044328894 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Topo_7_1200mv_85c_slow.vho C:/Users/marce/Desktop/ELD/simulation/modelsim/ simulation " "Generated file Topo_7_1200mv_85c_slow.vho in folder \"C:/Users/marce/Desktop/ELD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1498044329644 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Topo_7_1200mv_0c_slow.vho C:/Users/marce/Desktop/ELD/simulation/modelsim/ simulation " "Generated file Topo_7_1200mv_0c_slow.vho in folder \"C:/Users/marce/Desktop/ELD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1498044329706 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Topo_min_1200mv_0c_fast.vho C:/Users/marce/Desktop/ELD/simulation/modelsim/ simulation " "Generated file Topo_min_1200mv_0c_fast.vho in folder \"C:/Users/marce/Desktop/ELD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1498044329785 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Topo.vho C:/Users/marce/Desktop/ELD/simulation/modelsim/ simulation " "Generated file Topo.vho in folder \"C:/Users/marce/Desktop/ELD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1498044329847 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Topo_7_1200mv_85c_vhd_slow.sdo C:/Users/marce/Desktop/ELD/simulation/modelsim/ simulation " "Generated file Topo_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/marce/Desktop/ELD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1498044329910 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Topo_7_1200mv_0c_vhd_slow.sdo C:/Users/marce/Desktop/ELD/simulation/modelsim/ simulation " "Generated file Topo_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/marce/Desktop/ELD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1498044330035 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Topo_min_1200mv_0c_vhd_fast.sdo C:/Users/marce/Desktop/ELD/simulation/modelsim/ simulation " "Generated file Topo_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/marce/Desktop/ELD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1498044330144 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Topo_vhd.sdo C:/Users/marce/Desktop/ELD/simulation/modelsim/ simulation " "Generated file Topo_vhd.sdo in folder \"C:/Users/marce/Desktop/ELD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1498044330238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "618 " "Peak virtual memory: 618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498044330378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 08:25:30 2017 " "Processing ended: Wed Jun 21 08:25:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498044330378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498044330378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498044330378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498044330378 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498044331081 ""}
