#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_0000029f7fc6a740 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000029f7fc5d250 .scope module, "image_sprite_tb" "image_sprite_tb" 3 4;
 .timescale -9 -12;
v0000029f7fccd4d0_0 .var "hcount_in", 10 0;
v0000029f7fccce90_0 .var "pixel_clk_in", 0 0;
v0000029f7fcccd50_0 .net "pixel_out", 11 0, L_0000029f7fccccb0;  1 drivers
v0000029f7fccc170_0 .var "rst_in", 0 0;
S_0000029f7fc5d3e0 .scope module, "uut" "image_sprite" 3 13, 4 6 0, S_0000029f7fc5d250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pixel_clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "x_in";
    .port_info 3 /INPUT 11 "hcount_in";
    .port_info 4 /INPUT 10 "y_in";
    .port_info 5 /INPUT 10 "vcount_in";
    .port_info 6 /OUTPUT 12 "pixel_out";
P_0000029f7fd5a0f0 .param/l "HEIGHT" 0 4 7, +C4<00000000000000000000000100000000>;
P_0000029f7fd5a128 .param/l "WIDTH" 0 4 7, +C4<00000000000000000000000100000000>;
L_0000029f7fc66d60 .functor AND 1, L_0000029f7fccc350, L_0000029f7fccc490, C4<1>, C4<1>;
L_0000029f7fc66900 .functor AND 1, L_0000029f7fcccfd0, L_0000029f7fccbef0, C4<1>, C4<1>;
L_0000029f7fc65fd0 .functor AND 1, L_0000029f7fc66d60, L_0000029f7fc66900, C4<1>, C4<1>;
v0000029f7fcca020_0 .net *"_ivl_0", 31 0, L_0000029f7fccbbd0;  1 drivers
L_0000029f7fd60598 .functor BUFT 1, C4<00000000000000000000000101111100>, C4<0>, C4<0>, C4<0>;
v0000029f7fcc9c60_0 .net *"_ivl_10", 31 0, L_0000029f7fd60598;  1 drivers
L_0000029f7fd605e0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000029f7fccac00_0 .net *"_ivl_14", 31 0, L_0000029f7fd605e0;  1 drivers
v0000029f7fcca980_0 .net *"_ivl_18", 31 0, L_0000029f7fcccb70;  1 drivers
L_0000029f7fd600d0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000029f7fcca0c0_0 .net/2u *"_ivl_20", 31 0, L_0000029f7fd600d0;  1 drivers
v0000029f7fcc9e40_0 .net *"_ivl_23", 31 0, L_0000029f7fccc210;  1 drivers
v0000029f7fcca160_0 .net *"_ivl_24", 31 0, L_0000029f7fccd2f0;  1 drivers
v0000029f7fcca200_0 .net *"_ivl_28", 0 0, L_0000029f7fccc350;  1 drivers
L_0000029f7fd60088 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029f7fccb060_0 .net *"_ivl_3", 20 0, L_0000029f7fd60088;  1 drivers
v0000029f7fcca2a0_0 .net *"_ivl_30", 31 0, L_0000029f7fccc3f0;  1 drivers
L_0000029f7fd60118 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029f7fcca3e0_0 .net *"_ivl_33", 20 0, L_0000029f7fd60118;  1 drivers
L_0000029f7fd60628 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000029f7fcca480_0 .net *"_ivl_34", 31 0, L_0000029f7fd60628;  1 drivers
L_0000029f7fd60160 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000029f7fcca520_0 .net/2u *"_ivl_38", 31 0, L_0000029f7fd60160;  1 drivers
L_0000029f7fd60550 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000029f7fcca5c0_0 .net *"_ivl_4", 31 0, L_0000029f7fd60550;  1 drivers
v0000029f7fcca700_0 .net *"_ivl_40", 31 0, L_0000029f7fccd390;  1 drivers
v0000029f7fccad40_0 .net *"_ivl_42", 0 0, L_0000029f7fccc490;  1 drivers
v0000029f7fcca7a0_0 .net *"_ivl_45", 0 0, L_0000029f7fc66d60;  1 drivers
v0000029f7fccaca0_0 .net *"_ivl_46", 0 0, L_0000029f7fcccfd0;  1 drivers
L_0000029f7fd60670 .functor BUFT 1, C4<00000000000000000000000101111100>, C4<0>, C4<0>, C4<0>;
v0000029f7fcc96c0_0 .net *"_ivl_48", 31 0, L_0000029f7fd60670;  1 drivers
L_0000029f7fd606b8 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000029f7fcc9800_0 .net *"_ivl_52", 31 0, L_0000029f7fd606b8;  1 drivers
L_0000029f7fd601a8 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000029f7fccaa20_0 .net/2u *"_ivl_56", 31 0, L_0000029f7fd601a8;  1 drivers
v0000029f7fccaac0_0 .net *"_ivl_58", 31 0, L_0000029f7fccd430;  1 drivers
v0000029f7fccb380_0 .net *"_ivl_60", 0 0, L_0000029f7fccbef0;  1 drivers
v0000029f7fcc94e0_0 .net *"_ivl_63", 0 0, L_0000029f7fc66900;  1 drivers
L_0000029f7fd601f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000029f7fccab60_0 .net/2u *"_ivl_66", 11 0, L_0000029f7fd601f0;  1 drivers
v0000029f7fcc9760_0 .net *"_ivl_8", 31 0, L_0000029f7fccd890;  1 drivers
v0000029f7fcc9940_0 .net "hcount_in", 10 0, v0000029f7fccd4d0_0;  1 drivers
v0000029f7fcc9a80_0 .net "image_addr", 15 0, L_0000029f7fcccdf0;  1 drivers
v0000029f7fcc9b20_0 .net "image_prod", 7 0, L_0000029f7fc66510;  1 drivers
v0000029f7fccc990_0 .net "in_sprite", 0 0, L_0000029f7fc65fd0;  1 drivers
v0000029f7fccca30_0 .net "palette_prod", 11 0, v0000029f7fcc98a0_0;  1 drivers
v0000029f7fccc8f0_0 .net "pixel_clk_in", 0 0, v0000029f7fccce90_0;  1 drivers
v0000029f7fccc5d0_0 .net "pixel_out", 11 0, L_0000029f7fccccb0;  alias, 1 drivers
v0000029f7fccd110_0 .net "rst_in", 0 0, v0000029f7fccc170_0;  1 drivers
L_0000029f7fd60508 .functor BUFT 1, C4<0101111100>, C4<0>, C4<0>, C4<0>;
v0000029f7fccc0d0_0 .net "vcount_in", 9 0, L_0000029f7fd60508;  1 drivers
L_0000029f7fd60478 .functor BUFT 1, C4<00100000000>, C4<0>, C4<0>, C4<0>;
v0000029f7fccbd10_0 .net "x_in", 10 0, L_0000029f7fd60478;  1 drivers
L_0000029f7fd604c0 .functor BUFT 1, C4<0100000000>, C4<0>, C4<0>, C4<0>;
v0000029f7fccd750_0 .net "y_in", 9 0, L_0000029f7fd604c0;  1 drivers
L_0000029f7fccbbd0 .concat [ 11 21 0 0], v0000029f7fccd4d0_0, L_0000029f7fd60088;
L_0000029f7fccd890 .arith/sub 32, L_0000029f7fccbbd0, L_0000029f7fd60550;
L_0000029f7fcccb70 .arith/sub 32, L_0000029f7fd60598, L_0000029f7fd605e0;
L_0000029f7fccc210 .arith/mult 32, L_0000029f7fcccb70, L_0000029f7fd600d0;
L_0000029f7fccd2f0 .arith/sum 32, L_0000029f7fccd890, L_0000029f7fccc210;
L_0000029f7fcccdf0 .part L_0000029f7fccd2f0, 0, 16;
L_0000029f7fccc350 .cmp/ge 11, v0000029f7fccd4d0_0, L_0000029f7fd60478;
L_0000029f7fccc3f0 .concat [ 11 21 0 0], v0000029f7fccd4d0_0, L_0000029f7fd60118;
L_0000029f7fccd390 .arith/sum 32, L_0000029f7fd60628, L_0000029f7fd60160;
L_0000029f7fccc490 .cmp/gt 32, L_0000029f7fccd390, L_0000029f7fccc3f0;
L_0000029f7fcccfd0 .cmp/ge 10, L_0000029f7fd60508, L_0000029f7fd604c0;
L_0000029f7fccd430 .arith/sum 32, L_0000029f7fd606b8, L_0000029f7fd601a8;
L_0000029f7fccbef0 .cmp/gt 32, L_0000029f7fccd430, L_0000029f7fd60670;
L_0000029f7fccccb0 .functor MUXZ 12, L_0000029f7fd601f0, v0000029f7fcc98a0_0, L_0000029f7fc65fd0, C4<>;
S_0000029f7fd5e600 .scope module, "image" "xilinx_single_port_ram_read_first" 4 32, 5 10 0, S_0000029f7fc5d3e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000029f7fd5b390 .param/str "INIT_FILE" 0 5 14, "data/image.mem";
P_0000029f7fd5b3c8 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000010000000000000000>;
P_0000029f7fd5b400 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000029f7fd5b438 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000029f7fc69a00 .array "BRAM", 0 65535, 7 0;
v0000029f7fc69be0_0 .net "addra", 15 0, L_0000029f7fcccdf0;  alias, 1 drivers
v0000029f7fcc9580_0 .net "clka", 0 0, v0000029f7fccce90_0;  alias, 1 drivers
L_0000029f7fd60238 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000029f7fcca340_0 .net "dina", 7 0, L_0000029f7fd60238;  1 drivers
v0000029f7fccaf20_0 .net "douta", 7 0, L_0000029f7fc66510;  alias, 1 drivers
L_0000029f7fd602c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000029f7fccade0_0 .net "ena", 0 0, L_0000029f7fd602c8;  1 drivers
v0000029f7fcc9620_0 .var "ram_data", 7 0;
L_0000029f7fd60310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000029f7fcc9ee0_0 .net "regcea", 0 0, L_0000029f7fd60310;  1 drivers
v0000029f7fcc9bc0_0 .net "rsta", 0 0, v0000029f7fccc170_0;  alias, 1 drivers
L_0000029f7fd60280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029f7fcc9d00_0 .net "wea", 0 0, L_0000029f7fd60280;  1 drivers
S_0000029f7fd5e790 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000029f7fd5e600;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000029f7fd5e790
v0000029f7fc6a0e0_0 .var/i "depth", 31 0;
TD_image_sprite_tb.uut.image.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000029f7fc6a0e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000029f7fc6a0e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000029f7fc6a0e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000029f7fcc9170 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000029f7fd5e600;
 .timescale -9 -12;
L_0000029f7fc66510 .functor BUFZ 8, v0000029f7fc6a5e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000029f7fc6a5e0_0 .var "douta_reg", 7 0;
E_0000029f7fc6d9c0 .event posedge, v0000029f7fcc9580_0;
S_0000029f7fcc9300 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000029f7fd5e600;
 .timescale -9 -12;
S_0000029f7fccb4a0 .scope module, "palette" "xilinx_single_port_ram_read_first" 4 48, 5 10 0, S_0000029f7fc5d3e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000029f7fd594d0 .param/str "INIT_FILE" 0 5 14, "data/palette.mem";
P_0000029f7fd59508 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000029f7fd59540 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000029f7fd59578 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000029f7fcc9da0 .array "BRAM", 0 255, 11 0;
v0000029f7fcca660_0 .net "addra", 7 0, L_0000029f7fc66510;  alias, 1 drivers
v0000029f7fcca8e0_0 .net "clka", 0 0, v0000029f7fccce90_0;  alias, 1 drivers
L_0000029f7fd60358 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000029f7fcca840_0 .net "dina", 11 0, L_0000029f7fd60358;  1 drivers
v0000029f7fcc9f80_0 .net "douta", 11 0, v0000029f7fcc98a0_0;  alias, 1 drivers
L_0000029f7fd603e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000029f7fccb240_0 .net "ena", 0 0, L_0000029f7fd603e8;  1 drivers
v0000029f7fccafc0_0 .var "ram_data", 11 0;
L_0000029f7fd60430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000029f7fccb1a0_0 .net "regcea", 0 0, L_0000029f7fd60430;  1 drivers
v0000029f7fccb100_0 .net "rsta", 0 0, v0000029f7fccc170_0;  alias, 1 drivers
L_0000029f7fd603a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029f7fccb2e0_0 .net "wea", 0 0, L_0000029f7fd603a0;  1 drivers
S_0000029f7fccb630 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000029f7fccb4a0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000029f7fccb630
v0000029f7fccae80_0 .var/i "depth", 31 0;
TD_image_sprite_tb.uut.palette.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0000029f7fccae80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000029f7fccae80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000029f7fccae80_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000029f7fccb7c0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000029f7fccb4a0;
 .timescale -9 -12;
v0000029f7fcc98a0_0 .var "douta_reg", 11 0;
S_0000029f7fccb950 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000029f7fccb4a0;
 .timescale -9 -12;
    .scope S_0000029f7fcc9300;
T_2 ;
    %vpi_call/w 5 33 "$readmemh", P_0000029f7fd5b390, v0000029f7fc69a00, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000001111111111111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000029f7fcc9170;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029f7fc6a5e0_0, 0, 8;
    %end;
    .thread T_3, $init;
    .scope S_0000029f7fcc9170;
T_4 ;
    %wait E_0000029f7fc6d9c0;
    %load/vec4 v0000029f7fcc9bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029f7fc6a5e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000029f7fcc9ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000029f7fcc9620_0;
    %assign/vec4 v0000029f7fc6a5e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029f7fd5e600;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029f7fcc9620_0, 0, 8;
    %end;
    .thread T_5, $init;
    .scope S_0000029f7fd5e600;
T_6 ;
    %wait E_0000029f7fc6d9c0;
    %load/vec4 v0000029f7fccade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000029f7fcc9d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000029f7fcca340_0;
    %load/vec4 v0000029f7fc69be0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029f7fc69a00, 0, 4;
T_6.2 ;
    %load/vec4 v0000029f7fc69be0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0000029f7fc69a00, 4;
    %assign/vec4 v0000029f7fcc9620_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000029f7fccb950;
T_7 ;
    %vpi_call/w 5 33 "$readmemh", P_0000029f7fd594d0, v0000029f7fcc9da0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000029f7fccb7c0;
T_8 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000029f7fcc98a0_0, 0, 12;
    %end;
    .thread T_8, $init;
    .scope S_0000029f7fccb7c0;
T_9 ;
    %wait E_0000029f7fc6d9c0;
    %load/vec4 v0000029f7fccb100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000029f7fcc98a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000029f7fccb1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000029f7fccafc0_0;
    %assign/vec4 v0000029f7fcc98a0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000029f7fccb4a0;
T_10 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000029f7fccafc0_0, 0, 12;
    %end;
    .thread T_10, $init;
    .scope S_0000029f7fccb4a0;
T_11 ;
    %wait E_0000029f7fc6d9c0;
    %load/vec4 v0000029f7fccb240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000029f7fccb2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000029f7fcca840_0;
    %load/vec4 v0000029f7fcca660_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029f7fcc9da0, 0, 4;
T_11.2 ;
    %load/vec4 v0000029f7fcca660_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000029f7fcc9da0, 4;
    %assign/vec4 v0000029f7fccafc0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000029f7fc5d250;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0000029f7fccce90_0;
    %nor/r;
    %store/vec4 v0000029f7fccce90_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000029f7fc5d250;
T_13 ;
    %vpi_call/w 3 29 "$dumpfile", "image_sprite.vcd" {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029f7fc5d250 {0 0 0};
    %vpi_call/w 3 31 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029f7fccce90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029f7fccc170_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000029f7fccd4d0_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029f7fccc170_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029f7fccc170_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000029f7fccd4d0_0, 0, 11;
T_13.0 ;
    %load/vec4 v0000029f7fccd4d0_0;
    %pad/u 32;
    %cmpi/u 1025, 0, 32;
    %jmp/0xz T_13.1, 5;
    %delay 10000, 0;
    %load/vec4 v0000029f7fccd4d0_0;
    %addi 1, 0, 11;
    %store/vec4 v0000029f7fccd4d0_0, 0, 11;
    %jmp T_13.0;
T_13.1 ;
    %delay 100000, 0;
    %vpi_call/w 3 44 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 45 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/image_sprite_tb.sv";
    "src/image_sprite.sv";
    "src/xilinx_single_port_ram_read_first.v";
