// Seed: 3164014583
module module_0 ();
  wire id_2;
  assign id_1 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input logic   id_1,
    input supply1 id_2
);
  always_ff @(1 or posedge 1) begin : LABEL_0
    if (1 || 1) id_4 <= id_1;
    else id_4 <= id_1;
    disable id_5;
  end
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    input tri id_1,
    input supply1 id_2
);
  xnor primCall (id_0, id_1, id_2, id_4, id_5, id_6);
  wire id_4, id_5;
  assign id_0 = id_2;
  wire id_6;
  module_0 modCall_1 ();
  wire id_7;
endmodule
