// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module led_serial_top_keyn_shared_next (
        ap_ready,
        key_shared_next_read,
        value_r,
        i,
        j,
        k,
        ap_return
);


output   ap_ready;
input  [255:0] key_shared_next_read;
input  [7:0] value_r;
input  [0:0] i;
input  [1:0] j;
input  [1:0] k;
output  [255:0] ap_return;

wire   [3:0] shl_ln_fu_70_p3;
wire   [4:0] shl_ln782_1_fu_82_p3;
wire   [4:0] xor_ln782_fu_90_p2;
wire   [4:0] zext_ln782_fu_78_p1;
wire   [4:0] sub_ln782_fu_96_p2;
wire   [4:0] k_cast_fu_66_p1;
wire   [4:0] sub_ln782_1_fu_102_p2;
wire   [7:0] shl_ln782_2_fu_108_p3;
wire   [255:0] zext_ln368_fu_116_p1;
wire   [255:0] shl_ln368_fu_120_p2;
wire   [255:0] xor_ln368_fu_126_p2;
wire   [255:0] zext_ln368_3_fu_138_p1;
wire   [255:0] and_ln368_fu_132_p2;
wire   [255:0] shl_ln368_3_fu_142_p2;

assign and_ln368_fu_132_p2 = (xor_ln368_fu_126_p2 & key_shared_next_read);

assign ap_ready = 1'b1;

assign k_cast_fu_66_p1 = k;

assign shl_ln368_3_fu_142_p2 = zext_ln368_3_fu_138_p1 << zext_ln368_fu_116_p1;

assign shl_ln368_fu_120_p2 = 256'd255 << zext_ln368_fu_116_p1;

assign shl_ln782_1_fu_82_p3 = {{i}, {4'd0}};

assign shl_ln782_2_fu_108_p3 = {{sub_ln782_1_fu_102_p2}, {3'd0}};

assign shl_ln_fu_70_p3 = {{j}, {2'd0}};

assign sub_ln782_1_fu_102_p2 = (sub_ln782_fu_96_p2 - k_cast_fu_66_p1);

assign sub_ln782_fu_96_p2 = (xor_ln782_fu_90_p2 - zext_ln782_fu_78_p1);

assign xor_ln368_fu_126_p2 = (shl_ln368_fu_120_p2 ^ 256'd115792089237316195423570985008687907853269984665640564039457584007913129639935);

assign xor_ln782_fu_90_p2 = (shl_ln782_1_fu_82_p3 ^ 5'd31);

assign zext_ln368_3_fu_138_p1 = value_r;

assign zext_ln368_fu_116_p1 = shl_ln782_2_fu_108_p3;

assign zext_ln782_fu_78_p1 = shl_ln_fu_70_p3;

assign ap_return = (shl_ln368_3_fu_142_p2 | and_ln368_fu_132_p2);

endmodule //led_serial_top_keyn_shared_next
