@inproceedings{conf/isvlsi/Wolf06,
  title = {Multiprocessor Systems-on-Chips},
  pages = {4},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.65},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.65},
  author = {Wayne Wolf}
}
@inproceedings{conf/isvlsi/LiMXWH09,
  title = {Modern Floorplanning with Boundary Clustering Constraint},
  pages = {79-84},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.24},
  crossref = {conf/isvlsi/2009},
  author = {Li Li and Yuchun Ma and Ning Xu and Yu Wang 0002 and Xianlong Hong}
}
@inproceedings{conf/isvlsi/SjalanderLB07,
  title = {A Flexible Datapath Interconnect for Embedded Applications},
  pages = {15-20},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.4},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.4},
  author = {Magnus Själander and Per Larsson-Edefors and Magnus Björk}
}
@inproceedings{conf/isvlsi/VenkateswaranLSTHSKS13,
  title = {Performance and energy efficient cache system design: Simultaneous execution of multiple applications on heterogeneous cores},
  pages = {200-205},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654659},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654659},
  crossref = {conf/isvlsi/2013},
  author = {Nagarajan Venkateswaran and Kartik Lakshminarasimhan and Akash Sridhar and Prashanth Thinakaran and Rajagopal Hariharan and Vinesh Srinivasan and Ram Srivatsa Kannan and Aswin Sridharan}
}
@inproceedings{conf/isvlsi/LiuTWTJ0Y15,
  title = {An Effective Chemical Mechanical Polishing Filling Approach},
  pages = {44-49},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.75},
  crossref = {conf/isvlsi/2015},
  author = {Chuangwen Liu and Peishan Tu and Pangbo Wu and Haomo Tang and Yande Jiang and Jian Kuang 0001 and Evangeline F. Y. Young}
}
@inproceedings{conf/isvlsi/WangCWZC11,
  title = {AIFSP: An Adaptive Instruction Flow Stream Processor},
  pages = {272-277},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.62},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.62},
  crossref = {conf/isvlsi/2011},
  author = {Yaohua Wang and Shuming Chen and Jianghua Wan and Kai Zhang and Shenggang Chen}
}
@inproceedings{conf/isvlsi/KaragounisKAPP10,
  title = {The Impact of Process Faults on Specific Parameters of a 1.9GHz CMOS Mixer},
  pages = {405-409},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.55},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.55},
  crossref = {conf/isvlsi/2010},
  author = {Anastasios Karagounis and Basilis Kotsos and Nikolaos Assimakis and Eyrikleia Petropoulou and Athanasios Polyzos}
}
@inproceedings{conf/isvlsi/NigussiePI06,
  title = {Delay-Insensitive On-Chip Communication Link using Low-Swing Simultaneous Bidirectional Signaling},
  pages = {217-224},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.34},
  author = {Ethiopia Nigussie and Juha Plosila and Jouni Isoaho}
}
@inproceedings{conf/isvlsi/RajagopalN04,
  title = {CMOS Analog Programmable Logic Array},
  pages = {291-292},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339561},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339561},
  author = {Chandrasekar Rajagopal and Adrián Núñez-Aldana}
}
@inproceedings{conf/isvlsi/NigamK15,
  title = {Enabling Scaling of Advanced CMOS Technologies: A Reliability Perspective},
  pages = {199},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.120},
  crossref = {conf/isvlsi/2015},
  author = {Tanya Nigam and Andreas Kerber}
}
@inproceedings{conf/isvlsi/AdegbijaG14,
  title = {Dynamic Phase-Based Optimization of Embedded Systems},
  pages = {236-239},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.17},
  crossref = {conf/isvlsi/2014},
  author = {Tosiron Adegbija and Ann Gordon-Ross}
}
@inproceedings{conf/isvlsi/DongCC09,
  title = {Variation Aware Routing for Three-Dimensional FPGAs},
  pages = {298-303},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.44},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.44},
  crossref = {conf/isvlsi/2009},
  author = {Chen Dong and Scott Chilstedt and Deming Chen}
}
@inproceedings{conf/isvlsi/RamBL11,
  title = {A Novel Evolutionary Technique for Multi-objective Power, Area and Delay Optimization in High Level Synthesis of Datapaths},
  pages = {290-295},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.55},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.55},
  crossref = {conf/isvlsi/2011},
  author = {D. S. Harish Ram and M. C. Bhuvaneswari and S. M. Logesh}
}
@inproceedings{conf/isvlsi/AravaJLC08,
  title = {A Generic Design for Encoding and Decoding Variable Length Codes in Multi-codec Video Processing Engines},
  pages = {197-202},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.49},
  crossref = {conf/isvlsi/2008},
  author = {V. K. Prasad Arava and Manhwee Jo and HyoukJoong Lee and Kiyoung Choi}
}
@inproceedings{conf/isvlsi/DijkR14,
  title = {PUF Interfaces and their Security},
  pages = {25-28},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.90},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.90},
  crossref = {conf/isvlsi/2014},
  author = {Marten van Dijk and Uli Ruhrmair}
}
@inproceedings{conf/isvlsi/VeeramachaneniKASS07,
  title = {Novel, High-Speed 16-Digit BCD Adders Conforming to IEEE 754r Format},
  pages = {343-350},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.71},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.71},
  author = {Sreehari Veeramachaneni and Kirthi M. Krishna and Lingamneni Avinash and Reddy Puppala Sreekanth and M. B. Srinivas}
}
@inproceedings{conf/isvlsi/MondalHD14,
  title = {An Efficient Hardware Implementation of DVFS in Multi-core System with Wireless Network-on-Chip},
  pages = {184-189},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.98},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.98},
  crossref = {conf/isvlsi/2014},
  author = {Hemanta Kumar Mondal and Gade Narayana Sri Harsha and Sujay Deb}
}
@inproceedings{conf/isvlsi/Muller08,
  title = {Emerging Concepts in Non-volatile Memory Technologies - Era of Resistance Switching Memories},
  pages = {3},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.97},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.97},
  crossref = {conf/isvlsi/2008},
  author = {Christophe Muller}
}
@inproceedings{conf/isvlsi/DuttaBGR14,
  title = {Mach-Zehnder Interferometer Based All Optical Reversible Carry-Lookahead Adder},
  pages = {412-417},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.102},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.102},
  crossref = {conf/isvlsi/2014},
  author = {Pratik Dutta and Chandan Bandyopadhyay and Chandan Giri and Hafizur Rahaman}
}
@inproceedings{conf/isvlsi/ChandraS02,
  title = {Simultaneous Optimization of Driving Buffer and Routing Switch Sizes in an FPGA using an Iso-Area Approach},
  pages = {35-40},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016870},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016870},
  author = {Vikas Chandra and Herman Schmit}
}
@inproceedings{conf/isvlsi/BechtsoudisS10,
  title = {Side Channel Attacks Cryptanalysis against Block Ciphers Based on FPGA Devices},
  pages = {460-461},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.104},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.104},
  crossref = {conf/isvlsi/2010},
  author = {Anestis Bechtsoudis and Nicolas Sklavos}
}
@inproceedings{conf/isvlsi/GopalakrishnanK03,
  title = {An Architectural Leakage Power Simulator for VHDL Structural Datapaths},
  pages = {211-212},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183470},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183470},
  author = {Chandramouli Gopalakrishnan and Srinivas Katkoori}
}
@inproceedings{conf/isvlsi/HongGP13,
  title = {Dynamic encryption key design and management for memory data encryption in embedded systems},
  pages = {70-75},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654625},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654625},
  crossref = {conf/isvlsi/2013},
  author = {Mei Hong and Hui Guo and Sri Parameswaran}
}
@inproceedings{conf/isvlsi/KrundelMC10a,
  title = {Autonomous Design in VLSI: Growing and Learning on Silicon},
  pages = {481-485},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.109},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.109},
  crossref = {conf/isvlsi/2010},
  author = {Ludovic A. Krundel and David J. Mulvaney and Vassilios A. Chouliaras}
}
@inproceedings{conf/isvlsi/SrinivasanRAKK13,
  title = {A study on polymorphing superscalar processor dynamically to improve power efficiency},
  pages = {46-51},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654621},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654621},
  crossref = {conf/isvlsi/2013},
  author = {Sudarshan Srinivasan and Rance Rodrigues and Arunachalam Annamalai and Israel Koren and Sandip Kundu}
}
@inproceedings{conf/isvlsi/Coppola10,
  title = {Small Worlds: The Dynamics of NoCs in Tomorrow SoC Architecture},
  pages = {5},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.112},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.112},
  crossref = {conf/isvlsi/2010},
  author = {Marcello Coppola}
}
@inproceedings{conf/isvlsi/KancharapuDMBS11,
  title = {A Low-Power Low-Skew Current-Mode Clock Distribution Network in 90nm CMOS Technology},
  pages = {132-137},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.80},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.80},
  crossref = {conf/isvlsi/2011},
  author = {Naveen Kumar Kancharapu and Marshnil Vipin Dave and Veerraju Masimukkula and Maryam Shojaei Baghini and Dinesh Kumar Sharma}
}
@inproceedings{conf/isvlsi/HeSCYTGS05,
  title = {A Hierachical Method for Wiring and Congestion Prediction},
  pages = {307-308},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.6},
  author = {Fei He and Xiaoyu Song and Lerong Cheng and Guowu Yang and Zhiwei Tang and Ming Gu and Jia-Guang Sun}
}
@inproceedings{conf/isvlsi/VaddinaRLLP11,
  title = {Thermal Analysis of Advanced 3D Stacked Systems},
  pages = {371-372},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.36},
  crossref = {conf/isvlsi/2011},
  author = {Kameswar Rao Vaddina and Amir-Mohammad Rahmani and Khalid Latif 0002 and Pasi Liljeberg and Juha Plosila}
}
@inproceedings{conf/isvlsi/KarfaBSM11,
  title = {Equivalence Checking of Array-Intensive Programs},
  pages = {156-161},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.61},
  crossref = {conf/isvlsi/2011},
  author = {Chandan Karfa and Kunal Banerjee and Dipankar Sarkar and Chitta Mandal}
}
@inproceedings{conf/isvlsi/SyafalniS12,
  title = {A Fast Head-Tail Expression Generator for TCAM - Application to Packet Classification},
  pages = {27-32},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.47},
  crossref = {conf/isvlsi/2012},
  author = {Infall Syafalni and Tsutomu Sasao}
}
@inproceedings{conf/isvlsi/ShimaB14,
  title = {High Mobility n and p Channels on Gallium Arsenide and Silicon Substrates Using Interfacial Misfit Dislocation Arrays},
  pages = {374-379},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.99},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.99},
  crossref = {conf/isvlsi/2014},
  author = {Darryl Shima and Ganesh Balakrishnan}
}
@inproceedings{conf/isvlsi/MukherjeeKM15,
  title = {Hardware Verification Using Software Analyzers},
  pages = {7-12},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.107},
  crossref = {conf/isvlsi/2015},
  author = {Rajdeep Mukherjee and Daniel Kroening and Tom Melham}
}
@inproceedings{conf/isvlsi/SukhsawasB04,
  title = {A High-Level Implementation of a High Performance Pipeline FFT on Virtex-E FPGAs},
  pages = {229-232},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339538},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339538},
  author = {S. Sukhsawas and Khaled Benkrid}
}
@inproceedings{conf/isvlsi/DasalukunteRO11,
  title = {Improved Memory Architecture for Multicarrier Faster-than-Nyquist Iterative Decoder},
  pages = {296-300},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.7},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.7},
  crossref = {conf/isvlsi/2011},
  author = {Deepak Dasalukunte and Fredrik Rusek and Viktor Öwall}
}
@inproceedings{conf/isvlsi/LiXCSWZ09,
  title = {Thermal-Assisted Spin Transfer Torque Memory (STT-RAM) Cell Design Exploration},
  pages = {217-222},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.17},
  crossref = {conf/isvlsi/2009},
  author = {Hai Li and Haiwen Xi and Yiran Chen and John Stricklin and Xiaobin Wang and Tong Zhang 0002}
}
@inproceedings{conf/isvlsi/SankaranK09,
  title = {Floorplan Driven High Level Synthesis for Crosstalk Noise Minimization in Macro-cell Based Designs},
  pages = {274-279},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.59},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.59},
  crossref = {conf/isvlsi/2009},
  author = {Hariharan Sankaran and Srinivas Katkoori}
}
@inproceedings{conf/isvlsi/AroraKJW07,
  title = {Phase-Noise Driven System Design of Fractional-N Frequency Synthesizers and Validation With Measured Results},
  pages = {133-138},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.82},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.82},
  author = {Himanshu Arora and Nikolaus Klemmer and Thomas Jochum and Patrick D. Wolf}
}
@inproceedings{conf/isvlsi/EfstathiouTPV15,
  title = {Modulo 2n ± 1 Fused Add-Multiply Units},
  pages = {91-96},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.12},
  crossref = {conf/isvlsi/2015},
  author = {Constantinos Efstathiou and Kostas Tsoumanis and Kiamal Z. Pekmestzi and Ioannis Voyiatzis}
}
@inproceedings{conf/isvlsi/MukherjeeKMS15,
  title = {Equivalence Checking Using Trace Partitioning},
  pages = {13-18},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.110},
  crossref = {conf/isvlsi/2015},
  author = {Rajdeep Mukherjee and Daniel Kroening and Tom Melham and Mandayam K. Srivas}
}
@inproceedings{conf/isvlsi/VaddiDA11,
  title = {Effect of Gate-S/D Underlap, Asymmetric and Independent Gate Features in the Minimization of Short Channel Effects in Nanoscale DGMOSFET},
  pages = {37-42},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.22},
  crossref = {conf/isvlsi/2011},
  author = {Ramesh Vaddi and Sudeb Dasgupta and R. P. Agarwal}
}
@inproceedings{conf/isvlsi/ChanodiaV06,
  title = {Effects of Parameter Variations and Crosstalk Noise on H-Tree Clock Distribution Networks},
  pages = {456-457},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.40},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.40},
  author = {Itisha Chanodia and Dimitrios Velenis}
}
@inproceedings{conf/isvlsi/ZhouYZC11,
  title = {Minimization of Circuit Delay and Power through Gate Sizing and Threshold Voltage Assignment},
  pages = {212-217},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.29},
  crossref = {conf/isvlsi/2011},
  author = {Shuzhe Zhou and Hailong Yao and Qiang Zhou and Yici Cai}
}
@inproceedings{conf/isvlsi/VolpatoMSG10,
  title = {A Post-compiling Approach that Exploits Code Granularity in Scratchpads to Improve Energy Efficiency},
  pages = {127-132},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.66},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.66},
  crossref = {conf/isvlsi/2010},
  author = {Daniel P. Volpato and Alexandre K. I. Mendonça and Luiz C. V. dos Santos and José Luís Almada Güntzel}
}
@inproceedings{conf/isvlsi/ShiFDGHS05,
  title = {PASSAT: Efficient SAT-Based Test Pattern Generation for Industrial Circuits},
  pages = {212-217},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.55},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.55},
  author = {Junhao Shi and Görschwin Fey and Rolf Drechsler and Andreas Glowatz and Friedrich Hapke and Jürgen Schlöffel}
}
@inproceedings{conf/isvlsi/JaiswalVS15,
  title = {Architecture for Dual-Mode Quadruple Precision Floating Point Adder},
  pages = {249-254},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.70},
  crossref = {conf/isvlsi/2015},
  author = {Manish Kumar Jaiswal and B. Sharat Chandra Varma and Hayden Kwok-Hay So}
}
@inproceedings{conf/isvlsi/NiemierK04,
  title = {The "4-Diamond Circuit" - A Minimally Complex Nano-Scale Computational Building Block in QCA},
  pages = {3-10},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339501},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339501},
  author = {Michael T. Niemier and Peter M. Kogge}
}
@inproceedings{conf/isvlsi/TangWHH11,
  title = {Characterizing the L1 Data Cache's Vulnerability to Transient Errors in Chip-Multiprocessors},
  pages = {266-271},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.23},
  crossref = {conf/isvlsi/2011},
  author = {Li Tang and Shuai Wang and Jie S. Hu and Xiaobo Sharon Hu}
}
@inproceedings{conf/isvlsi/SayutiI13,
  title = {Real-time low-power task mapping in Networks-on-Chip},
  pages = {14-19},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654616},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654616},
  crossref = {conf/isvlsi/2013},
  author = {M. Norazizi Sham Mohd Sayuti and Leandro Soares Indrusiak}
}
@inproceedings{conf/isvlsi/BaloukasPSSJSCPMMCCMK10,
  title = {Mapping Embedded Applications on MPSoCs: The MNEMEE Approach},
  pages = {512-517},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.96},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.96},
  crossref = {conf/isvlsi/2010},
  author = {Christos Baloukas and Lazaros Papadopoulos and Dimitrios Soudris and Sander Stuijk and Olivera Jovanovic and Florian Schmoll and Daniel Cordes and Robert Pyka and Arindam Mallik and Stylianos Mamagkakis and François Capman and Séverin Collet and Nikolaos Mitas and Dimitrios Kritharidis}
}
@inproceedings{conf/isvlsi/CadenasMJ05,
  title = {A New Organization for a Perceptron-Based Branch Predictor and Its FPGA Implementation},
  pages = {305-306},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.11},
  author = {Oswaldo Cadenas and Graham M. Megson and Daniel Jones}
}
@inproceedings{conf/isvlsi/GopalakrishnanK04,
  title = {Tabu Search Based Behavioral Synthesis of Low Leakage Datapaths},
  pages = {260-261},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339548},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339548},
  author = {Chandramouli Gopalakrishnan and Srinivas Katkoori}
}
@inproceedings{conf/isvlsi/Martin-PirchioCJM07,
  title = {A comparison of low power architectures for digital delay measurement},
  pages = {498-499},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.3},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.3},
  author = {Franco Martin-Pirchio and Alfonso Chacon-Rodriguez and Pedro Julián and Pablo Sergio Mandolesi}
}
@inproceedings{conf/isvlsi/WuELWAM07,
  title = {Fast Complex Valued Matrix Inversion for Multi-User STBC-MIMO Decoding},
  pages = {325-330},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.45},
  author = {Di Wu and Johan Eilert and Dake Liu and Dandan Wang and Naofal Al-Dhahir and Hlaing Minn}
}
@inproceedings{conf/isvlsi/SilvanoFCAPZBCCBSTSHSBPRYBXSKALMAMV10,
  title = {2PARMA: Parallel Paradigms and Run-Time Management Techniques for Many-Core Architectures},
  pages = {494-499},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.93},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.93},
  crossref = {conf/isvlsi/2010},
  author = {Cristina Silvano and William Fornaciari and Stefano Crespi-Reghizzi and Giovanni Agosta and Gianluca Palermo and Vittorio Zaccaria and Patrick Bellasi and Fabrizio Castro and Simone Corbetta and Andrea Di Biagio and Ettore Speziale and Michele Tartara and David Siorpaes and Heiko Hübert and Benno Stabernack and Jens Brandenburg and Martin Palkovic and Praveen Raghavan and Chantal Ykman-Couvreur and Alexandros Bartzas and Sotirios Xydis and Dimitrios Soudris and Torsten Kempf and Gerd Ascheid and Rainer Leupers and Heinrich Meyr and Junaid Ansari and Petri Mähönen and Bart Vanthournout}
}
@inproceedings{conf/isvlsi/ShaerD02,
  title = {An Efficient Partitioning Algorithm of Combinational CMOS Circuits},
  pages = {159-164},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016890},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016890},
  author = {Bassam Shaer and Khaled Dib}
}
@inproceedings{conf/isvlsi/HuangV05,
  title = {Sensitivity Analysis of a Cluster-Based Interconnect Model for FPGAs},
  pages = {250-251},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.68},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.68},
  author = {Renqiu Huang and Ranga Vemuri}
}
@inproceedings{conf/isvlsi/GohringerB10,
  title = {FPGA-Based Runtime Adaptive Multiprocessor Approach for Embedded High Performance Computing Applications},
  pages = {477-478},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.30},
  crossref = {conf/isvlsi/2010},
  author = {Diana Göhringer and Jürgen Becker}
}
@inproceedings{conf/isvlsi/WangCK02,
  title = {Optimal Supply and Threshold Scaling for Subthreshold CMOS Circuits},
  pages = {7-14},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016866},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016866},
  author = {Alice Wang and Anantha Chandrakasan and Stephen V. Kosonocky}
}
@inproceedings{conf/isvlsi/ChouliarasJKN05,
  title = {Configurable Multiprocessors for High-Performance MPEG-4 Video Coding},
  pages = {272-273},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.24},
  author = {Vassilios A. Chouliaras and Tom R. Jacobs and Ashwin K. Kumaraswamy and José L. Núñez-Yáñez}
}
@inproceedings{conf/isvlsi/SartorLCKWB15,
  title = {A Novel Phase-Based Low Overhead Fault Tolerance Approach for VLIW Processors},
  pages = {485-490},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.19},
  crossref = {conf/isvlsi/2015},
  author = {Anderson Luiz Sartor and Arthur Francisco Lorenzon and Luigi Carro and Fernanda Gusmão de Lima Kastensmidt and Stephan Wong and Antonio Carlos Schneider Beck}
}
@inproceedings{conf/isvlsi/Ejnioui07,
  title = {FPGA Prototyping of a Two-Phase Self-Oscillating Micropipeline},
  pages = {437-438},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.46},
  author = {Abdel Ejnioui}
}
@inproceedings{conf/isvlsi/PaulssonHJB06,
  title = {Methods for Run-time Failure Recognition and Recovery in dynamic and partial Reconfigurable Systems Based on Xilinx Virtex-II Pro FPGAs},
  pages = {159-166},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.62},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.62},
  author = {Katarina Paulsson and Michael Hübner and Markus Jung and Jürgen Becker}
}
@inproceedings{conf/isvlsi/RamponPTBNB15,
  title = {Digital Right Management for IP Protection},
  pages = {200-203},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.127},
  crossref = {conf/isvlsi/2015},
  author = {Jérôme Rampon and Renaud Perillat and Lionel Torres and Pascal Benoit and Giorgio Di Natale and Mario Barbareschi}
}
@inproceedings{conf/isvlsi/JiangZJSHGS12,
  title = {Uncertain Model and Algorithm for Hardware/Software Partitioning},
  pages = {243-248},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.14},
  crossref = {conf/isvlsi/2012},
  author = {Yu Jiang and Hehua Zhang and Xun Jiao and Xiaoyu Song and William N. N. Hung and Ming Gu and Jiaguang Sun}
}
@inproceedings{conf/isvlsi/DehyadgariNAN06,
  title = {A New Protocol Stack Model for Network on Chip},
  pages = {440-441},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.7},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.7},
  author = {Masood Deh-Yadegari and Mohsen Nickray and Ali Afzali-Kusha and Zainalabedin Navabi}
}
@inproceedings{conf/isvlsi/KuehnleBRDB11,
  title = {The Study of a Dynamic Reconfiguration Manager for Systems-on-Chip},
  pages = {13-18},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.35},
  crossref = {conf/isvlsi/2011},
  author = {Matthias Kühnle and Alisson Vasconcelos De Brito and Christoph Roth and Konstantinos Dagas and Jürgen Becker}
}
@inproceedings{conf/isvlsi/DasalukunteRAO11,
  title = {Design and Implementation of Iterative Decoder for Faster-than-Nyquist Signaling Multicarrier Systems},
  pages = {359-360},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.40},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.40},
  crossref = {conf/isvlsi/2011},
  author = {Deepak Dasalukunte and Fredrik Rusek and John B. Anderson and Viktor Öwall}
}
@inproceedings{conf/isvlsi/KunduC11,
  title = {Design and Evaluation of Mesh-of-Tree Based Network-on-Chip for Two- and Three-Dimensional Integrated Circuits},
  pages = {357-358},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.45},
  crossref = {conf/isvlsi/2011},
  author = {Santanu Kundu and Santanu Chattopadhyay}
}
@inproceedings{conf/isvlsi/HailiangMLY10,
  title = {Performance Optimization of Conventional MOS-Like Carbon Nanotube-FETs Based on Dual-Gate-Material},
  pages = {277-281},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.20},
  crossref = {conf/isvlsi/2010},
  author = {Zhou Hailiang and Minxuan Zhang and Fang Liang and Hao Yue}
}
@inproceedings{conf/isvlsi/BhattacharyaR09,
  title = {A New Placement Algorithm for Reduction of Soft Errors in Macrocell Based Design of Nanometer Circuits},
  pages = {91-96},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.37},
  crossref = {conf/isvlsi/2009},
  author = {Koustav Bhattacharya and Nagarajan Ranganathan}
}
@inproceedings{conf/isvlsi/SureshB14,
  title = {Variation Aware Design of Post-Silicon Tunable Clock Buffer},
  pages = {1-6},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.95},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.95},
  crossref = {conf/isvlsi/2014},
  author = {Vikram B. Suresh and Wayne P. Burleson}
}
@inproceedings{conf/isvlsi/ChuangBLCLL02,
  title = {A High Speed Shift-Invariant Wavelet Transform Chip for Video Compression},
  pages = {125-134},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016886},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016886},
  author = {Henry Y. H. Chuang and David P. Birch and Li-Chang Liu and Jong-Chih Chien and Steven P. Levitan and Ching-Chung Li}
}
@inproceedings{conf/isvlsi/XuSKB14,
  title = {Post-Silicon Validation and Calibration of Hardware Security Primitives},
  pages = {29-34},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.80},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.80},
  crossref = {conf/isvlsi/2014},
  author = {Xiaolin Xu and Vikram B. Suresh and Raghavan Kumar and Wayne P. Burleson}
}
@inproceedings{conf/isvlsi/Fournaris10,
  title = {Hardware Module Design for Ensuring Trust},
  pages = {155-160},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.80},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.80},
  crossref = {conf/isvlsi/2010},
  author = {Apostolos P. Fournaris}
}
@inproceedings{conf/isvlsi/KorkrnazAP06,
  title = {Ultra-Low Energy Computing with Noise: Energy-Performance-Probability Trade-offs},
  pages = {349-354},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.91},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.91},
  author = {Pinar Korkmaz and Bilge E. S. Akgul and Krishna V. Palem}
}
@inproceedings{conf/isvlsi/GomathisankaranT04,
  title = {WARM SRAM: A Novel Scheme to Reduce Static Leakage Energy in SRAM Arrays},
  pages = {105-114},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339516},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339516},
  author = {Mahadevan Gomathisankaran and Akhilesh Tyagi}
}
@inproceedings{conf/isvlsi/Sayed-AhmedKGD15,
  title = {Recurrence Relations Revisited: Scalable Verification of Bit Level Multiplier Circuits},
  pages = {1-6},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.45},
  crossref = {conf/isvlsi/2015},
  author = {Amr A. R. Sayed-Ahmed and Ulrich Kühne and Daniel Große and Rolf Drechsler}
}
@inproceedings{conf/isvlsi/DokhanchiJMT11,
  title = {Feasibility Study of Using the RF Interconnects in Large FPGAs to Improve Routing Tracks Usage},
  pages = {1-6},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.85},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.85},
  crossref = {conf/isvlsi/2011},
  author = {Adel Dokhanchi and Ali Jahanian and Esfandiar Mehrshahi and Mohammad Taghi Teimoori}
}
@inproceedings{conf/isvlsi/TheocharidesMPD08,
  title = {A Novel System-Level On-Chip Resource Allocation Method for Manycore Architectures},
  pages = {99-104},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.30},
  crossref = {conf/isvlsi/2008},
  author = {Theocharis Theocharides and Maria K. Michael and Marios M. Polycarpou and Ajit Dingankar}
}
@inproceedings{conf/isvlsi/ButzenRKR07,
  title = {Modeling Subthreshold Leakage Current in General Transistor Networks},
  pages = {512-513},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.68},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.68},
  author = {Paulo F. Butzen and André Inácio Reis and Chris H. Kim and Renato P. Ribas}
}
@inproceedings{conf/isvlsi/LuLOS10,
  title = {QCA Systolic Matrix Multiplier},
  pages = {149-154},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.53},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.53},
  crossref = {conf/isvlsi/2010},
  author = {Liang Lu and Weiqiang Liu and Máire O'Neill and Earl E. Swartzlander Jr.}
}
@inproceedings{conf/isvlsi/MentzeBHCM04,
  title = {A Low Voltage to High Voltage Level Shifter in a Low Voltage, 0.25 µm, PD SOI Process},
  pages = {218-221},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339535},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339535},
  author = {Erik J. Mentze and Kevin M. Buck and Herbert L. Hess and David F. Cox and Mohammad M. Mojarradi}
}
@inproceedings{conf/isvlsi/RuanK06,
  title = {An Efficient Data-Independent Technique for Compressing Test Vectors in Systems-on-a-Chip},
  pages = {153-158},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.19},
  author = {Xiaoyu Ruan and Rajendra S. Katti}
}
@inproceedings{conf/isvlsi/TamC07,
  title = {A MEMS Ultra-Stable Short Duration Current Pulse Generator},
  pages = {369-374},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.8},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.8},
  author = {Andrew Tam and Sazzadur Chowdhury}
}
@inproceedings{conf/isvlsi/SiddiquaG10,
  title = {Recovery Boosting: A Technique to Enhance NBTI Recovery in SRAM Arrays},
  pages = {393-398},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.15},
  crossref = {conf/isvlsi/2010},
  author = {Taniya Siddiqua and Sudhanva Gurumurthi}
}
@inproceedings{conf/isvlsi/ChenHPM13,
  title = {Branch-and-bound style resource constrained scheduling using efficient structure-aware pruning},
  pages = {224-229},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654637},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654637},
  crossref = {conf/isvlsi/2013},
  author = {Mingsong Chen and Saijie Huang and Geguang Pu and Prabhat Mishra}
}
@inproceedings{conf/isvlsi/LuT10,
  title = {Clock Tree Synthesis with XOR Gates for Polarity Assignment},
  pages = {17-22},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.62},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.62},
  crossref = {conf/isvlsi/2010},
  author = {Jianchao Lu and Baris Taskin}
}
@inproceedings{conf/isvlsi/WilleSSD12,
  title = {Circuit Line Minimization in the HDL-Based Synthesis of Reversible Logic},
  pages = {213-218},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.43},
  crossref = {conf/isvlsi/2012},
  author = {Robert Wille and Mathias Soeken and Eleonora Schönborn and Rolf Drechsler}
}
@inproceedings{conf/isvlsi/GaneshpureK12a,
  title = {A DFT Methodology for Repairing Embedded Memories of Large MPSoCs},
  pages = {108-113},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.17},
  crossref = {conf/isvlsi/2012},
  author = {Kunal P. Ganeshpure and Sandip Kundu}
}
@inproceedings{conf/isvlsi/ArunachalamAN03,
  title = {Optimal shielding/spacing metrics for low power design},
  pages = {167-172},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183442},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183442},
  author = {Ravishankar Arunachalam and Emrah Acar and Sani R. Nassif}
}
@inproceedings{conf/isvlsi/NikodemBB12,
  title = {Synthesis of Multithreshold Threshold Gates},
  pages = {94-99},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.58},
  crossref = {conf/isvlsi/2012},
  author = {Maciej Nikodem and Marek A. Bawiec and Janusz Biernat}
}
@inproceedings{conf/isvlsi/GupteSVHRU08,
  title = {Memory Power Modeling - A Novel Approach},
  pages = {263-268},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.15},
  crossref = {conf/isvlsi/2008},
  author = {Ajit Gupte and Mohit Sharma and Gaurav Varshney and Lakshmikantha Holla and Parvinder Rana and H. Udayakumar}
}
@inproceedings{conf/isvlsi/KaramiAFR07,
  title = {Quantitative Comparison of Optical and Electrical H, X, and Y clock Distribution Networks},
  pages = {488-489},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.87},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.87},
  author = {Mohammad Azim Karami and Ali Afzali-Kusha and Reza Faraji-Dana and Masoud Rostami}
}
@inproceedings{conf/isvlsi/GuptaK02,
  title = {Force-Directed Scheduling for Dynamic Power Optimization},
  pages = {75-82},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016878},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016878},
  author = {Suvodeep Gupta and Srinivas Katkoori}
}
@inproceedings{conf/isvlsi/LiuLKJ10,
  title = {Inter-process Communication Using Pipes in FPGA-Based Adaptive Computing},
  pages = {80-85},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.103},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.103},
  crossref = {conf/isvlsi/2010},
  author = {Ming Liu and Zhonghai Lu and Wolfgang Kuehn and Axel Jantsch}
}
@inproceedings{conf/isvlsi/LiuF05,
  title = {A Low Power Embedded Dataflow Coprocessor},
  pages = {246-247},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.9},
  author = {Yijun Liu and Stephen B. Furber}
}
@inproceedings{conf/isvlsi/TradowskyHDB13,
  title = {LImbiC: An adaptable architecture description language model for developing an application-specific image processor},
  pages = {34-39},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654619},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654619},
  crossref = {conf/isvlsi/2013},
  author = {Carsten Tradowsky and Tanja Harbaum and Shaver Deyerle and Jürgen Becker}
}
@inproceedings{conf/isvlsi/BastosCPCM07,
  title = {MOTIM - A Scalable Architecture for Ethernet Switches},
  pages = {451-452},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.70},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.70},
  author = {Erico Bastos and Everton Carara and Daniel V. Pigatto and Ney Laert Vilar Calazans and Fernando Moraes}
}
@inproceedings{conf/isvlsi/RachlinSG05,
  title = {Analysis of a Mask-Based Nanowire Decoder},
  pages = {6-13},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.17},
  author = {Eric Rachlin and John E. Savage and Benjamin Gojman}
}
@inproceedings{conf/isvlsi/OrfeiG15,
  title = {Logic Switches Operating at the Minimum Energy of Computing},
  pages = {274-279},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.39},
  crossref = {conf/isvlsi/2015},
  author = {Francesco Orfei and Luca Gammaitoni}
}
@inproceedings{conf/isvlsi/SrinivasanTRC04,
  title = {System-Level Design Techniques for Throughput and Power Optimization of Multiprocessor SoC Architectures},
  pages = {39-45},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339506},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339506},
  author = {Krishnan Srinivasan and Nagender Telkar and Vijay Ramamurthi and Karam S. Chatha}
}
@inproceedings{conf/isvlsi/SinhaDLS11,
  title = {A Novel Binding Algorithm to Reduce Critical Path Delay During High Level Synthesis},
  pages = {278-283},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.18},
  crossref = {conf/isvlsi/2011},
  author = {Sharad Sinha and Udit Dhawan and Siew Kei Lam and Thambipillai Srikanthan}
}
@inproceedings{conf/isvlsi/AlimadadiSLMDP08,
  title = {Energy Recovery from High-Frequency Clocks Using DC-DC Converters},
  pages = {162-167},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.102},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.102},
  crossref = {conf/isvlsi/2008},
  author = {Mehdi Alimadadi and Samad Sheikhaei and Guy Lemieux and Shahriar Mirabbasi and William G. Dunford and Patrick R. Palmer}
}
@inproceedings{conf/isvlsi/SahuVGC11,
  title = {Application Mapping onto Mesh Structured Network-on-Chip Using Particle Swarm Optimization},
  pages = {335-336},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.21},
  crossref = {conf/isvlsi/2011},
  author = {Pradip Kumar Sahu and Putta Venkatesh and Sunilraju Gollapalli and Santanu Chattopadhyay}
}
@inproceedings{conf/isvlsi/BahmaniSPDD12,
  title = {A 3D-NoC Router Implementation Exploiting Vertically-Partially-Connected Topologies},
  pages = {9-14},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.19},
  crossref = {conf/isvlsi/2012},
  author = {Maryam Bahmani and Abbas Sheibanyrad and Frédéric Pétrot and Florentine Dubois and Paolo Durante}
}
@inproceedings{conf/isvlsi/Fujita14,
  title = {Variation-Aware Analysis and Test Pattern Generation Based on Functional Faults},
  pages = {273-277},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.116},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.116},
  crossref = {conf/isvlsi/2014},
  author = {Masahiro Fujita}
}
@inproceedings{conf/isvlsi/KumarKMBV11,
  title = {A Method for Integrating Network-on-Chip Topologies with 3D ICs},
  pages = {60-65},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.74},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.74},
  crossref = {conf/isvlsi/2011},
  author = {M. Pawan Kumar and Anish S. Kumar and Srinivasan Murali and Luca Benini and Kamakoti Veezhinathan}
}
@inproceedings{conf/isvlsi/SioziosSP10,
  title = {Towards Supporting Fault-Tolerance in FPGAs},
  pages = {446-447},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.99},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.99},
  crossref = {conf/isvlsi/2010},
  author = {Kostas Siozios and Dimitrios Soudris and Dionisios N. Pnevmatikatos}
}
@inproceedings{conf/isvlsi/PatilQ11,
  title = {Asymmetric Drain Underlap Schottky Barrier SOI MOSFET for Low-Power High Performance Nanoscale CMOS Circuits},
  pages = {43-48},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.52},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.52},
  crossref = {conf/isvlsi/2011},
  author = {Ganesh C. Patil and S. Qureshi}
}
@inproceedings{conf/isvlsi/GuoS05,
  title = {High Speed Redundant Adder and Divider in Output Prediction Logic},
  pages = {34-41},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.38},
  author = {Xinyu Guo and Carl Sechen}
}
@inproceedings{conf/isvlsi/NoguchiIFMNKY07,
  title = {A 10T Non-Precharge Two-Port SRAM for 74% Power Reduction in Video Processing},
  pages = {107-112},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.2},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.2},
  author = {Hiroki Noguchi and Yusuke Iguchi and Hidehiro Fujiwara and Yasuhiro Morita and Koji Nii and Hiroshi Kawaguchi and Masahiko Yoshimoto}
}
@inproceedings{conf/isvlsi/HernandezC08,
  title = {Testing Skew and Logic Faults in SoC Interconnects},
  pages = {151-156},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.93},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.93},
  crossref = {conf/isvlsi/2008},
  author = {Nestor Hernandez and Víctor H. Champac}
}
@inproceedings{conf/isvlsi/RatkovicPSDPUCV15,
  title = {Joint Circuit-System Design Space Exploration of Multiplier Unit Structure for Energy-Efficient Vector Processors},
  pages = {19-26},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.23},
  crossref = {conf/isvlsi/2015},
  author = {Ivan Ratkovic and Oscar Palomar and Milan Stanic and Milovan Duric and Djordje Peic and Osman S. Unsal and Adrián Cristal and Mateo Valero}
}
@inproceedings{conf/isvlsi/KalayappanS15,
  title = {SecX: A Framework for Collecting Runtime Statistics for SoCs with Multiple Accelerators},
  pages = {137-142},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.22},
  crossref = {conf/isvlsi/2015},
  author = {Rajshekar Kalayappan and Smruti R. Sarangi}
}
@inproceedings{conf/isvlsi/Siskos10,
  title = {FGMOS Based Built-In Current Sensor for Low Supply Voltage Analog and Mixed-Signal Circuits Testing},
  pages = {259-264},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.31},
  crossref = {conf/isvlsi/2010},
  author = {Stylianos Siskos}
}
@inproceedings{conf/isvlsi/Ben-AsherS08,
  title = {Finding the Best Compromise in Compiling Compound Loops to Verilog},
  pages = {495-498},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.10},
  crossref = {conf/isvlsi/2008},
  author = {Yosi Ben-Asher and Eddie Shochat}
}
@inproceedings{conf/isvlsi/MukherjeeJB04,
  title = {Handling Data Streams while Compiling C Programs onto Hardware},
  pages = {271-272},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339553},
  author = {Rajarshi Mukherjee and Alex K. Jones and Prithviraj Banerjee}
}
@inproceedings{conf/isvlsi/ZhengMK12,
  title = {Metamodel-Assisted Fast and Accurate Optimization of an OP-AMP for Biomedical Applications},
  pages = {273-278},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.11},
  crossref = {conf/isvlsi/2012},
  author = {Geng Zheng and Saraju P. Mohanty and Elias Kougianos}
}
@inproceedings{conf/isvlsi/HoffmanICC07,
  title = {Overview of the Scalable Communications Core},
  pages = {3-8},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.77},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.77},
  author = {Jeffrey D. Hoffman and David Arditti Ilitzky and Anthony Chun and Aliaksei Chapyzhenka}
}
@inproceedings{conf/isvlsi/RoyGGR11,
  title = {Optimizing Test Wrapper for Embedded Cores Using TSV Based 3D SOCs},
  pages = {31-36},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.33},
  crossref = {conf/isvlsi/2011},
  author = {Surajit Kumar Roy and Chandan Giri and Sourav Ghosh and Hafizur Rahaman}
}
@inproceedings{conf/isvlsi/SaputraOVKB05,
  title = {A Data-Driven Approach for Embedded Security},
  pages = {104-109},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.4},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.4},
  author = {Hendra Saputra and Ozcan Ozturk and Narayanan Vijaykrishnan and Mahmut T. Kandemir and Richard R. Brooks}
}
@inproceedings{conf/isvlsi/ShaoMYZ08,
  title = {Process Algebra Based SoC Test Scheduling for Test Time Minimization},
  pages = {134-138},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.88},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.88},
  crossref = {conf/isvlsi/2008},
  author = {Jingbo Shao and Guangsheng Ma and Zhi Yang and Ruixue Zhang}
}
@inproceedings{conf/isvlsi/WedlerSK02,
  title = {Improving Structural FSM Traversal by Constraint-Satisfying Logic Simulation},
  pages = {151-158},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016889},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016889},
  author = {Markus Wedler and Dominik Stoffel and Wolfgang Kunz}
}
@inproceedings{conf/isvlsi/WangPC14,
  title = {Processor Design with Asymmetric Reliability},
  pages = {565-570},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.63},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.63},
  crossref = {conf/isvlsi/2014},
  author = {Zheng Wang and Goutam Paul and Anupam Chattopadhyay}
}
@inproceedings{conf/isvlsi/Gamrat10,
  title = {Challenges and Perspectives of Computer Architecture at the Nano Scale},
  pages = {8-10},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.118},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.118},
  crossref = {conf/isvlsi/2010},
  author = {Christian Gamrat}
}
@inproceedings{conf/isvlsi/ChengWLL15,
  title = {A Similarity Based Circuit Partitioning and Trimming Method to Defend against Hardware Trojans},
  pages = {368-373},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.93},
  crossref = {conf/isvlsi/2015},
  author = {Yun Cheng and Ying Wang and Huawei Li and Xiaowei Li}
}
@inproceedings{conf/isvlsi/MacNameeH15,
  title = {On-Chip Instrumentation for Runtime Verification in Deeply Embedded Processors},
  pages = {374-379},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.38},
  crossref = {conf/isvlsi/2015},
  author = {Ciaran MacNamee and Donal Heffernan}
}
@inproceedings{conf/isvlsi/LebretonV08,
  title = {Power Modeling in SystemC at Transaction Level, Application to a DVFS Architecture},
  pages = {463-466},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.71},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.71},
  crossref = {conf/isvlsi/2008},
  author = {Hugo Lebreton and Pascal Vivet}
}
@inproceedings{conf/isvlsi/ShaoLCL12,
  title = {Utilizing PCM for Energy Optimization in Embedded Systems},
  pages = {398-403},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.81},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.81},
  crossref = {conf/isvlsi/2012},
  author = {Zili Shao and Yongpan Liu and Yiran Chen and Tao Li}
}
@inproceedings{conf/isvlsi/LeeNPSK13,
  title = {Do we need wide flits in Networks-on-Chip?},
  pages = {2-7},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654614},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654614},
  crossref = {conf/isvlsi/2013},
  author = {Junghee Lee and Chrysostomos Nicopoulos and Sung Joo Park and Madhavan Swaminathan and Jongman Kim}
}
@inproceedings{conf/isvlsi/MeinhardtR13,
  title = {A yield-driven regular layout synthesis},
  pages = {221-222},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654649},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654649},
  crossref = {conf/isvlsi/2013},
  author = {Cristina Meinhardt and Ricardo Reis}
}
@inproceedings{conf/isvlsi/SmailagicSMRT05,
  title = {eWatch: Context Sensitive System Design Case Study},
  pages = {98-103},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.31},
  author = {Asim Smailagic and Daniel P. Siewiorek and Uwe Maurer and Anthony Rowe and Karen P. Tang}
}
@inproceedings{conf/isvlsi/GhosalSRD08,
  title = {Thermal-Aware Placement of Standard Cells and Gate Arrays: Studies and Observations},
  pages = {369-374},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.37},
  crossref = {conf/isvlsi/2008},
  author = {Prasun Ghosal and Tuhina Samanta and Hafizur Rahaman and Parthasarathi Dasgupta}
}
@inproceedings{conf/isvlsi/SrinivasanF10,
  title = {Hierarchical DFT with Combinational Scan Compression, Partition Chain and RPCT},
  pages = {52-57},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.59},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.59},
  crossref = {conf/isvlsi/2010},
  author = {Prakash Srinivasan and Ronan Farrell}
}
@inproceedings{conf/isvlsi/NishadDJKKS14,
  title = {Analytical Model for Inverter Design Using Floating Gate Graphene Field Effect Transistors},
  pages = {148-153},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.85},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.85},
  crossref = {conf/isvlsi/2014},
  author = {Atul Kumar Nishad and Aditya Dalakoti and Ashish Jindal and Rahul Kumar and Somesh Kumar and Rohit Sharma}
}
@inproceedings{conf/isvlsi/IniewskiS04,
  title = {Low Power 2.5 Gb/s Serializer for SOC Applications},
  pages = {211-212},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339532},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339532},
  author = {Krzysztof Iniewski and Marek Syrzycki}
}
@inproceedings{conf/isvlsi/SheyninSS06,
  title = {Complexity and Low Power Issues for On-chip Interconnections in MPSoC System Level Design},
  pages = {283-288},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.30},
  author = {Yuriy Sheynin and Elena Suvorova and Felix Shutenko}
}
@inproceedings{conf/isvlsi/WolfOL02,
  title = {VLSI Systems for Embedded Video},
  pages = {3-6},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016865},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016865},
  author = {Wayne Wolf and I. Burak Özer and Tiehan Lv}
}
@inproceedings{conf/isvlsi/X05,
  title = {Message from the Technical Program Chair},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.50},
  author = {}
}
@inproceedings{conf/isvlsi/JainMP06,
  title = {Defect-Aware Design Paradigm for Reconfigurable Architectures},
  pages = {91-96},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.32},
  author = {Rahul Jain and Anindita Mukherjee and Kolin Paul}
}
@inproceedings{conf/isvlsi/ZhaoLBT14,
  title = {A Broadcast-Enabled Sensing System for Embedded Multi-core Processors},
  pages = {190-195},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.18},
  crossref = {conf/isvlsi/2014},
  author = {Jia Zhao and Shiting Justin Lu and Wayne P. Burleson and Russell Tessier}
}
@inproceedings{conf/isvlsi/SureshVK11,
  title = {On Screening Reliability Using Lithographic Process Corner Information Gleaned from Tester Measurements},
  pages = {248-253},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.66},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.66},
  crossref = {conf/isvlsi/2011},
  author = {Vikram B. Suresh and Priyamvada Vijayakumar and Sandip Kundu}
}
@inproceedings{conf/isvlsi/LiTLL08,
  title = {Standard Cell Like Via-Configurable Logic Block for Structured ASICs},
  pages = {381-386},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.50},
  crossref = {conf/isvlsi/2008},
  author = {Mei-Chen Li and Hui-Hsiang Tung and Chien-Chung Lai and Rung-Bin Lin}
}
@inproceedings{conf/isvlsi/TimarchiNK09,
  title = {Maximally Redundant High-Radix Signed-Digit Adder: New Algorithm and Implementation},
  pages = {97-102},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.30},
  crossref = {conf/isvlsi/2009},
  author = {Somayeh Timarchi and Keivan Navi and Omid Kavehei}
}
@inproceedings{conf/isvlsi/KarfaMS11,
  title = {Verification of Register Transfer Level Low Power Transformations},
  pages = {313-314},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.73},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.73},
  crossref = {conf/isvlsi/2011},
  author = {Chandan Karfa and Chitta Mandal and Dipankar Sarkar}
}
@inproceedings{conf/isvlsi/GharanK15,
  title = {Index-Based Round-Robin Arbiter for NoC Routers},
  pages = {62-67},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.27},
  crossref = {conf/isvlsi/2015},
  author = {Masoud Oveis Gharan and Gul N. Khan}
}
@inproceedings{conf/isvlsi/NamballaRE04,
  title = {Control and Data Flow Graph Extraction for High-Level Synthesis},
  pages = {192},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  url = {http://csdl.computer.org/comp/proceedings/isvlsi/2004/2097/00/20970192abs.htm},
  author = {Ravi Namballa and Nagarajan Ranganathan and Abdel Ejnioui}
}
@inproceedings{conf/isvlsi/PaulssonVHB08,
  title = {Exploitation of the External JTAG Interface for Internally Controlled Configuration Readback and Self-Reconfiguration of Spartan 3 FPGAs},
  pages = {304-309},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.74},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.74},
  crossref = {conf/isvlsi/2008},
  author = {Katarina Paulsson and Ulrich Viereck and Michael Hübner and Jürgen Becker}
}
@inproceedings{conf/isvlsi/WachterAM13,
  title = {Fault recovery communication protocol for NoC-based MPSoCs},
  pages = {219-220},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654648},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654648},
  crossref = {conf/isvlsi/2013},
  author = {Eduardo Weber Wächter and Alexandre M. Amory and Fernando Gehm Moraes}
}
@inproceedings{conf/isvlsi/RosielloFPS07,
  title = {A Hash-based Approach for Functional Regularity Extraction During Logic Synthesis},
  pages = {92-97},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.5},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.5},
  author = {Angelo P. E. Rosiello and Fabrizio Ferrandi and Davide Pandini and Donatella Sciuto}
}
@inproceedings{conf/isvlsi/LiH04,
  title = {A Spiking Recurrent Neural Network},
  pages = {321-322},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339571},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339571},
  author = {Yuan Li and John G. Harris}
}
@inproceedings{conf/isvlsi/WangYHZ07,
  title = {Asymmetrically Banked Value-Aware Register Files},
  pages = {363-368},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.27},
  author = {Shuai Wang and Hongyan Yang and Jie S. Hu and Sotirios G. Ziavras}
}
@inproceedings{conf/isvlsi/IndumathiR11,
  title = {Study and Analysis of Power Optimization Techniques for Embedded Systems},
  pages = {365-366},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.53},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.53},
  crossref = {conf/isvlsi/2011},
  author = {G. Indumathi and K. V. Ramakrishnan}
}
@inproceedings{conf/isvlsi/WestraG05,
  title = {Post-Placement Pin Optimiztion},
  pages = {238-243},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.57},
  author = {Jurjen Westra and Patrick Groeneveld}
}
@inproceedings{conf/isvlsi/SedcoleWC08,
  title = {Characterisation of FPGA Clock Variability},
  pages = {322-328},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.48},
  crossref = {conf/isvlsi/2008},
  author = {N. Pete Sedcole and Justin S. Wong and Peter Y. K. Cheung}
}
@inproceedings{conf/isvlsi/KayaK06,
  title = {A Low Power Lookup Technique for Multi-Hashing Network Applications},
  pages = {179-184},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.3},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.3},
  author = {Ilhan Kaya and Taskin Koçak}
}
@inproceedings{conf/isvlsi/WatanabeS08,
  title = {Uncriticality-Directed Low-Power Instruction Scheduling},
  pages = {69-74},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.64},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.64},
  crossref = {conf/isvlsi/2008},
  author = {Shingo Watanabe and Toshinori Sato}
}
@inproceedings{conf/isvlsi/LiuONG07,
  title = {Design of a Novel CNTFET-based Reconfigurable Logic Gate},
  pages = {285-290},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.39},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.39},
  author = {J. Liu and Ian O'Connor and David Navarro and Frédéric Gaffiot}
}
@inproceedings{conf/isvlsi/BaiKKSSB03,
  title = {An Implementation of a 32-bit ARM Processor Using Dual Power Supplies and Dual Threshold Voltages},
  pages = {149-154},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183366},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183366},
  author = {Robert Bai and Sarvesh H. Kulkarni and Wesley Kwong and Ashish Srivastava and Dennis Sylvester and David Blaauw}
}
@inproceedings{conf/isvlsi/BhaduriS04,
  title = {NANOLAB: A Tool for Evaluating Reliability of Defect-Tolerant Nano Architectures},
  pages = {25-31},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339504},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339504},
  author = {Debayan Bhaduri and Sandeep K. Shukla}
}
@inproceedings{conf/isvlsi/KarjalainenH06,
  title = {Space-Saving Layout for Passive Components},
  pages = {117-121},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.84},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.84},
  author = {Päivi H. Karjalainen and Pekka Heino}
}
@inproceedings{conf/isvlsi/ZhouKRY06,
  title = {A Robust Synchronizer},
  pages = {442-443},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.12},
  author = {Jun Zhou and David Kinniment and Gordon Russell and Alexandre Yakovlev}
}
@inproceedings{conf/isvlsi/LoKB15,
  title = {Using Configurable Bit-Width Voters to Mask Multiple Errors in Integrated Circuits},
  pages = {533-538},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.65},
  crossref = {conf/isvlsi/2015},
  author = {Thiago Berticelli Lo and Fernanda Lima Kastensmidt and Antonio Carlos Schneider Beck}
}
@inproceedings{conf/isvlsi/KondapuramM03,
  title = {Random Characterization of Design Automation Algorithms},
  pages = {264-265},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183493},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183493},
  author = {Sandeep K. Kondapuram and Peter M. Maurer}
}
@inproceedings{conf/isvlsi/OkobiahMK12,
  title = {Geostatistical-Inspired Metamodeling and Optimization of Nano-CMOS Circuits},
  pages = {326-331},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.12},
  crossref = {conf/isvlsi/2012},
  author = {Oghenekarho Okobiah and Saraju P. Mohanty and Elias Kougianos}
}
@inproceedings{conf/isvlsi/KhatirE10,
  title = {A Body Biasing Method for Charge Recovery Circuits: Improving the Energy Efficiency and DPA-Immunity},
  pages = {195-200},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.77},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.77},
  crossref = {conf/isvlsi/2010},
  author = {Mehrdad Khatir and Alireza Ejlali}
}
@inproceedings{conf/isvlsi/BaekCK03,
  title = {An Efficient Calibration Technique for Systematic Current-Mismatch of D/A Converters},
  pages = {80-86},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183356},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183356},
  author = {Kwang-Hyun Baek and Myung-Jun Choe and Sung-Mo Kang}
}
@inproceedings{conf/isvlsi/ParkAXIN13,
  title = {Saliency-driven dynamic configuration of HMAX for energy-efficient multi-object recognition},
  pages = {139-144},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654636},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654636},
  crossref = {conf/isvlsi/2013},
  author = {Sungho Park and Ahmed Al-Maashri and Yang Xiao and Kevin M. Irick and Vijaykrishnan Narayanan}
}
@inproceedings{conf/isvlsi/JuniorJ13,
  title = {Using guiding heuristics to improve the dynamic checking of temporal properties in data dominated high-level designs},
  pages = {20-25},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654617},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654617},
  crossref = {conf/isvlsi/2013},
  author = {Alair Dias Junior and Diogenes C. da Silva Junior}
}
@inproceedings{conf/isvlsi/Perez-AndradeCCU08,
  title = {A Versatile Linear Insertion Sorter Based on a FIFO Scheme},
  pages = {357-362},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.14},
  crossref = {conf/isvlsi/2008},
  author = {Roberto Perez-Andrade and René Cumplido and Fernando Martin del Campo and Claudia Feregrino Uribe}
}
@inproceedings{conf/isvlsi/KimZ04,
  title = {Fixed-Load Energy Recovery Memory for Low Power},
  pages = {145-150},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  url = {http://csdl.computer.org/comp/proceedings/isvlsi/2004/2097/00/20970145abs.htm},
  author = {Joohee Kim and Conrad H. Ziesler}
}
@inproceedings{conf/isvlsi/Harlow03,
  title = {Toward Design Technology in 2020: Trends, Issues, and Challenges},
  pages = {3-4},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  url = {http://csdl.computer.org/comp/proceedings/isvlsi/2003/1904/00/19040003.pdf},
  author = {Justin E. Harlow III}
}
@inproceedings{conf/isvlsi/ChenLKOD06,
  title = {Compiler-Directed Management of Leakage Power in Software-Managed Memories},
  pages = {450-451},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.29},
  author = {Guangyu Chen and Feihui Li and Mahmut T. Kandemir and Ozcan Ozturk and I. Demirkiran}
}
@inproceedings{conf/isvlsi/MiyanoWK05,
  title = {Optically Differential Reconfigurable Gate Array Using an Optical System with VCSELs},
  pages = {274-275},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.54},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.54},
  author = {Mototsugu Miyano and Minoru Watanabe and Fuminori Kobayashi}
}
@inproceedings{conf/isvlsi/MahzoonA15,
  title = {Multi-objective Optimization of Floating Point Arithmetic Expressions Using Iterative Factorization},
  pages = {243-248},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.55},
  crossref = {conf/isvlsi/2015},
  author = {Alireza Mahzoon and Bijan Alizadeh}
}
@inproceedings{conf/isvlsi/YangWZH07,
  title = {Vector Processing Support for FPGA-Oriented High Performance Applications},
  pages = {447-448},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.100},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.100},
  author = {Hongyan Yang and Shuai Wang and Sotirios G. Ziavras and Jie S. Hu}
}
@inproceedings{conf/isvlsi/XuLWXCY09,
  title = {On-line MPSoC Scheduling Considering Power Gating Induced Power/Ground Noise},
  pages = {109-114},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.54},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.54},
  crossref = {conf/isvlsi/2009},
  author = {Yan Xu and Weichen Liu and Yu Wang 0002 and Jiang Xu and Xiaoming Chen and Huazhong Yang}
}
@inproceedings{conf/isvlsi/MansourMM03,
  title = {Modified Sakurai-Newton Current Model and its Applications to CMOS Digital Circuit Design},
  pages = {62-69},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183354},
  author = {Makram M. Mansour and Mohammad M. Mansour and Amit Mehrotra}
}
@inproceedings{conf/isvlsi/AminianSZS08,
  title = {FPGA-Based Circuit Model Emulation of Quantum Algorithms},
  pages = {399-404},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.43},
  crossref = {conf/isvlsi/2008},
  author = {Mahdi Aminian and Mehdi Saeedi and Morteza Saheb Zamani and Mehdi Sedighi}
}
@inproceedings{conf/isvlsi/AxelosPM10,
  title = {A New Low-Power Soft-Error Tolerant SRAM Cell},
  pages = {399-404},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.83},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.83},
  crossref = {conf/isvlsi/2010},
  author = {Nicholas Axelos and Kiamal Z. Pekmestzi and Nikolaos Moschopoulos}
}
@inproceedings{conf/isvlsi/MolahosseiniN10,
  title = {A Reverse Converter for the Enhanced Moduli Set 2n-1, 2n+1, 22n, 22n+1-1 Using CRT and MRC},
  pages = {456-457},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.105},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.105},
  crossref = {conf/isvlsi/2010},
  author = {Amir Sabbagh Molahosseini and Keivan Navi}
}
@inproceedings{conf/isvlsi/AhmadC14,
  title = {Parallel Multi-core Verilog HDL Simulation Using Domain Partitioning},
  pages = {619-624},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.47},
  crossref = {conf/isvlsi/2014},
  author = {Tariq B. Ahmad and Maciej J. Ciesielski}
}
@inproceedings{conf/isvlsi/LiBMLO15,
  title = {Multilevel Modeling Methodology for Reconfigurable Computing Systems Based on Silicon Photonics},
  pages = {561-566},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.129},
  crossref = {conf/isvlsi/2015},
  author = {Zhen Li and Sébastien Le Beux and Christelle Monat and Xavier Letartre and Ian O'Connor}
}
@inproceedings{conf/isvlsi/GalCHM05,
  title = {Pipelined Memory Controllers for DSP Applications Handling Unpredictable Data Accesses},
  pages = {268-269},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.56},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.56},
  author = {Bertrand Le Gal and Emmanuel Casseau and Sylvain Huet and Eric Martin 0001}
}
@inproceedings{conf/isvlsi/PuriH15,
  title = {Fast Stimuli Generation for Design Validation of RTL Circuits Using Binary Particle Swarm Optimization},
  pages = {573-578},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.26},
  crossref = {conf/isvlsi/2015},
  author = {Prateek Puri and Michael S. Hsiao}
}
@inproceedings{conf/isvlsi/NatarajanSMB05,
  title = {Sensing Design Issues in Deep Submicron CMOS SRAMs},
  pages = {42-45},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.67},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.67},
  author = {Aiyappan Natarajan and Vijay Shankar and Atul Maheshwari and Wayne Burleson}
}
@inproceedings{conf/isvlsi/HigamiWTKS15,
  title = {Diagnosis of Delay Faults Considering Hazards},
  pages = {503-508},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.67},
  crossref = {conf/isvlsi/2015},
  author = {Yoshinobu Higami and Senling Wang and Hiroshi Takahashi and Shin-ya Kobayashi and Kewal K. Saluja}
}
@inproceedings{conf/isvlsi/ThepayasuwanD04,
  title = {OSIRIS: Automated Synthesis of Flat and Hierarchical Bus Architectures for Deep Submicron Systems on Chip},
  pages = {264-265},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339550},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339550},
  author = {Nattawut Thepayasuwan and Alex Doboli}
}
@inproceedings{conf/isvlsi/ArvanitiMK10,
  title = {Exploration of 2D Cellular Automata as Binary Sequence Generators},
  pages = {41-45},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.34},
  crossref = {conf/isvlsi/2010},
  author = {Efthymia Arvaniti and Ilias Mavridis and Athanasios Kakarountas}
}
@inproceedings{conf/isvlsi/AtienzaM09,
  title = {Inducing Thermal-Awareness in Multicore Systems Using Networks-on-Chip},
  pages = {187-192},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.25},
  crossref = {conf/isvlsi/2009},
  author = {David Atienza and Emilio Martinez}
}
@inproceedings{conf/isvlsi/YuL05,
  title = {Power Analysis of Rotary Clock},
  pages = {150-155},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.58},
  author = {Zhengtao Yu 0002 and Xun Liu}
}
@inproceedings{conf/isvlsi/Weis0NWSVH15,
  title = {Thermal Aspects and High-Level Explorations of 3D Stacked DRAMs},
  pages = {609-614},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.60},
  crossref = {conf/isvlsi/2015},
  author = {Christian Weis and Matthias Jung 0001 and Omar Naji and Norbert Wehn and Cristiano Santos and Pascal Vivet and Andreas Hansson}
}
@inproceedings{conf/isvlsi/MoisiadisT10,
  title = {A Receiver Circuit for Low-Swing Interconnect Schemes},
  pages = {238-241},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.41},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.41},
  crossref = {conf/isvlsi/2010},
  author = {Yiannis Moisiadis and Yiorgos Tsiatouhas}
}
@inproceedings{conf/isvlsi/ChenCOK05,
  title = {Exploiting Inter-Processor Data Sharing for Improving Behavior of Multi-Processor SoCs},
  pages = {90-95},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.32},
  author = {Guilin Chen and Guangyu Chen and Ozcan Ozturk and Mahmut T. Kandemir}
}
@inproceedings{conf/isvlsi/EsmaeiliKG06,
  title = {Effect of Glitches on the Efficiency of Components' Region-Constrained Placement as a Fast Approach to Reduce FPGA's Dynamic Power Consumption},
  pages = {416-417},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.39},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.39},
  author = {Seyed Ebrahim Esmaeili and Nabil I. Khachab and Moustafa Y. Ghannam}
}
@inproceedings{conf/isvlsi/BelloeilCM08,
  title = {Arithmetic Data Path Optimization Using Borrow-Save Representation},
  pages = {4-9},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.29},
  crossref = {conf/isvlsi/2008},
  author = {Sophie Belloeil and Roselyne Chotin-Avot and Habib Mehrez}
}
@proceedings{conf/isvlsi/2009,
  title = {IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2009, 13-15 May 2009, Tampa, Florida, USA},
  booktitle = {ISVLSI},
  publisher = {IEEE Computer Society},
  year = {2009},
  isbn = {978-0-7695-3684-2},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=5076366},
  url = {http://www.computer.org/csdl/proceedings/isvlsi/2009/3684/00/index.html},
  author = {}
}
@inproceedings{conf/isvlsi/ThakyalM14,
  title = {Layout-Aware Selection of Trace Signals for Post-Silicon Debug},
  pages = {326-331},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.19},
  crossref = {conf/isvlsi/2014},
  author = {Prateek Thakyal and Prabhat Mishra}
}
@inproceedings{conf/isvlsi/LewisYL09,
  title = {High Performance Non-blocking Switch Design in 3D Die-Stacking Technology},
  pages = {25-30},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.53},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.53},
  crossref = {conf/isvlsi/2009},
  author = {Dean L. Lewis and Sudhakar Yalamanchili and Hsien-Hsin S. Lee}
}
@inproceedings{conf/isvlsi/LettninWBGRKR07,
  title = {Coverage Driven Verification applied to Embedded Software},
  pages = {159-164},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.33},
  author = {Djones Lettnin and Markus Winterholer and Axel G. Braun and Joachim Gerlach and Jürgen Ruf and Thomas Kropf and Wolfgang Rosenstiel}
}
@inproceedings{conf/isvlsi/SenguptaM14,
  title = {Swarm Intelligence Driven Simultaneous Adaptive Exploration of Datapath and Loop Unrolling Factor during Area-Performance Tradeoff},
  pages = {106-111},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.10},
  crossref = {conf/isvlsi/2014},
  author = {Anirban Sengupta and Vipul Kumar Mishra}
}
@inproceedings{conf/isvlsi/TenentesK10,
  title = {Self-Freeze Linear Decompressors for Low Power Testing},
  pages = {63-68},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.37},
  crossref = {conf/isvlsi/2010},
  author = {Vasileios Tenentes and Xrysovalantis Kavousianos}
}
@inproceedings{conf/isvlsi/MostafaQIM10,
  title = {A Calibration Circuit for Reconfigurable Smart ADC for Biomedical Signal Processing},
  pages = {185-189},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.85},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.85},
  crossref = {conf/isvlsi/2010},
  author = {Salwa Mostafa and Wenchao Qu and Syed Kamrul Islam and Mohamed Mahfouz}
}
@inproceedings{conf/isvlsi/KharbashC07,
  title = {Reliable Binary Signed Digit Number Adder Design},
  pages = {479-484},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.88},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.88},
  author = {Fekri Kharbash and Ghulam M. Chaudhry}
}
@inproceedings{conf/isvlsi/LeeVI05,
  title = {High Performance Array Processor for Video Decoding},
  pages = {28-33},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.36},
  author = {Jooheung Lee and Narayanan Vijaykrishnan and Mary Jane Irwin}
}
@inproceedings{conf/isvlsi/EbrahimiDLT10,
  title = {Performance Analysis of 3D NoCs Partitioning Methods},
  pages = {479-480},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.26},
  crossref = {conf/isvlsi/2010},
  author = {Masoumeh Ebrahimi and Masoud Daneshtalab and Pasi Liljeberg and Hannu Tenhunen}
}
@inproceedings{conf/isvlsi/KumarIAV10,
  title = {A Scalable Bandwidth Aware Architecture for Connected Component Labeling},
  pages = {116-121},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.89},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.89},
  crossref = {conf/isvlsi/2010},
  author = {Vikram Sampath Kumar and Kevin M. Irick and Ahmed Al-Maashri and Narayanan Vijaykrishnan}
}
@inproceedings{conf/isvlsi/PrudencioIG06,
  title = {An Efficient Hardware Implementation of a Self-Adaptable Equalizer for WCDMA Downlink UMTS Standard},
  pages = {77-84},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.20},
  author = {Romualdo Begale Prudencio and Leandro Soares Indrusiak and Manfred Glesner}
}
@inproceedings{conf/isvlsi/IbrahimVNC15,
  title = {Assessment of FPGA Implementations of One Sided Jacobi Algorithm for Singular Value Decomposition},
  pages = {56-61},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.63},
  crossref = {conf/isvlsi/2015},
  author = {Ali Ibrahim and Maurizio Valle and Luca Noli and Hussein Chible}
}
@inproceedings{conf/isvlsi/BruchonTSC06,
  title = {New non-volatile FPGA concept using Magnetic Tunneling Junction},
  pages = {269-276},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.68},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.68},
  author = {Nicolas Bruchon and Lionel Torres and Gilles Sassatelli and Gaston Cambon}
}
@inproceedings{conf/isvlsi/ShenCHH07,
  title = {Activity-Aware Registers Placement for Low Power Gated Clock Tree Construction},
  pages = {383-388},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.20},
  author = {Weixiang Shen and Yici Cai and Xianlong Hong and Jiang Hu}
}
@inproceedings{conf/isvlsi/ChengCL04,
  title = {64-bit Low Threshold Voltage High-Speed Conditional Carry Adder by Complementary Pass-Transistor Logi},
  pages = {233-236},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339539},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339539},
  author = {Kuo-Hsing Cheng and Shun-Wen Cheng and Che-Yu Liao}
}
@inproceedings{conf/isvlsi/BahumanBR02,
  title = {Automated Synthesis of Standard Cells using Genetic Algorithms},
  pages = {141-150},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  url = {http://csdl.computer.org/comp/proceedings/isvlsi/2002/1486/00/14860141abs.htm},
  author = {Anil Bahuman and Benjamin Bishop and Khaled Rasheed}
}
@inproceedings{conf/isvlsi/Saint-JeanSBTR07,
  title = {HS-Scale: a Hardware-Software Scalable MP-SOC Architecture for embedded Systems},
  pages = {21-28},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.51},
  author = {Nicolas Saint-Jean and Gilles Sassatelli and Pascal Benoit and Lionel Torres and Michel Robert}
}
@inproceedings{conf/isvlsi/VijayakumarPK14,
  title = {On Maximizing Decoupling Capacitance of Clock-Gated Logic for Robust Power Delivery},
  pages = {510-515},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.76},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.76},
  crossref = {conf/isvlsi/2014},
  author = {Arunkumar Vijayakumar and Vinay C. Patil and Sandip Kundu}
}
@inproceedings{conf/isvlsi/GopalanGK05,
  title = {Leakage Power Driven Behavioral Synthesis of Pipelined Datapaths},
  pages = {167-172},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.46},
  author = {Ranganath Gopalan and Chandramouli Gopalakrishnan and Srinivas Katkoori}
}
@inproceedings{conf/isvlsi/ZhangNLA05,
  title = {An Efficient VLSI Architecture for 2-D Convolution with Quadrant Symmetric Kernels},
  pages = {303-304},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.15},
  author = {Ming Z. Zhang and Hau T. Ngo and Adam R. Livingston and Vijayan K. Asari}
}
@inproceedings{conf/isvlsi/TabriziDRKSB15,
  title = {A Detailed Routing-Aware Detailed Placement Technique},
  pages = {38-43},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.108},
  crossref = {conf/isvlsi/2015},
  author = {Aysa Fakheri Tabrizi and Nima Karimpour Darav and Logan M. Rakai and Andrew A. Kennings and William Swartz and Laleh Behjat}
}
@inproceedings{conf/isvlsi/VijayakumarKK12,
  title = {On Design of Low Cost Power Supply Noise Detection Sensor for Microprocessors},
  pages = {120-125},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.32},
  crossref = {conf/isvlsi/2012},
  author = {Arunkumar Vijayakumar and Raghavan Kumar and Sandip Kundu}
}
@inproceedings{conf/isvlsi/LeeH03,
  title = {Frequency Domain Approach for CMOS Ultra-Wideband Radios},
  pages = {236-237},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183481},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183481},
  author = {Hyung-Jin Lee and Dong Sam Ha}
}
@inproceedings{conf/isvlsi/LorenzonSCB15,
  title = {Optimized Use of Parallel Programming Interfaces in Multithreaded Embedded Architectures},
  pages = {410-415},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.85},
  crossref = {conf/isvlsi/2015},
  author = {Arthur Francisco Lorenzon and Anderson Luiz Sartor and Márcia C. Cera and Antonio Carlos Schneider Beck}
}
@inproceedings{conf/isvlsi/MorandiNSS08,
  title = {Core Allocation and Relocation Management for a Self Dynamically Reconfigurable Architecture},
  pages = {286-291},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.39},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.39},
  crossref = {conf/isvlsi/2008},
  author = {Massimo Morandi and Marco Novati and Marco D. Santambrogio and Donatella Sciuto}
}
@inproceedings{conf/isvlsi/OhsawaHK02,
  title = {High-Performance Field Programmable VLSI Processor Based on a Direct Allocation of a Control/Data Flow Graph},
  pages = {95-100},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016881},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016881},
  author = {Naotaka Ohsawa and Masanori Hariyama and Michitaka Kameyama}
}
@inproceedings{conf/isvlsi/RahmaniLPT10,
  title = {BBVC-3D-NoC: An Efficient 3D NoC Architecture Using Bidirectional Bisynchronous Vertical Channels},
  pages = {452-453},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.21},
  crossref = {conf/isvlsi/2010},
  author = {Amir-Mohammad Rahmani and Pasi Liljeberg and Juha Plosila and Hannu Tenhunen}
}
@inproceedings{conf/isvlsi/GhasemzadehGZMS15,
  title = {On the Design of a Fault Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors},
  pages = {491-496},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.13},
  crossref = {conf/isvlsi/2015},
  author = {Hassan Ghasemzadeh and Pierre-Emmanuel Gaillardon and J. Zhang and Giovanni De Micheli and E. Sanchez and Matteo Sonza Reorda}
}
@inproceedings{conf/isvlsi/KerzerhoGACRB15,
  title = {Toward Adaptation of ADCs to Operating Conditions through On-chip Correction},
  pages = {634-639},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.62},
  crossref = {conf/isvlsi/2015},
  author = {Vincent Kerzerho and Ludovic Guillaume-Sage and Florence Azaïs and Mariane Comte and Michel Renovell and Serge Bernard}
}
@inproceedings{conf/isvlsi/KhanT15,
  title = {Reversible Logic Based Mapping of Quaternary Sequential Circuits Using QGFSOP Expression},
  pages = {297-302},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.53},
  crossref = {conf/isvlsi/2015},
  author = {Mozammel H. A. Khan and Himanshu Thapliyal}
}
@inproceedings{conf/isvlsi/ArgyridesMP10,
  title = {Improved Yield in Nanotechnology Circuits Using Non-square Meshes},
  pages = {410-415},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.113},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.113},
  crossref = {conf/isvlsi/2010},
  author = {Costas Argyrides and Nikolaos Mavrogiannakis and Dhiraj K. Pradhan}
}
@inproceedings{conf/isvlsi/LuYJ06,
  title = {Connection-oriented Multicasting in Wormhole-switched Networks on Chip},
  pages = {205-2110},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.31},
  author = {Zhonghai Lu and Bei Yin and Axel Jantsch}
}
@inproceedings{conf/isvlsi/ChandrakanthK10,
  title = {Novel Architecture for Highly Hardware Efficient Implementation of Real Time Matrix Inversion Using Gauss Jordan Technique},
  pages = {294-298},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.100},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.100},
  crossref = {conf/isvlsi/2010},
  author = {Vipparla Chandrakanth and Ramachandra Kuloor}
}
@inproceedings{conf/isvlsi/KavvadiasM10,
  title = {Efficient Hardware Looping Units for FPGAs},
  pages = {35-40},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.63},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.63},
  crossref = {conf/isvlsi/2010},
  author = {Nikolaos Kavvadias and Konstantinos Masselos}
}
@inproceedings{conf/isvlsi/LiSLXH12,
  title = {Code Motion for Migration Minimization in STT-RAM Based Hybrid Cache},
  pages = {410-415},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.84},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.84},
  crossref = {conf/isvlsi/2012},
  author = {Qing'an Li and Liang Shi and Jianhua Li and Chun Jason Xue and Yanxiang He}
}
@inproceedings{conf/isvlsi/ChenC14,
  title = {Towards an Effective Utilization of Partially Defected Interconnections in 2D Mesh NoCs},
  pages = {492-497},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.70},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.70},
  crossref = {conf/isvlsi/2014},
  author = {Changlin Chen and Sorin Dan Cotofana}
}
@inproceedings{conf/isvlsi/ZadehG09,
  title = {Leakage Power and Side Channel Security of Nanoscale Cryptosystem-on-Chip (CoC)},
  pages = {31-36},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.46},
  crossref = {conf/isvlsi/2009},
  author = {Amir Khatib Zadeh and Catherine H. Gebotys}
}
@proceedings{conf/isvlsi/2003,
  title = {2003 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2003), New Trends and Technologies for VLSI Systems Design, 20-21 February 2003, Tampa, FL, USA},
  booktitle = {ISVLSI},
  publisher = {IEEE Computer Society},
  year = {2003},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=8431},
  url = {http://www.computer.org/csdl/proceedings/isvlsi/2003/1904/00/index.html},
  isbn = {0-7695-1904-0},
  author = {}
}
@inproceedings{conf/isvlsi/LopesPZBT15,
  title = {Radiative Effects on MRAM-Based Non-Volatile Elementary Structures},
  pages = {321-326},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.71},
  crossref = {conf/isvlsi/2015},
  author = {Jeremy Lopes and Gregory di Pendina and Eldar Zianbetov and Edith Beigné and Lionel Torres}
}
@inproceedings{conf/isvlsi/SchillingSL09,
  title = {Scheduling for an Embedded Architecture with a Flexible Datapath},
  pages = {151-156},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.6},
  crossref = {conf/isvlsi/2009},
  author = {Thomas Schilling and Magnus Själander and Per Larsson-Edefors}
}
@inproceedings{conf/isvlsi/HariyamaCOK05,
  title = {Novel Switch Block Architecture Using Non-Volatile Functional Pass-Gate for Multi-Context FPGAs},
  pages = {46-50},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.52},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.52},
  author = {Masanori Hariyama and Weisheng Chong and Sho Ogata and Michitaka Kameyama}
}
@inproceedings{conf/isvlsi/KaushikSS11,
  title = {Preprocessing-Based Run-Time Mapping of Applications on NoC-based MPSoCs},
  pages = {337-338},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.43},
  crossref = {conf/isvlsi/2011},
  author = {Samarth Kaushik and Amit Kumar Singh and Thambipillai Srikanthan}
}
@inproceedings{conf/isvlsi/RoyGRG14,
  title = {Session Based Core Test Scheduling for 3D SOCs},
  pages = {196-201},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.61},
  crossref = {conf/isvlsi/2014},
  author = {Surajit Kumar Roy and Payel Ghosh and Hafizur Rahaman and Chandan Giri}
}
@inproceedings{conf/isvlsi/LiAD03,
  title = {Fast and Precise Power Prediction for Combinational Circuits},
  pages = {254-259},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183489},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183489},
  author = {Hongping Li and John K. Antonio and Sudarshan K. Dhall}
}
@inproceedings{conf/isvlsi/MohantyRC03,
  title = {Peak Power Minimization Through Datapath Scheduling},
  pages = {121-126},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183362},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183362},
  author = {Saraju P. Mohanty and N. Ranganathan and Sunil K. Chappidi}
}
@inproceedings{conf/isvlsi/KahngL03,
  title = {Q-Tree: A New Iterative Improvement Approach for Buffered Interconnect Optimization},
  pages = {183-188},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183444},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183444},
  author = {Andrew B. Kahng and Bao Liu}
}
@inproceedings{conf/isvlsi/MerkelK14,
  title = {Neuromemristive Extreme Learning Machines for Pattern Classification},
  pages = {77-82},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.67},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.67},
  crossref = {conf/isvlsi/2014},
  author = {Cory E. Merkel and Dhireesha Kudithipudi}
}
@inproceedings{conf/isvlsi/GomathisankaranT14,
  title = {Glitch Resistant Private Circuits Design Using HORNS},
  pages = {522-527},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.93},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.93},
  crossref = {conf/isvlsi/2014},
  author = {Mahadevan Gomathisankaran and Akhilesh Tyagi}
}
@inproceedings{conf/isvlsi/ChenNRS09,
  title = {Increasing the Sensitivity of On-Chip Digital Thermal Sensors with Pre-Filtering},
  pages = {304-309},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.31},
  crossref = {conf/isvlsi/2009},
  author = {Zhimin Chen and Raghunandan Nagesh and Anand Reddy and Patrick Schaumont}
}
@inproceedings{conf/isvlsi/ZhaoL15,
  title = {Backlog Bound Analysis for Virtual-Channel Routers},
  pages = {422-427},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.92},
  crossref = {conf/isvlsi/2015},
  author = {Xueqian Zhao and Zhonghai Lu}
}
@inproceedings{conf/isvlsi/MoreiraC13,
  title = {Design of standard-cell libraries for asynchronous circuits with the ASCEnD flow},
  pages = {217-218},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654647},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654647},
  crossref = {conf/isvlsi/2013},
  author = {Matheus Trevisan Moreira and Ney Laert Vilar Calazans}
}
@inproceedings{conf/isvlsi/MontesiZHS12,
  title = {Building Blocks to Use in Innovative Non-volatile FPGA Architecture Based on MTJs},
  pages = {302-307},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.21},
  crossref = {conf/isvlsi/2012},
  author = {Luca Montesi and Zeljko Zilic and Takahiro Hanyu and Daisuke Suzuki}
}
@inproceedings{conf/isvlsi/RuanTP07,
  title = {Design and Analysis of Low Power Dynamic Bus Based on RLC simulation},
  pages = {113-118},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.36},
  author = {Shanq-Jang Ruan and Shang-Fang Tsai and Yu-Ting Pai}
}
@inproceedings{conf/isvlsi/AtatZ07,
  title = {Simulink-based MPSoC Design: New Approach to Bridge the Gap between Algorithm and Architecture Design},
  pages = {9-14},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.90},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.90},
  author = {Youssef Atat and Nacer-Eddine Zergainoh}
}
@inproceedings{conf/isvlsi/ChunMSG09,
  title = {Overview of the Scalable Communications Core: A Reconfigurable Wireless Baseband in 65nm CMOS},
  pages = {1-6},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.15},
  crossref = {conf/isvlsi/2009},
  author = {Anthony Chun and Kyle McCanta and Edgar Borrayo Sandoval and Kapil Gulati}
}
@inproceedings{conf/isvlsi/QiLXJZ10,
  title = {A Delay Model of Two-Cycle NoC Router in 2D-Mesh Network},
  pages = {316-320},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.22},
  crossref = {conf/isvlsi/2010},
  author = {Shubo Qi and Jinwen Li and Zuocheng Xing and Xiaomin Jia and Minxuan Zhang}
}
@inproceedings{conf/isvlsi/AdiESH06,
  title = {VLSI Design Exchange with Intellectual Property Protection in FPGA Environment Using both Secret and Public-Key Cryptography},
  pages = {24-32},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.94},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.94},
  author = {Wael Adi and Rolf Ernst and Bassel Soudan and Abdulrahman Hanoun}
}
@inproceedings{conf/isvlsi/OkobiahMKGZ12,
  title = {Stochastic Gradient Descent Optimization for Low Power Nano-CMOS Thermal Sensor Design},
  pages = {285-290},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.13},
  crossref = {conf/isvlsi/2012},
  author = {Oghenekarho Okobiah and Saraju P. Mohanty and Elias Kougianos and Oleg Garitselov and Geng Zheng}
}
@inproceedings{conf/isvlsi/ArnoldNF12,
  title = {Instruction Set Architecture Extensions for a Dynamic Task Scheduling Unit},
  pages = {249-254},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.51},
  crossref = {conf/isvlsi/2012},
  author = {Oliver Arnold and Benedikt Noethen and Gerhard Fettweis}
}
@inproceedings{conf/isvlsi/AbdeljelilNTCOJ08,
  title = {Application of Bottom-Up Methodology to RTW VCO},
  pages = {46-50},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.59},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.59},
  crossref = {conf/isvlsi/2008},
  author = {Fahd Ben Abdeljelil and Benjamin Nicolle and William Tatinian and Lorenzo Carpineto and Jean Oudinot and Gilles Jacquemod}
}
@inproceedings{conf/isvlsi/MorrisonR13,
  title = {A novel optimization method for reversible logic circuit minimization},
  pages = {182-187},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654656},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654656},
  crossref = {conf/isvlsi/2013},
  author = {Matthew Morrison and Nagarajan Ranganathan}
}
@inproceedings{conf/isvlsi/ChipanaCKTR12,
  title = {Soft-Error Probability Due to SET in Clock Tree Networks},
  pages = {338-343},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.39},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.39},
  crossref = {conf/isvlsi/2012},
  author = {Raul Chipana and Eduardo Chielle and Fernanda Lima Kastensmidt and Jorge Tonfat and Ricardo Reis}
}
@inproceedings{conf/isvlsi/DokhanchiRJZ08,
  title = {Performance Improvement of Physical Retiming with Shortcut Insertion},
  pages = {215-220},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.38},
  crossref = {conf/isvlsi/2008},
  author = {Adel Dokhanchi and Mostafa Rezvani and Ali Jahanian and Morteza Saheb Zamani}
}
@inproceedings{conf/isvlsi/LundgrenOYEAO03,
  title = {Behavioral Simulation of Power Line Noise Coupling in Mixed-Signal Systems using SystemC},
  pages = {275-277},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183498},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183498},
  author = {Jan Lundgren and Bengt Oelmann and Trond Ytterdal and Patrik Eriksson and Munir Abdalla and Mattias O'Nils}
}
@inproceedings{conf/isvlsi/DragicM02,
  title = {A 1.2V Built-In Architecture for High Frequency On-Line Iddq/delta Iddq Test},
  pages = {165-170},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016891},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016891},
  author = {Srdjan Dragic and Martin Margala}
}
@inproceedings{conf/isvlsi/RutzigBC07,
  title = {Transparent Dataflow Execution for Embedded Applications},
  pages = {47-54},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.98},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.98},
  author = {Mateus B. Rutzig and Antonio Carlos Schneider Beck and Luigi Carro}
}
@inproceedings{conf/isvlsi/ChakiGR12,
  title = {Binary Difference Based Test Data Compression for NoC Based SoCs},
  pages = {114-119},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.26},
  crossref = {conf/isvlsi/2012},
  author = {Sanga Chaki and Chandan Giri and Hafizur Rahaman}
}
@inproceedings{conf/isvlsi/FirouziSWFS10,
  title = {Reliability-Aware Dynamic Voltage and Frequency Scaling},
  pages = {304-309},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.54},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.54},
  crossref = {conf/isvlsi/2010},
  author = {Farshad Firouzi and Mostafa E. Salehi and Fan Wang and Sied Mehdi Fakhraie and Saeed Safari}
}
@inproceedings{conf/isvlsi/LeeBKN12,
  title = {A Compression-Based Hybrid MLC/SLC Management Technique for Phase-Change Memory Systems},
  pages = {386-391},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.62},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.62},
  crossref = {conf/isvlsi/2012},
  author = {Hyung Gyu Lee and Seungcheol Baek and Jongman Kim and Chrysostomos Nicopoulos}
}
@inproceedings{conf/isvlsi/SenniTSBM14,
  title = {Exploration of Magnetic RAM Based Memory Hierarchy for Multicore Architecture},
  pages = {248-251},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.29},
  crossref = {conf/isvlsi/2014},
  author = {Sophiane Senni and Lionel Torres and Gilles Sassatelli and Anastasiia Butko and Bruno Mussard}
}
@inproceedings{conf/isvlsi/Morrison14,
  title = {Theory, Synthesis, and Application of Adiabatic and Reversible Logic Circuits for Security Applications},
  pages = {252-255},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.88},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.88},
  crossref = {conf/isvlsi/2014},
  author = {Matthew Morrison}
}
@inproceedings{conf/isvlsi/EftaxiopoulosAP15,
  title = {DONUT: A Double Node Upset Tolerant Latch},
  pages = {509-514},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.72},
  crossref = {conf/isvlsi/2015},
  author = {Nikolaos Eftaxiopoulos and Nicholas Axelos and Kiamal Z. Pekmestzi}
}
@inproceedings{conf/isvlsi/CorbettaFMNSS07,
  title = {Two Novel Approaches to Online Partial Bitstream Relocation in a Dynamically Reconfigurable System},
  pages = {457-458},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.99},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.99},
  author = {Simone Corbetta and Fabrizio Ferrandi and Massimo Morandi and Marco Novati and Marco D. Santambrogio and Donatella Sciuto}
}
@inproceedings{conf/isvlsi/HaiderI09,
  title = {Power-Efficient Body-Coupled Self-Cascode LC Oscillator for Low-Power Injection-Locked Transmitter Applications},
  pages = {247-251},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.14},
  crossref = {conf/isvlsi/2009},
  author = {Mohammad Rafiqul Haider and Syed Kamrul Islam}
}
@inproceedings{conf/isvlsi/JouLLS07,
  title = {A Novel Reconfigurable Computation Unit for DSP Applications},
  pages = {439-444},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.12},
  author = {Jer-Min Jou and Yun-Lung Lee and Chen-Yen Lin and Chien-Ming Sun}
}
@inproceedings{conf/isvlsi/CaoWLM09,
  title = {Low Phase-Noise and Wide Tuning-Range CMOS Differential VCO for Frequency ?S Modulator},
  pages = {13-18},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.36},
  crossref = {conf/isvlsi/2009},
  author = {Tuan Vu Cao and Dag T. Wisland and Tor Sverre Lande and Farshad Moradi}
}
@inproceedings{conf/isvlsi/Jin14,
  title = {Design-for-Security vs. Design-for-Testability: A Case Study on DFT Chain in Cryptographic Circuits},
  pages = {19-24},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.54},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.54},
  crossref = {conf/isvlsi/2014},
  author = {Yier Jin}
}
@inproceedings{conf/isvlsi/SrinivasanKK13,
  title = {Program phase duration prediction and its application to fine-grain power management},
  pages = {127-132},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654634},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654634},
  crossref = {conf/isvlsi/2013},
  author = {Sudarshan Srinivasan and Raghavan Kumar and Sandip Kundu}
}
@inproceedings{conf/isvlsi/HaiderII10,
  title = {Ultra-Low-Power Sensor Signal Monitoring and Impulse Radio Architecture for Biomedical Applications},
  pages = {222-227},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.81},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.81},
  crossref = {conf/isvlsi/2010},
  author = {Mohammad Rafiqul Haider and Ashraf B. Islam and Syed Kamrul Islam}
}
@inproceedings{conf/isvlsi/SioziosAS10,
  title = {A High-Level Mapping Algorithm Targeting 3D NoC Architectures with Multiple Vdd},
  pages = {444-445},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.98},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.98},
  crossref = {conf/isvlsi/2010},
  author = {Kostas Siozios and Iraklis Anagnostopoulos and Dimitrios Soudris}
}
@inproceedings{conf/isvlsi/SeiculescuMBM11,
  title = {A DRAM Centric NoC Architecture and Topology Design Approach},
  pages = {54-59},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.60},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.60},
  crossref = {conf/isvlsi/2011},
  author = {Ciprian Seiculescu and Srinivasan Murali and Luca Benini and Giovanni De Micheli}
}
@inproceedings{conf/isvlsi/OttaviVLPS05,
  title = {Design of a QCA Memory with Parallel Read/Serial Write},
  pages = {292-294},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.27},
  author = {Marco Ottavi and Vamsi Vankamamidi and Fabrizio Lombardi and Salvatore Pontarelli and Adelio Salsano}
}
@inproceedings{conf/isvlsi/PortoAB09,
  title = {Hardware Design of the H.264/AVC Variable Block Size Motion Estimation for Real-Time 1080HD Video Encoding},
  pages = {115-120},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.11},
  crossref = {conf/isvlsi/2009},
  author = {Roger Endrigo Carvalho Porto and Luciano Volcan Agostini and Sergio Bampi}
}
@inproceedings{conf/isvlsi/HanchateR07,
  title = {Integrated Gate and Wire Sizing at Post Layout Level},
  pages = {225-232},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.59},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.59},
  author = {Narender Hanchate and Nagarajan Ranganathan}
}
@inproceedings{conf/isvlsi/RayB11,
  title = {A New Wirelength Model for Analytical Placement},
  pages = {90-95},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.78},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.78},
  crossref = {conf/isvlsi/2011},
  author = {B. N. B. Ray and Shankar Balachandran}
}
@inproceedings{conf/isvlsi/BreletGBIKV10,
  title = {System Level Design for Embedded Reconfigurable Systems Using MORPHEUS Platform},
  pages = {500-505},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.13},
  crossref = {conf/isvlsi/2010},
  author = {Paul Brelet and Arnaud Grasset and Philippe Bonnot 0001 and Frank Ieromnimon and Dimitrios Kritharidis and Nikolaos S. Voros}
}
@inproceedings{conf/isvlsi/ZambelliGOWW15,
  title = {RRAM Reliability/Performance Characterization through Array Architectures Investigations},
  pages = {327-332},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.17},
  crossref = {conf/isvlsi/2015},
  author = {Cristian Zambelli and Alessandro Grossi and Piero Olivo and Christian Walczyk and Christian Wenger}
}
@inproceedings{conf/isvlsi/LiuDCB04,
  title = {Compact Dictionaries for Diagnosis of Unmodeled Faults in Scan-BIST},
  pages = {173-178},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339526},
  author = {Chunsheng Liu and Kumar N. Dwarakanath and Krishnendu Chakrabarty and Ronald D. Blanton}
}
@inproceedings{conf/isvlsi/Ghosh11,
  title = {Design and Analysis of Pairing Based Cryptographic Hardware for Prime Fields},
  pages = {363-364},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.39},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.39},
  crossref = {conf/isvlsi/2011},
  author = {Santosh Ghosh}
}
@inproceedings{conf/isvlsi/DasZL14,
  title = {Reconfigurable Dynamic Trusted Platform Module for Control Flow Checking},
  pages = {166-171},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.84},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.84},
  crossref = {conf/isvlsi/2014},
  author = {Sanjeev Das and Wei Zhang and Yang Liu}
}
@inproceedings{conf/isvlsi/WangR14,
  title = {A Feedback, Runtime Technique for Scaling the Frequency in GPU Architectures},
  pages = {430-435},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.34},
  crossref = {conf/isvlsi/2014},
  author = {Yue Wang and Nagarajan Ranganathan}
}
@inproceedings{conf/isvlsi/SilvaS07,
  title = {On the Compressibility of Power Grid Models},
  pages = {186-191},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.73},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.73},
  author = {João M. S. Silva and L. Miguel Silveira}
}
@inproceedings{conf/isvlsi/MolinaRMH04,
  title = {Behavioural Scheduling to Balance the Bit-Level Computational Effort},
  pages = {99-104},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  url = {http://csdl.computer.org/comp/proceedings/isvlsi/2004/2097/00/20970099abs.htm},
  author = {María C. Molina and Rafael Ruiz-Sautua and José M. Mendías and Román Hermida}
}
@inproceedings{conf/isvlsi/VenkateswaranHSKTSVMNSSAS12,
  title = {SCOC IP Cores for Custom Built Supercomputing Nodes},
  pages = {255-260},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.80},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.80},
  crossref = {conf/isvlsi/2012},
  author = {Nagarajan Venkateswaran and Rajagopal Hariharan and Vinesh Srinivasan and Ram Srivatsa Kannan and Prashanth Thinakaran and Vigneshwaran Sankaran and Bharanidharan Vasudevan and Ravindhiran Mukundrajan and Nachiappan Chidambaram Nachiappan and Aswin Sridharan and Karthikeyan P. Saravanan and Vignesh Adhinarayanan and Vignesh Veppur Sankaranarayanan}
}
@inproceedings{conf/isvlsi/YuB06,
  title = {Performance and Power Analysis of Globally Asynchronous Locally Synchronous Multi-Processor Systems},
  pages = {378-383},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.72},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.72},
  author = {Zhiyi Yu and Bevan M. Baas}
}
@inproceedings{conf/isvlsi/WangSSH15,
  title = {Built-In Self Optimization for Variation Resilience of Analog Filters},
  pages = {656-661},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.79},
  crossref = {conf/isvlsi/2015},
  author = {Jiafan Wang and Congyin Shi and Edgar Sánchez-Sinencio and Jiang Hu}
}
@inproceedings{conf/isvlsi/AzizCKDNG15,
  title = {Single-Ended and Differential MRAMs Based on Spin Hall Effect: A Layout-Aware Design Perspective},
  pages = {333-338},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.52},
  crossref = {conf/isvlsi/2015},
  author = {Ahmedullah Aziz and William Cane-Wissing and Moon Seok Kim and Suman Datta and Vijaykrishnan Narayanan and Sumeet Kumar Gupta}
}
@inproceedings{conf/isvlsi/ChoudharyK09,
  title = {A Process Variation Tolerant Self-Compensating Sense Amplifier Design},
  pages = {263-267},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.50},
  crossref = {conf/isvlsi/2009},
  author = {Aarti Choudhary and Sandip Kundu}
}
@inproceedings{conf/isvlsi/VudadhaPAVMS12,
  title = {Design and Analysis of Reversible Ripple, Prefix and Prefix-Ripple Hybrid Adders},
  pages = {225-230},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.50},
  crossref = {conf/isvlsi/2012},
  author = {Chetan Vudadha and Sai Phaneendra P. and Syed Ershad Ahmed and Sreehari Veeramachaneni and N. Moorthy Muthukrishnan and Mandalika B. Srinivas}
}
@inproceedings{conf/isvlsi/PandeZ09,
  title = {An Efficient Hardware Architecture for Multimedia Encryption and Authentication Using the Discrete Wavelet Transform},
  pages = {85-90},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.26},
  crossref = {conf/isvlsi/2009},
  author = {Amit Pande and Joseph Zambreno}
}
@inproceedings{conf/isvlsi/MansouriJCBT10,
  title = {Implementation Analysis of a Dynamic Energy Management Approach Inspired by Game-Theory},
  pages = {422-427},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.61},
  crossref = {conf/isvlsi/2010},
  author = {Imen Mansouri and Camille Jalier and Fabien Clermidy and Pascal Benoit and Lionel Torres}
}
@inproceedings{conf/isvlsi/PuschiniCBST08,
  title = {Temperature-Aware Distributed Run-Time Optimization on MP-SoC Using Game Theory},
  pages = {375-380},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.33},
  crossref = {conf/isvlsi/2008},
  author = {Diego Puschini and Fabien Clermidy and Pascal Benoit and Gilles Sassatelli and Lionel Torres}
}
@inproceedings{conf/isvlsi/FerrandiLLPS08,
  title = {A Multi-objective Genetic Algorithm for Design Space Exploration in High-Level Synthesis},
  pages = {417-422},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.73},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.73},
  crossref = {conf/isvlsi/2008},
  author = {Fabrizio Ferrandi and Pier Luca Lanzi and Daniele Loiacono and Christian Pilato and Donatella Sciuto}
}
@inproceedings{conf/isvlsi/PradhanKC08,
  title = {Integrated Power-Gating and State Assignment for Low Power FSM Synthesis},
  pages = {269-274},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.7},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.7},
  crossref = {conf/isvlsi/2008},
  author = {Sambhu Nath Pradhan and M. Tilak Kumar and Santanu Chattopadhyay}
}
@inproceedings{conf/isvlsi/Chakrabarty10,
  title = {Digital Microfluidic Biochips: A Vision for Functional Diversity and More Than Moore},
  pages = {3-4},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.92},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.92},
  crossref = {conf/isvlsi/2010},
  author = {Krishnendu Chakrabarty}
}
@inproceedings{conf/isvlsi/BharghavaS09,
  title = {Transition Inversion Based Low Power Data Coding Scheme for Synchronous Serial Communication},
  pages = {103-108},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.43},
  crossref = {conf/isvlsi/2009},
  author = {Abinesh Ramachandran and Bharghava Rajaram and Mandalika B. Srinivas}
}
@inproceedings{conf/isvlsi/MostafaAE09,
  title = {Comparative Analysis of Timing Yield Improvement under Process Variations of Flip-Flops Circuits},
  pages = {133-138},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.23},
  crossref = {conf/isvlsi/2009},
  author = {Hassan Mostafa and Mohab Anis and Mohamed I. Elmasry}
}
@inproceedings{conf/isvlsi/KepaMKS08,
  title = {SeReCon: A Secure Dynamic Partial Reconfiguration Controller},
  pages = {292-297},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.61},
  crossref = {conf/isvlsi/2008},
  author = {Krzysztof Kepa and Fearghal Morgan and Krzysztof Kosciuszkiewicz and Tomasz Surmacz}
}
@inproceedings{conf/isvlsi/ThangarajC07,
  title = {Power andPerformance Analysis for Early Design Space Exploration},
  pages = {473-478},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.84},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.84},
  author = {Charles Thangaraj and Tom Chen}
}
@inproceedings{conf/isvlsi/DuarteVI02,
  title = {Impact of Technology Scaling in the Clock System Power},
  pages = {59-64},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016875},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016875},
  author = {David Duarte and Narayanan Vijaykrishnan and Mary Jane Irwin}
}
@inproceedings{conf/isvlsi/VasudevanLP05,
  title = {CMOS Realization of Online Testable Reversible Logic Gates},
  pages = {309-310},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.23},
  author = {Dilip P. Vasudevan and Parag K. Lala and James Patrick Parkerson}
}
@inproceedings{conf/isvlsi/RavichandranA03,
  title = {Pre-computatio of Rotatio Bits in Unidirectional CORDIC for Trigonometric and Hyperbolic Computations},
  pages = {215-216},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183472},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183472},
  author = {Satish Ravichandran and Vijayan K. Asari}
}
@inproceedings{conf/isvlsi/EbendtD05,
  title = {Quasi-Exact BDD Minimization Using Relaxed Best-First Search},
  pages = {59-64},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.59},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.59},
  author = {Rüdiger Ebendt and Rolf Drechsler}
}
@inproceedings{conf/isvlsi/AhonenNNI03,
  title = {Block-wise Extraction of Rent's Exponents for an Extensible Processor},
  pages = {193-202},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183463},
  author = {Tapani Ahonen and Tero Nurmi and Jari Nurmi and Jouni Isoaho}
}
@inproceedings{conf/isvlsi/SukhwaniCTPS11,
  title = {500 MHz Delay Locked Loop Based 128-bin, 256 ns Deep Analog Memory ASIC "Anusmriti"},
  pages = {72-77},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.56},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.56},
  crossref = {conf/isvlsi/2011},
  author = {Menka Sukhwani and Vinay Bhaskar Chandratre and Megha Thomas and C. K. Pithawa and Vangmayee Sharda}
}
@inproceedings{conf/isvlsi/BenoitTSRCB06,
  title = {Dynamic Hardware Multiplexing: Improving Adaptability with a Run Time Reconfiguration Manager},
  pages = {251-256},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.38},
  author = {Pascal Benoit and Lionel Torres and Gilles Sassatelli and Michel Robert and Gaston Cambon and Jürgen Becker}
}
@inproceedings{conf/isvlsi/LiuZH14,
  title = {Buffering Single-Walled Carbon Nanotubes Bundle Interconnects for Timing Optimization},
  pages = {362-367},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.35},
  crossref = {conf/isvlsi/2014},
  author = {Lin Liu and Yuchen Zhou and Shiyan Hu}
}
@inproceedings{conf/isvlsi/Pastuszak08,
  title = {Transforms and Quantization in the High-Throughput H.264/AVC Encoder Based on Advanced Mode Selection},
  pages = {203-208},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.13},
  crossref = {conf/isvlsi/2008},
  author = {Grzegorz Pastuszak}
}
@inproceedings{conf/isvlsi/MiC06a,
  title = {Power-Oriented Delay Budgeting for Combinational Circuits},
  pages = {361-366},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.74},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.74},
  author = {Jialin Mi and Chunhong Chen}
}
@inproceedings{conf/isvlsi/Algredo-BadilloMUC12,
  title = {Throughput and Efficiency Analysis of Unrolled Hardware Architectures for the SHA-512 Hash Algorithm},
  pages = {63-68},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.63},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.63},
  crossref = {conf/isvlsi/2012},
  author = {Ignacio Algredo-Badillo and Miguel Morales-Sandoval and Claudia Feregrino Uribe and René Cumplido}
}
@inproceedings{conf/isvlsi/ButkoGSTR15,
  title = {Design Exploration for next Generation High-Performance Manycore On-chip Systems: Application to big.LITTLE Architectures},
  pages = {551-556},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.28},
  crossref = {conf/isvlsi/2015},
  author = {Anastasiia Butko and Abdoulaye Gamatié and Gilles Sassatelli and Lionel Torres and Michel Robert}
}
@inproceedings{conf/isvlsi/MittalVL14,
  title = {LastingNVCache: A Technique for Improving the Lifetime of Non-volatile Caches},
  pages = {534-540},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.69},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.69},
  crossref = {conf/isvlsi/2014},
  author = {Sparsh Mittal and Jeffrey S. Vetter and Dong Li}
}
@inproceedings{conf/isvlsi/KounalakisSZ11,
  title = {Statistical Timing-Based Post-Placement Leakage Recovery},
  pages = {102-107},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.47},
  crossref = {conf/isvlsi/2011},
  author = {Evriklis Kounalakis and Christos P. Sotiriou and Vassilis Zebilis}
}
@inproceedings{conf/isvlsi/ShafaeiWLP14,
  title = {FinCACTI: Architectural Analysis and Modeling of Caches with Deeply-Scaled FinFET Devices},
  pages = {290-295},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.94},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.94},
  crossref = {conf/isvlsi/2014},
  author = {Alireza Shafaei and Yanzhi Wang and Xue Lin and Massoud Pedram}
}
@inproceedings{conf/isvlsi/PhanibhushanaK14,
  title = {Network-on-Chip Design for Heterogeneous Multiprocessor System-on-Chip},
  pages = {486-491},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.96},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.96},
  crossref = {conf/isvlsi/2014},
  author = {Bharath Phanibhushana and Sandip Kundu}
}
@inproceedings{conf/isvlsi/FkihVFRNS15,
  title = {3D DFT Challenges and Solutions},
  pages = {603-608},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.11},
  crossref = {conf/isvlsi/2015},
  author = {Yassine Fkih and Pascal Vivet and Marie-Lise Flottes and Bruno Rouzeyre and Giorgio Di Natale and Juergen Schloeffel}
}
@inproceedings{conf/isvlsi/KleinAALS07,
  title = {On the Limitations of Power Macromodeling Techniques},
  pages = {395-400},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.74},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.74},
  author = {Felipe Klein and Guido Araujo and Rodolfo Azevedo and Roberto Leao and Luiz C. V. dos Santos}
}
@inproceedings{conf/isvlsi/RajendranRKP12,
  title = {Nano-PPUF: A Memristor-Based Security Primitive},
  pages = {84-87},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.40},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.40},
  crossref = {conf/isvlsi/2012},
  author = {Jeyavijayan Rajendran and Garrett S. Rose and Ramesh Karri and Miodrag Potkonjak}
}
@inproceedings{conf/isvlsi/LapotreMGBDBH13,
  title = {A reconfigurable multi-standard ASIP-based turbo decoder for an efficient dynamic reconfiguration in a multi-ASIP context},
  pages = {40-45},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654620},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654620},
  crossref = {conf/isvlsi/2013},
  author = {Vianney Lapotre and Purushotham Murugappa and Guy Gogniat and Amer Baghdadi and Jean-Philippe Diguet and Jean-Noel Bazin and Michael Hübner}
}
@inproceedings{conf/isvlsi/WangJZ14,
  title = {A Reconfigurable Architecture for QR Decomposition Using a Hybrid Approach},
  pages = {541-546},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.92},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.92},
  crossref = {conf/isvlsi/2014},
  author = {Xinying Wang and Phillip H. Jones and Joseph Zambreno}
}
@inproceedings{conf/isvlsi/ZhuHYI10,
  title = {A Sub-1μA Low-Power FSK Modulator for Biomedical Sensor Circuits},
  pages = {265-268},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.74},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.74},
  crossref = {conf/isvlsi/2010},
  author = {Kai Zhu and Mohammad Rafiqul Haider and Song Yuan and Syed Kamrul Islam}
}
@inproceedings{conf/isvlsi/PecarJZMB09,
  title = {The Ternary Quantum-dot Cellular Automata Memorizing Cell},
  pages = {223-228},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.32},
  crossref = {conf/isvlsi/2009},
  author = {Primoz Pecar and Miha Janez and Nikolaj Zimic and Miha Mraz and Iztok Lebar Bajec}
}
@inproceedings{conf/isvlsi/PetrellisBKB10,
  title = {An 8-Bit Voltage Mode Analog to Digital Converter Based on Integer Division},
  pages = {242-246},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.27},
  crossref = {conf/isvlsi/2010},
  author = {Nikos Petrellis and Michael K. Birbas and John C. Kikidis and Alexios N. Birbas}
}
@inproceedings{conf/isvlsi/KuhneGD07,
  title = {Improving the Quality of Bounded Model Checking by Means of Coverage Estimation},
  pages = {165-170},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.57},
  author = {Ulrich Kühne and Daniel Große and Rolf Drechsler}
}
@inproceedings{conf/isvlsi/JangXB05,
  title = {Jitter in Deep Sub-Micron Interconnect},
  pages = {84-89},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.45},
  author = {Jinwook Jang and Sheng Xu and Wayne Burleson}
}
@inproceedings{conf/isvlsi/HanEA05,
  title = {High Speed Max-Log-MAP Turbo SISO Decoder Implementation Using Branch Metric Normalization},
  pages = {173-178},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.37},
  author = {Jong Hun Han and Ahmet T. Erdogan and Tughrul Arslan}
}
@inproceedings{conf/isvlsi/CuestaAHAAM10,
  title = {Adaptive Task Migration Policies for Thermal Control in MPSoCs},
  pages = {110-115},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.39},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.39},
  crossref = {conf/isvlsi/2010},
  author = {David Cuesta and José L. Ayala and José Ignacio Hidalgo and David Atienza and Andrea Acquaviva and Enrico Macii}
}
@inproceedings{conf/isvlsi/JayaprakashM09,
  title = {Energy-Efficient Encoding for High-Performance Buses with Staggered Repeaters},
  pages = {252-257},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.58},
  crossref = {conf/isvlsi/2009},
  author = {Sharath Jayaprakash and Nihar R. Mahapatra}
}
@inproceedings{conf/isvlsi/HentschkeFPR07,
  title = {3D-Vias Aware Quadratic Placement for 3D VLSI Circuits},
  pages = {67-72},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.1},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.1},
  author = {Renato Fernandes Hentschke and Guilherme Flach and Felipe Pinto and Ricardo Reis}
}
@inproceedings{conf/isvlsi/SomhaYY13,
  title = {A discussion on SRAM forward/inverse problem analyses for RTN long-tail distributions},
  pages = {58-63},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654623},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654623},
  crossref = {conf/isvlsi/2013},
  author = {Worawit Somha and Hiroyuki Yamauchi and Ma YuYu}
}
@inproceedings{conf/isvlsi/SinghKS11,
  title = {A Design Space Exploration Methodology for Application Specific MPSoC Design},
  pages = {339-340},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.44},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.44},
  crossref = {conf/isvlsi/2011},
  author = {Amit Kumar Singh and Akash Kumar and Thambipillai Srikanthan}
}
@inproceedings{conf/isvlsi/GillHAVS09,
  title = {A High-Speed GCD Chip: A Case Study in Asynchronous Design},
  pages = {205-210},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.47},
  crossref = {conf/isvlsi/2009},
  author = {Gennette Gill and John Hansen and Ankur Agiwal and Leandra Vicci and Montek Singh}
}
@inproceedings{conf/isvlsi/LahrachDCA10,
  title = {Master-Slave TMR Inspired Technique for Fault Tolerance of SRAM-Based FPGA},
  pages = {58-62},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.38},
  crossref = {conf/isvlsi/2010},
  author = {Farid Lahrach and Abderrahim Doumar and Eric Châtelet and Abderrazek Abdaoui}
}
@inproceedings{conf/isvlsi/ElgamelTB03,
  title = {Crosstalk Noise Analysis in Ultra Deep Submicrometer Technologies},
  pages = {189-192},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183461},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183461},
  author = {Mohamed A. Elgamel and Kannan S. Tharmalingam and Magdy A. Bayoumi}
}
@inproceedings{conf/isvlsi/SaggioDZL15,
  title = {Validating Delay Bounds in Networks on Chip: Tightness and Pitfalls},
  pages = {404-409},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.111},
  crossref = {conf/isvlsi/2015},
  author = {Alberto Saggio and Gaoming Du and Xueqian Zhao and Zhonghai Lu}
}
@inproceedings{conf/isvlsi/JiangBEP14,
  title = {Robustness Analysis of Real-Time Scheduling Against Differential Power Analysis Attacks},
  pages = {450-455},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.11},
  crossref = {conf/isvlsi/2014},
  author = {Ke Jiang and Lejla Batina and Petru Eles and Zebo Peng}
}
@proceedings{conf/isvlsi/2012,
  title = {IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2012, Amherst, MA, USA, August 19-21, 2012},
  publisher = {IEEE Computer Society},
  year = {2012},
  isbn = {978-1-4673-2234-8},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6296433},
  url = {http://www.computer.org/csdl/proceedings/isvlsi/2012/4767/00/index.html},
  booktitle = {ISVLSI},
  author = {}
}
@inproceedings{conf/isvlsi/ChuLHCT09,
  title = {Context-aware Post Routing Redundant Via Insertion},
  pages = {37-42},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.39},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.39},
  crossref = {conf/isvlsi/2009},
  author = {Po-Heng Chu and Rung-Bin Lin and Da-Wei Hsu and Yu-Hsing Chen and Wei-Chiu Tseng}
}
@inproceedings{conf/isvlsi/SavvaTS11,
  title = {Intelligent On/Off Link Management for On-chip Networks},
  pages = {343-344},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.13},
  crossref = {conf/isvlsi/2011},
  author = {Andreas G. Savva and Theocharis Theocharides and Vassos Soteriou}
}
@inproceedings{conf/isvlsi/ZhengYY09,
  title = {Synchronization-Based Abstraction Refinement for Modular Verification of Asynchronous Designs},
  pages = {175-180},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.16},
  crossref = {conf/isvlsi/2009},
  author = {Hao Zheng 0001 and Haiqiong Yao and Tomohiro Yoneda}
}
@inproceedings{conf/isvlsi/Dollas10,
  title = {Reconfigurable Architectures for Bioinformatics Applications},
  pages = {6-7},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.111},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.111},
  crossref = {conf/isvlsi/2010},
  author = {Apostolos Dollas}
}
@inproceedings{conf/isvlsi/SarhanTBC15,
  title = {An Unbalanced Area Ratio Study for High Performance Monolithic 3D Integrated Circuits},
  pages = {350-355},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.102},
  crossref = {conf/isvlsi/2015},
  author = {Hossam Sarhan and Sebastien Thuries and Olivier Billoint and Fabien Clermidy}
}
@inproceedings{conf/isvlsi/XieLWDSGP14,
  title = {5nm FinFET Standard Cell Library Optimization and Circuit Synthesis in Near-and Super-Threshold Voltage Regimes},
  pages = {424-429},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.101},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.101},
  crossref = {conf/isvlsi/2014},
  author = {Qing Xie and Xue Lin and Yanzhi Wang and Mohammad Javad Dousti and Alireza Shafaei and Majid Ghasemi-Gol and Massoud Pedram}
}
@inproceedings{conf/isvlsi/SioziosS07,
  title = {A Novel Methodology for Temperature-Aware Placement and Routing of FPGAs},
  pages = {55-60},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.11},
  author = {Kostas Siozios and Dimitrios Soudris}
}
@inproceedings{conf/isvlsi/LiuM12,
  title = {A Wide Band Locking Range Quarter-PhaseGenerator PLL Using 0.13um BiCMOS Technology},
  pages = {131-134},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.69},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.69},
  crossref = {conf/isvlsi/2012},
  author = {Xuelian Liu and John F. McDonald}
}
@inproceedings{conf/isvlsi/TownsendCAL04,
  title = {Hybrid Parallel Counters - Domino and Threshold Logic},
  pages = {275-276},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339555},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339555},
  author = {Troy D. Townsend and Peter Celinski and Said F. Al-Sarawi and Michael J. Liebelt}
}
@inproceedings{conf/isvlsi/LewisL09,
  title = {Testing Circuit-Partitioned 3D IC Designs},
  pages = {139-144},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.48},
  crossref = {conf/isvlsi/2009},
  author = {Dean L. Lewis and Hsien-Hsin S. Lee}
}
@inproceedings{conf/isvlsi/LiuBZD07,
  title = {Interconnect Delay and Power Optimization by Module Duplication for Integration of High Level Synthesis and Floorplan},
  pages = {279-284},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.60},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.60},
  author = {Zhipeng Liu and Jinian Bian and Qiang Zhou and Hui Dai}
}
@inproceedings{conf/isvlsi/RickettsMVI07,
  title = {Investigating Simple Low Latency Reliable Multiported Register Files},
  pages = {375-382},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.62},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.62},
  author = {Andrew J. Ricketts and Madhu Mutyam and Narayanan Vijaykrishnan and Mary Jane Irwin}
}
@inproceedings{conf/isvlsi/GregorekO15,
  title = {The DRACON Embedded Many-Core: Hardware-Enhanced Run-Time Management Using a Network of Dedicated Control Nodes},
  pages = {416-421},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.90},
  crossref = {conf/isvlsi/2015},
  author = {Daniel Gregorek and Alberto García Ortiz}
}
@inproceedings{conf/isvlsi/ChipanaK14,
  title = {SET Susceptibility Analysis of Clock Tree and Clock Mesh Topologies},
  pages = {559-564},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.33},
  crossref = {conf/isvlsi/2014},
  author = {Raul Chipana and Fernanda Gusmão de Lima Kastensmidt}
}
@inproceedings{conf/isvlsi/MangalagiriN09,
  title = {Lifetime Reliability Aware Design Flow Techniques for Dual-Vdd Based Platform FPGAs},
  pages = {61-66},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.42},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.42},
  crossref = {conf/isvlsi/2009},
  author = {Prasanth Mangalagiri and Vijaykrishnan Narayanan}
}
@inproceedings{conf/isvlsi/KyogokuINUOM05,
  title = {Wire Length Distribution Model Considering Core Utilization for System on Chip},
  pages = {276-277},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.76},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.76},
  author = {Takanori Kyogoku and Junpei Inoue and Hidenari Nakashima and Takumi Uezono and Kenichi Okada and Kazuya Masu}
}
@inproceedings{conf/isvlsi/ArnoldVC10,
  title = {Bitstream Efficiency of Field Programmable One-Hot Arrays},
  pages = {436-441},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.117},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.117},
  crossref = {conf/isvlsi/2010},
  author = {Mark G. Arnold and Panagiotis D. Vouzis and Jung H. Cho}
}
@inproceedings{conf/isvlsi/JoshiS06,
  title = {A Novel Low Power Multilevel Current Mode Interconnect System},
  pages = {122-127},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.9},
  author = {Supreet Joshi and Dinesh Sharma}
}
@inproceedings{conf/isvlsi/KumarPK12,
  title = {On Design of Temperature Invariant Physically Unclonable Functions Based on Ring Oscillators},
  pages = {165-170},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.66},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.66},
  crossref = {conf/isvlsi/2012},
  author = {Raghavan Kumar and Vinay C. Patil and Sandip Kundu}
}
@inproceedings{conf/isvlsi/JaiswalCBP14,
  title = {Configurable Architecture for Double/Two-Parallel Single Precision Floating Point Division},
  pages = {332-337},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.45},
  crossref = {conf/isvlsi/2014},
  author = {Manish Kumar Jaiswal and Ray C. C. Cheung and M. Balakrishnan and Kolin Paul}
}
@inproceedings{conf/isvlsi/KallakuriDD04,
  title = {Stochastic Modeling Based Environment for Synthesis and Comparison of Bus Arbitration Policies},
  pages = {199-206},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339530},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339530},
  author = {Sankalp Kallakuri and Alex Doboli and Simona Doboli}
}
@inproceedings{conf/isvlsi/SharmaS10,
  title = {Modeling and Simulation of Multi-operation Microcode-Based Built-In Self Test for Memory Fault Detection and Repair},
  pages = {381-386},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.88},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.88},
  crossref = {conf/isvlsi/2010},
  author = {R. K. Sharma and Aditi Sood}
}
@inproceedings{conf/isvlsi/BrusamarelloSRW07,
  title = {Yield Analysis by Error Propagation Using Numerical Derivatives Considering WD and D2D variations},
  pages = {86-91},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.102},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.102},
  author = {Lucas Brusamarello and Roberto da Silva and Ricardo A. L. Reis and Gilson I. Wirth}
}
@inproceedings{conf/isvlsi/PapadopoulosMCS07,
  title = {Application - specific NoC platform design based on System Level Optimization},
  pages = {311-316},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.26},
  author = {Lazaros Papadopoulos and Stylianos Mamagkakis and Francky Catthoor and Dimitrios Soudris}
}
@inproceedings{conf/isvlsi/Fortes03,
  title = {Future Challenges in VLSI Design},
  pages = {5-7},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183346},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183346},
  author = {José A. B. Fortes}
}
@inproceedings{conf/isvlsi/WeyTL07,
  title = {Efficient VLSI Implementation of Memory-Based FFT Processors for DVB-T Applications},
  pages = {98-106},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.43},
  author = {Chin-Long Wey and Wei-Chien Tang and Shin-Yo Lin}
}
@inproceedings{conf/isvlsi/AhmadiniaAA08a,
  title = {Efficient High-Level Power Estimation for Multi-standard Wireless Systems},
  pages = {275-280},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.56},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.56},
  crossref = {conf/isvlsi/2008},
  author = {Ali Ahmadinia and Balal Ahmad and Tughrul Arslan}
}
@inproceedings{conf/isvlsi/FazeelRSJ09,
  title = {Reduction of Current Mismatch in PLL Charge Pump},
  pages = {7-12},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.45},
  crossref = {conf/isvlsi/2009},
  author = {H. Md. Shuaeb Fazeel and Leneesh Raghavan and Chandrasekaran Srinivasaraman and Manish Jain}
}
@inproceedings{conf/isvlsi/SamantaGRD07,
  title = {Minimum-Congestion Placement for Y-interconnects: Some studies and observations},
  pages = {73-80},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.66},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.66},
  author = {Tuhina Samanta and Prasun Ghosal and Hafizur Rahaman and Parthasarathi Dasgupta}
}
@inproceedings{conf/isvlsi/BellosBN04,
  title = {Scan Cell Ordering for Low Power BIST},
  pages = {281-284},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339558},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339558},
  author = {Maciej Bellos and Dimitris Bakalis and Dimitris Nikolos}
}
@inproceedings{conf/isvlsi/KhanTAE06,
  title = {Enhanced Dual Strategy based VLSI Architecture for Computing Pseudo Inverse of Channel Matrix in a MIMO Wireless System},
  pages = {12-17},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.41},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.41},
  author = {Zahid Khan and John S. Thompson and Tughrul Arslan and Ahmet T. Erdogan}
}
@inproceedings{conf/isvlsi/TambaraKRBL13,
  title = {Neutron-induced single event effects analysis in a SAR-ADC architecture embedded in a mixed-signal SoC},
  pages = {188-193},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654657},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654657},
  crossref = {conf/isvlsi/2013},
  author = {Lucas A. Tambara and Fernanda Lima Kastensmidt and Paolo Rech and Tiago R. Balen and Marcelo Lubaszewski}
}
@inproceedings{conf/isvlsi/ZiadAAEB15,
  title = {Homomorphic Data Isolation for Hardware Trojan Protection},
  pages = {131-136},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.66},
  crossref = {conf/isvlsi/2015},
  author = {M. Tarek Ibn Ziad and Amr Al-Anwar and Yousra Alkabani and M. Watheq El-Kharashi and Hassan Bedour}
}
@inproceedings{conf/isvlsi/GalphadeD11,
  title = {Modeling Study of Impact of Surface Roughness on Flicker Noise in MOSFET},
  pages = {333-334},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.63},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.63},
  crossref = {conf/isvlsi/2011},
  author = {Prafulla Galphade and Rasika Dhavse}
}
@inproceedings{conf/isvlsi/ChiarulliJFSL15,
  title = {A Computational Primitive for Convolution based on Coupled Oscillator Arrays},
  pages = {125-130},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.77},
  crossref = {conf/isvlsi/2015},
  author = {Donald M. Chiarulli and Brandon B. Jennings and Yan Fang and Andrew J. Seel and Steven P. Levitan}
}
@proceedings{conf/isvlsi/2011,
  title = {IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2011, 4-6 July 2011, Chennai, India},
  booktitle = {ISVLSI},
  publisher = {IEEE Computer Society},
  year = {2011},
  isbn = {978-0-7695-4447-2},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=5992458},
  url = {http://www.computer.org/csdl/proceedings/isvlsi/2011/4447/00/index.html},
  author = {}
}
@inproceedings{conf/isvlsi/PolianRB08,
  title = {Scalable Calculation of Logical Masking Effects for Selective Hardening Against Soft Errors},
  pages = {257-262},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.22},
  crossref = {conf/isvlsi/2008},
  author = {Ilia Polian and Sudhakar M. Reddy and Bernd Becker}
}
@inproceedings{conf/isvlsi/OsowskiL04,
  title = {The NanoBox Project: Exploring Fabrics of Self-Correcting Logic Blocks for High Defect Rate Molecular Device Technologies},
  pages = {19-24},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339503},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339503},
  author = {A. J. KleinOsowski and David J. Lilja}
}
@inproceedings{conf/isvlsi/CengizC06,
  title = {Routing-Tree Construction with Concurrent Performance, Power and Congestion Optimization},
  pages = {367-372},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.80},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.80},
  author = {Alkan Cengiz and Tom W. Chen}
}
@inproceedings{conf/isvlsi/UzunK14,
  title = {Regulator-Gating Methodology with Distributed Switched Capacitor Voltage Converters},
  pages = {13-18},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.111},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.111},
  crossref = {conf/isvlsi/2014},
  author = {Orhun Aras Uzun and Selçuk Köse}
}
@inproceedings{conf/isvlsi/HuangL09,
  title = {A Self-Reconfigurable Platform for Scalable DCT Computation Using Compressed Partial Bitstreams and BlockRAM Prefetching},
  pages = {67-72},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.29},
  crossref = {conf/isvlsi/2009},
  author = {Jian Huang and Jooheung Lee}
}
@inproceedings{conf/isvlsi/NeumannSK02,
  title = {Accelerating Retiming Under the Coupled-Edge Timing Model},
  pages = {135-140},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016887},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016887},
  author = {Ingmar Neumann and Kolja Sulimma and Wolfgang Kunz}
}
@inproceedings{conf/isvlsi/SemiaoFRVSTT07,
  title = {Enhancing the Tolerance to Power-Supply Instability in Digital Circuits},
  pages = {207-212},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.44},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.44},
  author = {Jorge Semião and Judit Freijedo and Juan J. Rodríguez-Andina and Fabian Vargas and Marcelino B. Santos and Isabel C. Teixeira and João Paulo Teixeira}
}
@inproceedings{conf/isvlsi/DaraHT12,
  title = {Delay Analysis for an N-Input Current Mode Threshold Logic Gate},
  pages = {344-349},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.34},
  crossref = {conf/isvlsi/2012},
  author = {Chandra Babu Dara and Themistoklis Haniotakis and Spyros Tragoudas}
}
@inproceedings{conf/isvlsi/LuoWWCSS12,
  title = {Reliable Power Delivery System Design for Three-Dimensional Integrated Circuits (3D ICs)},
  pages = {356-361},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.73},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.73},
  crossref = {conf/isvlsi/2012},
  author = {Pei-Wen Luo and Tao Wang and Chin-Long Wey and Liang-Chia Cheng and Bih-Lan Sheu and Yiyu Shi}
}
@inproceedings{conf/isvlsi/PaulRMB10,
  title = {A BDD-Based Design of an Area-Power Efficient Asynchronous Adder},
  pages = {29-34},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.47},
  crossref = {conf/isvlsi/2010},
  author = {Gopal Paul and Rohit Reddy and Chittaranjan A. Mandal and Bhargab B. Bhattacharya}
}
@inproceedings{conf/isvlsi/SklavosKK12,
  title = {VLSI Design and Implementation of Homophonic Security System},
  pages = {69-72},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.37},
  crossref = {conf/isvlsi/2012},
  author = {Nicolas Sklavos and Paris Kitsos and Odysseas G. Koufopavlou}
}
@inproceedings{conf/isvlsi/SchubertB05,
  title = {Lemma Exchange in a Microcontroller Based Parallel SAT Solver},
  pages = {142-147},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.47},
  author = {Tobias Schubert and Bernd Becker}
}
@inproceedings{conf/isvlsi/ThapliyalR09,
  title = {Design of Efficient Reversible Binary Subtractors Based on a New Reversible Gate},
  pages = {229-234},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.49},
  crossref = {conf/isvlsi/2009},
  author = {Himanshu Thapliyal and Nagarajan Ranganathan}
}
@inproceedings{conf/isvlsi/VivekanandarajahSC06,
  title = {Profile Directed Instruction Cache Tuning for Embedded Systems},
  pages = {277-282},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.75},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.75},
  author = {Kugan Vivekanandarajah and Thambipillai Srikanthan and Christopher T. Clarke}
}
@inproceedings{conf/isvlsi/SinghGVS09,
  title = {A High Performance Unified BCD and Binary Adder/Subtractor},
  pages = {211-216},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.40},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.40},
  crossref = {conf/isvlsi/2009},
  author = {Anshul Singh and Aman Gupta and Sreehari Veeramachaneni and M. B. Srinivas}
}
@inproceedings{conf/isvlsi/RautelaK05,
  title = {Design and Implementation of FPGA Router for Efficient Utilization of Heterogeneous Routing Resources},
  pages = {232-237},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.26},
  author = {Deepak Rautela and Rajendra S. Katti}
}
@inproceedings{conf/isvlsi/LiorisDM10,
  title = {XMSIM: EXtensible Memory SIMulator for Early Memory Hierarchy Evaluation},
  pages = {375-380},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.106},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.106},
  crossref = {conf/isvlsi/2010},
  author = {Theodoros Lioris and Grigoris Dimitroulakos and Kostas Masselos}
}
@inproceedings{conf/isvlsi/ZimpeckKR15,
  title = {Analyzing the Impact of Frequency and Diverse Path Delays in the Time Vulnerability Factor of Master-Slave D Flip-Flops},
  pages = {521-526},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.95},
  crossref = {conf/isvlsi/2015},
  author = {Alexandra L. Zimpeck and Fernanda Lima Kastensmidt and Ricardo Reis}
}
@inproceedings{conf/isvlsi/Pomeranz14a,
  title = {OBO: An Output-by-Output Scoring Algorithm for Fault Diagnosis},
  pages = {314-319},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.22},
  crossref = {conf/isvlsi/2014},
  author = {Irith Pomeranz}
}
@inproceedings{conf/isvlsi/KheirabadiZS07,
  title = {An Efficient Analytical Approach to Path-Based Buffer Insertion},
  pages = {219-224},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.23},
  author = {Hamid Reza Kheirabadi and Morteza Saheb Zamani and Mehdi Saeedi}
}
@inproceedings{conf/isvlsi/WangEHJL15,
  title = {Design of Fault-Tolerant and Reliable Networks-on-Chip},
  pages = {545-550},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.33},
  crossref = {conf/isvlsi/2015},
  author = {Junshi Wang and Masoumeh Ebrahimi and Letian Huang and Axel Jantsch and Guangjun Li}
}
@inproceedings{conf/isvlsi/OrtizS07,
  title = {Efficient implementation of conduction modes for modelling skin effect},
  pages = {500-505},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.42},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.42},
  author = {Salvador Ortiz and Roberto Suaya}
}
@inproceedings{conf/isvlsi/SwaminathanMSN11,
  title = {Towards Resilient Micro-architectures: Datapath Reliability Enhancement Using STT-MRAM},
  pages = {236-241},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.84},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.84},
  crossref = {conf/isvlsi/2011},
  author = {Karthik Swaminathan and Ravindhiran Mukundrajan and Niranjan Soundararajan and Vijaykrishnan Narayanan}
}
@inproceedings{conf/isvlsi/ElgharbawyB04,
  title = {New Bulk Dynamic Threshold NMOS Schemes for Low-Energy Subthreshold Domino-Like Circui},
  pages = {115-120},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339517},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339517},
  author = {Walid Elgharbawy and Magdy A. Bayoumi}
}
@inproceedings{conf/isvlsi/Dollas14,
  title = {Big Data Processing with FPGA Supercomputers: Opportunities and Challenges},
  pages = {474-479},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.65},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.65},
  crossref = {conf/isvlsi/2014},
  author = {Apostolos Dollas}
}
@proceedings{conf/isvlsi/2008,
  title = {IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2008, 7-9 April 2008, Montpellier, France},
  booktitle = {ISVLSI},
  publisher = {IEEE Computer Society},
  year = {2008},
  isbn = {978-0-7695-3170-0},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=4556750},
  url = {http://www.computer.org/csdl/proceedings/isvlsi/2008/3170/00/index.html},
  author = {}
}
@inproceedings{conf/isvlsi/FarisiVBS13,
  title = {A novel tool flow for increased routing configuration similarity in multi-mode circuits},
  pages = {96-101},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654629},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654629},
  crossref = {conf/isvlsi/2013},
  author = {Brahim Al Farisi and Elias Vansteenkiste and Karel Bruneel and Dirk Stroobandt}
}
@inproceedings{conf/isvlsi/XueO03,
  title = {Efficient VLSI Implementation of a VLC Decoder for Universal Variable Length Code},
  pages = {207-208},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183467},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183467},
  author = {Shang Xue and Bengt Oelmann}
}
@inproceedings{conf/isvlsi/CasheroCHC10,
  title = {Fast Evaluation of Analog Circuits Using Linear Programming},
  pages = {253-258},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.94},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.94},
  crossref = {conf/isvlsi/2010},
  author = {Zach Cashero and Allen Chen and Ryan Hoppal and Tom Chen}
}
@inproceedings{conf/isvlsi/HubnerBBCS07,
  title = {Physical Configuration On-Line Visualization of Xilinx Virtex-II FPGAs},
  pages = {41-46},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.83},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.83},
  author = {Michael Hübner and Lars Braun and Jürgen Becker and Christopher Claus and Walter Stechele}
}
@inproceedings{conf/isvlsi/ShafikAMPM12,
  title = {RAEF: A Power Normalized System-Level Reliability Analysis and Estimation Framework},
  pages = {189-194},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.42},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.42},
  crossref = {conf/isvlsi/2012},
  author = {Rishad A. Shafik and Bashir M. Al-Hashimi and Jimson Mathew and Dhiraj K. Pradhan and Saraju P. Mohanty}
}
@inproceedings{conf/isvlsi/BalasubramanianE09,
  title = {Dual-Sum Single-Carry Self-Timed Adder Designs},
  pages = {121-126},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.13},
  crossref = {conf/isvlsi/2009},
  author = {Padmanabhan Balasubramanian and Doug A. Edwards}
}
@inproceedings{conf/isvlsi/LiuK06,
  title = {High Speed Low Swing Dynamic Circuits with Multiple Supply and Threshold Voltages},
  pages = {59-64},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.50},
  author = {Zhiyu Liu and Volkan Kursun}
}
@inproceedings{conf/isvlsi/BhattacharyaT14,
  title = {A New Walsh Hadamard Transform Architecture Using Current Mode Circuit},
  pages = {83-88},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.71},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.71},
  crossref = {conf/isvlsi/2014},
  author = {Swagata Bhattacharya and Somsubhra Talapatra}
}
@inproceedings{conf/isvlsi/MaalejGPA08,
  title = {System Level Design Space Exploration for Multiprocessor System on Chip},
  pages = {93-98},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.34},
  crossref = {conf/isvlsi/2008},
  author = {Issam Maalej and Guy Gogniat and Jean Luc Philippe and Mohamed Abid}
}
@inproceedings{conf/isvlsi/RaoMS09,
  title = {High-Speed Low-Current Duobinary Signaling Over Active Terminated Chip-to-Chip Interconnect},
  pages = {73-78},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.9},
  crossref = {conf/isvlsi/2009},
  author = {P. Vijaya Sankara Rao and Pradip Mandal and Sunil Sachdev}
}
@inproceedings{conf/isvlsi/GojmanRS04,
  title = {Decoding of Stochastically Assembled Nanoarrays},
  pages = {11-18},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339502},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339502},
  author = {Benjamin Gojman and Eric Rachlin and John E. Savage}
}
@inproceedings{conf/isvlsi/Pomeranz15,
  title = {Reducing the Storage Requirements of a Set of Functional Test Sequences by Using a Background Sequence},
  pages = {155-160},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.15},
  crossref = {conf/isvlsi/2015},
  author = {Irith Pomeranz}
}
@inproceedings{conf/isvlsi/DirilDCC03,
  title = {An O(N)Supply Voltage Assignment Algorithm for Low-Energy Serially Connected CMOS Modules and a Heuristic Extension to Acyclic Data Flow Graphs},
  pages = {173-182},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183443},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183443},
  author = {Abdulkadir Utku Diril and Yuvraj Singh Dhillon and Kyu-won Choi and Abhijit Chatterjee}
}
@inproceedings{conf/isvlsi/EachempatiVNM07,
  title = {Impact of Process Variations on Carbon Nanotube Bundle Interconnect for Future FPGA Architectures},
  pages = {516-517},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.56},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.56},
  author = {Soumya Eachempati and Narayanan Vijaykrishnan and Arthur Nieuwoudt and Yehia Massoud}
}
@inproceedings{conf/isvlsi/NiknahadGNP07,
  title = {A Power Estimation Methodology for QDI Asynchronous Circuits based on High-Level Simulation},
  pages = {471-472},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.15},
  author = {Mahtab Niknahad and Behnam Ghavami and Mehrdad Najibi and Hossein Pedram}
}
@inproceedings{conf/isvlsi/ParasharKP11,
  title = {An Efficient Design Technique for High Performance Dynamic Feedthrough Logic with Enhanced Noise Tolerance},
  pages = {49-53},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.31},
  crossref = {conf/isvlsi/2011},
  author = {Shashank Parashar and Chaudhry Indra Kumar and Manisha Pattanaik}
}
@inproceedings{conf/isvlsi/SinghviMTCB15,
  title = {A Fine-Grained, Uniform, Energy-Efficient Delay Element for FD-SOI Technologies},
  pages = {27-32},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.113},
  crossref = {conf/isvlsi/2015},
  author = {Ajay Singhvi and Matheus T. Moreira and Ramy N. Tadros and Ney Laert Vilar Calazans and Peter A. Beerel}
}
@inproceedings{conf/isvlsi/BardizbanyanSL10,
  title = {Generation and Exploration of Layouts for Area-Efficient Barrel Shifters},
  pages = {454-455},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.73},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.73},
  crossref = {conf/isvlsi/2010},
  author = {Alen Bardizbanyan and Kasyab P. Subramaniyan and Per Larsson-Edefors}
}
@inproceedings{conf/isvlsi/MandalSCSPC15,
  title = {FPGA Based Novel High Speed DAQ System Design with Error Correction},
  pages = {80-85},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.80},
  crossref = {conf/isvlsi/2015},
  author = {Swagata Mandal and Suman Sau and Amlan Chakrabarti and Jogendra Saini and Sushanta Kumar Pal and Subhasish Chattopadhyay}
}
@inproceedings{conf/isvlsi/ShiSB12,
  title = {Hybrid 3D-IC Cooling System Using Micro-fluidic Cooling and Thermal TSVs},
  pages = {33-38},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.29},
  crossref = {conf/isvlsi/2012},
  author = {Bing Shi and Ankur Srivastava and Avram Bar-Cohen}
}
@inproceedings{conf/isvlsi/LiuDGMWG15,
  title = {RWT: Suppressing Write-Through Cost When Coherence is Not Needed},
  pages = {434-439},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.35},
  crossref = {conf/isvlsi/2015},
  author = {Hao Liu and Clement Devigne and Lucas Garcia and Quentin L. Meunier and Franck Wajsbürt and Alain Greiner}
}
@inproceedings{conf/isvlsi/ManuzzatoCRLP13,
  title = {Exploiting body biasing for leakage reduction: A case study},
  pages = {133-138},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654635},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654635},
  crossref = {conf/isvlsi/2013},
  author = {Andrea Manuzzato and Fabio Campi and Davide Rossi and Valentino Liberali and Davide Pandini}
}
@inproceedings{conf/isvlsi/AiroldiN13,
  title = {Design & implementation of software defined radios on a homogeneous multi-processor architecture},
  pages = {215-216},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654646},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654646},
  crossref = {conf/isvlsi/2013},
  author = {Roberto Airoldi and Jari Nurmi}
}
@inproceedings{conf/isvlsi/ChengHYS04,
  title = {Congestion Estimation for 3D Routing},
  pages = {239-240},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339541},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339541},
  author = {Lerong Cheng and William N. N. Hung and Guowu Yang and Xiaoyu Song}
}
@inproceedings{conf/isvlsi/PandeZM11,
  title = {Architectures for Simultaneous Coding and Encryption Using Chaotic Maps},
  pages = {351-352},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.14},
  crossref = {conf/isvlsi/2011},
  author = {Amit Pande and Joseph Zambreno and Prasant Mohapatra}
}
@inproceedings{conf/isvlsi/ZieslerKP03,
  title = {Energy Recovering ASIC Design},
  pages = {133-138},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183364},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183364},
  author = {Conrad H. Ziesler and Joohee Kim and Marios C. Papaefthymiou}
}
@inproceedings{conf/isvlsi/CararaM08,
  title = {Deadlock-Free Multicast Routing Algorithm for Wormhole-Switched Mesh Networks-on-Chip},
  pages = {341-346},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.18},
  crossref = {conf/isvlsi/2008},
  author = {Everton Carara and Fernando Gehm Moraes}
}
@inproceedings{conf/isvlsi/ColombierBH15,
  title = {Reversible Denial-of-Service by Locking Gates Insertion for IP Cores Design Protection},
  pages = {210-215},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.54},
  crossref = {conf/isvlsi/2015},
  author = {Brice Colombier and Lilian Bossuet and David Hély}
}
@inproceedings{conf/isvlsi/AhmadiAF15,
  title = {A Timing Error Mitigation Technique for High Performance Designs},
  pages = {428-433},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.29},
  crossref = {conf/isvlsi/2015},
  author = {Mehrnaz Ahmadi and Bijan Alizadeh and Behjat Forouzandeh}
}
@inproceedings{conf/isvlsi/LiuMS03,
  title = {Hardware-Only Compression to Reduce Cost and Improve Utilization of Address Buses},
  pages = {220-221},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183475},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183475},
  author = {Jiangjiang Liu and Nihar R. Mahapatra and Krishnan Sundaresan}
}
@inproceedings{conf/isvlsi/TheocharidesLSVIS04,
  title = {Evaluating Alternative Implementations for LDPC Decoder Check Node Function},
  pages = {77-82},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339511},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339511},
  author = {Theo Theocharides and Greg M. Link and Eric J. Swankoski and Narayanan Vijaykrishnan and Mary Jane Irwin and Herman Schmit}
}
@inproceedings{conf/isvlsi/LinCCL06,
  title = {The Design of Analog Front-End Circuitry for 1X HD-DVD PRML Read Channel},
  pages = {128-132},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.88},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.88},
  author = {Sheng-Jang Lin and I-Shun Chen and Bo-Wei Chen and Feng-Hsiang Lo}
}
@inproceedings{conf/isvlsi/RachlinS06,
  title = {Nanowire Addressing in the Face of Uncertainty},
  pages = {225-230},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.66},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.66},
  author = {Eric Rachlin and John E. Savage}
}
@inproceedings{conf/isvlsi/LakshminarayanaAS11,
  title = {High Level Power Estimation Models for FPGAs},
  pages = {7-12},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.79},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.79},
  crossref = {conf/isvlsi/2011},
  author = {Avinash Lakshminarayana and Sumit Ahuja and Sandeep K. Shukla}
}
@inproceedings{conf/isvlsi/ShaoCD12,
  title = {PTL: PCM Translation Layer},
  pages = {380-385},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.75},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.75},
  crossref = {conf/isvlsi/2012},
  author = {Zili Shao and Naehyuck Chang and Nikil Dutt}
}
@inproceedings{conf/isvlsi/WangXBL06,
  title = {Dependability Analysis of Nano-scale FinFET circuits},
  pages = {399-404},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.35},
  author = {Feng Wang 0004 and Yuan Xie 0001 and Kerry Bernstein and Yan Luo}
}
@inproceedings{conf/isvlsi/HoeRK14,
  title = {Towards Secure Analog Designs: A Secure Sense Amplifier Using Memristors},
  pages = {516-521},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.50},
  crossref = {conf/isvlsi/2014},
  author = {David H. K. Hoe and Jeyavijayan Rajendran and Ramesh Karri}
}
@inproceedings{conf/isvlsi/BekalJGSS15,
  title = {An Improved Dynamic Latch Based Comparator for 8-Bit Asynchronous SAR ADC},
  pages = {178-182},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.68},
  crossref = {conf/isvlsi/2015},
  author = {Anush Bekal and Rohit Joshi and Manish Goswami and Babu R. Singh and Ashok Srivatsava}
}
@inproceedings{conf/isvlsi/ClementMNT15,
  title = {Implementation of AES Using NVM Memories Based on Comparison Function},
  pages = {356-361},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.37},
  crossref = {conf/isvlsi/2015},
  author = {Jérémie Clément and Bruno Mussard and David Naccache and Lionel Torres}
}
@inproceedings{conf/isvlsi/BritoMR06,
  title = {An open-source tool for simulation of partially reconfigurable systems using SystemC},
  pages = {434-435},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.23},
  author = {Alisson Vasconcelos De Brito and Elmar U. K. Melcher and Wilson Rosas}
}
@inproceedings{conf/isvlsi/DasCR03,
  title = {Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools},
  pages = {13-18},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183348},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183348},
  author = {Shamik Das and Anantha Chandrakasan and Rafael Reif}
}
@inproceedings{conf/isvlsi/Papaefstathiou03,
  title = {Titan II : An IPComp Processor for 10Gbit/sec networks},
  pages = {234-235},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183479},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183479},
  author = {Ioannis Papaefstathiou}
}
@inproceedings{conf/isvlsi/BergM15,
  title = {Flexible Ultra-Low-Voltage CMOS Circuit Design Applicable for Digital and Analog Circuits Operating below 300mV},
  pages = {646-651},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.83},
  crossref = {conf/isvlsi/2015},
  author = {Yngvar Berg and Omid Mirmotahari}
}
@inproceedings{conf/isvlsi/EjniouiA04,
  title = {Pipeline Design Based on Self-Resetting Stage Logic},
  pages = {254-257},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339546},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339546},
  author = {Abdel Ejnioui and Abdelhalim Alsharqawi}
}
@inproceedings{conf/isvlsi/ArjmandSNT12,
  title = {A Novel Ternary-to-Binary Converter in Quantum-Dot Cellular Automata},
  pages = {147-152},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.41},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.41},
  crossref = {conf/isvlsi/2012},
  author = {Mohsen M. Arjmand and Mohsen Soryani and Keivan Navi and Mohammad A. Tehrani}
}
@inproceedings{conf/isvlsi/LeeJA05,
  title = {Using the Nonlinear Property of FSR and Dictionary Coding for Reduction of Test Volume},
  pages = {194-199},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.75},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.75},
  author = {Il-soo Lee and Jae-Hoon Jeong and Anthony P. Ambler}
}
@inproceedings{conf/isvlsi/ChenSXN11,
  title = {Impact of Circuit Degradation on FPGA Design Security},
  pages = {230-235},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.81},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.81},
  crossref = {conf/isvlsi/2011},
  author = {Han-Wei Chen and Suresh Srinivasan and Yuan Xie 0001 and Vijaykrishnan Narayanan}
}
@inproceedings{conf/isvlsi/NarayananLWM08,
  title = {CMOS Control Enabled Single-Type FET NASIC},
  pages = {191-196},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.92},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.92},
  crossref = {conf/isvlsi/2008},
  author = {Pritish Narayanan and Michael Leuchtenburg and Teng Wang and Csaba Andras Moritz}
}
@inproceedings{conf/isvlsi/Maffucci15,
  title = {Semi-Classical Modelling of the Electron Transport in Carbon Nanotubes and Graphene Nanoribbons for THz Range Applications},
  pages = {450-455},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.51},
  crossref = {conf/isvlsi/2015},
  author = {Antonio Maffucci}
}
@inproceedings{conf/isvlsi/DalM08,
  title = {Determining the Optimal Number of Islands in Power Islands Synthesis},
  pages = {22-27},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.42},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.42},
  crossref = {conf/isvlsi/2008},
  author = {Deniz Dal and Nazanin Mansouri}
}
@inproceedings{conf/isvlsi/LiTLDN14,
  title = {A Low-Voltage Low-Power LC Oscillator Using the Diode-Connected SymFET},
  pages = {302-307},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.26},
  crossref = {conf/isvlsi/2014},
  author = {Xueqing Li and Wei-Yu Tsai and Huichu Liu and Suman Datta and Vijaykrishnan Narayanan}
}
@inproceedings{conf/isvlsi/Honkote10,
  title = {Design Automation and Analysis of Resonant Rotary Clocking Technology},
  pages = {471-472},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.28},
  crossref = {conf/isvlsi/2010},
  author = {Vinayak Honkote}
}
@inproceedings{conf/isvlsi/MitraDB14,
  title = {On Designing Robust Path-Delay Fault Testable Combinational Circuits Based on Functional Properties},
  pages = {202-207},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.81},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.81},
  crossref = {conf/isvlsi/2014},
  author = {Rupali Mitra and Debesh K. Das and Bhargab B. Bhattacharya}
}
@inproceedings{conf/isvlsi/TumeoMPFS07a,
  title = {An Internal Partial Dynamic Reconfiguration Implementation of the JPEG Encoder for Low-Cost FPGAsb},
  pages = {449-450},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.25},
  author = {Antonino Tumeo and Matteo Monchiero and Gianluca Palermo and Fabrizio Ferrandi and Donatella Sciuto}
}
@inproceedings{conf/isvlsi/Tsarchopoulos10,
  title = {European ICT Research: 2011-2012 Outlook for Components and Systems},
  pages = {1-2},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.116},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.116},
  crossref = {conf/isvlsi/2010},
  author = {Panagiotis Tsarchopoulos}
}
@inproceedings{conf/isvlsi/AsokanBVDGP15,
  title = {An ATPG Flow to Generate Crosstalk-Aware Path Delay Pattern},
  pages = {515-520},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.99},
  crossref = {conf/isvlsi/2015},
  author = {Anu Asokan and Alberto Bosio and Arnaud Virazel and Luigi Dilillo and Patrick Girard and Serge Pravossoudovitch}
}
@inproceedings{conf/isvlsi/WangCH08,
  title = {A Low-Power Buffered Tree Construction Algorithm Aware of Supply Voltage Variation},
  pages = {221-226},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.31},
  crossref = {conf/isvlsi/2008},
  author = {Yibo Wang and Yici Cai and Xianlong Hong}
}
@inproceedings{conf/isvlsi/ChowdhuryGK08,
  title = {Controlling Ground Bounce Noise in Power Gating Scheme for System-on-a-Chip},
  pages = {437-440},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.85},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.85},
  crossref = {conf/isvlsi/2008},
  author = {Masud H. Chowdhury and Juliana Gjanci and Pervez Khaled}
}
@inproceedings{conf/isvlsi/GhoshBT03,
  title = {Joint Minimization of Power and Area in Scan Testing by Scan Cell Reordering},
  pages = {246-249},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183485},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183485},
  author = {Shalini Ghosh and Sugato Basu and Nur A. Touba}
}
@inproceedings{conf/isvlsi/WilkeR08,
  title = {A New Clock Mesh Buffer Sizing Methodology for Skew and Power Reduction},
  pages = {227-232},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.91},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.91},
  crossref = {conf/isvlsi/2008},
  author = {Gustavo Wilke and Ricardo Reis}
}
@inproceedings{conf/isvlsi/SunZGWR08,
  title = {An Efficient Motion Adaptive De-interlacing and Its VLSI Architecture Design},
  pages = {455-458},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.46},
  crossref = {conf/isvlsi/2008},
  author = {Hongbin Sun and Nanning Zheng and Chenyang Ge and Dong Wang and Pengju Ren}
}
@inproceedings{conf/isvlsi/HubnerMSBBNS10,
  title = {Fast Sequential FPGA Startup Based on Partial and Dynamic Reconfiguration},
  pages = {190-194},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.19},
  crossref = {conf/isvlsi/2010},
  author = {Michael Hübner and Joachim Meyer and Oliver Sander and Lars Braun and Jürgen Becker and Juanjo Noguera and Rodney Stewart}
}
@inproceedings{conf/isvlsi/HosseinabadyNC10,
  title = {Task Dispersal Measurement in Dynamic Reconfigurable NoCs},
  pages = {167-172},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.91},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.91},
  crossref = {conf/isvlsi/2010},
  author = {Mohammad Hosseinabady and Jose Luis Nunez-Yanez and Antonio Marcello Coppola}
}
@inproceedings{conf/isvlsi/StevensC10,
  title = {LE1: A Parameterizable VLIW Chip-Multiprocessor with Hardware PThreads Support},
  pages = {122-126},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.107},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.107},
  crossref = {conf/isvlsi/2010},
  author = {David Stevens and Vassilios A. Chouliaras}
}
@inproceedings{conf/isvlsi/FigueroaMCB06,
  title = {Adaptive Signal Processing in Mixed-Signal VLSI with Anti-Hebbian Learning},
  pages = {133-140},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.16},
  author = {Miguel Figueroa and Esteban Matamala and Gonzalo Carvajal and Seth Bridges}
}
@inproceedings{conf/isvlsi/DavisSH04,
  title = {Multi-Parameter Power Minimization of Synthesized Datapaths},
  pages = {151-157},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339523},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339523},
  author = {W. Rhett Davis and Ambarish M. Sule and Hao Hua}
}
@inproceedings{conf/isvlsi/BiswasBD11,
  title = {A Proposed Output Buffer at 90 nm Technology with Minimum Signal Switching Noise at 83.3MHz},
  pages = {108-113},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.15},
  crossref = {conf/isvlsi/2011},
  author = {Arnab K. Biswas and Anand Bulusu and Sudeb Dasgupta}
}
@inproceedings{conf/isvlsi/GoudarziMI08,
  title = {Cache Power Reduction in Presence of Within-Die Delay Variation Using Spare Ways},
  pages = {447-450},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.19},
  crossref = {conf/isvlsi/2008},
  author = {Maziar Goudarzi and Tadayuki Matsumura and Tohru Ishihara}
}
@inproceedings{conf/isvlsi/McKillenSY06,
  title = {High performance service-time-stamp computation for WFQ IP packet scheduling},
  pages = {65-70},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.49},
  author = {Colm McKillen and Sakir Sezer and Xin Yang}
}
@inproceedings{conf/isvlsi/HigginsMM08,
  title = {A Novel System on Chip (SoC) Test Solution},
  pages = {145-150},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.36},
  crossref = {conf/isvlsi/2008},
  author = {Michael Higgins and Ciaran MacNamee and Brendan Mullane}
}
@inproceedings{conf/isvlsi/ChengZPZSZ15,
  title = {VLSI Design of Edge-Preserving Coding Artifacts Reduction for Display Processing},
  pages = {255-261},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.69},
  crossref = {conf/isvlsi/2015},
  author = {Zenghua Cheng and Xuchong Zhang and Huisheng Peng and Baolu Zhai and Hongbin Sun and Nanning Zheng}
}
@inproceedings{conf/isvlsi/SunHGCMS05,
  title = {409ps 4.7 FO4 64b Adder Based on Output Prediction Logic in 0.18um CMOS},
  pages = {52-58},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.2},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.2},
  author = {Sheng Sun and Yi Han and Xinyu Guo and Kian Haur Chong and Larry McMurchie and Carl Sechen}
}
@inproceedings{conf/isvlsi/SarkarG15,
  title = {Implementing Data Structure Using DNA: An Alternative in Post CMOS Computing},
  pages = {345-349},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.106},
  crossref = {conf/isvlsi/2015},
  author = {Mayukh Sarkar and Prasun Ghosal}
}
@inproceedings{conf/isvlsi/GebotysG03,
  title = {A Framework for Security on NoC Technologies},
  pages = {113-120},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183361},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183361},
  author = {Catherine H. Gebotys and Robert J. Gebotys}
}
@inproceedings{conf/isvlsi/RusuIT05,
  title = {A Modified Cascaded Sigma-Delta Modulator with Improved Linearity},
  pages = {77-82},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.10},
  author = {Ana Rusu and Mohammed Ismail and Hannu Tenhunen}
}
@inproceedings{conf/isvlsi/LeshnerBYCPV10,
  title = {A Low Power, High Performance Threshold Logic-Based Standard Cell Multiplier in 65 nm CMOS},
  pages = {210-215},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.32},
  crossref = {conf/isvlsi/2010},
  author = {Samuel Leshner and Krzysztof S. Berezowski and Xiaoyin Yao and Gayathri Chalivendra and Saurabh Patel and Sarma B. K. Vrudhula}
}
@inproceedings{conf/isvlsi/ImR03,
  title = {LALM: A Logic-Aware Layout Methodology to Enhance the Noise Immunity of Domino Circuits},
  pages = {45-54},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183352},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183352},
  author = {Yonghee Im and Kaushik Roy}
}
@inproceedings{conf/isvlsi/WangLXLIIWMY14,
  title = {A Case Study on the Communication and Computation Behaviors of Real Applications in NoC-Based MPSoCs},
  pages = {480-485},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.36},
  crossref = {conf/isvlsi/2014},
  author = {Zhe Wang and Weichen Liu and Jiang Xu and Bin Li and Ravi Iyer and Ramesh Illikkal and Xiaowen Wu and Wai Ho Mow and Wenjing Ye}
}
@inproceedings{conf/isvlsi/AtluriA04,
  title = {Reconfigurability-Power Trade-Offs in Turbo Decoder Design and Implementation},
  pages = {215-217},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339534},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339534},
  author = {Indrajit Atluri and Tughrul Arslan}
}
@inproceedings{conf/isvlsi/SeidelF04,
  title = {Two-Dimensional Folding Strategies for Improved Layouts of Cyclic Shifters},
  pages = {277-278},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  url = {http://csdl.computer.org/comp/proceedings/isvlsi/2004/2097/00/20970277.pdf},
  author = {Peter-Michael Seidel and Kenneth Fazel}
}
@inproceedings{conf/isvlsi/HidajiASL11,
  title = {Application-Specific Energy Optimization of General-Purpose Datapath Interconnect},
  pages = {301-306},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.71},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.71},
  crossref = {conf/isvlsi/2011},
  author = {Babak Hidaji and Salar Alipour and Kasyab P. Subramaniyan and Per Larsson-Edefors}
}
@inproceedings{conf/isvlsi/PosserBMR14,
  title = {Perfomance Improvement with Dedicated Transistor Sizing for MOSFET and FinFET Devices},
  pages = {418-423},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.13},
  crossref = {conf/isvlsi/2014},
  author = {Gracieli Posser and Jozeanne Belomo and Cristina Meinhardt and Ricardo Augusto da Luz Reis}
}
@proceedings{conf/isvlsi/2005,
  title = {2005 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2005), New Frontiers in VLSI Design, 11-12 May 2005, Tampa, FL, USA},
  booktitle = {ISVLSI},
  publisher = {IEEE Computer Society},
  year = {2005},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=9780},
  url = {http://www.computer.org/csdl/proceedings/isvlsi/2005/2365/00/index.html},
  isbn = {0-7695-2365-X},
  author = {}
}
@inproceedings{conf/isvlsi/Wang10,
  title = {A Novel On-Chip Interconnection Topology for Mesh-Connected Processor Arrays},
  pages = {450-451},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.86},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.86},
  crossref = {conf/isvlsi/2010},
  author = {Xiaofang Wang}
}
@inproceedings{conf/isvlsi/ReeseTT03,
  title = {A Fine-Grain Phased Logic CPU},
  pages = {70-79},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183355},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183355},
  author = {Robert B. Reese and Mitchell A. Thornton and Cherrice Traver}
}
@inproceedings{conf/isvlsi/DimakosAASSM15,
  title = {Test and Calibration of RF Circuits Using Built-in Non-intrusive Sensors},
  pages = {627},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.42},
  crossref = {conf/isvlsi/2015},
  author = {Athanasios Dimakos and Martin Andraud and Louay Abdallah and Haralampos-G. D. Stratigopoulos and Emmanuel Simeu and Salvador Mir}
}
@inproceedings{conf/isvlsi/BellosKN03,
  title = {Low Power Test Set Embedding Based on Phase Shifters},
  pages = {155-160},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183367},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183367},
  author = {Maciej Bellos and Dimitri Kagaris and Dimitris Nikolos}
}
@inproceedings{conf/isvlsi/KhalilzadehN07,
  title = {A Low-Power High-Speed 4-Bit ADC for DS-UWB Communications},
  pages = {506-507},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.7},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.7},
  author = {M. Khalilzadeh and A. Nabavi}
}
@inproceedings{conf/isvlsi/Breuer05,
  title = {Let's Think Analog},
  pages = {2-5},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.48},
  author = {Melvin A. Breuer}
}
@inproceedings{conf/isvlsi/NeiroukhES06,
  title = {An Efficient Algorithm for the Analysis of Cyclic Circuits},
  pages = {303-308},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.18},
  author = {Osama Neiroukh and Stephen A. Edwards and Xiaoyu Song}
}
@inproceedings{conf/isvlsi/WangCL14,
  title = {A Compact CMOS Ring Oscillator with Temperature and Supply Compensation for Sensor Applications},
  pages = {267-272},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.15},
  crossref = {conf/isvlsi/2014},
  author = {Yanmei Wang and Pak Kwong Chan and King Ho Li}
}
@inproceedings{conf/isvlsi/MousumiS15,
  title = {A Cellular Automata Based Fault Tolerant Approach in Designing Test Hardware for L1 Cache Module},
  pages = {497-502},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.119},
  crossref = {conf/isvlsi/2015},
  author = {Saha Mousumi and Biplab K. Sikdar}
}
@inproceedings{conf/isvlsi/HuCNYB06,
  title = {PLAs in Quantum-dot Cellular Automata},
  pages = {242-250},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.73},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.73},
  author = {Xiaobo Sharon Hu and Michael Crocker and Michael T. Niemier and Minjun Yan and Gary H. Bernstein}
}
@inproceedings{conf/isvlsi/FarahaniM08,
  title = {Low Power High Performance Digitally Assisted Pipelined ADC},
  pages = {111-116},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.65},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.65},
  crossref = {conf/isvlsi/2008},
  author = {Bahar Jalali Farahani and Anand Meruva}
}
@inproceedings{conf/isvlsi/LaueMRHS08,
  title = {A Novel Multiple Core Co-processor Architecture for Efficient Server-Based Public Key Cryptographic Applications},
  pages = {87-92},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.9},
  crossref = {conf/isvlsi/2008},
  author = {Ralf Laue 0002 and H. Gregor Molter and Felix Rieder and Sorin A. Huss and Kartik Saxena}
}
@inproceedings{conf/isvlsi/RajshekarM11,
  title = {Power Efficient Multiplexer Using DLDFF Synchronous Counter},
  pages = {284-289},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.70},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.70},
  crossref = {conf/isvlsi/2011},
  author = {P. Rajshekar and M. Malathi}
}
@inproceedings{conf/isvlsi/KiddieR14,
  title = {Alternative Standard Cell Placement Strategies for Single-Event Multiple-Transient Mitigation},
  pages = {589-594},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.37},
  crossref = {conf/isvlsi/2014},
  author = {Bradley T. Kiddie and William H. Robinson}
}
@inproceedings{conf/isvlsi/YangY03,
  title = {Enhanced Techniques for Current Balanced Logic in Mixed-Signal ICs},
  pages = {278-279},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183499},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183499},
  author = {Li Yang and J. S. Yuan}
}
@inproceedings{conf/isvlsi/SitikFST14,
  title = {High Performance Low Swing Clock Tree Synthesis with Custom D Flip-Flop Design},
  pages = {498-503},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.53},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.53},
  crossref = {conf/isvlsi/2014},
  author = {Can Sitik and Leo Filippini and Emre Salman and Baris Taskin}
}
@inproceedings{conf/isvlsi/BiLK12,
  title = {Analysis and Optimization of Thermal Effect on STT-RAM Based 3-D Stacked Cache Design},
  pages = {374-379},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.56},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.56},
  crossref = {conf/isvlsi/2012},
  author = {Xiuyuan Bi and Hai Li and Jae-Joon Kim}
}
@inproceedings{conf/isvlsi/ChiC14,
  title = {A CMOS Temperature Sensor with -0.34°C to 0.27°C Inaccuracy from -30°C to 80°C},
  pages = {261-266},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.30},
  crossref = {conf/isvlsi/2014},
  author = {Hai Chi and Tom Chen}
}
@inproceedings{conf/isvlsi/DickK05,
  title = {Analysis of Incremental Communication for Multilayer Neural Networks on a Field Programmable Gate Array},
  pages = {252-254},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.18},
  author = {Joshua R. Dick and Kenneth B. Kent}
}
@inproceedings{conf/isvlsi/FirouziYCT14,
  title = {Chip Health Monitoring Using Machine Learning},
  pages = {280-283},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.119},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.119},
  crossref = {conf/isvlsi/2014},
  author = {Farshad Firouzi and Fangming Ye and Krishnendu Chakrabarty and Mehdi Baradaran Tahoori}
}
@inproceedings{conf/isvlsi/TheocharidesVI06,
  title = {A Parallel Architecture for Hardware Face Detection},
  pages = {452-453},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.10},
  author = {Theo Theocharides and Narayanan Vijaykrishnan and Mary Jane Irwin}
}
@inproceedings{conf/isvlsi/KumarPK11,
  title = {Design of Unique and Reliable Physically Unclonable Functions Based on Current Starved Inverter Chain},
  pages = {224-229},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.82},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.82},
  crossref = {conf/isvlsi/2011},
  author = {Raghavan Kumar and Vinay C. Patil and Sandip Kundu}
}
@inproceedings{conf/isvlsi/LanuzzaRFPC10,
  title = {Impact of Process Variations on Flip-Flops Energy and Timing Characteristics},
  pages = {458-459},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.75},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.75},
  crossref = {conf/isvlsi/2010},
  author = {Marco Lanuzza and Raffaele De Rose and Fabio Frustaci and Stefania Perri and Pasquale Corsonello}
}
@inproceedings{conf/isvlsi/Rose14,
  title = {A Chaos-Based Arithmetic Logic Unit and Implications for Obfuscation},
  pages = {54-58},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.72},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.72},
  crossref = {conf/isvlsi/2014},
  author = {Garrett Steven Rose}
}
@inproceedings{conf/isvlsi/LeemanYAFD03,
  title = {Automated Dynamic Memory Data Type Implementation Exploration and Optimization},
  pages = {222-224},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183476},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183476},
  author = {Marc Leeman and Chantal Ykman-Couvreur and David Atienza and Vincenzo De Florio and Geert Deconinck}
}
@inproceedings{conf/isvlsi/MannaTCS15,
  title = {TSV Placement and Core Mapping for 3D Mesh Based Network-on-Chip Design Using Extended Kernighan-Lin Partitioning},
  pages = {392-397},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.9},
  crossref = {conf/isvlsi/2015},
  author = {Kanchan Manna and Vadapalli Shanmukha Sri Teja and Santanu Chattopadhyay and Indranil Sengupta}
}
@inproceedings{conf/isvlsi/NikitinJ14,
  title = {Patterned Heterogeneous CMPs: The Case for Regularity-Driven System-Level Synthesis},
  pages = {172-177},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.68},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.68},
  crossref = {conf/isvlsi/2014},
  author = {Nikita Nikitin and Magnus Jahre}
}
@inproceedings{conf/isvlsi/SrivastavaS12,
  title = {Testing of Trusted CMOS Data Converters},
  pages = {350-355},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.23},
  crossref = {conf/isvlsi/2012},
  author = {Ashok Srivastava and Rajiv Soundararajan}
}
@inproceedings{conf/isvlsi/MirsaeediZS08,
  title = {Simultaneous Gate Sizing and Skew Scheduling to Statistical Yield Improvement},
  pages = {467-470},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.69},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.69},
  crossref = {conf/isvlsi/2008},
  author = {Minoo Mirsaeedi and Morteza Saheb Zamani and Mehdi Saeedi}
}
@inproceedings{conf/isvlsi/RamasahayamS09,
  title = {All Digital Duty Cycle Correction Circuit in 90nm Based on Mutex},
  pages = {258-262},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.41},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.41},
  crossref = {conf/isvlsi/2009},
  author = {Swathi Ramasahayam and M. B. Srinivas}
}
@inproceedings{conf/isvlsi/KadayifKVI02,
  title = {Hardware-Software Co-Adaptation for Data-Intensive Embedded Applications},
  pages = {20-25},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016868},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016868},
  author = {Ismail Kadayif and Mahmut T. Kandemir and Narayanan Vijaykrishnan and Mary Jane Irwin}
}
@inproceedings{conf/isvlsi/AmoryMML13,
  title = {Determining the test sources/sinks for NoC TAMs},
  pages = {8-13},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654615},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654615},
  crossref = {conf/isvlsi/2013},
  author = {Alexandre M. Amory and Edson I. Moreno and Fernando Moraes and Marcelo Lubaszewski}
}
@inproceedings{conf/isvlsi/HariyamaKK06,
  title = {Optimal Periodical Memory Allocation for Logic-in-Memory Image Processors},
  pages = {193-198},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.69},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.69},
  author = {Masanori Hariyama and Michitaka Kameyama and Yasuhiro Kobayashi}
}
@proceedings{conf/isvlsi/2002,
  title = {2002 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2002), 25-26 April 2002, Pittsburgh, PA, USA},
  booktitle = {ISVLSI},
  publisher = {IEEE Computer Society},
  year = {2002},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=7933},
  url = {http://www.computer.org/csdl/proceedings/isvlsi/2002/1486/00/index.html},
  isbn = {0-7695-1486-3},
  author = {}
}
@inproceedings{conf/isvlsi/Mukherjee04,
  title = {On the Reduction of Simultaneous Switching in SoCs},
  pages = {262-263},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339549},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339549},
  author = {Arindam Mukherjee}
}
@inproceedings{conf/isvlsi/KuangYE03,
  title = {Supply Voltage Scalable System Design Using Self-Timed Circuits},
  pages = {161-166},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183368},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183368},
  author = {W. Kuang and J. S. Yuan and Abdel Ejnioui}
}
@inproceedings{conf/isvlsi/DaneshtalabELPT10a,
  title = {High-Performance TSV Architecture for 3-D ICs},
  pages = {467-468},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.24},
  crossref = {conf/isvlsi/2010},
  author = {Masoud Daneshtalab and Masoumeh Ebrahimi and Pasi Liljeberg and Juha Plosila and Hannu Tenhunen}
}
@inproceedings{conf/isvlsi/BorowczakV14,
  title = {Enabling Side Channel Secure FSMs in the Presence of Low Power Requirements},
  pages = {232-235},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.78},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.78},
  crossref = {conf/isvlsi/2014},
  author = {Mike Borowczak and Ranga Vemuri}
}
@inproceedings{conf/isvlsi/RoyCB12,
  title = {Algorithms for On-Chip Solution Preparation Using Digital Microfluidic Biochips},
  pages = {7-8},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.79},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.79},
  crossref = {conf/isvlsi/2012},
  author = {Sudip Roy 0001 and Partha Pratim Chakrabarti and Bhargab B. Bhattacharya}
}
@inproceedings{conf/isvlsi/BurckelG08,
  title = {In Situ Design of Register Operations},
  pages = {451-454},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.62},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.62},
  crossref = {conf/isvlsi/2008},
  author = {Serge Burckel and Emeric Gioan}
}
@inproceedings{conf/isvlsi/ZiesemerR14,
  title = {Simultaneous Two-Dimensional Cell Layout Compaction Using MILP with ASTRAN},
  pages = {350-355},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.79},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.79},
  crossref = {conf/isvlsi/2014},
  author = {Adriel Mota Ziesemer and Ricardo Augusto da Luz Reis}
}
@inproceedings{conf/isvlsi/McEvoyCMM06,
  title = {Optimisation of the SHA-2 Family of Hash Functions on FPGAs},
  pages = {317-322},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.70},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.70},
  author = {Robert P. McEvoy and Francis M. Crowe and Colin C. Murphy and William P. Marnane}
}
@inproceedings{conf/isvlsi/TaylorMCCND15,
  title = {A Summary of Current and New Methods in Velocity Selective Recording (VSR) of Electroneurogram (ENG)},
  pages = {221-226},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.34},
  crossref = {conf/isvlsi/2015},
  author = {John Taylor and Benjamin Metcalfe and Chris Clarke and Daniel Chew and Thomas Nielsen and Nick Donaldson}
}
@inproceedings{conf/isvlsi/CorreSJM04,
  title = {A Memory Aware High Level Synthesis Tool },
  pages = {279-280},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339557},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339557},
  author = {Gwenolé Corre and Eric Senn and Nathalie Julien and Eric Martin 0001}
}
@inproceedings{conf/isvlsi/OvaS06,
  title = {A "Soft++" eFPGA Physical Design Approach with Case Studies in 180nm and 90nm},
  pages = {103-108},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.1},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.1},
  author = {Victor Aken Ova and Resve Saleh}
}
@inproceedings{conf/isvlsi/KakoulliST10,
  title = {An Artificial Neural Network-Based Hotspot Prediction Mechanism for NoCs},
  pages = {339-344},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.50},
  crossref = {conf/isvlsi/2010},
  author = {Elena Kakoulli and Vassos Soteriou and Theocharis Theocharides}
}
@inproceedings{conf/isvlsi/CampiAN14,
  title = {Design of a Flexible, Energy Efficient (Auto)Correlator Block for Timing Synchronization},
  pages = {35-40},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.27},
  crossref = {conf/isvlsi/2014},
  author = {Fabio Campi and Roberto Airoldi and Jari Nurmi}
}
@inproceedings{conf/isvlsi/JoshiKM15,
  title = {Simscape Based Ultra-Fast Design Exploration of Graphene-Nanoelectronic Systems},
  pages = {292-296},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.25},
  crossref = {conf/isvlsi/2015},
  author = {Shital Joshi and Elias Kougianos and Saraju P. Mohanty}
}
@inproceedings{conf/isvlsi/WangHZ08,
  title = {BTB Access Filtering: A Low Energy and High Performance Design},
  pages = {81-86},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.35},
  crossref = {conf/isvlsi/2008},
  author = {Shuai Wang and Jie S. Hu and Sotirios G. Ziavras}
}
@inproceedings{conf/isvlsi/SoulierLGBC08,
  title = {A Neural Stimulator Output Stage for Dodecapolar Electrodes},
  pages = {487-490},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.84},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.84},
  crossref = {conf/isvlsi/2008},
  author = {Fabien Soulier and Jean-Baptiste Lerat and Lionel Gouyet and Serge Bernard and Guy Cathébras}
}
@inproceedings{conf/isvlsi/NajibiP08,
  title = {Compensating Algorithmic-Loop Performance Degradation in Asynchronous Circuits Using Hardware Multi-threading},
  pages = {507-510},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.66},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.66},
  crossref = {conf/isvlsi/2008},
  author = {Mehrdad Najibi and Hossein Pedram}
}
@inproceedings{conf/isvlsi/ZhangVN03,
  title = {Energy Benefits of a Configurable Line Size Cache for Embedded Systems},
  pages = {87-91},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183357},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183357},
  author = {Chuanjun Zhang and Frank Vahid and Walid A. Najjar}
}
@inproceedings{conf/isvlsi/YangSHP05,
  title = {Bi-Direction Synthesis for Reversible Circuits},
  pages = {14-19},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.21},
  author = {Guowu Yang and Xiaoyu Song and William N. N. Hung and Marek A. Perkowski}
}
@inproceedings{conf/isvlsi/FangYCL15,
  title = {A Simplified Phase Model for Oscillator Based Computing},
  pages = {231-236},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.44},
  crossref = {conf/isvlsi/2015},
  author = {Yan Fang and Victor V. Yashin and Donald M. Chiarulli and Steven P. Levitan}
}
@inproceedings{conf/isvlsi/KarfaSM10,
  title = {Data-Flow Driven Equivalence Checking for Verification of Code Motion Techniques},
  pages = {428-433},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.58},
  crossref = {conf/isvlsi/2010},
  author = {Chandan Karfa and Dipankar Sarkar and Chittaranjan A. Mandal}
}
@inproceedings{conf/isvlsi/AgarwalS11,
  title = {Synthesis of Analog IC Building Blocks},
  pages = {361-362},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.37},
  crossref = {conf/isvlsi/2011},
  author = {Alpana Agarwal and Chandra Shekhar}
}
@inproceedings{conf/isvlsi/LiuL14,
  title = {A Weighted Sensing Scheme for ReRAM-Based Cross-Point Memory Array},
  pages = {65-70},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.32},
  crossref = {conf/isvlsi/2014},
  author = {Chenchen Liu and Hai Li}
}
@inproceedings{conf/isvlsi/RajputSB10,
  title = {DC Offset Modeling and Noise Minimization for Differential Amplifier in Subthreshold Operation},
  pages = {247-252},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.46},
  crossref = {conf/isvlsi/2010},
  author = {Kapil K. Rajput and Anil K. Saini and Subash Chandra Bose}
}
@inproceedings{conf/isvlsi/GolaniB06,
  title = {High-Performance Noise-Robust Asynchronous Circuits},
  pages = {173-178},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.51},
  author = {Pankaj Golani and Peter A. Beerel}
}
@inproceedings{conf/isvlsi/AlexandropoulosDPB10,
  title = {A Novel 1.8 V, 1066 Mbps, DDR2, DFI-Compatible, Memory Interface},
  pages = {387-392},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.49},
  crossref = {conf/isvlsi/2010},
  author = {Alexis Alexandropoulos and Efthimios Davrazos and Fotis Plessas and Michael K. Birbas}
}
@inproceedings{conf/isvlsi/FilippopoulosABSE10,
  title = {Systematic Exploration of Energy-Efficient Application-Specific Network-on-Chip Architectures},
  pages = {133-138},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.60},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.60},
  crossref = {conf/isvlsi/2010},
  author = {Iasonas Filippopoulos and Iraklis Anagnostopoulos and Alexandros Bartzas and Dimitrios Soudris and George Economakos}
}
@inproceedings{conf/isvlsi/WeinbergS15,
  title = {SymmTop: A Symmetric Circuit Topology for Ultra Low Power Wide Temperature-Range Applications},
  pages = {585-590},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.105},
  crossref = {conf/isvlsi/2015},
  author = {Elena K. Weinberg and Mircea R. Stan}
}
@inproceedings{conf/isvlsi/LiuXWWZYWNW11,
  title = {A Hardware-Software Collaborated Method for Soft-Error Tolerant MPSoC},
  pages = {260-265},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.48},
  crossref = {conf/isvlsi/2011},
  author = {Weichen Liu and Jiang Xu and Xuan Wang and Yu Wang 0002 and Wei Zhang 0012 and Yaoyao Ye and Xiaowen Wu and Mahdi Nikdast and Zhehui Wang}
}
@inproceedings{conf/isvlsi/FariaSC07,
  title = {A System-level Performance Evaluation Methodology for Network Processors Based on Network Calculus Analytical Modeling},
  pages = {265-272},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.19},
  author = {Frederico De Faria and Marius Strum and Wang Jiang Chau}
}
@inproceedings{conf/isvlsi/NooriGIM08,
  title = {Improving Energy Efficiency of Configurable Caches via Temperature-Aware Configuration Selection},
  pages = {363-368},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.24},
  crossref = {conf/isvlsi/2008},
  author = {Hamid Noori and Maziar Goudarzi and Koji Inoue and Kazuaki Murakami}
}
@inproceedings{conf/isvlsi/LodhiHHA14,
  title = {Low Power Soft Error Tolerant Macro Synchronous Micro Asynchronous (MSMA) Pipeline},
  pages = {601-606},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.59},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.59},
  crossref = {conf/isvlsi/2014},
  author = {Faiq Khalid Lodhi and Syed Rafay Hasan and Osman Hasan and Falah Awwad}
}
@inproceedings{conf/isvlsi/BornatQLR15,
  title = {Resource Optimized Processor for Real-Time Neural Activity Monitoring},
  pages = {227},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.86},
  crossref = {conf/isvlsi/2015},
  author = {Yannick Bornat and Adam Quotb and N. Lewis and Sylvie Renaud}
}
@inproceedings{conf/isvlsi/KirschenbaumP07,
  title = {Voltage Pump Based on Self Clocked Cells},
  pages = {485-487},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.101},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.101},
  author = {Hector Kirschenbaum and Alejandro De la Plaza}
}
@inproceedings{conf/isvlsi/PontesMSC08,
  title = {Hermes-GLP: A GALS Network on Chip Router with Power Control Techniques},
  pages = {347-352},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.90},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.90},
  crossref = {conf/isvlsi/2008},
  author = {Julian J. H. Pontes and Matheus T. Moreira and Rafael Soares and Ney Laert Vilar Calazans}
}
@inproceedings{conf/isvlsi/LemanLMN08,
  title = {A Closed-Loop Architecture with Digital Output for Convective Accelerometers},
  pages = {51-56},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.89},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.89},
  crossref = {conf/isvlsi/2008},
  author = {Olivier Leman and Laurent Latorre and Frédérick Mailly and Pascal Nouet}
}
@inproceedings{conf/isvlsi/MinMBR08,
  title = {Statistical Sizing of an eSRAM Dummy Bitline Driver for Read Margin Improvement in the Presence of Variability Aspects},
  pages = {310-315},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.57},
  crossref = {conf/isvlsi/2008},
  author = {Michael Yap San Min and Philippe Maurine and Magali Bastian and Michel Robert}
}
@inproceedings{conf/isvlsi/ChenLLJZCGLLWSC15,
  title = {Achieving Memory Access Equalization Via Round-Trip Routing Latency Prediction in 3D Many-Core NoCs},
  pages = {398-403},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.8},
  crossref = {conf/isvlsi/2015},
  author = {Xiaowen Chen and Zhonghai Lu and Yang Li and Axel Jantsch and Xueqian Zhao and Shuming Chen and Yang Guo and Zonglin Liu and Jianzhuang Lu and Jianghua Wan and Shuwei Sun and Shenggang Chen and Hu Chen}
}
@inproceedings{conf/isvlsi/PengL05,
  title = {RITC: Repeater Insertion with Timing Target Compensation},
  pages = {299-300},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.65},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.65},
  author = {Yuantao Peng and Xun Liu}
}
@inproceedings{conf/isvlsi/LiK05,
  title = {Increasing Data TLB Resilience to Transient Errors},
  pages = {297-298},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.43},
  author = {Feihui Li and Mahmut T. Kandemir}
}
@inproceedings{conf/isvlsi/SainarayananRS07,
  title = {Delay and Power Minimization in VLSI Interconnects with Spatio-Temporal Bus-Encoding Scheme},
  pages = {401-408},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.35},
  author = {K. S. Sainarayanan and Chittarsu Raghunandan and M. B. Srinivas}
}
@inproceedings{conf/isvlsi/VivetBGPTC15,
  title = {Interconnect Challenges for 3D Multi-cores: From 3D Network-on-Chip to Cache Interconnects},
  pages = {615-620},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.21},
  crossref = {conf/isvlsi/2015},
  author = {Pascal Vivet and Christian Bernard and Eric Guthmuller and Ivan Miro Panades and Yvain Thonnart and Fabien Clermidy}
}
@inproceedings{conf/isvlsi/LinFW07,
  title = {A New Test Data Compression Scheme for Multi-scan Designs},
  pages = {179-185},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.10},
  author = {Teng Lin and Jianhua Feng and Yangyuan Wang}
}
@inproceedings{conf/isvlsi/SundaresanM03,
  title = {Code Compression Techniques for Embedded Systems and Their Effectiveness},
  pages = {262-263},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183492},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183492},
  author = {Krishnan Sundaresan and Nihar R. Mahapatra}
}
@inproceedings{conf/isvlsi/LeeLA05,
  title = {Reduction of Power and Test Time by Removing Cluster of Don't-Care from Test Data Set},
  pages = {255-256},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.63},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.63},
  author = {Il-soo Lee and Yu-Ting Lin and Anthony P. Ambler}
}
@inproceedings{conf/isvlsi/PoolakkaparambilMJM12,
  title = {An Investigation of Concurrent Error Detection over Binary Galois Fields in CNTFET and QCA Technologies},
  pages = {141-146},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.57},
  crossref = {conf/isvlsi/2012},
  author = {Mahesh Poolakkaparambil and Jimson Mathew and Abusaleh M. Jabir and Saraju P. Mohanty}
}
@inproceedings{conf/isvlsi/GuMXZ09,
  title = {A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip},
  pages = {19-24},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.19},
  crossref = {conf/isvlsi/2009},
  author = {Huaxi Gu and Mo Kwai Hung Morton and Jiang Xu and Wei Zhang 0012}
}
@inproceedings{conf/isvlsi/FarhangiAA10,
  title = {Pattern-Driven Clock Tree Routing with Via Minimization},
  pages = {216-221},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.82},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.82},
  crossref = {conf/isvlsi/2010},
  author = {Ali M. Farhangi and Asim J. Al-Khalili and Dhamin Al-Khalili}
}
@inproceedings{conf/isvlsi/PalanivelooS11,
  title = {Application of Formal Methods for System-Level Verification of Network on Chip},
  pages = {162-169},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.57},
  crossref = {conf/isvlsi/2011},
  author = {Vinitha Arakkonam Palaniveloo and Arcot Sowmya}
}
@inproceedings{conf/isvlsi/SklavosK10,
  title = {BLAKE HASH Function Family on FPGA: From the Fastest to the Smallest},
  pages = {139-142},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.115},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.115},
  crossref = {conf/isvlsi/2010},
  author = {Nicolas Sklavos and Paris Kitsos}
}
@inproceedings{conf/isvlsi/LiL07,
  title = {Design of A Double-Precision Floating- Point Multiply-Add-Fused Unit with Consideration of Data Dependence},
  pages = {492-497},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.37},
  author = {Zhaolin Li and Gongqiong Li}
}
@inproceedings{conf/isvlsi/Banerjee11,
  title = {Requirement Evolution Management: A Systematic Approach},
  pages = {150-155},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.20},
  crossref = {conf/isvlsi/2011},
  author = {Ansuman Banerjee}
}
@inproceedings{conf/isvlsi/ZhaoSCM15,
  title = {An Algorithm Used in a Power Monitor to Mitigate Dark Silicon on VLSI Chip},
  pages = {191-194},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.59},
  crossref = {conf/isvlsi/2015},
  author = {Zhou Zhao and Ashok Srivastava and Shaoming Chen and Saraju P. Mohanty}
}
@inproceedings{conf/isvlsi/YangB03,
  title = {Self-Timed Design with Dynamic Domino Circuits},
  pages = {217-219},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183473},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183473},
  author = {Jung-Lin Yang and Erik Brunvand}
}
@inproceedings{conf/isvlsi/KocTOK06,
  title = {Reducing Memory Requirements through Task Recomputation in Embedded Multi-CPU Systems},
  pages = {448-449},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.77},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.77},
  author = {Hakduran Koc and Suleyman Tosun and Ozcan Ozturk and Mahmut T. Kandemir}
}
@inproceedings{conf/isvlsi/Swartzlander04,
  title = {A Review of Large Parallel Counter Designs},
  pages = {89-98},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339513},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339513},
  author = {Earl E. Swartzlander Jr.}
}
@inproceedings{conf/isvlsi/AgrawalGOV07,
  title = {A Scalable Modeling Technique to Estimate Dynamic Thermal Design Power of Datapath Intensive Designs},
  pages = {389-394},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.18},
  author = {Prashant Agrawal and Srinivasa R. S. T. G and Ajit N. Oke and Saurabh Vijay}
}
@inproceedings{conf/isvlsi/SeyediRAA06,
  title = {Clock Gated Static Pulsed Flip-Flop (CGSPFF) in Sub 100 nm Technology},
  pages = {373-377},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.28},
  author = {A. S. Seyedi and S. H. Rasouli and A. Amirabadi and Ali Afzali-Kusha}
}
@inproceedings{conf/isvlsi/Jozwiak13,
  title = {HW/SW architecture co-synthesis of ASIP-based MPSoCs for highly- demanding applications},
  pages = {145-146},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654612},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654612},
  crossref = {conf/isvlsi/2013},
  author = {Lech Józwiak}
}
@inproceedings{conf/isvlsi/HatiB11,
  title = {Design of a Low Power, High Speed Complementary Input Folded Regulated Cascode OTA for a Parallel Pipeline ADC},
  pages = {114-119},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.9},
  crossref = {conf/isvlsi/2011},
  author = {Manas Kumar Hati and Tarun Kanti Bhattacharyya}
}
@inproceedings{conf/isvlsi/MohantyVML05,
  title = {Reduction of Direct Tunneling Power Dissipation during Behavioral Synthesis of Nanometer CMOS Circuits},
  pages = {248-249},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.62},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.62},
  author = {Saraju P. Mohanty and Ramakrishna Velagapudi and Valmiki Mukherjee and Hao Li}
}
@inproceedings{conf/isvlsi/AhangariYOUC15,
  title = {JSRAM: A Circuit-Level Technique for Trading-Off Robustness and Capacity in Cache Memories},
  pages = {149-154},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.48},
  crossref = {conf/isvlsi/2015},
  author = {Hamzeh Ahangari and Gulay Yalcin and Ozcan Ozturk and Osman S. Unsal and Adrián Cristal}
}
@inproceedings{conf/isvlsi/MohsinSSM14,
  title = {Characterization of MWCNT VLSI Interconnect with Self-Heating Induced Scatterings},
  pages = {368-373},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.31},
  crossref = {conf/isvlsi/2014},
  author = {K. M. Mohsin and Ashok Srivastava and Ashwani K. Sharma and Clay Mayberry}
}
@inproceedings{conf/isvlsi/VatajeluNTP15,
  title = {STT-MRAM-Based Strong PUF Architecture},
  pages = {467-472},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.128},
  crossref = {conf/isvlsi/2015},
  author = {Elena Ioana Vatajelu and Giorgio Di Natale and Lionel Torres and Paolo Prinetto}
}
@inproceedings{conf/isvlsi/LiRP05,
  title = {On Reducing Peak Current and Power during Test},
  pages = {156-161},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.53},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.53},
  author = {Wei Li 0023 and Sudhakar M. Reddy and Irith Pomeranz}
}
@inproceedings{conf/isvlsi/KumarG07,
  title = {An External Memory Circuit Validation Algorithm for Large VLSI Layouts},
  pages = {510-511},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.24},
  author = {Yokesh Kumar and Prosenjit Gupta}
}
@inproceedings{conf/isvlsi/ZhangR0M12,
  title = {An Improvement in Partial Order Reduction Using Behavioral Analysis},
  pages = {100-107},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.15},
  crossref = {conf/isvlsi/2012},
  author = {Yingying Zhang and Emmanuel Rodriguez and Hao Zheng 0001 and Chris J. Myers}
}
@inproceedings{conf/isvlsi/AhmadiniaAA08,
  title = {Communication Centric Modelling of System on Chip Devices Targeting Multi-standard Telecommunication Applications},
  pages = {209-214},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.55},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.55},
  crossref = {conf/isvlsi/2008},
  author = {Ali Ahmadinia and Balal Ahmad and Tughrul Arslan}
}
@inproceedings{conf/isvlsi/AgarwalD08,
  title = {FSMD Partitioning for Low Power Using ILP},
  pages = {63-68},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.67},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.67},
  crossref = {conf/isvlsi/2008},
  author = {Nainesh Agarwal and Nikitas J. Dimopoulos}
}
@inproceedings{conf/isvlsi/SchlichterLHT06,
  title = {Improving System Level Design Space Exploration by Incorporating SAT-Solvers into Multi-Objective Evolutionary Algorithms},
  pages = {309-316},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.57},
  author = {Thomas Schlichter and Martin Lukasiewycz and Christian Haubelt and Jürgen Teich}
}
@inproceedings{conf/isvlsi/NojimaONFOK06,
  title = {Adaptive Porting of Analog IPs with Reusable Conservative Properties},
  pages = {18-23},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.15},
  author = {Takashi Nojima and Nobuto Ono and Shigetoshi Nakatake and Toru Fujimura and Koji Okazaki and Yoji Kajitani}
}
@inproceedings{conf/isvlsi/AgunC03,
  title = {Reconfigurable Fast Memory Management System Design for Application Specific Processors},
  pages = {92-100},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183358},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183358},
  author = {S. Kagan Agun and J. Morris Chang}
}
@inproceedings{conf/isvlsi/FattahMRM10,
  title = {A High Throughput Low Power FIFO Used for GALS NoC Buffers},
  pages = {333-338},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.44},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.44},
  crossref = {conf/isvlsi/2010},
  author = {Mohammad Fattah and Abdurrahman Manian and Abbas Rahimi and Siamak Mohammadi}
}
@inproceedings{conf/isvlsi/HodjatV04,
  title = {Minimum Area Cost for a 30 to 70 Gbits/s AES Processor},
  pages = {83-88},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339512},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339512},
  author = {Alireza Hodjat and Ingrid Verbauwhede}
}
@inproceedings{conf/isvlsi/RamamurthiMOC05,
  title = {System Level Methodology for Programming CMP Based Multi-Threaded Network Processor Architectures},
  pages = {110-116},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.71},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.71},
  author = {Vijaykumar Ramamurthi and Jason McCollum and Christopher Ostler and Karam S. Chatha}
}
@inproceedings{conf/isvlsi/ShahP04,
  title = {Enhancement of the Illinois Scan Architecture for Use with Multiple Scan Inputs},
  pages = {167-172},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339525},
  author = {Mihir A. Shah and Janak H. Patel}
}
@inproceedings{conf/isvlsi/HungYWZLX10,
  title = {A Hierarchical Hybrid Optical-Electronic Network-on-Chip},
  pages = {327-332},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.17},
  crossref = {conf/isvlsi/2010},
  author = {Mo Kwai Hung and Yaoyao Ye and Xiaowen Wu and Wei Zhang 0012 and Weichen Liu and Jiang Xu}
}
@inproceedings{conf/isvlsi/HoangL12,
  title = {Data-Width-Driven Power Gating of Integer Arithmetic Circuits},
  pages = {237-242},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.59},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.59},
  crossref = {conf/isvlsi/2012},
  author = {Tung Thanh Hoang and Per Larsson-Edefors}
}
@inproceedings{conf/isvlsi/YangA14,
  title = {A Low-Cost and High-Performance Embedded System Architecture and an Evaluation Methodology},
  pages = {240-243},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.20},
  crossref = {conf/isvlsi/2014},
  author = {Xiaokun Yang and Jean H. Andrian}
}
@inproceedings{conf/isvlsi/AnnamalaiRKK14,
  title = {Reducing Energy per Instruction via Dynamic Resource Allocation and Voltage and Frequency Adaptation in Asymmetric Multicores},
  pages = {436-441},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.110},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.110},
  crossref = {conf/isvlsi/2014},
  author = {Arunachalam Annamalai and Rance Rodrigues and Israel Koren and Sandip Kundu}
}
@inproceedings{conf/isvlsi/ConcattoMCKSK09,
  title = {NoC Power Optimization Using a Reconfigurable Router},
  pages = {235-240},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.7},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.7},
  crossref = {conf/isvlsi/2009},
  author = {Caroline Concatto and Debora Matos and Luigi Carro and Fernanda Lima Kastensmidt and Altamiro Amadeu Susin and Márcio Eduardo Kreutz}
}
@inproceedings{conf/isvlsi/DiYD03,
  title = {High Throughput Power-Aware FIR Filter Design Based on Fine-Grain Pipelining Multipliers and Adders},
  pages = {260-261},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183490},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183490},
  author = {Jia Di and Jiann S. Yuan and Ronald F. DeMara}
}
@inproceedings{conf/isvlsi/KrithivasanSG04,
  title = {A Subword-Parallel Multiplication and Sum-of-Squares Unit},
  pages = {273-274},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339554},
  author = {Shankar Krithivasan and Michael J. Schulte and John Glossner}
}
@inproceedings{conf/isvlsi/ZeinaliMRM15,
  title = {Sub-Threshold SRAM Design in 14 Nm FinFET Technology with Improved Access Time and Leakage Power},
  pages = {74-79},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.73},
  crossref = {conf/isvlsi/2015},
  author = {Behzad Zeinali and Jens Kargaard Madsen and Praveen Raghavan and Farshad Moradi}
}
@inproceedings{conf/isvlsi/KimAE12,
  title = {A Dataflow Framework for DSP Algorithm Refinement},
  pages = {1-2},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.74},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.74},
  crossref = {conf/isvlsi/2012},
  author = {Youngsoo Kim and Winser E. Alexander and William W. Edmonson}
}
@inproceedings{conf/isvlsi/RhodC09,
  title = {A Low Cost Low Power Quaternary LUT Cell for Fault Tolerant Applications in Future Technologies},
  pages = {292-297},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.34},
  crossref = {conf/isvlsi/2009},
  author = {Eduardo Luis Rhod and Luigi Carro}
}
@inproceedings{conf/isvlsi/ShakeriM02,
  title = {Temperature Variable Supply Voltage for Power Reduction},
  pages = {71-74},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016877},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016877},
  author = {Kaveh Shakeri and James D. Meindl}
}
@inproceedings{conf/isvlsi/BanerjeeMS15,
  title = {Translation Validation of Transformations of Embedded System Specifications Using Equivalence Checking},
  pages = {183-186},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.10},
  crossref = {conf/isvlsi/2015},
  author = {Kunal Banerjee and Chittaranjan A. Mandal and Dipankar Sarkar}
}
@inproceedings{conf/isvlsi/IrickC14,
  title = {Achieving High-Performance Video Analytics with Lightweight Cores and a Sea of Hardware Accelerators},
  pages = {462-467},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.112},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.112},
  crossref = {conf/isvlsi/2014},
  author = {Kevin M. Irick and Nandhini Chandramoorthy}
}
@inproceedings{conf/isvlsi/BolAFL08,
  title = {Impact of Technology Scaling on Digital Subthreshold Circuits},
  pages = {179-184},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.75},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.75},
  crossref = {conf/isvlsi/2008},
  author = {David Bol and Renaud Ambroise and Denis Flandre and Jean-Didier Legat}
}
@inproceedings{conf/isvlsi/JinW12,
  title = {Aging-Aware Instruction Cache Design by Duty Cycle Balancing},
  pages = {195-200},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.30},
  crossref = {conf/isvlsi/2012},
  author = {Tao Jin and Shuai Wang}
}
@inproceedings{conf/isvlsi/SanaeeSZ08,
  title = {Shared-PPRM: A Memory-Efficient Representation for Boolean Reversible Functions},
  pages = {471-474},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.41},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.41},
  crossref = {conf/isvlsi/2008},
  author = {Yasaman Sanaee and Mehdi Saeedi and Morteza Saheb Zamani}
}
@inproceedings{conf/isvlsi/ZhangRW08,
  title = {An Auto-adaptation Method for Dynamically Reconfigurable System-on-Chip},
  pages = {499-502},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.79},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.79},
  crossref = {conf/isvlsi/2008},
  author = {Xun Zhang and Hassan Rabah and Serge Weber}
}
@inproceedings{conf/isvlsi/EmeretlisTAV15,
  title = {Mapping DAGs on Heterogeneous Platforms Using Logic-Based Benders Decompostion},
  pages = {119-124},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.98},
  crossref = {conf/isvlsi/2015},
  author = {Andreas Emeretlis and George Theodoridis and Panayiotis Alefragis and Nikos S. Voros}
}
@inproceedings{conf/isvlsi/ChakrabortyC08,
  title = {Raising the Level of Abstraction for the Timing Verification of System-on-Chips},
  pages = {459-462},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.68},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.68},
  crossref = {conf/isvlsi/2008},
  author = {Rupsa Chakraborty and Dipanwita Roy Chowdhury}
}
@inproceedings{conf/isvlsi/AndreuSG08,
  title = {Petri Net Based Rapid Prototyping of Digital Complex System},
  pages = {405-410},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.54},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.54},
  crossref = {conf/isvlsi/2008},
  author = {David Andreu and Guillaume Souquet and Thierry Gil}
}
@inproceedings{conf/isvlsi/JungC15,
  title = {Identification of IP Control Units by State Encoding},
  pages = {216-220},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.43},
  crossref = {conf/isvlsi/2015},
  author = {Edward Jung and Seonho Choi}
}
@inproceedings{conf/isvlsi/KesturDW10,
  title = {BLAS Comparison on FPGA, CPU and GPU},
  pages = {288-293},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.84},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.84},
  crossref = {conf/isvlsi/2010},
  author = {Srinidhi Kestur and John D. Davis and Oliver Williams}
}
@inproceedings{conf/isvlsi/PomeranzVR05,
  title = {Fault Diagnosis and Fault Model Aliasing},
  pages = {206-211},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.34},
  author = {Irith Pomeranz and Srikanth Venkataraman and Sudhakar M. Reddy}
}
@inproceedings{conf/isvlsi/SeowNA03,
  title = {Systolic Array Implementation of Block Based Hopfield Neural Network for Pattern Association},
  pages = {213-214},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183471},
  author = {Ming-Jung Seow and Hau T. Ngo and Vijayan K. Asari}
}
@inproceedings{conf/isvlsi/Saint-JeanBSTR08,
  title = {MPI-Based Adaptive Task Migration Support on the HS-Scale System},
  pages = {105-110},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.87},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.87},
  crossref = {conf/isvlsi/2008},
  author = {Nicolas Saint-Jean and Pascal Benoit and Gilles Sassatelli and Lionel Torres and Michel Robert}
}
@inproceedings{conf/isvlsi/RatkovicPSUCV14,
  title = {Physical vs. Physically-Aware Estimation Flow: Case Study of Design Space Exploration of Adders},
  pages = {118-123},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.14},
  crossref = {conf/isvlsi/2014},
  author = {Ivan Ratkovic and Oscar Palomar and Milan Stanic and Osman S. Unsal and Adrián Cristal and Mateo Valero}
}
@inproceedings{conf/isvlsi/LiKK06,
  title = {Exploiting Software Pipelining for Network-on-Chip architectures},
  pages = {295-302},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.43},
  author = {Feihui Li and Mahmut T. Kandemir and Ibrahim Kolcu}
}
@inproceedings{conf/isvlsi/MahalingamR05,
  title = {A Nonlinear Programming Based Power Optimization Methodology for Gate Sizing and Voltage Selection},
  pages = {180-185},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.12},
  author = {Venkataraman Mahalingam and N. Ranganathan}
}
@inproceedings{conf/isvlsi/SilvaVASB09,
  title = {Low Cost and Memoryless CAVLD Architecture for H.264/AVC Decoder},
  pages = {280-285},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.20},
  crossref = {conf/isvlsi/2009},
  author = {Thaísa Leal da Silva and João Alberto Vortmann and Luciano Volcan Agostini and Altamiro Amadeu Susin and Sergio Bampi}
}
@inproceedings{conf/isvlsi/HongK09,
  title = {TEPS: Transient Error Protection Utilizing Sub-word Parallelism},
  pages = {286-291},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.21},
  crossref = {conf/isvlsi/2009},
  author = {Seokin Hong and Soontae Kim}
}
@inproceedings{conf/isvlsi/AurasLA14,
  title = {A Novel Class of Linear MIMO Detectors with Boosted Communications Performance: Algorithm and VLSI Architecture},
  pages = {41-47},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.16},
  crossref = {conf/isvlsi/2014},
  author = {Dominik Auras and Rainer Leupers and Gerd Ascheid}
}
@inproceedings{conf/isvlsi/KhawasM11,
  title = {A Design of Experiment Based Approach to Variance Optimal Design of CMOS OpAmp},
  pages = {325-326},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.11},
  crossref = {conf/isvlsi/2011},
  author = {Arnab Khawas and Siddhartha Mukhopadhyay}
}
@inproceedings{conf/isvlsi/MorrisonR12,
  title = {Analysis of Reversible Logic Based Sequential Computing Structures Using Quantum Mechanics Principles},
  pages = {219-224},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.60},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.60},
  crossref = {conf/isvlsi/2012},
  author = {Matthew Morrison and Nagarajan Ranganathan}
}
@inproceedings{conf/isvlsi/ChakrabartiLJ12,
  title = {Design of Quantum Circuits for Random Walk Algorithms},
  pages = {135-140},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.45},
  crossref = {conf/isvlsi/2012},
  author = {Amlan Chakrabarti and Chia-Chun Lin and Niraj K. Jha}
}
@inproceedings{conf/isvlsi/HuZL08,
  title = {A Programmable Frequency Divider in 0.18µm CMOS Library},
  pages = {157-161},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.28},
  crossref = {conf/isvlsi/2008},
  author = {Qingsheng Hu and Hua-An Zhao and Chen Liu}
}
@inproceedings{conf/isvlsi/BritoKHBM07,
  title = {Modelling and Simulation of Dynamic and Partially Reconfigurable Systems using SystemC},
  pages = {35-40},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.69},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.69},
  author = {Alisson Vasconcelos De Brito and Matthias Kühnle and Michael Hübner and Jürgen Becker and Elmar U. K. Melcher}
}
@inproceedings{conf/isvlsi/SadasivamH04,
  title = {Autonomous Buffer Controller Design for Concurrent Execution in Block Level Pipelined Dataflow},
  pages = {303-304},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339565},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339565},
  author = {Magesh Sadasivam and Sangjin Hong}
}
@inproceedings{conf/isvlsi/CarvalhoCM07,
  title = {Congestion-Aware Task Mapping in NoC-based MPSoCs with Dynamic Workload},
  pages = {459-460},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.32},
  author = {Ewerson Carvalho and Ney Laert Vilar Calazans and Fernando Gehm Moraes}
}
@inproceedings{conf/isvlsi/LuSHKM15,
  title = {Silicon Demonstration of Statistical Post-Production Tuning},
  pages = {628-633},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.50},
  crossref = {conf/isvlsi/2015},
  author = {Yichuan Lu and Kiruba S. Subramani and He Huang and Nathan Kupp and Yiorgos Makris}
}
@inproceedings{conf/isvlsi/LewandowskiRM13,
  title = {Behavioral model of integrated qubit gates for quantum reversible logic design},
  pages = {194-199},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654658},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654658},
  crossref = {conf/isvlsi/2013},
  author = {Matthew Lewandowski and Nagarajan Ranganathan and Matthew Morrison}
}
@inproceedings{conf/isvlsi/RenG03,
  title = {Equalizing Filter Design for Crosstalk Cancellation},
  pages = {272-274},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183496},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183496},
  author = {Jihong Ren and Mark R. Greenstreet}
}
@inproceedings{conf/isvlsi/BoeyLOW10,
  title = {Differential Power Analysis of CAST-128},
  pages = {143-148},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.14},
  crossref = {conf/isvlsi/2010},
  author = {Keanhong Boey and Yingxi Lu and Máire O'Neill and Roger F. Woods}
}
@inproceedings{conf/isvlsi/CotterFLCN14,
  title = {Computational Architectures Based on Coupled Oscillators},
  pages = {130-135},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.87},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.87},
  crossref = {conf/isvlsi/2014},
  author = {Matthew J. Cotter and Yan Fang and Steven P. Levitan and Donald M. Chiarulli and Vijaykrishnan Narayanan}
}
@inproceedings{conf/isvlsi/GudiseV04,
  title = {FPGA Placement and Routing Using Particle Swarm Optimization},
  pages = {307-308},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339567},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339567},
  author = {Venu G. Gudise and Ganesh K. Venayagamoorthy}
}
@inproceedings{conf/isvlsi/MachadoMCRR13,
  title = {Iterative remapping respecting timing constraints},
  pages = {236-241},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654639},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654639},
  crossref = {conf/isvlsi/2013},
  author = {Lucas Machado and Mayler G. A. Martins and Vinicius Callegaro and Renato P. Ribas and André Inácio Reis}
}
@inproceedings{conf/isvlsi/ElgamelDB02,
  title = {Noise Tolerant Low Power Dynamic TSPCL D Flip-Flops},
  pages = {89-94},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016880},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016880},
  author = {Mohamed A. Elgamel and Tarek Darwish and Magdy A. Bayoumi}
}
@inproceedings{conf/isvlsi/LerouxGCA14,
  title = {Automatic Handling of Conflicts in Synchronous Interpreted Time Petri Nets Implementation},
  pages = {100-105},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.44},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.44},
  crossref = {conf/isvlsi/2014},
  author = {Helene Leroux and Karen Godary-Dejean and Guillaume Coppey and David Andreu}
}
@inproceedings{conf/isvlsi/ZhouLFWC014,
  title = {HARS: A High-Performance Reliable Routing Scheme for 3D NoCs},
  pages = {392-397},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.56},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.56},
  crossref = {conf/isvlsi/2014},
  author = {Jun Zhou and Huawei Li and Yuntan Fang and Tiancheng Wang and Yuanqing Cheng and Xiaowei Li 0001}
}
@inproceedings{conf/isvlsi/HanchateR07a,
  title = {Statistical Gate Sizing for Yield Enhancement at Post Layout Level},
  pages = {245-252},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.92},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.92},
  author = {Narender Hanchate and Nagarajan Ranganathan}
}
@inproceedings{conf/isvlsi/PorembaX12,
  title = {NVMain: An Architectural-Level Main Memory Simulator for Emerging Non-volatile Memories},
  pages = {392-397},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.82},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.82},
  crossref = {conf/isvlsi/2012},
  author = {Matthew Poremba and Yuan Xie 0001}
}
@inproceedings{conf/isvlsi/GhoshRS10,
  title = {An Analytical Framework with Bounded Deflection Adaptive Routing for Networks-on-Chip},
  pages = {363-368},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.90},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.90},
  crossref = {conf/isvlsi/2010},
  author = {Pavel Ghosh and Arvind Ravi and Arunabha Sen}
}
@inproceedings{conf/isvlsi/MehdizadehZS08,
  title = {An Efficient Method to Estimate Crosstalk after Placement Incorporating a Reduction Scheme},
  pages = {233-238},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.78},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.78},
  crossref = {conf/isvlsi/2008},
  author = {Arash Mehdizadeh and Morteza Saheb Zamani and Hosein Shafiei}
}
@inproceedings{conf/isvlsi/ChoiPYNS15,
  title = {A Full-Swing CMOS Current Steering DAC with an Adaptive Cell and a Quaternary Driver},
  pages = {640-645},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.14},
  crossref = {conf/isvlsi/2015},
  author = {Yanghyeok Choi and Seonghyun Park and Jieun Yoo and Seol Namgung and Minkyu Song}
}
@inproceedings{conf/isvlsi/ChenLOCKK06,
  title = {Leakage-Aware SPM Management},
  pages = {393-398},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.58},
  author = {Guangyu Chen and Feihui Li and Ozcan Ozturk and Guilin Chen and Mahmut T. Kandemir and Ibrahim Kolcu}
}
@inproceedings{conf/isvlsi/Kahng14,
  title = {Toward Holistic Modeling, Margining and Tolerance of IC Variability},
  pages = {284-289},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.118},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.118},
  crossref = {conf/isvlsi/2014},
  author = {Andrew B. Kahng}
}
@inproceedings{conf/isvlsi/VijayakumarK14,
  title = {Glitch Power Reduction via Clock Skew Scheduling},
  pages = {504-509},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.75},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.75},
  crossref = {conf/isvlsi/2014},
  author = {Arunkumar Vijayakumar and Sandip Kundu}
}
@inproceedings{conf/isvlsi/KrundelMC10,
  title = {Autonomous Design in VLSI: An In-House Universal Cellular Neural Platform},
  pages = {464-466},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.29},
  crossref = {conf/isvlsi/2010},
  author = {Ludovic A. Krundel and David J. Mulvaney and Vassilios A. Chouliaras}
}
@inproceedings{conf/isvlsi/HanleyO12,
  title = {Hardware Comparison of the ISO/IEC 29192-2 Block Ciphers},
  pages = {57-62},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.25},
  crossref = {conf/isvlsi/2012},
  author = {Neil Hanley and Máire O'Neill}
}
@inproceedings{conf/isvlsi/JahanianZ06,
  title = {Multi-Level Buffer Block Planning and Buffer Insertion for Large Design Circuits},
  pages = {411-415},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.63},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.63},
  author = {Ali Jahanian and Morteza Saheb Zamani}
}
@inproceedings{conf/isvlsi/WarrenMSS03,
  title = {System Design Approach To Power Aware Mobile Computers},
  pages = {101-106},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183359},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183359},
  author = {Jolin M. Warren and Thomas L. Martin and Asim Smailagic and Daniel P. Siewiorek}
}
@inproceedings{conf/isvlsi/LiFTM05,
  title = {Hardware Implementation of an Additive Bit-Serial Algorithm for the Discrete Logarithm Modulo 2k},
  pages = {130-135},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.35},
  author = {Lun Li and Alex Fit-Florea and Mitchell A. Thornton and David W. Matula}
}
@inproceedings{conf/isvlsi/SrinivasaraghavanB03,
  title = {Interconnect Effort - A Unification of Repeater Insertion and Logical Effort},
  pages = {55-61},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183353},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183353},
  author = {Srividya Srinivasaraghavan and Wayne Burleson}
}
@inproceedings{conf/isvlsi/DhumaneSK11,
  title = {Lithography Constrained Placement and Post-Placement Layout Optimization for Manufacturability},
  pages = {200-205},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.32},
  crossref = {conf/isvlsi/2011},
  author = {Nishant Dhumane and Sudheendra K. Srivathsa and Sandip Kundu}
}
@inproceedings{conf/isvlsi/YangDMH07,
  title = {Interconnect Power Optimization Based on Timing Analysis},
  pages = {119-124},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.61},
  author = {Liu Yang and Sheqin Dong and Yuchun Ma and Xianlong Hong}
}
@inproceedings{conf/isvlsi/DiasS07,
  title = {Code-coverage Based Test Vector Generation for SystemC Designs},
  pages = {198-206},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.31},
  author = {Alair Dias Jr. and Diógenes Cecilio da Silva Jr.}
}
@inproceedings{conf/isvlsi/BeckerV03,
  title = {Architecture, Memory and Interface Technology Integration of an Industrial/Academic Configurable System-on-Chip (CSoC)},
  pages = {107-112},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183360},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183360},
  author = {Jürgen Becker and Martin Vorbach}
}
@inproceedings{conf/isvlsi/BruceTSKL02,
  title = {Efficient Adder Circuits Based on a Conservative Reversible Logic Gate},
  pages = {83-88},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016879},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016879},
  author = {J. W. Bruce and Mitchell A. Thornton and L. Shivakumaraiah and P. S. Kokate and X. Li}
}
@inproceedings{conf/isvlsi/SathePZ05,
  title = {Boost Logic: A High Speed Energy Recovery Circuit Family},
  pages = {22-27},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.22},
  author = {Visvesh S. Sathe and Marios C. Papaefthymiou and Conrad H. Ziesler}
}
@inproceedings{conf/isvlsi/PiriouJAJ06,
  title = {A Flexible Architecture For Block Turbo Decoders Using BCH Or Reed-Solomon Components Codes},
  pages = {430-431},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.2},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.2},
  author = {Erwan Piriou and Christophe Jégo and Patrick Adde and Michel Jézéquel}
}
@inproceedings{conf/isvlsi/ThondapuES05,
  title = {RG-SRAM: A Low Gate Leakage Memory Design},
  pages = {295-296},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.64},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.64},
  author = {Charan Thondapu and Praveen Elakkumanan and Ramalingam Sridhar}
}
@inproceedings{conf/isvlsi/ZattAASB07,
  title = {Memory Hierarchy Targeting Bi-Predictive Motion Compensation for H.264/AVC Decoder},
  pages = {445-446},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.64},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.64},
  author = {Bruno Zatt and Arnaldo Azevedo and Luciano Volcan Agostini and Altamiro Amadeu Susin and Sergio Bampi}
}
@inproceedings{conf/isvlsi/KumarJMOSFTH02,
  title = {A Network on Chip Architecture and Design Methodology},
  pages = {117-124},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016885},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016885},
  author = {Shashi Kumar and Axel Jantsch and Mikael Millberg and Johnny Öberg and Juha-Pekka Soininen and Martti Forsell and Kari Tiensyrjä and Ahmed Hemani}
}
@inproceedings{conf/isvlsi/SrinivasanV06,
  title = {Variation Aware Placement for FPGAs},
  pages = {422-423},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.92},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.92},
  author = {Suresh Srinivasan and Narayanan Vijaykrishnan}
}
@inproceedings{conf/isvlsi/ChuehZP04,
  title = {Experimental Evaluation of Resonant Clock Distribution},
  pages = {135-140},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339520},
  author = {Juang-Ying Chueh and Conrad H. Ziesler and Marios C. Papaefthymiou}
}
@inproceedings{conf/isvlsi/RoyMRD11,
  title = {A Group-Preferential Parallel-Routing Algorithm for Cross-Referencing Digital Microfluidic Biochips},
  pages = {317-318},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.65},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.65},
  crossref = {conf/isvlsi/2011},
  author = {Pranab Roy and Rajesh Mandal and Hafizur Rahaman and Parthasarathi Dasgupta}
}
@inproceedings{conf/isvlsi/SchlachterCE15,
  title = {Near/Sub-Threshold Circuits and Approximate Computing: The Perfect Combination for Ultra-Low-Power Systems},
  pages = {476-480},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.41},
  crossref = {conf/isvlsi/2015},
  author = {Jeremy Schlachter and Vincent Camus and Christian C. Enz}
}
@inproceedings{conf/isvlsi/MaksimenkoSKBS15,
  title = {Challenges and Perspectives of Nanoelectromagnetics in the THz Range},
  pages = {447-449},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.20},
  crossref = {conf/isvlsi/2015},
  author = {Sergey A. Maksimenko and Mikhail V. Shuba and P. P. Kuzhir and K. G. Batrakov and G. Y. Slepyan}
}
@inproceedings{conf/isvlsi/KapurBM11,
  title = {Design to Introduce On-chip Fine Tunability in Analog Active Inductor},
  pages = {329-330},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.41},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.41},
  crossref = {conf/isvlsi/2011},
  author = {Garima Kapur and Kapil Bhola and C. M. Markan}
}
@inproceedings{conf/isvlsi/ChenSGPCA14,
  title = {Linear Compositional Delay Model for the Timing Analysis of Sub-Powered Combinational Circuits},
  pages = {380-385},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.41},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.41},
  crossref = {conf/isvlsi/2014},
  author = {Jiaoyan Chen and Christian Spagnol and Satish Grandhi and Emanuel M. Popovici and Sorin Cotofana and Alexandru Amaricai}
}
@inproceedings{conf/isvlsi/SundaresanV06,
  title = {A Novel Approach to Performance-Oriented Datapath Allocation and Floorplanning},
  pages = {323-328},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.8},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.8},
  author = {Vijay Sundaresan and Ranga Vemuri}
}
@inproceedings{conf/isvlsi/ZhuK06,
  title = {Metal Fix and Power Network Repair for SOC},
  pages = {33-37},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.61},
  author = {Qing K. Zhu and Paige Kolze}
}
@inproceedings{conf/isvlsi/ZhangL09,
  title = {High Speed Parallel Architecture for Cyclic Convolution Based on FNT},
  pages = {199-204},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.10},
  crossref = {conf/isvlsi/2009},
  author = {Jian Zhang and Shuguo Li}
}
@inproceedings{conf/isvlsi/RethinagiriPMUCB14,
  title = {System-Level Power and Energy Estimation Methodology for Open Multimedia Applications Platforms},
  pages = {442-449},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.38},
  crossref = {conf/isvlsi/2014},
  author = {Santhosh Kumar Rethinagiri and Oscar Palomar and Javier Arias Moreno and Osman S. Unsal and Adrián Cristal and Morteza Biglari-Abhari}
}
@inproceedings{conf/isvlsi/BruggerG0WSZW15,
  title = {A Custom Computing System for Finding Similarties in Complex Networks},
  pages = {262-267},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.78},
  crossref = {conf/isvlsi/2015},
  author = {Christian Brugger and Valentin Grigorovici and Matthias Jung 0001 and Christian Weis and Christian de Schryver and Katharina Anna Zweig and Norbert Wehn}
}
@inproceedings{conf/isvlsi/ClarkS14,
  title = {Methodical Design Approaches to Radiation Effects Analysis and Mitigation in Flip-Flop Circuits},
  pages = {595-600},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.74},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.74},
  crossref = {conf/isvlsi/2014},
  author = {Lawrence T. Clark and Sandeep Shambhulingaiah}
}
@inproceedings{conf/isvlsi/RoySFY14,
  title = {Computing with Spin-Transfer-Torque Devices: Prospects and Perspectives},
  pages = {398-402},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.120},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.120},
  crossref = {conf/isvlsi/2014},
  author = {Kaushik Roy and Mrigank Sharad and Deliang Fan and Karthik Yogendra}
}
@inproceedings{conf/isvlsi/MartinsVNB15,
  title = {A TMR Strategy with Enhanced Dependability Features Based on a Partial Reconfiguration Flow},
  pages = {161-166},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.84},
  crossref = {conf/isvlsi/2015},
  author = {Victor M. Goncalves Martins and Paulo R. C. Villa and Horácio C. Neto and Eduardo Augusto Bezerra}
}
@inproceedings{conf/isvlsi/NieuwoudtRM07,
  title = {Systematic Design Optimization Methodology for Multi-Band CMOS Low Noise Amplifiers},
  pages = {139-144},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.95},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.95},
  author = {Arthur Nieuwoudt and Tamer Ragheb and Yehia Massoud}
}
@inproceedings{conf/isvlsi/MenHD14,
  title = {Framework of an Adaptive Delay-Insensitive Asynchronous Platform for Energy Efficiency},
  pages = {7-12},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.39},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.39},
  crossref = {conf/isvlsi/2014},
  author = {Liang Men and Brent Hollosi and Jia Di}
}
@inproceedings{conf/isvlsi/HildingssonAE04,
  title = {Energy Evaluation Methodology for Platform Based System-on-Chip Design},
  pages = {61-68},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  url = {http://csdl.computer.org/comp/proceedings/isvlsi/2004/2097/00/20970061abs.htm},
  author = {Kristian Hildingsson and Tughrul Arslan and Ahmet T. Erdogan}
}
@inproceedings{conf/isvlsi/Pomeranz14,
  title = {FDPIC: Generation of Functional Test Sequences Based on Fault-Dependent Primary Input Cubes},
  pages = {308-313},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.23},
  crossref = {conf/isvlsi/2014},
  author = {Irith Pomeranz}
}
@inproceedings{conf/isvlsi/FuschelbergerPDVR11,
  title = {Next Generation Smart Home Systems Using Hardware Acceleration Techniques},
  pages = {367-368},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.83},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.83},
  crossref = {conf/isvlsi/2011},
  author = {David Fuschelberger and Ioannis Pyrounakis and Tasos Dagiuklas and Nikolaos S. Voros and Carlos Ribeiro}
}
@inproceedings{conf/isvlsi/ZhangCPC14,
  title = {Mitigating NBTI Degradation on FinFET GPUs through Exploiting Device Heterogeneity},
  pages = {577-582},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.21},
  crossref = {conf/isvlsi/2014},
  author = {Ying Zhang and Sui Chen and Lu Peng and Shaoming Chen}
}
@inproceedings{conf/isvlsi/NarulaH04,
  title = {Integrated VLSI Potentiostat for Cyclic Voltammetry in Electrolytic Reactions},
  pages = {268-270},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339552},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339552},
  author = {Harpreet S. Narula and John G. Harris}
}
@inproceedings{conf/isvlsi/SpyronasiosDPH10,
  title = {Testing Parametric and Catastrophic Faults in Mixed-Signal Integrated Circuits Using Wavelets},
  pages = {232-237},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.36},
  crossref = {conf/isvlsi/2010},
  author = {Alexios Spyronasios and Michael G. Dimopoulos and Nikolaos P. Papadopoulos and Alkis A. Hatzopoulos}
}
@inproceedings{conf/isvlsi/ShaerAA03,
  title = {Testable Sequential Circuit Design: Partitioning for Pseudoexhaustive Test},
  pages = {244-245},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183484},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183484},
  author = {Bassam Shaer and Kailash Aurangabadkar and Nitin Agarwal}
}
@inproceedings{conf/isvlsi/WilleGSD08,
  title = {Using Higher Levels of Abstraction for Solving Optimization Problems by Boolean Satisfiability},
  pages = {411-416},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.82},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.82},
  crossref = {conf/isvlsi/2008},
  author = {Robert Wille and Daniel Große and Mathias Soeken and Rolf Drechsler}
}
@inproceedings{conf/isvlsi/AdimulamVMS10,
  title = {A Novel, Variable Resolution Flash ADC with Sub Flash Architecture},
  pages = {434-435},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.68},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.68},
  crossref = {conf/isvlsi/2010},
  author = {Mahesh Kumar Adimulam and Sreehari Veeramachaneni and N. Moorthy Muthukrishnan and M. B. Srinivas}
}
@inproceedings{conf/isvlsi/ZaourarKA11,
  title = {A Global Optimization for Scan Chain Insertion at the RT-level},
  pages = {321-322},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.46},
  crossref = {conf/isvlsi/2011},
  author = {Lilia Zaourar and Yann Kieffer and Chouki Aktouf}
}
@inproceedings{conf/isvlsi/GaillardonAM14,
  title = {Unlocking Controllable-Polarity Transistors Opportunities by Exclusive-OR and Majority Logic Synthesis},
  pages = {403-405},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.107},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.107},
  crossref = {conf/isvlsi/2014},
  author = {Pierre-Emmanuel Gaillardon and Luca Gaetano Amarù and Giovanni De Micheli}
}
@inproceedings{conf/isvlsi/SilvanoFPZCMBZAVYWKOTBMPVWFHT10,
  title = {MULTICUBE: Multi-objective Design Space Exploration of Multi-core Architectures},
  pages = {488-493},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.67},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.67},
  crossref = {conf/isvlsi/2010},
  author = {Cristina Silvano and William Fornaciari and Gianluca Palermo and Vittorio Zaccaria and Fabrizio Castro and Marcos Martínez and Sara Bocchio and Roberto Zafalon and Prabhat Avasare and Geert Vanmeerbeeck and Chantal Ykman-Couvreur and Maryse Wouters and Carlos Kavka and Luka Onesti and Alessandro Turco and Umberto Bondi and Giovanni Mariani and Hector Posadas and Eugenio Villar and Chris Wu and Dongrui Fan and Hao Zhang 0009 and Shibin Tang}
}
@inproceedings{conf/isvlsi/CastroNFRD15,
  title = {Figure of Merits of 28nm Si Technologies for Implementing Laser Attack Resistant Security Dedicated Circuits},
  pages = {362-367},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.76},
  crossref = {conf/isvlsi/2015},
  author = {S. de Castro and Giorgio Di Natale and Marie-Lise Flottes and Bruno Rouzeyre and Jean-Max Dutertre}
}
@inproceedings{conf/isvlsi/TaghaviS07,
  title = {Hierarchical Concurrent Congestion and Wirelength Estimation in the Presence of IP Blocks},
  pages = {213-218},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.48},
  author = {Taraneh Taghavi and Majid Sarrafzadeh}
}
@inproceedings{conf/isvlsi/HazraBMDCM08,
  title = {Cohesive Coverage Management for Simulation and Formal Property Verification},
  pages = {251-256},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.53},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.53},
  crossref = {conf/isvlsi/2008},
  author = {Aritra Hazra and Ansuman Banerjee and Srobona Mitra and Pallab Dasgupta and Partha Pratim Chakrabarti and Chunduri Rama Mohan}
}
@inproceedings{conf/isvlsi/FeeroP07,
  title = {Performance Evaluation for Three-Dimensional Networks-On-Chip},
  pages = {305-310},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.79},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.79},
  author = {Brett Feero and Partha Pratim Pande}
}
@inproceedings{conf/isvlsi/X05a,
  title = {Symposium Committees},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.69},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.69},
  author = {}
}
@inproceedings{conf/isvlsi/OzturkCKK06,
  title = {An Integer Linear Programming Based Approach to Simultaneous Memory Space Partitioning and Data Allocation for Chip Multiprocessors},
  pages = {50-58},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.22},
  author = {Ozcan Ozturk and G. Chen and Mahmut T. Kandemir and Mustafa Karaköy}
}
@inproceedings{conf/isvlsi/BouchouxBMP04,
  title = {Implementation of JPEG2000 Arithmetic Decoder on a Dynamically Reconfigurable ATMEL FPGA},
  pages = {237-238},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339540},
  author = {Sophie Bouchoux and El-Bay Bourennane and Johel Mitéran and Michel Paindavoine}
}
@inproceedings{conf/isvlsi/SahaS09,
  title = {Secure Leakage-Proof Public Verification of IP Marks in VLSI Physical Design},
  pages = {169-174},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.35},
  crossref = {conf/isvlsi/2009},
  author = {Debasri Saha and Susmita Sur-Kolay}
}
@inproceedings{conf/isvlsi/ThorntonDM02,
  title = {Multi-Output Timed Shannon Circuits},
  pages = {47-52},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016873},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016873},
  author = {Mitchell A. Thornton and Rolf Drechsler and D. Michael Miller}
}
@inproceedings{conf/isvlsi/HanninenT08,
  title = {Reliability of n-Bit Nanotechnology Adder},
  pages = {34-39},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.6},
  crossref = {conf/isvlsi/2008},
  author = {Ismo Hänninen and Jarmo Takala}
}
@inproceedings{conf/isvlsi/FangW12,
  title = {A New Parallel Processor Architecture for Genus 2 Hyperelliptic Curve Cryptosystems},
  pages = {177-182},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.24},
  crossref = {conf/isvlsi/2012},
  author = {Yuejian Fang and Zhonghai Wu}
}
@inproceedings{conf/isvlsi/RosselSBGC15,
  title = {In-silico Phantom Axon: Emulation of an Action Potential Propagating Along Artificial Nerve Fiber},
  pages = {228-230},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.123},
  crossref = {conf/isvlsi/2015},
  author = {Olivier Rossel and Fabien Soulier and Serge Bernard and David Guiraud and Guy Cathébras}
}
@inproceedings{conf/isvlsi/WangM09,
  title = {Dynamic Reconfiguration of Two-Level Caches in Soft Real-Time Embedded Systems},
  pages = {145-150},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.22},
  crossref = {conf/isvlsi/2009},
  author = {Weixun Wang and Prabhat Mishra}
}
@inproceedings{conf/isvlsi/HabibiMST06,
  title = {Towards a Faster Simulation of SystemC Designs},
  pages = {418-419},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.89},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.89},
  author = {Ali Habibi and Haja Moinudeen and Amer Samarah and Sofiène Tahar}
}
@inproceedings{conf/isvlsi/KouR14,
  title = {Impact of Process Variations on Reliability and Performance of 32-nm 6T SRAM at Near Threshold Voltage},
  pages = {214-219},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.73},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.73},
  crossref = {conf/isvlsi/2014},
  author = {Lingbo Kou and William H. Robinson}
}
@inproceedings{conf/isvlsi/AmaruGMCM15,
  title = {Exploiting Circuit Duality to Speed up SAT},
  pages = {101-106},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.18},
  crossref = {conf/isvlsi/2015},
  author = {Luca Gaetano Amarù and Pierre-Emmanuel Gaillardon and Alan Mishchenko and Maciej J. Ciesielski and Giovanni De Micheli}
}
@inproceedings{conf/isvlsi/SerajMBS15,
  title = {A Linear Comparator-Based Fully Digital Delay Element},
  pages = {652-655},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.109},
  crossref = {conf/isvlsi/2015},
  author = {Afshin Seraj and Mohammad Maymandi-Nejad and Parvin Bahmanyar and Manoj Sachdev}
}
@inproceedings{conf/isvlsi/ForteS12,
  title = {Manipulating Manufacturing Variations for Better Silicon-Based Physically Unclonable Functions},
  pages = {171-176},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.28},
  crossref = {conf/isvlsi/2012},
  author = {Domenic Forte and Ankur Srivastava}
}
@inproceedings{conf/isvlsi/KimCSDNG15,
  title = {Comparing Energy, Area, Delay Tradeoffs in Going Vertical with CMOS and Asymmetric HTFETs},
  pages = {303-308},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.82},
  crossref = {conf/isvlsi/2015},
  author = {Moon Seok Kim and William Cane-Wissing and Jack Sampson and Suman Datta and Vijaykrishnan Narayanan and Sumeet Kumar Gupta}
}
@inproceedings{conf/isvlsi/AbdelhalimH08,
  title = {Fast Hardware Upper-Bound Power Estimation for a Novel FPGA-Based HW/SW Partitioning Scheme},
  pages = {393-398},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.45},
  crossref = {conf/isvlsi/2008},
  author = {Mohamed B. Abdelhalim and Serag E.-D. Habib}
}
@inproceedings{conf/isvlsi/DalmassoCFR08,
  title = {Improving the Test of NoC-Based SoCs with Help of Compression Schemes},
  pages = {139-144},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.86},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.86},
  crossref = {conf/isvlsi/2008},
  author = {Julien Dalmasso and Érika F. Cota and Marie-Lise Flottes and Bruno Rouzeyre}
}
@inproceedings{conf/isvlsi/MorrisonLR12,
  title = {Design of a Tree-Based Comparator and Memory Unit Based on a Novel Reversible Logic Structure},
  pages = {231-236},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.61},
  crossref = {conf/isvlsi/2012},
  author = {Matthew Morrison and Matthew Lewandowski and Nagarajan Ranganathan}
}
@inproceedings{conf/isvlsi/Riel15,
  title = {The Future of Nanoelectronics: New Materials, Architectures and Devices},
  pages = {446},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.124},
  crossref = {conf/isvlsi/2015},
  author = {Heike Riel}
}
@inproceedings{conf/isvlsi/Vergos10,
  title = {A Family of Area-Time Efficient Modulo 2n+1 Adders},
  pages = {442-443},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.35},
  crossref = {conf/isvlsi/2010},
  author = {Haridimos T. Vergos}
}
@inproceedings{conf/isvlsi/MetairieTC15,
  title = {Small FPGA Based Multiplication-Inversion Unit for Normal Basis Representation in GF(2m)},
  pages = {440-445},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.32},
  crossref = {conf/isvlsi/2015},
  author = {Jeremy Metairie and Arnaud Tisserand and Emmanuel Casseau}
}
@inproceedings{conf/isvlsi/Wehn06,
  title = {Advanced Channel Decoding Algorithms and Their Implementation for Future Communication Systems},
  pages = {3},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.17},
  author = {Norbert Wehn}
}
@proceedings{conf/isvlsi/2006,
  title = {2006 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2006), 2-3 March 2006, Karlsruhe, Germany},
  booktitle = {ISVLSI},
  publisher = {IEEE Computer Society},
  year = {2006},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=10672},
  url = {http://www.computer.org/csdl/proceedings/isvlsi/2006/2533/00/index.html},
  isbn = {0-7695-2533-4},
  author = {}
}
@inproceedings{conf/isvlsi/DugganapallyWC14,
  title = {Multi-level, Memory-Based Logic Using CMOS Technology},
  pages = {583-588},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.91},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.91},
  crossref = {conf/isvlsi/2014},
  author = {Indira Priyadarshini Dugganapally and Steve E. Watkins and Benjamin Cooper}
}
@inproceedings{conf/isvlsi/Davis03,
  title = {Getting High-Performance Silicon from System-Level Design},
  pages = {238-243},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183482},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183482},
  author = {W. Rhett Davis}
}
@inproceedings{conf/isvlsi/KastensmidtRIS13,
  title = {Message from the general and program chairs},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654643},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654643},
  crossref = {conf/isvlsi/2013},
  author = {Fernanda Lima Kastensmidt and Ricardo Reis and Leandro Soares Indrusiak and Gilles Sassatelli}
}
@inproceedings{conf/isvlsi/ThirugnanamHM07,
  title = {Data Recovery Block Design for Impulse Modulated Power Line Communications in a Microprocessor},
  pages = {153-158},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.34},
  author = {Rajesh Thirugnanam and Dong Sam Ha and T. M. Mak}
}
@inproceedings{conf/isvlsi/YiLJQYLXDS14,
  title = {An Improved Thermal Model for Static Optimization of Application Mapping and Scheduling in Multiprocessor System-on-Chip},
  pages = {547-552},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.40},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.40},
  crossref = {conf/isvlsi/2014},
  author = {Juan Yi and Weichen Liu and Weiwen Jiang and Mingwen Qin and Lei Yang and Duo Liu and Chunming Xiao and Luelue Du and Edwin Hsing-Mean Sha}
}
@inproceedings{conf/isvlsi/BalenKLR07,
  title = {Single Event Upset in SRAM-based Field Programmable Analog Arrays: Effects and Mitigation},
  pages = {192-197},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.91},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.91},
  author = {Tiago R. Balen and Fernanda Lima Kastensmidt and Marcelo Lubaszewski and Michel Renovell}
}
@inproceedings{conf/isvlsi/TidaMZS14,
  title = {"Green" On-chip Inductors in Three-Dimensional Integrated Circuits},
  pages = {571-576},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.117},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.117},
  crossref = {conf/isvlsi/2014},
  author = {Umamaheswara Rao Tida and Varun Mittapalli and Cheng Zhuo and Yiyu Shi}
}
@inproceedings{conf/isvlsi/Stan13,
  title = {Breaking power delivery walls using voltage stacking},
  pages = {212},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654642},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654642},
  crossref = {conf/isvlsi/2013},
  author = {Mircea Stan}
}
@inproceedings{conf/isvlsi/ChengTBDGVVB13,
  title = {A novel method to mitigate TSV electromigration for 3D ICs},
  pages = {121-126},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654633},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654633},
  crossref = {conf/isvlsi/2013},
  author = {Yuanqing Cheng and Aida Todri-Sanial and Alberto Bosio and Luigi Dillio and Patrick Girard and Arnaud Virazel and Pascal Vevet and Marc Belleville}
}
@inproceedings{conf/isvlsi/LinCAHF08,
  title = {A Network Based Functional Verification Method of IEEE 1394a PHY Core},
  pages = {245-250},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.44},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.44},
  crossref = {conf/isvlsi/2008},
  author = {Colin Yu Lin and Song Cao and Junshe An and Fei Han and Qifei Fan}
}
@inproceedings{conf/isvlsi/WangHZ10,
  title = {TRB: Tag Replication Buffer for Enhancing the Reliability of the Cache Tag Array},
  pages = {310-315},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.25},
  crossref = {conf/isvlsi/2010},
  author = {Shuai Wang and Jie S. Hu and Sotirios G. Ziavras}
}
@inproceedings{conf/isvlsi/PuttaswamyL06,
  title = {Implementing Register Files for High-Performance Microprocessors in a Die-Stacked (3D) Technology},
  pages = {384-392},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.56},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.56},
  author = {Kiran Puttaswamy and Gabriel H. Loh}
}
@inproceedings{conf/isvlsi/Smith02,
  title = {Speedup of Self-Timed Digital Systems Using Early Completion},
  pages = {107-116},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016884},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016884},
  author = {Scott C. Smith}
}
@inproceedings{conf/isvlsi/FrancaJPS14,
  title = {Moving Network Protection from Software to Hardware: An Energy Efficiency Analysis},
  pages = {456-461},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.89},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.89},
  crossref = {conf/isvlsi/2014},
  author = {Andre Luiz Pereira de Franca and Ricardo Pereira Jasinski and Volnei Antonio Pedroni and Altair Olivo Santin}
}
@inproceedings{conf/isvlsi/RoyBRD12,
  title = {A New Algorithm for Routing-Aware Net Placement in Cross-Referencing Digital Microfluidic Biochips},
  pages = {320-325},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.33},
  crossref = {conf/isvlsi/2012},
  author = {Pranab Roy and Rupam Bhattacharjee and Hafizur Rahaman and Parthasarathi Dasgupta}
}
@inproceedings{conf/isvlsi/BandyopadhyaySM15,
  title = {Validating SPARK: High Level Synthesis Compiler},
  pages = {195-198},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.56},
  crossref = {conf/isvlsi/2015},
  author = {Soumyadip Bandyopadhyay and Dipankar Sarkar and Chittaranjan A. Mandal}
}
@inproceedings{conf/isvlsi/StineB07,
  title = {Partial Product Reduction for Parallel Cubing},
  pages = {337-342},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.78},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.78},
  author = {James E. Stine and Jeff M. Blank}
}
@inproceedings{conf/isvlsi/PirrettiLBVKI04,
  title = {Fault Tolerant Algorithms for Network-On-Chip Interconnect},
  pages = {46-51},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339507},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339507},
  author = {Matthew Pirretti and Greg M. Link and Richard R. Brooks and Narayanan Vijaykrishnan and Mahmut T. Kandemir and Mary Jane Irwin}
}
@inproceedings{conf/isvlsi/MatakiasTHA04,
  title = {Ultra Fast and Low Cost Parallel Two-Rail Code Checker Targeting High Fan-In Applications },
  pages = {293-296},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339562},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339562},
  author = {Sotirios Matakias and Y. Tsiatouhas and Th. Haniotakis and Angela Arapoyanni}
}
@inproceedings{conf/isvlsi/EffiongLGSTL15,
  title = {On the Performance Exploration of 3D NoCs with Resistive-Open TSVs},
  pages = {579-584},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.49},
  crossref = {conf/isvlsi/2015},
  author = {Charles Effiong and Vianney Lapotre and Abdoulaye Gamatié and Gilles Sassatelli and Aida Todri-Sanial and Khalid Latif}
}
@inproceedings{conf/isvlsi/TumeoMPFS07,
  title = {A Pipelined Fast 2D-DCT Accelerator for FPGA-based SoCs},
  pages = {331-336},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.13},
  author = {Antonino Tumeo and Matteo Monchiero and Gianluca Palermo and Fabrizio Ferrandi and Donatella Sciuto}
}
@inproceedings{conf/isvlsi/WestraG05a,
  title = {Towards Integration of Quadratic Placement and Pin Assignment},
  pages = {284-286},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.73},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.73},
  author = {Jurjen Westra and Patrick Groeneveld}
}
@inproceedings{conf/isvlsi/ShanGA13,
  title = {On-chip clock error characterization for clock distribution system},
  pages = {102-108},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654630},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654630},
  crossref = {conf/isvlsi/2013},
  author = {Chuan Shan and Dimitri Galayko and François Anceau}
}
@inproceedings{conf/isvlsi/SrinivasanRC04,
  title = {A Technique for Energy versus Quality of Service Trade-Off for MPEG-2 Decoder},
  pages = {313-316},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339569},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339569},
  author = {Krishnan Srinivasan and Vijay Ramamurthi and Karam S. Chatha}
}
@inproceedings{conf/isvlsi/PaulaFBS07,
  title = {A High Swing Low Power CMOS Differential Voltage-Controlled Ring Oscillator},
  pages = {467-470},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.6},
  author = {Luciano Severino de Paula and Eric E. Fabris and Sergio Bampi and Altamiro Amadeu Susin}
}
@inproceedings{conf/isvlsi/CandaeleASAXBBSLCCHJVKTIKWVM10,
  title = {Mapping Optimisation for Scalable Multi-core ARchiTecture: The MOSART Approach},
  pages = {518-523},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.71},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.71},
  crossref = {conf/isvlsi/2010},
  author = {Bernard Candaele and Sylvain Aguirre and Michel Sarlotte and Iraklis Anagnostopoulos and Sotirios Xydis and Alexandros Bartzas and Dimitris Bekiaris and Dimitrios Soudris and Zhonghai Lu and Xiaowen Chen and Jean-Michel Chabloz and Ahmed Hemani and Axel Jantsch and Geert Vanmeerbeeck and Jari Kreku and Kari Tiensyrjä and Fragkiskos Ieromnimon and Dimitrios Kritharidis and Andreas Wiefrink and Bart Vanthournout and Philippe Martin}
}
@inproceedings{conf/isvlsi/RaoDSDS12,
  title = {A Tuneable CMOS Pulse Generator for Detecting the Cracks in Concrete Walls},
  pages = {126-130},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.20},
  crossref = {conf/isvlsi/2012},
  author = {Trivikrama Rao and Ashudeb Dutta and Shiv Govind Singh and Arijit De and Bhibu Dutta Sahoo}
}
@inproceedings{conf/isvlsi/LayerJBDGJPB15,
  title = {Hybrid STT/CMOS Design of an Interrupt Based Instant On/Off Mechanism for Low-Power SoC},
  pages = {315-320},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.7},
  crossref = {conf/isvlsi/2015},
  author = {Christophe Layer and Kotb Jabeur and Laurent Becker and Bernard Dieny and Stephane Gros and Virgile Javerliac and Pierre Paoli and Fabrice Bernard-Granger}
}
@inproceedings{conf/isvlsi/HaidS06,
  title = {Sensor-Driven Power Management: Enhancing Performance and Reliability of Autonomously Powered Systems},
  pages = {446-447},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.82},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.82},
  author = {Josef Haid and Dietmar Scheiblhofer}
}
@inproceedings{conf/isvlsi/PalmaSMOGR07,
  title = {Inserting Data Encoding Techniques into NoC-Based Systems},
  pages = {299-304},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.58},
  author = {José Carlos S. Palma and Leandro Soares Indrusiak and Fernando Gehm Moraes and Alberto García Ortiz and Manfred Glesner and Ricardo A. L. Reis}
}
@inproceedings{conf/isvlsi/JayadevappaSM04,
  title = {A Comparative Study of Modeling at Different Levels of Abstraction in System on Chip Designs: A Case Study},
  pages = {52-60},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339508},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339508},
  author = {Suryaprasad Jayadevappa and Ravi Shankar and Imad Mahgoub}
}
@inproceedings{conf/isvlsi/YaoCH07,
  title = {CMP-aware Maze Routing Algorithm for Yield Enhancement},
  pages = {239-244},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.30},
  author = {Hailong Yao and Yici Cai and Xianlong Hong}
}
@inproceedings{conf/isvlsi/ErdoganA04,
  title = {Low Power FIR Filter Implementations Based on Coefficient Ordering Algorithm},
  pages = {226-228},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339537},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339537},
  author = {Ahmet T. Erdogan and Tughrul Arslan}
}
@inproceedings{conf/isvlsi/BergMLA08,
  title = {High Speed Ultra Low Voltage CMOS inverter},
  pages = {122-127},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.23},
  crossref = {conf/isvlsi/2008},
  author = {Yngvar Berg and Omid Mirmotahari and Johannes Goplen Lomsdalen and Snorre Aunet}
}
@inproceedings{conf/isvlsi/OreifejAE06,
  title = {Synthesis of Pipelined SRSL Circuits},
  pages = {71-76},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.86},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.86},
  author = {Rashad S. Oreifej and Abdelhalim Alsharqawi and Abdel Ejnioui}
}
@inproceedings{conf/isvlsi/SarfrazK13,
  title = {Characterization of a low leakage current and high-speed 7T SRAM circuit with wide voltage margins},
  pages = {64-69},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654624},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654624},
  crossref = {conf/isvlsi/2013},
  author = {Khawar Sarfraz and Volkan Kursun}
}
@inproceedings{conf/isvlsi/MalleySIP03,
  title = {Power Comparison of Throughput Optimized IC Busses},
  pages = {35-44},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183351},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183351},
  author = {E. Malley and A. Salinas and K. Ismail and Lawrence T. Pileggi}
}
@inproceedings{conf/isvlsi/VudadhaPVAMS12,
  title = {Design of Prefix-Based Optimal Reversible Comparator},
  pages = {201-206},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.49},
  crossref = {conf/isvlsi/2012},
  author = {Chetan Vudadha and Sai Phaneendra P. and Sreehari Veeramachaneni and Syed Ershad Ahmed and N. Moorthy Muthukrishnan and Mandalika B. Srinivas}
}
@inproceedings{conf/isvlsi/NayakDRM04,
  title = {DREAM: A Chip-Package Co-Design Tool for RF-Mixed Signal Systems},
  pages = {207-210},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339531},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339531},
  author = {Ghanshyam Nayak and Tejasvi Das and T. M. Rao and P. R. Mukund}
}
@inproceedings{conf/isvlsi/DasV07,
  title = {An Automated Passive Analog Circuit Synthesis Framework using Genetic Algorithms},
  pages = {145-152},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.22},
  author = {Angan Das and Ranga Vemuri}
}
@inproceedings{conf/isvlsi/RahmaniLVLPT11,
  title = {Power-Efficient Inter-Layer Communication Architectures for 3D NoC},
  pages = {355-356},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.12},
  crossref = {conf/isvlsi/2011},
  author = {Amir-Mohammad Rahmani and Khalid Latif 0002 and Kameswar Rao Vaddina and Pasi Liljeberg and Juha Plosila and Hannu Tenhunen}
}
@inproceedings{conf/isvlsi/PosserFWR11,
  title = {Gate Sizing Minimizing Delay and Area},
  pages = {315-316},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.92},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.92},
  crossref = {conf/isvlsi/2011},
  author = {Gracieli Posser and Guilherme Flach and Gustavo Wilke and Ricardo Reis}
}
@inproceedings{conf/isvlsi/ZhaoKAB04,
  title = {A Double-Edge Implicit-Pulsed Level Convert Flip-Flop},
  pages = {141-144},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339521},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339521},
  author = {Peiyi Zhao and Pradeep Kumar Golconda and C. Archana and Magdy A. Bayoumi}
}
@inproceedings{conf/isvlsi/StoppeWD13,
  title = {Data extraction from SystemC designs using debug symbols and the SystemC API},
  pages = {26-31},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654618},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654618},
  crossref = {conf/isvlsi/2013},
  author = {Jannis Stoppe and Robert Wille and Rolf Drechsler}
}
@inproceedings{conf/isvlsi/HaniotakisOT10,
  title = {Memory-Less Pipeline Dynamic Circuit Design Technique},
  pages = {201-205},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.42},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.42},
  crossref = {conf/isvlsi/2010},
  author = {Themistoklis Haniotakis and Zaher Owda and Yiorgos Tsiatouhas}
}
@inproceedings{conf/isvlsi/MalikBPB15,
  title = {Development of a Layout-Level Hardware Obfuscation Tool},
  pages = {204-209},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.118},
  crossref = {conf/isvlsi/2015},
  author = {Shweta Malik and Georg T. Becker and Christof Paar and Wayne P. Burleson}
}
@inproceedings{conf/isvlsi/LomteB11,
  title = {High Speed Convolution and Deconvolution Using Urdhva Triyagbhyam},
  pages = {323-324},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.10},
  crossref = {conf/isvlsi/2011},
  author = {Rashmi K. Lomte and P. C. Bhaskar}
}
@inproceedings{conf/isvlsi/SetoW08,
  title = {A Dynamic Optically Reconfigurable Gate Array with a Silver-Halide Holographic Memory},
  pages = {511-514},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.94},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.94},
  crossref = {conf/isvlsi/2008},
  author = {Daisaku Seto and Minoru Watanabe}
}
@inproceedings{conf/isvlsi/GlesnerP13,
  title = {Embedded systems design for smart system integration},
  pages = {32-33},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654611},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654611},
  crossref = {conf/isvlsi/2013},
  author = {Manfred Glesner and François Philipp}
}
@inproceedings{conf/isvlsi/MadhuMK03,
  title = {Dynamic Coding Technique For Low-Power Data Bus},
  pages = {252-253},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183488},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183488},
  author = {M. Madhu and V. Srinivasa Murty and V. Kamakoti}
}
@inproceedings{conf/isvlsi/VenkataramanWMQBB09,
  title = {Synthesis Oriented Scheduling of Multiparty Rendezvous in Transaction Level Models},
  pages = {241-246},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.8},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.8},
  crossref = {conf/isvlsi/2009},
  author = {Vyas Venkataraman and Di Wang and Atabak Mahram and Wei Qin and Mrinal Bose and Jayanta Bhadra}
}
@inproceedings{conf/isvlsi/ShuklaBB06,
  title = {QUKU: A Two-Level Reconfigurable Architecture},
  pages = {109-116},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.76},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.76},
  author = {Sunil Shukla and Neil W. Bergmann and Jürgen Becker}
}
@inproceedings{conf/isvlsi/GuthmullerPG12,
  title = {Adaptive Stackable 3D Cache Architecture for Manycores},
  pages = {39-44},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.36},
  crossref = {conf/isvlsi/2012},
  author = {Eric Guthmuller and Ivan Miro Panades and Alain Greiner}
}
@inproceedings{conf/isvlsi/KalogeridouVM10,
  title = {System Level Design of Complex Hardware Applications Using ImpulseC},
  pages = {473-474},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.10},
  crossref = {conf/isvlsi/2010},
  author = {Georgia Kalogeridou and Nikolaos S. Voros and Konstantinos Masselos}
}
@inproceedings{conf/isvlsi/ChangM06,
  title = {Design and Analysis of a Low Power VLIW DSP Core},
  pages = {167-172},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.36},
  author = {Chan-Hao Chang and Diana Marculescu}
}
@inproceedings{conf/isvlsi/OhLLC09,
  title = {An Analytical Model to Study Optimal Area Breakdown between Cores and Caches in a Chip Multiprocessor},
  pages = {181-186},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.27},
  crossref = {conf/isvlsi/2009},
  author = {Taecheol Oh and Hyunjin Lee and Kiyeon Lee and Sangyeun Cho}
}
@inproceedings{conf/isvlsi/WatanabeK05,
  title = {An Improved Dynamic Optically Reconfigurable Gate Array},
  pages = {136-141},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.16},
  author = {Minoru Watanabe and Fuminori Kobayashi}
}
@inproceedings{conf/isvlsi/KougianosJM15,
  title = {Multi-swarm Optimization of a Graphene FET Based Voltage Controlled Oscillator Circuit},
  pages = {567-572},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.24},
  crossref = {conf/isvlsi/2015},
  author = {Elias Kougianos and Shital Joshi and Saraju P. Mohanty}
}
@inproceedings{conf/isvlsi/MaCLGS0N15,
  title = {Using Multiple-Input NEMS for Parallel A/D Conversion and Image Processing},
  pages = {339-344},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.114},
  crossref = {conf/isvlsi/2015},
  author = {Kaisheng Ma and Nandhini Chandramoorthy and Xueqing Li and Sumeet Kumar Gupta and John Sampson and Yuan Xie 0001 and Vijaykrishnan Narayanan}
}
@inproceedings{conf/isvlsi/BoseGM14,
  title = {A Low Latency Scalable 3D NoC Using BFT Topology with Table Based Uniform Routing},
  pages = {136-141},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.51},
  crossref = {conf/isvlsi/2014},
  author = {Avik Bose and Prasun Ghosal and Saraju P. Mohanty}
}
@inproceedings{conf/isvlsi/SantWDBS11,
  title = {A 16-Gbps 9mW Transmitter with FFE in 90nm CMOS Technology for Off-Chip Communication},
  pages = {78-83},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.67},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.67},
  crossref = {conf/isvlsi/2011},
  author = {S. R. Sant and S. S. Waikar and Marshnil Vipin Dave and Maryam Shojaei Baghini and Dinesh Kumar Sharma}
}
@inproceedings{conf/isvlsi/AminiNP06,
  title = {Globally Asynchronous Locally Synchronous Wrapper Circuit based on Clock Gating},
  pages = {193-199},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.48},
  author = {Esmail Amini and Mehrdad Najibi and Hossein Pedram}
}
@inproceedings{conf/isvlsi/BenkridBC04,
  title = {Design and Implementation of Novel FIR Filter Architecture for Efficient Signal Boundary Handling on Xilinx VIRTEX FPGAs},
  pages = {222-225},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339536},
  author = {Abdsamad Benkrid and Khaled Benkrid and Danny Crookes}
}
@inproceedings{conf/isvlsi/GuptaMMLBJT11,
  title = {Low Power Probabilistic Floating Point Multiplier Design},
  pages = {182-187},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.54},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.54},
  crossref = {conf/isvlsi/2011},
  author = {Aman Gupta and Satyam Mandavalli and Vincent John Mooney and Keck Voon Ling and Arindam Basu and Henry Johan and Budianto Tandianus}
}
@inproceedings{conf/isvlsi/NajibiNP07,
  title = {Performance Evaluation of Asynchronous Circuits with Choice Using Abstract Probabilistic Timed Petri Nets},
  pages = {422-427},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.80},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.80},
  author = {Mehrdad Najibi and Mahtab Niknahad and Hossein Pedram}
}
@inproceedings{conf/isvlsi/RehmanBDBCNAMAM14,
  title = {Impact of Cluster Size on Routability, Testability and Robustness of a Cluster in a Mesh FPGA},
  pages = {553-558},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.66},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.66},
  crossref = {conf/isvlsi/2014},
  author = {Saif-Ur Rehman and Adrien Blanchardon and Arwa Ben Dhia and Mounir Benabdenbi and Roselyne Chotin-Avot and Lirida A. B. Naviner and Lorena Anghel and Habib Mehrez and Emna Amouri and Zied Marrakchi}
}
@inproceedings{conf/isvlsi/IlievSJ04,
  title = {Parallel Programmable Finite Field GF(2m) Multipliers},
  pages = {299-302},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339564},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339564},
  author = {Nick Iliev and James E. Stine and Nathan Jachimiec}
}
@inproceedings{conf/isvlsi/CofanoSVPCCRTRG15,
  title = {Logic-in-Memory: A Nano Magnet Logic Implementation},
  pages = {286-291},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.121},
  crossref = {conf/isvlsi/2015},
  author = {M. Cofano and G. Santoro and Marco Vacca and D. Pala and Giovanni Causapruno and Fabrizio Cairo and Fabrizio Riente and Giovanna Turvani and Massimo Ruo Roch and Mariagrazia Graziano and Maurizio Zamboni}
}
@inproceedings{conf/isvlsi/FrostRGK03,
  title = {Bouncing Threads: Merging a New Execution Model into a Nanotechnology Memory},
  pages = {19-28},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183349},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183349},
  author = {Sarah E. Frost and Arun Rodrigues and Charles A. Giefer and Peter M. Kogge}
}
@inproceedings{conf/isvlsi/LarguechABCKR15,
  title = {A Framework for Efficient Implementation of Analog/RF Alternate Test with Model Redundancy},
  pages = {621-626},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.30},
  crossref = {conf/isvlsi/2015},
  author = {Syhem Larguech and Florence Azaïs and Serge Bernard and Mariane Comte and Vincent Kerzerho and Michel Renovell}
}
@inproceedings{conf/isvlsi/HofmannW08,
  title = {SDVM-R: A Scalable Firmware for FPGA-Based Multi-core Systems-on-Chip},
  pages = {387-392},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.27},
  crossref = {conf/isvlsi/2008},
  author = {Andreas Hofmann and Klaus Waldschmidt}
}
@inproceedings{conf/isvlsi/DrazdziulisLS07,
  title = {Overdrive Power-Gating Techniques for Total Power Minimization},
  pages = {125-132},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.76},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.76},
  author = {Mindaugas Drazdziulis and Per Larsson-Edefors and Lars J. Svensson}
}
@inproceedings{conf/isvlsi/NgoGA05,
  title = {A Flexible and Efficient Hardware Architecture for Real-Time Face Recognition Based on Eigenface},
  pages = {280-281},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.5},
  author = {Hau T. Ngo and Rajkiran Gottumukkal and Vijayan K. Asari}
}
@inproceedings{conf/isvlsi/XydisPSE10,
  title = {High-Level Synthesis Methodologies for Delay-Area Optimized Coarse-Grained Reconfigurable Coprocessor Architectures},
  pages = {486-487},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.8},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.8},
  crossref = {conf/isvlsi/2010},
  author = {Sotirios Xydis and Kiamal Z. Pekmestzi and Dimitrios Soudris and George Economakos}
}
@inproceedings{conf/isvlsi/Dossis10,
  title = {Automatic Generation of Massively Parallel Hardware from Control-Intensive Sequential Programs},
  pages = {98-103},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.40},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.40},
  crossref = {conf/isvlsi/2010},
  author = {Michael F. Dossis}
}
@inproceedings{conf/isvlsi/HuVIK03,
  title = {Using Dynamic Branch Behavior for Power-Efficient Instruction Fetch},
  pages = {127-132},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183363},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183363},
  author = {Jie S. Hu and Narayanan Vijaykrishnan and Mary Jane Irwin and Mahmut T. Kandemir}
}
@inproceedings{conf/isvlsi/KarfaMSPR06,
  title = {Verification of Scheduling in High-level Synthesis},
  pages = {141-146},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.93},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.93},
  author = {Chandan Karfa and Chittaranjan A. Mandal and Dipankar Sarkar and S. R. Pentakota and Chris Reade}
}
@inproceedings{conf/isvlsi/ThompsonKS04,
  title = {A 64-bit Decimal Floating-Point Adder},
  pages = {297-298},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339563},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339563},
  author = {John D. Thompson and Nandini Karra and Michael J. Schulte}
}
@inproceedings{conf/isvlsi/MorrisonR11,
  title = {Design of a Reversible ALU Based on Novel Programmable Reversible Logic Gate Structures},
  pages = {126-131},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.30},
  crossref = {conf/isvlsi/2011},
  author = {Matthew Morrison and Nagarajan Ranganathan}
}
@inproceedings{conf/isvlsi/Sugimoto15,
  title = {The Solar Cells and the Battery Charger System Using the Fast and Precise Analog Maximum Power Point Tracking Circuits},
  pages = {597-602},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.36},
  crossref = {conf/isvlsi/2015},
  author = {Yasuhiro Sugimoto}
}
@inproceedings{conf/isvlsi/0002B15,
  title = {A 10-Bit 500 MSPS Segmented DAC with Optimized Current Sources to Avoid Mismatch Effect},
  pages = {172-177},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.87},
  crossref = {conf/isvlsi/2015},
  author = {Santanu Sarkar 0002 and Swapna Banerjee}
}
@inproceedings{conf/isvlsi/AlsharqawiE05,
  title = {Synthesis of Self-Resetting Stage Logic Pipelines},
  pages = {260-262},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.70},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.70},
  author = {Abdelhalim Alsharqawi and Abdel Ejnioui}
}
@inproceedings{conf/isvlsi/GuindaniRRCM08,
  title = {NoC Power Estimation at the RTL Abstraction Level},
  pages = {475-478},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.17},
  crossref = {conf/isvlsi/2008},
  author = {Guilherme Guindani and Cezar Reinbrecht and Thiago Raupp and Ney Calazans and Fernando Gehm Moraes}
}
@inproceedings{conf/isvlsi/SureshK13,
  title = {On analyzing and mitigating SRAM BER due to random thermal noise},
  pages = {159-164},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654652},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654652},
  crossref = {conf/isvlsi/2013},
  author = {Vikram B. Suresh and Sandip Kundu}
}
@inproceedings{conf/isvlsi/HuangD02,
  title = {VLSI Implementation for MAC-Level DWT Architecture},
  pages = {101-106},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016882},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016882},
  author = {Shiuh-Rong Huang and Lan-Rong Dung}
}
@inproceedings{conf/isvlsi/XiaZLG05,
  title = {Self-Refereed On-Chip Jitter Measurement Circuit Using Vernier Oscillators},
  pages = {218-223},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.66},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.66},
  author = {Tian Xia and Hao Zheng 0001 and Jing Li and Ahmed Ginawi}
}
@inproceedings{conf/isvlsi/GhavamiRP11,
  title = {Metallic-CNT and Non-uniform CNTs Tolerant Design of CNFET-based Circuits Using Independent N2-Transistor Structures},
  pages = {242-247},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.68},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.68},
  crossref = {conf/isvlsi/2011},
  author = {Behnam Ghavami and Mohsen Raji and Hossein Pedram}
}
@inproceedings{conf/isvlsi/LeeGP12,
  title = {Parametric Hierarchy Recovery in Layout Extracted Netlists},
  pages = {332-337},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.18},
  crossref = {conf/isvlsi/2012},
  author = {John Lee and Puneet Gupta and Fedor Pikus}
}
@inproceedings{conf/isvlsi/GopiD14,
  title = {Modeling the Impact of TSVs on Average Wire Length in 3DICs Using a Tier-Level Hierarchical Approach},
  pages = {154-159},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.9},
  crossref = {conf/isvlsi/2014},
  author = {Neela Gopi and Jeffrey Draper}
}
@inproceedings{conf/isvlsi/BabuHB10,
  title = {A Floating Gate MOSFET Based Current Reference with Subtraction Technique},
  pages = {206-209},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.52},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.52},
  crossref = {conf/isvlsi/2010},
  author = {V. Suresh Babu and P. S. Haseena and M. R. Baiju}
}
@inproceedings{conf/isvlsi/KhawasBM11,
  title = {A Response Surface Method for Design Space Exploration and Optimization of Analog Circuits},
  pages = {84-89},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.17},
  crossref = {conf/isvlsi/2011},
  author = {Arnab Khawas and Amitava Banerjee and Siddhartha Mukhopadhyay}
}
@inproceedings{conf/isvlsi/StefatosAKF06,
  title = {Autonomous Realization of Boeing/JPL Sensor Electronics based on Reconfigurable System-on-Chip Technology},
  pages = {85-90},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.26},
  author = {Evangelos F. Stefatos and Tughrul Arslan and Didier Keymeulen and Ian Ferguson}
}
@inproceedings{conf/isvlsi/Zhang04,
  title = {Compiler-Directed Data Cache Leakage Reduction},
  pages = {305-306},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339566},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339566},
  author = {Wei Zhang 0002}
}
@inproceedings{conf/isvlsi/CaiY14,
  title = {A Fast Hypergraph Bipartitioning Algorithm},
  pages = {607-612},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.58},
  crossref = {conf/isvlsi/2014},
  author = {Wenzan Cai and Evangeline F. Y. Young}
}
@inproceedings{conf/isvlsi/CladeraGS15,
  title = {Energy-Aware Computing via Adaptive Precision under Performance Constraints in OFDM Wireless Receivers},
  pages = {591-596},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.88},
  crossref = {conf/isvlsi/2015},
  author = {Fernando Cladera and Matthieu Gautier and Olivier Sentieys}
}
@proceedings{conf/isvlsi/2007,
  title = {2007 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2007), May 9-11, 2007, Porto Alegre, Brazil},
  booktitle = {ISVLSI},
  publisher = {IEEE Computer Society},
  year = {2007},
  isbn = {0-7695-2896-1},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=4208876},
  url = {http://www.computer.org/csdl/proceedings/isvlsi/2007/2896/00/index.html},
  author = {}
}
@inproceedings{conf/isvlsi/BasuVKAA15,
  title = {Heterogeneous Error-Resilient Scheme for Spectral Analysis in Ultra-Low Power Wearable Electrocardiogram Devices},
  pages = {268-273},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.46},
  crossref = {conf/isvlsi/2015},
  author = {Soumya Basu and Pablo Garcia Del Valle and Georgios Karakonstantis and Giovanni Ansaloni and David Atienza}
}
@inproceedings{conf/isvlsi/JiaoK13,
  title = {Ground gated 8T SRAM cells with enhanced read and hold data stability},
  pages = {52-57},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654622},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654622},
  crossref = {conf/isvlsi/2013},
  author = {Hailong Jiao and Volkan Kursun}
}
@inproceedings{conf/isvlsi/BuiSS14,
  title = {Experiments with High Speed Parallel Cubing Units},
  pages = {48-53},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.97},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.97},
  crossref = {conf/isvlsi/2014},
  author = {Son Bui and James E. Stine and Masoud Sadeghian}
}
@inproceedings{conf/isvlsi/AvinashMS08,
  title = {A Novel Encoding Scheme for Delay and Energy Minimization in VLSI Interconnects with Built-In Error Detection},
  pages = {128-133},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.51},
  crossref = {conf/isvlsi/2008},
  author = {Lingamneni Avinash and Kirthi Krishna Muntimadugu and M. B. Srinivas}
}
@inproceedings{conf/isvlsi/AlapatiSPD14,
  title = {A Transient-Enhanced Capacitorless LDO Regulator with improved Error Amplifier},
  pages = {89-93},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.28},
  crossref = {conf/isvlsi/2014},
  author = {Suresh Alapati and Patri SrihariRao and K. S. R. Krishna Prasad and Saurabh Dixit}
}
@inproceedings{conf/isvlsi/JavadiM15,
  title = {Efficient Utilization of Imprecise Blocks for Hardware Implementation of a Gaussian Filter},
  pages = {33-37},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.81},
  crossref = {conf/isvlsi/2015},
  author = {Mohammad Haji Seyed Javadi and Hamid Reza Mahdiani}
}
@inproceedings{conf/isvlsi/VasudevanSRS11,
  title = {Design and Complexity Analysis of Reed Solomon Code Algorithm for Advanced RAID System in Quaternary Domain},
  pages = {307-312},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.75},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.75},
  crossref = {conf/isvlsi/2011},
  author = {Varun Vasudevan and Vinay Sheshadri and Sivarama Krishnan R. and K. S. Vasundara Patel}
}
@inproceedings{conf/isvlsi/dAbreu13,
  title = {NAND Flash memory: The driving technology in digital storage - Overview and challenges},
  pages = {1},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654640},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654640},
  crossref = {conf/isvlsi/2013},
  author = {Manuel d'Abreu}
}
@inproceedings{conf/isvlsi/BaeRV09,
  title = {A Novel Low Area Overhead Body Bias FPGA Architecture for Low Power Applications},
  pages = {193-198},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.51},
  crossref = {conf/isvlsi/2009},
  author = {Sungmin Bae and Krishnan Ramakrishnan and Narayanan Vijaykrishnan}
}
@inproceedings{conf/isvlsi/KavousianosBBN04,
  title = {An Efficient Test Vector Ordering Method for Low Power Testing},
  pages = {285-288},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339559},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339559},
  author = {Xrysovalantis Kavousianos and Dimitris Bakalis and Maciej Bellos and Dimitris Nikolos}
}
@inproceedings{conf/isvlsi/OhbaMMYTUF06,
  title = {Si Nanocrystal MOSFET with Silicon Nitride Tunnel Insulator for High-rate Random Number Generation},
  pages = {231-236},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.83},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.83},
  author = {Ryuji Ohba and Daisuke Matsushita and Koichi Muraoka and Shinichi Yasuda and Tetsufumi Tanamoto and Ken Uchida and Shinobu Fujita}
}
@inproceedings{conf/isvlsi/MohantyRK02,
  title = {Datapath Scheduling using Dynamic Frequency Clocking},
  pages = {65-70},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016876},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016876},
  author = {Saraju P. Mohanty and N. Ranganathan and Vamsi Krishna}
}
@inproceedings{conf/isvlsi/BanerjeeMB14,
  title = {A Graph-Based 3D IC Partitioning Technique},
  pages = {613-618},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.82},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.82},
  crossref = {conf/isvlsi/2014},
  author = {Sabyasachee Banerjee and Subhashis Majumder and Bhargab B. Bhattacharya}
}
@inproceedings{conf/isvlsi/TagliaviniRBM15,
  title = {Synergistic Architecture and Programming Model Support for Approximate Micropower Computing},
  pages = {280-285},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.64},
  crossref = {conf/isvlsi/2015},
  author = {Giuseppe Tagliavini and Davide Rossi and Luca Benini and Andrea Marongiu}
}
@inproceedings{conf/isvlsi/JalierLSBT10,
  title = {A Homogeneous MPSoC with Dynamic Task Mapping for Software Defined Radio},
  pages = {345-350},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.110},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.110},
  crossref = {conf/isvlsi/2010},
  author = {Camille Jalier and Didier Lattard and Gilles Sassatelli and Pascal Benoit and Lionel Torres}
}
@inproceedings{conf/isvlsi/BraunB10,
  title = {Two-Dimensional Dynamic Multigrained Reconfigurable Hardware},
  pages = {475-476},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.9},
  crossref = {conf/isvlsi/2010},
  author = {Lars Braun and Jürgen Becker}
}
@inproceedings{conf/isvlsi/MaLXZLG0N14,
  title = {Independently-Controlled-Gate FinFET 6T SRAM Cell Design for Leakage Current Reduction and Enhanced Read Access Speed},
  pages = {296-301},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.25},
  crossref = {conf/isvlsi/2014},
  author = {Kaisheng Ma and Huichu Liu and Yang Xiao and Yang Zheng and Xueqing Li and Sumeet Kumar Gupta and Yuan Xie 0001 and Vijaykrishnan Narayanan}
}
@inproceedings{conf/isvlsi/MullerHMWWPVMKAC10,
  title = {The SATURN Approach to SysML-Based HW/SW Codesign},
  pages = {506-511},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.95},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.95},
  crossref = {conf/isvlsi/2010},
  author = {Wolfgang Müller 0003 and Da He and Fabian Mischkalla and Arthur Wegele and Paul Whiston and Pablo Peñil and Eugenio Villar and Nikolaos Mitas and Dimitrios Kritharidis and Florent Azcarate and Manuel Carballeda}
}
@inproceedings{conf/isvlsi/ChuehPZ05,
  title = {Two-Phase Resonant Clock Distribution},
  pages = {65-70},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.74},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.74},
  author = {Juang-Ying Chueh and Marios C. Papaefthymiou and Conrad H. Ziesler}
}
@inproceedings{conf/isvlsi/BiswasUMVANN10,
  title = {Accelerating Numerical Linear Algebra Kernels on a Scalable Run Time Reconfigurable Platform},
  pages = {161-166},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.65},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.65},
  crossref = {conf/isvlsi/2010},
  author = {Prasenjit Biswas and Pramod P. Udupa and Rajdeep Mondal and Keshavan Varadarajan and Mythri Alle and S. K. Nandy and Ranjani Narayan}
}
@inproceedings{conf/isvlsi/BeniniBMM03,
  title = {Hardw are Implementation of Data Compression Algorithms for Memory Energy Optimization},
  pages = {250-251},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183487},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183487},
  author = {Luca Benini and Davide Bruni and Alberto Macii and Enrico Macii}
}
@inproceedings{conf/isvlsi/EvripidouNSK12,
  title = {Virtualizing Virtual Channels for Increased Network-on-Chip Robustness and Upgradeability},
  pages = {21-26},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.44},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.44},
  crossref = {conf/isvlsi/2012},
  author = {Marios Evripidou and Chrysostomos Nicopoulos and Vassos Soteriou and Jongman Kim}
}
@inproceedings{conf/isvlsi/LinYL07,
  title = {High Speed Soft-Error-Tolerant Latch and Flip-Flop Design for Multiple VDD Circuit},
  pages = {273-278},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.50},
  author = {Saihua Lin and Huazhong Yang and Rong Luo}
}
@inproceedings{conf/isvlsi/CavalheiroMV15,
  title = {Novel UHF Passive Rectifier with Tunnel FET Devices},
  pages = {309-314},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.57},
  crossref = {conf/isvlsi/2015},
  author = {David Cavalheiro and Francesc Moll and Stanimir Valtchev}
}
@inproceedings{conf/isvlsi/AgnihotriRTJ11,
  title = {An Analytical Drain Current Model for Short-Channel Triple-Material Double-Gate MOSFETs},
  pages = {327-328},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.86},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.86},
  crossref = {conf/isvlsi/2011},
  author = {Harshit Agnihotri and Abhishek Ranjan and Pramod Kumar Tiwari and Satyabrata Jit}
}
@inproceedings{conf/isvlsi/BaldassinCRCSSF07,
  title = {Automatic Retargeting of Binary Utilities for Embedded Code Generation},
  pages = {253-258},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.29},
  author = {Alexandro Baldassin and Paulo Centoducatte and Sandro Rigo and Daniel C. Casarotto and Luiz C. V. dos Santos and Max R. de O. Schultz and Olinto J. V. Furtado}
}
@inproceedings{conf/isvlsi/KarSM13,
  title = {STAIRoute: Global routing using monotone staircase channels},
  pages = {90-95},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654628},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654628},
  crossref = {conf/isvlsi/2013},
  author = {Bapi Kar and Susmita Sur-Kolay and Chittaranjan A. Mandal}
}
@inproceedings{conf/isvlsi/SeghaierZT15,
  title = {A Statistical Approach to Probe Chaos from Noise in Analog and Mixed Signal Designs},
  pages = {237-242},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.101},
  crossref = {conf/isvlsi/2015},
  author = {Ibtissem Seghaier and Mohamed H. Zaki and Sofiène Tahar}
}
@inproceedings{conf/isvlsi/PintoCJR10,
  title = {Logical Core Algorithm: Improving Global Placement},
  pages = {69-73},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.114},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.114},
  crossref = {conf/isvlsi/2010},
  author = {Felipe Pinto and Lucas Cavalheiro and Marcelo de Oliveira Johann and Ricardo Reis}
}
@inproceedings{conf/isvlsi/ChangKYR11,
  title = {Enhanced Redundant via Insertion with Multi-via Mechanisms},
  pages = {218-223},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.50},
  crossref = {conf/isvlsi/2011},
  author = {Ting-Feng Chang and Tsang-Chi Kan and Shih-Hsien Yang and Shanq-Jang Ruan}
}
@inproceedings{conf/isvlsi/ThomasB05,
  title = {Multi-Grained Reconfigurable Datapath Structures for Online-Adaptive Reconfigurable Hardware Architectures},
  pages = {118-123},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.51},
  author = {Alexander Thomas and Jürgen Becker}
}
@inproceedings{conf/isvlsi/WangWRL08,
  title = {Benchmarking Domain Specific Processors: A Case Study of Evaluating a Smart Card Processor Design},
  pages = {16-21},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.25},
  crossref = {conf/isvlsi/2008},
  author = {Zhonglei Wang and Thomas Wild and Stefan Rüping and Bernhard Lippmann}
}
@inproceedings{conf/isvlsi/LinSC10,
  title = {Hybrid QoS Method for Networks-on-Chip},
  pages = {369-374},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.12},
  crossref = {conf/isvlsi/2010},
  author = {Shijun Lin and Jianghong Shi and Huihuang Chen}
}
@inproceedings{conf/isvlsi/SunHWL06,
  title = {Floorplanning Based on Particle Swarm Optimization},
  pages = {7-11},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.46},
  author = {Tsung-Ying Sun and Sheng-Ta Hsieh and Hsiang-Min Wang and Cheng-Wei Lin}
}
@inproceedings{conf/isvlsi/FlachWJR10,
  title = {A Mesh-Buffer Displacement Optimization Strategy},
  pages = {282-287},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.108},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.108},
  crossref = {conf/isvlsi/2010},
  author = {Guilherme Flach and Gustavo Wilke and Marcelo O. Johann and Ricardo Reis}
}
@inproceedings{conf/isvlsi/ShuklaBB08,
  title = {A Web Server Based Edge Detector Implementation in FPGA},
  pages = {441-446},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.5},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.5},
  crossref = {conf/isvlsi/2008},
  author = {Sunil Shukla and Neil W. Bergmann and Jürgen Becker}
}
@inproceedings{conf/isvlsi/ShanbhagGG12a,
  title = {A Case Study in Developing an Efficient Multi-threaded EDA Parser: Synopsys SDF Parser},
  pages = {297-301},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.78},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.78},
  crossref = {conf/isvlsi/2012},
  author = {Prakash Shanbhag and Chandramouli Gopalakrishnan and Saibal Ghosh}
}
@inproceedings{conf/isvlsi/JanarthananST07,
  title = {MoCReS: an Area-Efficient Multi-Clock On-Chip Network for Reconfigurable Systems},
  pages = {455-456},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.67},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.67},
  author = {Arun Janarthanan and Vijay Swaminathan and Karen A. Tomko}
}
@inproceedings{conf/isvlsi/FerreiraGTC07,
  title = {A Polynomial Placement Algorithm for Data Driven Coarse-Grained Reconfigurable Architectures},
  pages = {61-66},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.14},
  author = {Ricardo S. Ferreira and Alisson Garcia and Tiago Teixeira and João M. P. Cardoso}
}
@inproceedings{conf/isvlsi/DjupdalH08,
  title = {Defect Tolerance Inspired by Artificial Evolution},
  pages = {28-33},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.77},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.77},
  crossref = {conf/isvlsi/2008},
  author = {Asbjørn Djupdal and Pauline C. Haddow}
}
@inproceedings{conf/isvlsi/JVC11,
  title = {Flexible Router Placement with Link Length and Port Constraints for Application-Specific Network-on-Chip Synthesis},
  pages = {341-342},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.26},
  crossref = {conf/isvlsi/2011},
  author = {Soumya J. and Putta Venkatesh and Santanu Chattopadhyay}
}
@inproceedings{conf/isvlsi/MahmoodK10,
  title = {Fine-Grained Fault Tolerance for Process Variation-Aware Caches},
  pages = {46-51},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.57},
  crossref = {conf/isvlsi/2010},
  author = {Tayyeb Mahmood and Soontae Kim}
}
@inproceedings{conf/isvlsi/GenzD06,
  title = {System Exploration of SystemC Designs},
  pages = {335-342},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.87},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.87},
  author = {Christian Genz and Rolf Drechsler}
}
@inproceedings{conf/isvlsi/AjayL15,
  title = {VLSI Implementation of an Improved Multiplier for FFT Computation in Biomedical Applications},
  pages = {68-73},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.104},
  crossref = {conf/isvlsi/2015},
  author = {Arathi Ajay and R. Mary Lourde}
}
@inproceedings{conf/isvlsi/PalanivelooAS14,
  title = {Improving GA-Based NoC Mapping Algorithms Using a Formal Model},
  pages = {344-349},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.64},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.64},
  crossref = {conf/isvlsi/2014},
  author = {Vinitha Arakkonam Palaniveloo and Jude Angelo Ambrose and Arcot Sowmya}
}
@inproceedings{conf/isvlsi/TercariolSN13,
  title = {High and low side high voltage switch with over voltage and over current protection},
  pages = {177-181},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654655},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654655},
  crossref = {conf/isvlsi/2013},
  author = {Walter Luis Tercariol and Richard L. T. Saez and Ivan Carlos Ribeiro do Nascimento}
}
@inproceedings{conf/isvlsi/WatanabeW12,
  title = {0.18-um CMOS Process Highly Sensitive Differential Optically Reconfigurable Gate Array VLSI},
  pages = {308-313},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.71},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.71},
  crossref = {conf/isvlsi/2012},
  author = {Takahiro Watanabe and Minoru Watanabe}
}
@inproceedings{conf/isvlsi/SugiharaMM04,
  title = {Practical Test Architecture Optimization for System-on-a-Chip under Floorplanning Constraints},
  pages = {179-186},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339527},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339527},
  author = {Makoto Sugihara and Kazuaki Murakami and Yusuke Matsunaga}
}
@inproceedings{conf/isvlsi/MailiSWQD05,
  title = {Reducing the Communication Bottleneck via On-Chip Cosimulation of Gate-Level HDL and C-Models on a Hardware Accelerator},
  pages = {290-291},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.61},
  author = {Alexander Maili and Christian Steger and Reinhold Weiss and Rob Quigley and Damian Dalton}
}
@inproceedings{conf/isvlsi/JamalB15,
  title = {Design and Implementation of a Reversible Central Processing Unit},
  pages = {187-190},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.74},
  crossref = {conf/isvlsi/2015},
  author = {Lafifa Jamal and Hafiz Md. Hasan Babu}
}
@inproceedings{conf/isvlsi/XuS14,
  title = {Removing the Root of Trust: Secure Oblivious Key Establishment for FPGAs},
  pages = {160-165},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.49},
  crossref = {conf/isvlsi/2014},
  author = {Lei Xu and Weidong Shi}
}
@inproceedings{conf/isvlsi/WickramasingheG14,
  title = {Energy-Aware Thread Scheduling for Embedded Multi-threaded Processors: Architectural Level Design and Implementation},
  pages = {178-183},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.55},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.55},
  crossref = {conf/isvlsi/2014},
  author = {Mahanama Wickramasinghe and Hui Guo}
}
@inproceedings{conf/isvlsi/FarullaRGI15,
  title = {A Novel Architectural Pattern to Support the Development of Human-Robot Interaction (HRI) Systems Integrating Haptic Interfaces and Gesture Recognition Algorithms},
  pages = {386-391},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.112},
  crossref = {conf/isvlsi/2015},
  author = {Giuseppe Airo Farulla and Ludovico Orlando Russo and Vincenzo Gallifuoco and Marco Indaco}
}
@inproceedings{conf/isvlsi/StrakT04,
  title = {Suppression of Jitter Effects in A/D Converters through Sigma-Delta Sampling},
  pages = {121-126},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339518},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339518},
  author = {Adam Strak and Hannu Tenhunen}
}
@inproceedings{conf/isvlsi/AlexanderA09,
  title = {Algorithms for Estimating Number of Glitches and Dynamic Power in CMOS Circuits with Delay Variations},
  pages = {127-132},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.57},
  crossref = {conf/isvlsi/2009},
  author = {Jins D. Alexander and Vishwani D. Agrawal}
}
@inproceedings{conf/isvlsi/LivingstonNZTA05,
  title = {Design of a Real Time System for Nonlinear Enhancement of Video Streams by an Integrated Neighborhood Dependent Approach},
  pages = {301-302},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.28},
  author = {Adam R. Livingston and Hau T. Ngo and Ming Z. Zhang and Li Tao and Vijayan K. Asari}
}
@inproceedings{conf/isvlsi/MutyamEVX06,
  title = {Delay and Energy Efficient Data Transmission for On-Chip Buses},
  pages = {355-360},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.33},
  author = {Madhu Mutyam and Melvin Eze and Narayanan Vijaykrishnan and Yuan Xie 0001}
}
@inproceedings{conf/isvlsi/DubeyGB07,
  title = {Low Area Adaptive Fail-Data Compression Methodology for Defect Classification and Production Phase Prognosis},
  pages = {171-178},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.63},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.63},
  author = {Prashant Dubey and Akhil Garg and Sravan Kumar Bhaskarani}
}
@inproceedings{conf/isvlsi/LeeCC07,
  title = {Performance of Graceful Degradation for Cache Faults},
  pages = {409-415},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.81},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.81},
  author = {Hyunjin Lee and Sangyeun Cho and Bruce R. Childers}
}
@inproceedings{conf/isvlsi/YarandiAN06,
  title = {An Optimized BIST Architecture for FPGA Look-Up Table Testing},
  pages = {420-421},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.24},
  author = {Mahnaz Sadoughi Yarandi and Armin Alaghi and Zainalabedin Navabi}
}
@inproceedings{conf/isvlsi/MenezesMRT06,
  title = {A Regular Layout Approach for ASICs},
  pages = {424-425},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.11},
  author = {Claudio Menezes and Cristina Meinhardt and Ricardo Reis and Reginaldo Tavares}
}
@inproceedings{conf/isvlsi/HostetlerX05,
  title = {Adaptive Power Management in Software Radios Using Resolution Adaptive Analog to Digital Converters},
  pages = {186-191},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.14},
  author = {Daniel Hostetler and Yuan Xie 0001}
}
@inproceedings{conf/isvlsi/KavehieANM08,
  title = {Design of Robust and High-Performance 1-Bit CMOS Full Adder for Nanometer Design},
  pages = {10-15},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.16},
  crossref = {conf/isvlsi/2008},
  author = {Omid Kavehei and Mostafa Rahimi Azghadi and Keivan Navi and Amir-Pasha Mirbaha}
}
@inproceedings{conf/isvlsi/JungKK02,
  title = {Optimal Timing for Skew-Tolerant High-Speed Domino Logic},
  pages = {41-46},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016871},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016871},
  author = {Seong-Ook Jung and Ki-Wook Kim and Sung-Mo Kang}
}
@inproceedings{conf/isvlsi/PuTA08,
  title = {Improving Bandwidth while Managing Phase Noise and Spurs in Fractional-N PLL},
  pages = {168-172},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.47},
  crossref = {conf/isvlsi/2008},
  author = {Xiao Pu and Axel Thomsen and Jacob Abraham}
}
@inproceedings{conf/isvlsi/Limbrick12,
  title = {Impact of Logic Synthesis on Soft Error Rate of Digital Integrated Circuits},
  pages = {3-4},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.67},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.67},
  crossref = {conf/isvlsi/2012},
  author = {Daniel B. Limbrick}
}
@inproceedings{conf/isvlsi/LiTS04,
  title = {A Genetic Approach for Conjunction Scheduling in Symbolic Equivalence Checking},
  pages = {32-38},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339505},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339505},
  author = {Lun Li and Mitchell A. Thornton and Stephen A. Szygenda}
}
@inproceedings{conf/isvlsi/KhedkarK12,
  title = {RRAM Motifs for Mitigating Differential Power Analysis Attacks (DPA)},
  pages = {88-93},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.68},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.68},
  crossref = {conf/isvlsi/2012},
  author = {Ganesh Khedkar and Dhireesha Kudithipudi}
}
@inproceedings{conf/isvlsi/BruchonTSC07,
  title = {Technological hybridization for efficient runtime reconfigurable FPGAs},
  pages = {29-34},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.96},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.96},
  author = {Nicolas Bruchon and Lionel Torres and Gilles Sassatelli and Gaston Cambon}
}
@inproceedings{conf/isvlsi/GhavamiTRP10,
  title = {Defect and Variation Issues on Design Mapping of Reconfigurable Nanoscale Crossbars},
  pages = {173-178},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.43},
  crossref = {conf/isvlsi/2010},
  author = {Behnam Ghavami and Alireza Tajary and Mohsen Raji and Hossein Pedram}
}
@inproceedings{conf/isvlsi/ShengTU11,
  title = {Relay-Race Algorithm: A Novel Heuristic Approach to VLSI/PCB Placement},
  pages = {96-101},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.8},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.8},
  crossref = {conf/isvlsi/2011},
  author = {Yiqiang Sheng and Atsushi Takahashi 0001 and Shuichi Ueno}
}
@inproceedings{conf/isvlsi/VilellaD10,
  title = {Design of a Bandgap Reference Circuit with Trimming for Operation at Multiple Voltages and Tolerant to Radiation in 90nm CMOS Technology},
  pages = {269-272},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.64},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.64},
  crossref = {conf/isvlsi/2010},
  author = {E. Vilella and Ángel Diéguez}
}
@inproceedings{conf/isvlsi/MarinescuES15,
  title = {Statistical Analysis of Resource Usage of Embedded Systems Modeled in EAST-ADL},
  pages = {380-385},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.103},
  crossref = {conf/isvlsi/2015},
  author = {Raluca Marinescu and Eduard Paul Enoiu and Cristina Seceleanu}
}
@inproceedings{conf/isvlsi/AmadorKRP10,
  title = {Dynamic Power Management on LDPC Decoders},
  pages = {416-421},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.70},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.70},
  crossref = {conf/isvlsi/2010},
  author = {Erick Amador and Raymond Knopp and Vincent Rezard and Renaud Pacalet}
}
@inproceedings{conf/isvlsi/ToalSY06,
  title = {A VLSI GFP Frame Delineation Circuit},
  pages = {454-455},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.14},
  author = {Ciaran Toal and Sakir Sezer and Xin Yang}
}
@inproceedings{conf/isvlsi/LiuXWYWZNW11,
  title = {A NoC Traffic Suite Based on Real Applications},
  pages = {66-71},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.49},
  crossref = {conf/isvlsi/2011},
  author = {Weichen Liu and Jiang Xu and Xiaowen Wu and Yaoyao Ye and Xuan Wang and Wei Zhang 0012 and Mahdi Nikdast and Zhehui Wang}
}
@inproceedings{conf/isvlsi/Kabbani08,
  title = {Modeling and Optimization of Switching Power Dissipation in Static CMOS Circuits},
  pages = {281-285},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.83},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.83},
  crossref = {conf/isvlsi/2008},
  author = {Adnan Kabbani}
}
@inproceedings{conf/isvlsi/KumarPS11,
  title = {Efficient VLSI Architectures for the Hadamard Transform Based on Offset-Binary Coding and ROM Decomposition},
  pages = {347-348},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.25},
  crossref = {conf/isvlsi/2011},
  author = {B. Sandeep Kumar and Vikram Pudi and K. Sridharan}
}
@inproceedings{conf/isvlsi/FuMN06,
  title = {Multi-SP: A Representation with United Rectangles for Analog Placement and Routing},
  pages = {38-43},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.64},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.64},
  author = {Ning Fu and Mitsutoshi Mineshima and Shigetoshi Nakatake}
}
@inproceedings{conf/isvlsi/VeredasSZP06,
  title = {Regular Routing Architecture for a LUT-based MPGA},
  pages = {257-262},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.78},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.78},
  author = {Francisco-Javier Veredas and Michael Scheppler and Bumei Zhai and Hans-Jörg Pfleiderer}
}
@inproceedings{conf/isvlsi/OkobiahMK14,
  title = {Exploring Kriging for Fast and Accurate Design Optimization of Nanoscale Analog Circuits},
  pages = {244-247},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.12},
  crossref = {conf/isvlsi/2014},
  author = {Oghenekarho Okobiah and Saraju P. Mohanty and Elias Kougianos}
}
@inproceedings{conf/isvlsi/DeshmukhDP11,
  title = {Low Power Asynchronous Sigma-Delta Modulator Using Hysteresis Level Control},
  pages = {353-354},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.51},
  crossref = {conf/isvlsi/2011},
  author = {Anita Arvind Deshmukh and Raghavendra B. Deshmukh and Rajendra M. Patrikar}
}
@inproceedings{conf/isvlsi/KenneyS04,
  title = {Multioperand Decimal Addition},
  pages = {251-253},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339545},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339545},
  author = {Robert D. Kenney and Michael J. Schulte}
}
@inproceedings{conf/isvlsi/GaneshpureK13,
  title = {On runtime task graph extraction in MPSoC},
  pages = {171-176},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654654},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654654},
  crossref = {conf/isvlsi/2013},
  author = {Kunal P. Ganeshpure and Sandip Kundu}
}
@inproceedings{conf/isvlsi/MacielARAA07,
  title = {A Methodology and Toolset to Enable SystemC and VHDL Co-simulation},
  pages = {351-356},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.9},
  author = {Richard Maciel and Bruno Albertini and Sandro Rigo and Guido Araujo and Rodolfo Azevedo}
}
@inproceedings{conf/isvlsi/FkihVRFNS14,
  title = {2D to 3D Test Pattern Retargeting Using IEEE P1687 Based 3D DFT Architectures},
  pages = {386-391},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.83},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.83},
  crossref = {conf/isvlsi/2014},
  author = {Yassine Fkih and Pascal Vivet and Bruno Rouzeyre and Marie-Lise Flottes and Giorgio Di Natale and Juergen Schloeffel}
}
@inproceedings{conf/isvlsi/Marinissen13,
  title = {Murphy goes 3D},
  pages = {102},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654641},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654641},
  crossref = {conf/isvlsi/2013},
  author = {Erik Jan Marinissen}
}
@inproceedings{conf/isvlsi/FengZLJLJ11,
  title = {A Low-Overhead Fault-Aware Deflection Routing Algorithm for 3D Network-on-Chip},
  pages = {19-24},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.42},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.42},
  crossref = {conf/isvlsi/2011},
  author = {Chaochao Feng and Minxuan Zhang and Jinwen Li and Jiang Jiang and Zhonghai Lu and Axel Jantsch}
}
@inproceedings{conf/isvlsi/GhoshVB05,
  title = {Design and Implementaion of a 2D-DCT Architecture Using Coefficient Distributed Arithmetic},
  pages = {162-166},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.25},
  author = {Soumik Ghosh and Soujanya Venigalla and Magdy Bayoumi}
}
@inproceedings{conf/isvlsi/PotluriCK11,
  title = {Post-Synthesis Circuit Techniques for Runtime Leakage Reduction},
  pages = {319-320},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.24},
  crossref = {conf/isvlsi/2011},
  author = {Seetal Potluri and Nitin Chandrachoodan and V. Kamakoti}
}
@inproceedings{conf/isvlsi/YangWVX06,
  title = {Reliability-Aware SOC Voltage Islands Partition and Floorplan},
  pages = {343-348},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.79},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.79},
  author = {Shengqi Yang and Wayne Wolf and Narayanan Vijaykrishnan and Yuan Xie 0001}
}
@inproceedings{conf/isvlsi/NimmagaddaP11,
  title = {Low-Power, Energy-Efficient Full Adder for Deep-Submicron Design},
  pages = {345-346},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.28},
  crossref = {conf/isvlsi/2011},
  author = {Mallikarjuna Rao Nimmagadda and Ajit Pal}
}
@inproceedings{conf/isvlsi/ParkT14,
  title = {Towards Making Private Circuits Practical: DPA Resistant Private Circuits},
  pages = {528-533},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.24},
  crossref = {conf/isvlsi/2014},
  author = {Jungmin Park and Akhilesh Tyagi}
}
@inproceedings{conf/isvlsi/Mohammadi-ArfaJ11,
  title = {A Hybrid RF/Metal Clock Routing Algorithm to Improve Clock Delay and Routing Congestion},
  pages = {138-143},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.87},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.87},
  crossref = {conf/isvlsi/2011},
  author = {Zohre Mohammadi-Arfa and Ali Jahanian}
}
@inproceedings{conf/isvlsi/MoalemiA07a,
  title = {Subthreshold 1-Bit Full Adder Cells in sub-100 nm Technologies},
  pages = {514-515},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.93},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.93},
  author = {Vahid Moalemi and Ali Afzali-Kusha}
}
@inproceedings{conf/isvlsi/ShenXJ14,
  title = {Cost-Effective Test Optimized Scheme of TSV-Based 3D SoCs for Pre-Bond Test},
  pages = {208-213},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.57},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.57},
  crossref = {conf/isvlsi/2014},
  author = {Kele Shen and Dong Xiang and Zhou Jiang}
}
@inproceedings{conf/isvlsi/MiC06,
  title = {Finite State Machine Implementation with Single-Electron Tunneling Technology},
  pages = {237-241},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.45},
  author = {Jialin Mi and Chunhong Chen}
}
@inproceedings{conf/isvlsi/ZhangKZCZKZ15,
  title = {Channel Modeling and Reliability Enhancement Design Techniques for STT-MRAM},
  pages = {461-466},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.125},
  crossref = {conf/isvlsi/2015},
  author = {Liuyang Zhang and Wang Kang and Youguang Zhang and Yuanqing Cheng and Lang Zeng and Jacques-Olivier Klein and Weisheng Zhao}
}
@inproceedings{conf/isvlsi/ChenLJCLW10,
  title = {Supporting Efficient Synchronization in Multi-core NoCs Using Dynamic Buffer Allocation Technique},
  pages = {462-463},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.16},
  crossref = {conf/isvlsi/2010},
  author = {Xiaowen Chen and Zhonghai Lu and Axel Jantsch and Shuming Chen and Jianzhuang Lu and Hucheng Wu}
}
@inproceedings{conf/isvlsi/SutariaRZC14,
  title = {Where is the Achilles Heel under Circuit Aging},
  pages = {278-279},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.106},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.106},
  crossref = {conf/isvlsi/2014},
  author = {Ketul Sutaria and Athul Ramkumar and Rongjun Zhu and Yu Cao}
}
@inproceedings{conf/isvlsi/NiknahadHB10,
  title = {Reliability Analysis and Improvement in Nano Scale Design},
  pages = {299-303},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.48},
  crossref = {conf/isvlsi/2010},
  author = {Mahtab Niknahad and Michael Hübner and Jürgen Becker}
}
@inproceedings{conf/isvlsi/MukundrajanCSIDN12,
  title = {Ultra Low Power Circuit Design Using Tunnel FETs},
  pages = {153-158},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.70},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.70},
  crossref = {conf/isvlsi/2012},
  author = {Ravindhiran Mukundrajan and Matthew Cotter and Vinay Saripalli and Mary Jane Irwin and Suman Datta and Vijaykrishnan Narayanan}
}
@inproceedings{conf/isvlsi/JiCLZZF08,
  title = {A Novel Low-Power Clock Skew Compensation Circuit},
  pages = {117-121},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.58},
  crossref = {conf/isvlsi/2008},
  author = {Rong Ji and Liang Chen and Gang Luo and Xianjun Zeng and Junfeng Zhang and Yingjie Feng}
}
@inproceedings{conf/isvlsi/Shaer04,
  title = {Concurrent Pseudo-Exhaustive Testing of Combinational VLSI Circuits},
  pages = {289-290},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339560},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339560},
  author = {Bassam Shaer}
}
@inproceedings{conf/isvlsi/BabuRB08,
  title = {Adaptive Neuron Activation Function with FGMOS Based Operational Transconductance Amplifier},
  pages = {353-356},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.12},
  crossref = {conf/isvlsi/2008},
  author = {V. Suresh Babu and Katharine A. A. Rose and M. R. Baiju}
}
@inproceedings{conf/isvlsi/GuoP05,
  title = {Balancing System Level Pipelines with Stage Voltage Scaling},
  pages = {287-289},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.20},
  author = {Hui Guo and Sri Parameswaran}
}
@inproceedings{conf/isvlsi/AgarwalD07,
  title = {DSPstone Benchmark of CoDeL's Automated Clock Gating Platform},
  pages = {508-509},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.41},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.41},
  author = {Nainesh Agarwal and Nikitas J. Dimopoulos}
}
@inproceedings{conf/isvlsi/KhawasM12,
  title = {Variance Optimization of CMOS OpAmp Performances Using Experimental Design Approach},
  pages = {279-284},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.38},
  crossref = {conf/isvlsi/2012},
  author = {Arnab Khawas and Siddhartha Mukhopadhyay}
}
@inproceedings{conf/isvlsi/OnizawaFMH10,
  title = {Accurate Asynchronous Network-on-Chip Simulation Based on a Delay-Aware Model},
  pages = {357-362},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.45},
  crossref = {conf/isvlsi/2010},
  author = {Naoya Onizawa and Tomoyoshi Funazaki and Atsushi Matsumoto and Takahiro Hanyu}
}
@inproceedings{conf/isvlsi/HubnerSKB06,
  title = {New 2-Dimensional Partial Dynamic Reconfiguration Techniques for Real-time Adaptive Microelectronic Circuits},
  pages = {97-102},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.67},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.67},
  author = {Michael Hübner and Christian Schuck and Matthias Kühnle and Jürgen Becker}
}
@inproceedings{conf/isvlsi/MoalemiA07,
  title = {Subthreshold Pass Transistor Logic for Ultra-Low Power Operation},
  pages = {490-491},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.94},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.94},
  author = {Vahid Moalemi and Ali Afzali-Kusha}
}
@inproceedings{conf/isvlsi/LodiCCCT03,
  title = {Decoder-Based Multi-Context Interconnect Architecture},
  pages = {231-233},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183478},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183478},
  author = {Andrea Lodi 0002 and Luca Ciccarelli and Andrea Cappelli and Fabio Campi and Mario Toma}
}
@inproceedings{conf/isvlsi/CiesielskiBLR14,
  title = {Function Extraction from Arithmetic Bit-Level Circuits},
  pages = {356-361},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.43},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.43},
  crossref = {conf/isvlsi/2014},
  author = {Maciej J. Ciesielski and Walter Brown and Duo Liu and André Rossi}
}
@inproceedings{conf/isvlsi/DhootMCC11,
  title = {Low Power Motion Estimation with Probabilistic Computing},
  pages = {176-181},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.58},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.58},
  crossref = {conf/isvlsi/2011},
  author = {Charvi Dhoot and Vincent John Mooney and Lap Pui Chau and Shubhajit Roy Chowdhury}
}
@inproceedings{conf/isvlsi/ModarressiST08,
  title = {Virtual Point-to-Point Links in Packet-Switched NoCs},
  pages = {433-436},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.76},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.76},
  crossref = {conf/isvlsi/2008},
  author = {Mehdi Modarressi and Hamid Sarbazi-Azad and Arash Tavakkol}
}
@inproceedings{conf/isvlsi/LiJZ06,
  title = {An Efficient Wrapper Scan Chain Configuration Method for Network-on-Chip Testing},
  pages = {147-152},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.21},
  author = {Ming Li and Wen-Ben Jone and Qing-An Zeng}
}
@inproceedings{conf/isvlsi/YanNN06,
  title = {Formulating the Empirical Strategies in Module Generation of Analog MOS Layout},
  pages = {44-49},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.47},
  author = {Tan Yan and Shigetoshi Nakatake and Takashi Nojima}
}
@inproceedings{conf/isvlsi/MahalingamR08,
  title = {A Fuzzy Approach for Variation Aware Buffer Insertion and Driver Sizing},
  pages = {329-334},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.63},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.63},
  crossref = {conf/isvlsi/2008},
  author = {Venkataraman Mahalingam and Nagarajan Ranganathan}
}
@proceedings{conf/isvlsi/2013,
  title = {IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2013, Natal, Brazil, August 5-7, 2013},
  publisher = {IEEE Computer Socity},
  year = {2013},
  isbn = {978-1-4799-1331-2},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6646390},
  url = {http://www.computer.org/csdl/proceedings/isvlsi/2013/9999/00/index.html},
  booktitle = {ISVLSI},
  author = {}
}
@inproceedings{conf/isvlsi/GomathisankaranT12,
  title = {A Novel Design of Secure and Private Circuits},
  pages = {362-367},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.55},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.55},
  crossref = {conf/isvlsi/2012},
  author = {Mahadevan Gomathisankaran and Akhilesh Tyagi}
}
@inproceedings{conf/isvlsi/PanisHKLLN04,
  title = {FSEL - Selective Predicated Execution for a Configurable DSP Core},
  pages = {317-320},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339570},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339570},
  author = {Christian Panis and Ulrich Hirnschrott and Andreas Krall and Gunther Laure and Wolfgang Lazian and Jari Nurmi}
}
@inproceedings{conf/isvlsi/FlachRPJR13,
  title = {Simultaneous gate sizing and Vth assignment using Lagrangian Relaxation and delay sensitivities},
  pages = {84-89},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654627},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654627},
  crossref = {conf/isvlsi/2013},
  author = {Guilherme Flach and Tiago Reimann and Gracieli Posser and Marcelo O. Johann and Ricardo Reis}
}
@inproceedings{conf/isvlsi/LiHLD14,
  title = {Memristor Modeling - Static, Statistical, and Stochastic Methodologies},
  pages = {406-411},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.108},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.108},
  crossref = {conf/isvlsi/2014},
  author = {Hai Li and Miao Hu and Chuandong Li and Shukai Duan}
}
@inproceedings{conf/isvlsi/BaiB03,
  title = {A Dynamically Reconfigurable Mixed In-Order/Out-of-Order Issue Queue for Power-Aware Microprocessors},
  pages = {139-148},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183365},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183365},
  author = {Yu Bai and R. Iris Bahar}
}
@inproceedings{conf/isvlsi/DaneshtalabELPT10,
  title = {Input-Output Selection Based Router for Networks-on-Chip},
  pages = {92-97},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.76},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.76},
  crossref = {conf/isvlsi/2010},
  author = {Masoud Daneshtalab and Masoumeh Ebrahimi and Pasi Liljeberg and Juha Plosila and Hannu Tenhunen}
}
@inproceedings{conf/isvlsi/HesselMS07,
  title = {High Level RTOS Scheduler Modeling for a Fast Design Validation},
  pages = {461-466},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.49},
  author = {Fabiano Hessel and César A. M. Marcon and Tatiana Gadelha Serra dos Santos}
}
@inproceedings{conf/isvlsi/ChinHK04,
  title = {Usage of Application-Specific Switching Activity for Energy Minimization of Arithmetic Units},
  pages = {158-166},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339524},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339524},
  author = {Shu-Shin Chin and Sangjin Hong and Suhwan Kim}
}
@inproceedings{conf/isvlsi/DhalDCSP14,
  title = {An Algorithm for Parallel Assay Operations in a Restricted Sized Chip in Digital Microfluidics},
  pages = {142-147},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.46},
  crossref = {conf/isvlsi/2014},
  author = {Debasis Dhal and Piyali Datta and Arpan Chakrabarty and Goutam Saha and Rajat Kumar Pal}
}
@inproceedings{conf/isvlsi/AlandryDLMN08,
  title = {A CMOS Multi-sensor System for 3D Orientation Determination},
  pages = {57-62},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.80},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.80},
  crossref = {conf/isvlsi/2008},
  author = {Boris Alandry and Norbert Dumas and Laurent Latorre and Frédérick Mailly and Pascal Nouet}
}
@inproceedings{conf/isvlsi/MurthyM09,
  title = {Lossless Compression Using Efficient Encoding of Bitmasks},
  pages = {163-168},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.18},
  crossref = {conf/isvlsi/2009},
  author = {Chetan Murthy and Prabhat Mishra}
}
@inproceedings{conf/isvlsi/VenkateswaranSKTHVNSSSAVM12,
  title = {Compilation Accelerator on Silicon},
  pages = {267-272},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.76},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.76},
  crossref = {conf/isvlsi/2012},
  author = {Nagarajan Venkateswaran and Vinesh Srinivasan and Ram Srivatsa Kannan and Prashanth Thinakaran and Rajagopal Hariharan and Bharanidharan Vasudevan and Nachiappan Chidambaram Nachiappan and Karthikeyan P. Saravanan and Aswin Sridharan and Vigneshwaran Sankaran and Vignesh Adhinarayanan and V. S. Vignesh and Ravindhiran Mukundrajan}
}
@inproceedings{conf/isvlsi/HallschmidS06,
  title = {Fast Configuration of an Energy-Efficient Branch Predictor},
  pages = {289-294},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.44},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.44},
  author = {Peter Hallschmid and Resve Saleh}
}
@inproceedings{conf/isvlsi/BalasubramanianE08,
  title = {Efficient Realization of Strongly Indicating Function Blocks},
  pages = {429-432},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.103},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.103},
  crossref = {conf/isvlsi/2008},
  author = {Padnamabhan Balasubramanian and David A. Edwards}
}
@inproceedings{conf/isvlsi/JanfazaBFA14,
  title = {A Low-Power Enhanced Bitmask-Dictionary Scheme for Test Data Compression},
  pages = {220-225},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.103},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.103},
  crossref = {conf/isvlsi/2014},
  author = {Vahid Janfaza and Payman Behnam and Bahjat Forouzandeh and Bijan Alizadeh}
}
@inproceedings{conf/isvlsi/AsokanTBDGPV14,
  title = {A Delay Probability Metric for Input Pattern Ranking Under Process Variation and Supply Noise},
  pages = {226-231},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.42},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.42},
  crossref = {conf/isvlsi/2014},
  author = {Anu Asokan and Aida Todri-Sanial and Alberto Bosio and Luigi Dilillo and Patrick Girard and Serge Pravossoudovitch and Arnaud Virazel}
}
@inproceedings{conf/isvlsi/OualkadiF08,
  title = {Systematic HDL Design of a Delta-Sigma Fractional-N Phase-Locked Loop for Wireless Applications},
  pages = {173-178},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.40},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.40},
  crossref = {conf/isvlsi/2008},
  author = {Ahmed El Oualkadi and Denis Flandre}
}
@inproceedings{conf/isvlsi/KavaldjievSJW06,
  title = {A Virtual Channel Network-on-Chip for GT and BE traffic},
  pages = {211-216},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.13},
  author = {Nikolay Kavaldjiev and Gerard J. M. Smit and Pierre G. Jansen and Pascal T. Wolkotte}
}
@inproceedings{conf/isvlsi/PalanivelooS12,
  title = {Formal Estimation of Worst-Case Communication Latency in a Network-on-Chip},
  pages = {15-20},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.31},
  crossref = {conf/isvlsi/2012},
  author = {Vinitha Arakkonam Palaniveloo and Arcot Sowmya}
}
@inproceedings{conf/isvlsi/AttarzadehY14,
  title = {A Low-Noise Variable-Gain Amplifier for in-Probe 3D Imaging Applications Based on CMUT Transducers},
  pages = {256-260},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.113},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.113},
  crossref = {conf/isvlsi/2014},
  author = {Hourieh Attarzadeh and Trond Ytterdal}
}
@inproceedings{conf/isvlsi/SmailagicE02,
  title = {System Design and Power Optimization for Mobile Computers},
  pages = {15-19},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016867},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016867},
  author = {Asim Smailagic and Matthew Ettus}
}
@inproceedings{conf/isvlsi/ZengH05,
  title = {RAMS: A VHDL-AMS Code Refactoring Tool Supporting High Level Analog Synthesis},
  pages = {266-267},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.60},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.60},
  author = {Kaiping Zeng and Sorin A. Huss}
}
@inproceedings{conf/isvlsi/Becker08,
  title = {Adaptive Reliable Chips - Reconfigurable Computing in the Nano Era},
  pages = {1-2},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.96},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.96},
  crossref = {conf/isvlsi/2008},
  author = {Jürgen Becker}
}
@inproceedings{conf/isvlsi/PatelS04,
  title = {Towards a Heterogeneous Simulation Kernel for System Level Models: A SystemC Kernel for Synchronous Data Flow Models},
  pages = {241-242},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339542},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339542},
  author = {Hiren D. Patel and Sandeep K. Shukla}
}
@inproceedings{conf/isvlsi/JafariMM11,
  title = {On the Potentials of FinFETs for Asynchronous Circuit Design},
  pages = {331-332},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.34},
  crossref = {conf/isvlsi/2011},
  author = {Fataneh Jafari and Mahdi Mosaffa and Siamak Mohammadi}
}
@inproceedings{conf/isvlsi/MendoncaVGS09,
  title = {Mapping Data and Code into Scratchpads from Relocatable Binaries},
  pages = {157-162},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.28},
  crossref = {conf/isvlsi/2009},
  author = {Alexandre K. I. Mendonça and Daniel P. Volpato and José Luís Almada Güntzel and Luiz C. V. dos Santos}
}
@inproceedings{conf/isvlsi/TsoutsosM14,
  title = {Trust No One: Thwarting "heartbleed" Attacks Using Privacy-Preserving Computation},
  pages = {59-64},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.86},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.86},
  crossref = {conf/isvlsi/2014},
  author = {Nektarios Georgios Tsoutsos and Michail Maniatakos}
}
@inproceedings{conf/isvlsi/DadashiBM15,
  title = {High-Speed, Modified, Bulk stimulated, Ultra-Low-Voltage, Domino Inverter},
  pages = {86-90},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.100},
  crossref = {conf/isvlsi/2015},
  author = {Ali Dadashi and Yngvar Berg and Omid Mirmotahari}
}
@inproceedings{conf/isvlsi/ZhouSY14,
  title = {Slicing Floorplans with Handling Symmetry and General Placement Constraints},
  pages = {112-117},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.62},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.62},
  crossref = {conf/isvlsi/2014},
  author = {Hongxia Zhou and Chiu-Wing Sham and Hailong Yao}
}
@inproceedings{conf/isvlsi/GhoshGDMO14,
  title = {Data Correlation Aware Serial Encoding for Low Switching Power On-Chip Communication},
  pages = {124-129},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.48},
  crossref = {conf/isvlsi/2014},
  author = {Somrita Ghosh and Prasun Ghosal and Nabanita Das and Saraju P. Mohanty and Oghenekarho Okobiah}
}
@inproceedings{conf/isvlsi/HasanT14,
  title = {Memristor Crossbar Based Programmable Interconnects},
  pages = {94-99},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.100},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.100},
  crossref = {conf/isvlsi/2014},
  author = {Raqibul Hasan and Tarek M. Taha}
}
@inproceedings{conf/isvlsi/SampsonVP07,
  title = {A Quantum Algorithm for Finding Minimum Exclusive-Or Expressions},
  pages = {416-421},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.17},
  author = {Marinos Sampson and Dimitrios Voudouris and George K. Papakonstantinou}
}
@inproceedings{conf/isvlsi/FaraclasWDCGS12,
  title = {Operation Dynamics in Phase-Change Memory Cells and the Role of Access Devices},
  pages = {78-83},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.48},
  crossref = {conf/isvlsi/2012},
  author = {Azer Faraclas and Nicholas E. Williams and Faruk Dirisaglik and Kadir Cil and Ali Gokirmak and Helena Silva}
}
@inproceedings{conf/isvlsi/GaneshpureK12,
  title = {Reducing Temperature Variation in 3D Integrated Circuits Using Heat Pipes},
  pages = {45-50},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.16},
  crossref = {conf/isvlsi/2012},
  author = {Kunal P. Ganeshpure and Sandip Kundu}
}
@inproceedings{conf/isvlsi/GuoYCEKM05,
  title = {A High Speed Reconfigurable Gate Array for Gigahertz Applications},
  pages = {124-129},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.8},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.8},
  author = {Jong-Ru Guo and Chao You and Michael Chu and Okan Erdogan and Russell P. Kraft and John F. McDonald}
}
@inproceedings{conf/isvlsi/ShamsPCB02,
  title = {A Low Power High Performance Distributed DCT Architecture},
  pages = {26-34},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016869},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016869},
  author = {Ahmed M. Shams and Wendi Pan and Archana Chidanandan and Magdy A. Bayoumi}
}
@inproceedings{conf/isvlsi/PilatoFP10,
  title = {A Fast Heuristic for Extending Standard Cell Libraries with Regular Macro Cells},
  pages = {23-28},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.69},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.69},
  crossref = {conf/isvlsi/2010},
  author = {Christian Pilato and Fabrizio Ferrandi and Davide Pandini}
}
@inproceedings{conf/isvlsi/BonattoS13,
  title = {Memory subsystem architecture design for multimedia applications},
  pages = {213-214},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654645},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654645},
  crossref = {conf/isvlsi/2013},
  author = {Alexsandro Cristovão Bonatto and Altamiro Amadeu Susin}
}
@inproceedings{conf/isvlsi/TangZD03,
  title = {Layout-Aware Analog System Synthesis Based on Symbolic Layout Description and Combined Block Parameter Exploration, Placement and Global Routing},
  pages = {266-271},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183495},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183495},
  author = {Hua Tang and Hui Zhang and Alex Doboli}
}
@inproceedings{conf/isvlsi/KarSM15,
  title = {A New Method for Defining Monotone Staircases in VLSI Floorplans},
  pages = {107-112},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.47},
  crossref = {conf/isvlsi/2015},
  author = {Bapi Kar and Susmita Sur-Kolay and Chittarnjan Mandal}
}
@inproceedings{conf/isvlsi/GhandaliYLBC15,
  title = {Logic Debugging of Arithmetic Circuits},
  pages = {113-118},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.16},
  crossref = {conf/isvlsi/2015},
  author = {Samaneh Ghandali and Cunxi Yu and Duo Liu and Walter Brown and Maciej J. Ciesielski}
}
@inproceedings{conf/isvlsi/MitraRCB12,
  title = {On-Chip Sample Preparation with Multiple Dilutions Using Digital Microfluidics},
  pages = {314-319},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.52},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.52},
  crossref = {conf/isvlsi/2012},
  author = {Debasis Mitra and Sudip Roy 0001 and Krishnendu Chakrabarty and Bhargab B. Bhattacharya}
}
@inproceedings{conf/isvlsi/CaoN11,
  title = {A Markov Performance Model for Buffered Protocol Design},
  pages = {170-175},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.64},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.64},
  crossref = {conf/isvlsi/2011},
  author = {Jing Cao and Albert Nymeyer}
}
@proceedings{conf/isvlsi/2014,
  title = {IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2014, Tampa, FL, USA, July 9-11, 2014},
  publisher = {IEEE Computer Society},
  year = {2014},
  isbn = {978-1-4799-3763-9},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6901614},
  url = {http://www.computer.org/csdl/proceedings/isvlsi/2014/3765/00/index.html},
  booktitle = {ISVLSI},
  author = {}
}
@inproceedings{conf/isvlsi/DasB03,
  title = {Novel Circuit Styles for Minimization of Floating Body Effects in Scaled PD-SOI CMOS},
  pages = {29-34},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183350},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183350},
  author = {Koushik K. Das and Richard B. Brown}
}
@inproceedings{conf/isvlsi/MeitingerOWH07,
  title = {A Programmable Stream Processing Engine for Packet Manipulation in Network Processors},
  pages = {259-264},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.16},
  author = {Michael Meitinger and Rainer Ohlendorf and Thomas Wild and Andreas Herkersdorf}
}
@inproceedings{conf/isvlsi/KotiyalTR12,
  title = {Mach-Zehnder Interferometer Based All Optical Reversible NOR Gates},
  pages = {207-212},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.72},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.72},
  crossref = {conf/isvlsi/2012},
  author = {Saurabh Kotiyal and Himanshu Thapliyal and Nagarajan Ranganathan}
}
@inproceedings{conf/isvlsi/JhaL12,
  title = {Understanding the Switching Mechanism in Transition Metal Oxide Based ReRAM Devices},
  pages = {73-77},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.53},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.53},
  crossref = {conf/isvlsi/2012},
  author = {Rashmi Jha and Branden Long}
}
@inproceedings{conf/isvlsi/TarrilloTKRBBBT13,
  title = {Using electromagnetic emanations for variability characterization in Flash-based FPGAs},
  pages = {109-114},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654631},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654631},
  crossref = {conf/isvlsi/2013},
  author = {Jimmy Tarrillo and Jorge Tonfat and Fernanda Lima Kastensmidt and Ricardo Reis and Florent Bruguier and Morgan Bourree and Pascal Benoit and Lionel Torres}
}
@inproceedings{conf/isvlsi/TsiolakisAK10,
  title = {Low Power Single Electron Or/Nor Gate Operating at 10GHz},
  pages = {273-276},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.78},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.78},
  crossref = {conf/isvlsi/2010},
  author = {Thomas Tsiolakis and George Alexiou and Nikolaos Konofaos}
}
@inproceedings{conf/isvlsi/HongC04,
  title = {Incorporating Power Reduction Mechanism in Arithmetic Core Design},
  pages = {249-250},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339544},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339544},
  author = {Sangjin Hong and Shu-Shin Chin}
}
@inproceedings{conf/isvlsi/BodenFRRR08,
  title = {GePaRD - A High-Level Generation Flow for Partially Reconfigurable Designs},
  pages = {298-303},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.21},
  crossref = {conf/isvlsi/2008},
  author = {Maik Boden and Thomas Fiebig and Markus Reiband and Peter Reichel and Steffen Rülke}
}
@proceedings{conf/isvlsi/2015,
  title = {2015 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2015, Montpellier, France, July 8-10, 2015},
  booktitle = {ISVLSI},
  publisher = {IEEE Computer Society},
  year = {2015},
  isbn = {978-1-4799-8719-1},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=7307713},
  author = {}
}
@inproceedings{conf/isvlsi/WuL05,
  title = {A Comparative Study on Dicing of Multiple Project Wafers},
  pages = {314-315},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.3},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.3},
  author = {Meng-Chiou Wu and Rung-Bin Lin}
}
@inproceedings{conf/isvlsi/SaeediZS07,
  title = {On the Behavior of Substitution-based Reversible Circuit Synthesis Algorithms: Investigation and Improvement},
  pages = {428-436},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.72},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.72},
  author = {Mehdi Saeedi and Morteza Saheb Zamani and Mehdi Sedighi}
}
@inproceedings{conf/isvlsi/GoelDB03,
  title = {A Novel Technique for Noise-Tolerance in Dynamic Circuits},
  pages = {203-206},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183465},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183465},
  author = {Sumeer Goel and Tarek Darwish and Magdy A. Bayoumi}
}
@inproceedings{conf/isvlsi/SarkarB09,
  title = {An 8-bit 1.8 V 500 MSPS CMOS Segmented Current Steering DAC},
  pages = {268-273},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.12},
  crossref = {conf/isvlsi/2009},
  author = {Santanu Sarkar 0002 and Swapna Banerjee}
}
@inproceedings{conf/isvlsi/ShaS08,
  title = {A Real Case of Significant Scan Test Cost Reduction},
  pages = {239-244},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.32},
  crossref = {conf/isvlsi/2008},
  author = {Selina Sha and Bruce Swanson}
}
@inproceedings{conf/isvlsi/TatapudiD05,
  title = {A High Performance Hybrid Wave-Pipelined Multiplier},
  pages = {282-283},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.7},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.7},
  author = {Suryanarayana Tatapudi and José G. Delgado-Frias}
}
@inproceedings{conf/isvlsi/HillerKSMPB15,
  title = {Low-Area Reed Decoding in a Generalized Concatenated Code Construction for PUFs},
  pages = {143-148},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.31},
  crossref = {conf/isvlsi/2015},
  author = {Matthias Hiller and Ludwig Kurzinger and Georg Sigl and Sven Müelich and Sven Puchinger and Martin Bossert}
}
@inproceedings{conf/isvlsi/ChenH11,
  title = {Architectural Synthesis Frameworks on Distributed Register-File Microarchitecture Family},
  pages = {369-370},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.19},
  crossref = {conf/isvlsi/2011},
  author = {Chia-I Chen and Juinn-Dar Huang}
}
@inproceedings{conf/isvlsi/ChiJC10,
  title = {Tree-Based Routing for Faulty On-Chip Networks with Mesh Topology},
  pages = {321-326},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.72},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.72},
  crossref = {conf/isvlsi/2010},
  author = {Hsin-Chou Chi and Yu-Hong Jhang and Wen-Shu Chen}
}
@inproceedings{conf/isvlsi/SabhanatarajanGONG08,
  title = {Smart-NICs: Power Proxying for Reduced Power Consumption in Network Edge Devices},
  pages = {75-80},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.60},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.60},
  crossref = {conf/isvlsi/2008},
  author = {Karthik Sabhanatarajan and Ann Gordon-Ross and Mark Oden and Mukund Navada and Alan D. George}
}
@inproceedings{conf/isvlsi/NetoCA13,
  title = {Comparison between three RTL implementations of the multiplicative inverse calculation of galois field elements based on a standard cells library},
  pages = {206-211},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654660},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654660},
  crossref = {conf/isvlsi/2013},
  author = {Otacilio de Araujo Ramos Neto and Antonio Carlos Cavalcanti and Ruy Alberto Pisani Altafim}
}
@inproceedings{conf/isvlsi/ShaoGYW05,
  title = {IR Drop and Ground Bounce Awareness Timing Model},
  pages = {226-231},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.44},
  author = {Muzhou Shao and Youxin Gao and Li-Pen Yuan and Martin D. F. Wong}
}
@inproceedings{conf/isvlsi/HongL08,
  title = {A Novel and Scalable RSA Cryptosystem Based on 32-Bit Modular Multiplier},
  pages = {483-486},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.72},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.72},
  crossref = {conf/isvlsi/2008},
  author = {Jin-Hua Hong and Wen-Jie Li}
}
@inproceedings{conf/isvlsi/VPAVMS11,
  title = {A Prefix Based Reconfigurable Adder},
  pages = {349-350},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.69},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.69},
  crossref = {conf/isvlsi/2011},
  author = {Chetan Kumar V. and Sai Phaneendra P. and Syed Ershad Ahmed and Sreehari Veeramachaneni and N. Moorthy Muthukrishnan and M. B. Srinivas}
}
@inproceedings{conf/isvlsi/MehtaDD10,
  title = {Combining Unspecified Test Data Bit Filling Methods and Run Length Based Codes to Estimate Compression, Power and Area Overhead},
  pages = {448-449},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.18},
  crossref = {conf/isvlsi/2010},
  author = {Usha Sandeep Mehta and Niranjan M. Devashrayee and Kankar S. Dasgupta}
}
@inproceedings{conf/isvlsi/OttaviSLPC05,
  title = {Evaluating the Data Integrity of Memory Systems by Configurable Markov Models},
  pages = {257-259},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.30},
  author = {Marco Ottavi and Luca Schiano and Fabrizio Lombardi and Salvatore Pontarelli and Gian-Carlo Cardarilli}
}
@inproceedings{conf/isvlsi/MouslihTN15,
  title = {On Analysis of On-chip DC-DC Converters for Power Delivery Networks},
  pages = {557-560},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.96},
  crossref = {conf/isvlsi/2015},
  author = {Ghizlane Mouslih and Aida Todri-Sanial and Pascal Nouet}
}
@inproceedings{conf/isvlsi/KosciuszkiewiczKM06,
  title = {Transparent Management of Reconfigurable Hardware in Embedded Operating Systems},
  pages = {432-433},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.90},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.90},
  author = {Krzysztof Kosciuszkiewicz and Krzysztof Kepa and Fearghal Morgan}
}
@inproceedings{conf/isvlsi/PortnoiSHK15,
  title = {Terahertz Applications of Carbon Nanotubes and Graphene Nanoribbons},
  pages = {456-459},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.97},
  crossref = {conf/isvlsi/2015},
  author = {M. E. Portnoi and V. A. Saroka and R. R. Hartmann and O. V. Kibis}
}
@inproceedings{conf/isvlsi/AshrafBKL15,
  title = {Communication-Aware Parallelization Strategies for High Performance Applications},
  pages = {539-544},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.89},
  crossref = {conf/isvlsi/2015},
  author = {Imran Ashraf and Koen Bertels and Nader Khammassi and Jean-Christophe Le Lann}
}
@inproceedings{conf/isvlsi/CorbettaZF12,
  title = {A Temperature and Reliability Oriented Simulation Framework for Multi-core Architectures},
  pages = {51-56},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.22},
  crossref = {conf/isvlsi/2012},
  author = {Simone Corbetta and Davide Zoni and William Fornaciari}
}
@inproceedings{conf/isvlsi/LanCSHC08,
  title = {Flow Maximization for NoC Routing Algorithms},
  pages = {335-340},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.52},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.52},
  crossref = {conf/isvlsi/2008},
  author = {Ying-Cherng Lan and Michael C. Chen and Alan P. Su and Yu Hen Hu and Sao-Jie Chen}
}
@inproceedings{conf/isvlsi/TholeFO15,
  title = {Conservatively Analyzing Transient Faults},
  pages = {50-55},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.40},
  crossref = {conf/isvlsi/2015},
  author = {Niels Thole and Görschwin Fey and Alberto García Ortiz}
}
@inproceedings{conf/isvlsi/EbrahimiZA08,
  title = {Low Standby Power and Robust FinFET Based SRAM Design},
  pages = {185-190},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.8},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.8},
  crossref = {conf/isvlsi/2008},
  author = {Behzad Ebrahimi and Saeed Zeinolabedinzadeh and Ali Afzali-Kusha}
}
@inproceedings{conf/isvlsi/HigamiTKS14,
  title = {Diagnosis of Gate Delay Faults in the Presence of Clock Delay Faults},
  pages = {320-325},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.60},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.60},
  crossref = {conf/isvlsi/2014},
  author = {Yoshinobu Higami and Hiroshi Takahashi and Shin-ya Kobayashi and Kewal K. Saluja}
}
@inproceedings{conf/isvlsi/GirardeyHB10a,
  title = {Mixed-Signal Diverse Redundant System for Safety Critical Applications in FPGA},
  pages = {469-470},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.11},
  crossref = {conf/isvlsi/2010},
  author = {Romuald Girardey and Michael Hübner and Jürgen Becker}
}
@inproceedings{conf/isvlsi/MurookaZDN15,
  title = {Low-Power and Low-Variability Programmable Delay Element and Its Application to Post-Silicon Skew Tuning},
  pages = {167-171},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.91},
  crossref = {conf/isvlsi/2015},
  author = {Daijiro Murooka and Yu Zhang and Qing Dong and Shigetoshi Nakatake}
}
@inproceedings{conf/isvlsi/IndrusiakOMMG08,
  title = {Applying UML Interactions and Actor-Oriented Simulation to the Design Space Exploration of Network-on-Chip Interconnects},
  pages = {491-494},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.20},
  crossref = {conf/isvlsi/2008},
  author = {Leandro Soares Indrusiak and Luciano Ost and Leandro Möller and Fernando Moraes and Manfred Glesner}
}
@inproceedings{conf/isvlsi/DattaNS11,
  title = {TSV-aware Scan Chain Reordering for 3D IC},
  pages = {188-193},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.76},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.76},
  crossref = {conf/isvlsi/2011},
  author = {Ayan Datta and Charudhattan Nagarajan and Susmita Sur-Kolay}
}
@inproceedings{conf/isvlsi/EjniouiR04,
  title = {A Reconfigurable Memory Management Core for Java Applications},
  pages = {309-312},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339568},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339568},
  author = {Abdel Ejnioui and Abdelkader Rhiati}
}
@inproceedings{conf/isvlsi/LiLDWMY13,
  title = {Whitespace-aware TSV arrangement in 3D clock tree synthesis},
  pages = {115-120},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654632},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654632},
  crossref = {conf/isvlsi/2013},
  author = {Xin Li and Wulong Liu and Haixiao Du and Yu Wang 0002 and Yuchun Ma and Huazhong Yang}
}
@inproceedings{conf/isvlsi/FarahmandiAN14,
  title = {Effective Combination of Algebraic Techniques and Decision Diagrams to Formally Verify Large Arithmetic Circuits},
  pages = {338-343},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.109},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.109},
  crossref = {conf/isvlsi/2014},
  author = {Farimah Farahmandi and Bijan Alizadeh and Zainalabedin Navabi}
}
@proceedings{conf/isvlsi/2010,
  title = {IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2010, 5-7 July 2010, Lixouri Kefalonia, Greece},
  booktitle = {ISVLSI},
  publisher = {IEEE Computer Society},
  year = {2010},
  isbn = {978-0-7695-4076-4},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=5570021},
  url = {http://www.computer.org/csdl/proceedings/isvlsi/2010/4076/00/index.html},
  author = {}
}
@inproceedings{conf/isvlsi/HuangLH11,
  title = {Layer-Aware Design Partitioning for Vertical Interconnect Minimization},
  pages = {144-149},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.16},
  crossref = {conf/isvlsi/2011},
  author = {Ya-Shih Huang and Yang-Hsiang Liu and Juinn-Dar Huang}
}
@inproceedings{conf/isvlsi/PiguetPS15,
  title = {Sub-Threshold Design and Architectural Choices},
  pages = {481-484},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.58},
  crossref = {conf/isvlsi/2015},
  author = {Christian Piguet and Marc Pons and Daniel Séverac}
}
@inproceedings{conf/isvlsi/LiMK04,
  title = {Force-Directed Performance-Driven Placement Algorithm for FPGAs},
  pages = {193-198},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339529},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339529},
  author = {Hao Li and Wai-Kei Mak and Srinivas Katkoori}
}
@inproceedings{conf/isvlsi/KumarKMKBM11,
  title = {A Simulation Based Buffer Sizing Algorithm for Network on Chips},
  pages = {206-211},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.72},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.72},
  crossref = {conf/isvlsi/2011},
  author = {Anish S. Kumar and M. Pawan Kumar and Srinivasan Murali and V. Kamakoti and Luca Benini and Giovanni De Micheli}
}
@inproceedings{conf/isvlsi/ZipfSG04,
  title = {A Configurable Pipelined State Machine as a Hybrid ASIC and Configurable Architecture},
  pages = {266-267},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339551},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339551},
  author = {Peter Zipf and Claude Stötzler and Manfred Glesner}
}
@inproceedings{conf/isvlsi/GutubTK02,
  title = {Scalable VLSI Architecture for GF(p) Montgomery Modular Inverse Computation},
  pages = {53-58},
  year = {2002},
  crossref = {conf/isvlsi/2002},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2002.1016874},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2002.1016874},
  author = {Adnan Abdul-Aziz Gutub and Alexandre F. Tenca and Çetin Kaya Koç}
}
@inproceedings{conf/isvlsi/DeshmukhS10,
  title = {Stochastic Automata Network Based Approach for Performance Evaluation of Network-on-Chip Communication Architecture},
  pages = {351-356},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.97},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.97},
  crossref = {conf/isvlsi/2010},
  author = {Ulhas Deshmukh and Vineet Sahula}
}
@inproceedings{conf/isvlsi/DesaiSO13,
  title = {Symbolic verification of timed asynchronous hardware protocols},
  pages = {147-152},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654650},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654650},
  crossref = {conf/isvlsi/2013},
  author = {Krishnaji Desai and Kenneth S. Stevens and John O'Leary}
}
@inproceedings{conf/isvlsi/MarrakchiMM06,
  title = {A new Multilevel Hierarchical MFPGA and its suitable configuration tools},
  pages = {263-268},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.6},
  author = {Zied Marrakchi and Hayder Mrabet and Habib Mehrez}
}
@inproceedings{conf/isvlsi/OhsawaSHK04,
  title = {Program-Counter-Less Bit-Serial Field-Programmable VLSI Processor with Mesh-Connected Cellular Array Structure},
  pages = {258-259},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  url = {http://csdl.computer.org/comp/proceedings/isvlsi/2004/2097/00/20970258.pdf},
  author = {Naotaka Ohsawa and Osamu Sakamoto and Masanori Hariyama and Michitaka Kameyama}
}
@inproceedings{conf/isvlsi/VenkateswaranMSR09,
  title = {A Non-Uniform Grid Based Ground Plane Model for High Performance Nodes: The Impact of Heterogeneous Cores on Ground Voltage Gradient},
  pages = {49-54},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.52},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.52},
  crossref = {conf/isvlsi/2009},
  author = {Nagarajan Venkateswaran and Ravindhiran Mukundrajan and Mrigank Sharma and Badrinarayanan Ravi}
}
@inproceedings{conf/isvlsi/LuoWCXMY12,
  title = {Temporal Performance Degradation under RTN: Evaluation and Mitigation for Nanoscale Circuits},
  pages = {183-188},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.35},
  crossref = {conf/isvlsi/2012},
  author = {Hong Luo and Yu Wang 0002 and Yu Cao and Yuan Xie 0001 and Yuchun Ma and Huazhong Yang}
}
@inproceedings{conf/isvlsi/HanEA06,
  title = {A Low Power Pipelined Maximum Likelihood Detector for 4x4 QPSK MIMO Wireless Communication Systems},
  pages = {185-192},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.4},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.4},
  author = {Jong Hun Han and Ahmet T. Erdogan and Tughrul Arslan}
}
@inproceedings{conf/isvlsi/Malik15,
  title = {High Throughput Floating Point Exponential Function Implemented in FPGA},
  pages = {97-100},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.61},
  crossref = {conf/isvlsi/2015},
  author = {Peter Malík}
}
@inproceedings{conf/isvlsi/YimMK05,
  title = {12-23 GHz Ultra Wide Tuning Range Voltage-Controlled Ring Oscillator with Hybrid Control Schemes},
  pages = {278-279},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.1},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.1},
  author = {Young Uk Yim and John F. McDonald and Russell P. Kraft}
}
@inproceedings{conf/isvlsi/DarveSVP11,
  title = {Physical Implementation of an Asynchronous 3D-NoC Router Using Serial Vertical Links},
  pages = {25-30},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.59},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.59},
  crossref = {conf/isvlsi/2011},
  author = {Florian Darve and Abbas Sheibanyrad and Pascal Vivet and Frédéric Pétrot}
}
@inproceedings{conf/isvlsi/PalmaRIOGM06,
  title = {Evaluating the Impact of Data Encoding Techniques on the Power Consumption in Networks-on-Chip},
  pages = {426-427},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.42},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.42},
  author = {José Carlos S. Palma and Ricardo A. L. Reis and Leandro Soares Indrusiak and Alberto García Ortiz and Manfred Glesner and Fernando Gehm Moraes}
}
@inproceedings{conf/isvlsi/CelinskiAACV04,
  title = {Logical Effort Based Design Exploration of 64-bit Adders Using a Mixed Dynamic-CMOS/Threshold-Logic Approach},
  pages = {127-134},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339519},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339519},
  author = {Peter Celinski and Said F. Al-Sarawi and Derek Abbott and Sorin Cotofana and Stamatis Vassiliadis}
}
@inproceedings{conf/isvlsi/XydisSPSE10,
  title = {Efficient High Level Synthesis Exploration Methodology Combining Exhaustive and Gradient-Based Pruned Searching},
  pages = {104-109},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.56},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.56},
  crossref = {conf/isvlsi/2010},
  author = {Sotirios Xydis and Christos Skouroumounis and Kiamal Z. Pekmestzi and Dimitrios Soudris and George Economakos}
}
@inproceedings{conf/isvlsi/RebaudBBWRMA08,
  title = {Setup and Hold Timing Violations Induced by Process Variations, in a Digital Multiplier},
  pages = {316-321},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.70},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.70},
  crossref = {conf/isvlsi/2008},
  author = {Bettina Rebaud and Marc Belleville and Christian Bernard and Zeqin Wu and Michel Robert and Philippe Maurine and Nadine Azémard}
}
@inproceedings{conf/isvlsi/ButtrickK11,
  title = {Mitigating Partitioning, Routing, and Yield Concerns in 3D ICs by Multiplexing TSVs},
  pages = {194-199},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.27},
  crossref = {conf/isvlsi/2011},
  author = {Michael Buttrick and Sandip Kundu}
}
@inproceedings{conf/isvlsi/YangAV05,
  title = {Fast Analog Circuit Synthesis Using Multiparameter Sensitivity Analysis Based on Element-Coefficient Diagrams},
  pages = {71-76},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.33},
  author = {Huiying Yang and Anuradha Agarwal and Ranga Vemuri}
}
@inproceedings{conf/isvlsi/SenniTSGM15,
  title = {Emerging Non-volatile Memory Technologies Exploration Flow for Processor Architecture},
  pages = {460},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.126},
  crossref = {conf/isvlsi/2015},
  author = {Sophiane Senni and Lionel Torres and Gilles Sassatelli and Abdoulaye Gamatié and Bruno Mussard}
}
@inproceedings{conf/isvlsi/RazakEA10,
  title = {ASIC Design of an Adaptive Control Unit for Reconfigurable Analog-to-Digital Converters},
  pages = {179-184},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.79},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.79},
  crossref = {conf/isvlsi/2010},
  author = {Zulhakimi Razak and Ahmet T. Erdogan and Tughrul Arslan}
}
@inproceedings{conf/isvlsi/HusemannMSRL10,
  title = {Highly Efficient Transforms Module Solution for a H.264/SVC Encoder},
  pages = {86-91},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.87},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.87},
  crossref = {conf/isvlsi/2010},
  author = {Ronaldo Husemann and Mariano Majolo and Altamiro Amadeu Susin and Valter Roesler and José Valdeni de Lima}
}
@inproceedings{conf/isvlsi/NaserGM07,
  title = {Designing Memory Subsystems Resilient to Process Variations},
  pages = {357-363},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.40},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.40},
  author = {Mahmoud Ben Naser and Yao Guo and Csaba Andras Moritz}
}
@inproceedings{conf/isvlsi/TakahashiEAH06,
  title = {Low Power Layered Space-Time Channel Detector Architecture for MIMO Systems},
  pages = {444-445},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.59},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.59},
  author = {T. Takahashi and Ahmet T. Erdogan and Tughrul Arslan and Jong Hun Han}
}
@inproceedings{conf/isvlsi/YeXWZWNWL11,
  title = {Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip},
  pages = {254-259},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.38},
  crossref = {conf/isvlsi/2011},
  author = {Yaoyao Ye and Jiang Xu and Xiaowen Wu and Wei Zhang 0012 and Xuan Wang and Mahdi Nikdast and Zhehui Wang and Weichen Liu}
}
@inproceedings{conf/isvlsi/MorgadoFS07,
  title = {Generating Realistic Stimuli for Accurate Power Grid Analysis},
  pages = {233-238},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.47},
  author = {Pedro Marques Morgado and Paulo F. Flores and L. Miguel Silveira}
}
@inproceedings{conf/isvlsi/FournarisK12,
  title = {Protecting CRT RSA against Fault and Power Side Channel Attacks},
  pages = {159-164},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.54},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.54},
  crossref = {conf/isvlsi/2012},
  author = {Apostolos P. Fournaris and Odysseas G. Koufopavlou}
}
@inproceedings{conf/isvlsi/KanuparthiKOA12,
  title = {A Survey of Microarchitecture Support for Embedded Processor Security},
  pages = {368-373},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.64},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.64},
  crossref = {conf/isvlsi/2012},
  author = {Arun K. Kanuparthi and Ramesh Karri and Gaston Ormazabal and Sateesh Addepalli}
}
@inproceedings{conf/isvlsi/MachadoBMGRR13,
  title = {Logic synthesis for manufacturability considering regularity and lithography printability},
  pages = {230-235},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654638},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654638},
  crossref = {conf/isvlsi/2013},
  author = {Lucas Machado and Vinícius Dal Bem and Francesc Moll and Sergio Gómez and Renato P. Ribas and André Inácio Reis}
}
@inproceedings{conf/isvlsi/CastilhosMMM13,
  title = {Distributed resource management in NoC-based MPSoCs with dynamic cluster sizes},
  pages = {153-158},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654651},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654651},
  crossref = {conf/isvlsi/2013},
  author = {Guilherme M. Castilhos and Marcelo Mandelli and Guilherme A. Madalozzo and Fernando Moraes}
}
@inproceedings{conf/isvlsi/AsadiniaS15,
  title = {Using Intra-Line Level Pairing for Graceful Degradation Support in PCMs},
  pages = {527-532},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.94},
  crossref = {conf/isvlsi/2015},
  author = {Marjan Asadinia and Hamid Sarbazi-Azad}
}
@inproceedings{conf/isvlsi/GirardeyHB10,
  title = {Safety Aware Place and Route for On-Chip Redundancy in Safety Critical Applications},
  pages = {74-79},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.51},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.51},
  crossref = {conf/isvlsi/2010},
  author = {Romuald Girardey and Michael Hübner and Jürgen Becker}
}
@inproceedings{conf/isvlsi/ShanbhagGG12,
  title = {Methodology for Efficient Multi-threading of Parsers in EDA Tools},
  pages = {291-296},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.77},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.77},
  crossref = {conf/isvlsi/2012},
  author = {Prakash Shanbhag and Chandramouli Gopalakrishnan and Saibal Ghosh}
}
@inproceedings{conf/isvlsi/Nuno-MagandaATAHM12,
  title = {A Hardware Architecture for Image Clustering Using Spiking Neural Networks},
  pages = {261-266},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.46},
  crossref = {conf/isvlsi/2012},
  author = {Marco Aurelio Nuño-Maganda and Miguel O. Arias-Estrada and Cesar Torres-Huitzil and Héctor Hugo Avilés-Arriaga and Yahir Hernandez-Mier and Miguel Morales-Sandoval}
}
@inproceedings{conf/isvlsi/Lee03,
  title = {An Area-Efficient Euclidean Algorithm Block for Reed-Solomon Decoder},
  pages = {209-210},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183468},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183468},
  author = {Hanho Lee}
}
@inproceedings{conf/isvlsi/DuttaRT05,
  title = {Low Cost Test Vector Compression/Decompression Scheme for Circuits with a Reconfigurable Serial Multiplier},
  pages = {200-205},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.49},
  author = {Avijit Dutta and Terence Rodrigues and Nur A. Touba}
}
@inproceedings{conf/isvlsi/YooCG03,
  title = {Quantum Voltage Comparator for 0.07 mum CMOS Flash A/D Converters},
  pages = {280-282},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183500},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183500},
  author = {Jincheol Yoo and Kyusun Choi and Jahan Ghaznavi}
}
@inproceedings{conf/isvlsi/NiemannPR05,
  title = {A Scalable Parallel SoC Architecture for Network Processors},
  pages = {311-313},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.13},
  author = {Jörg-Christian Niemann and Mario Porrmann and Ulrich Rückert 0001}
}
@proceedings{conf/isvlsi/2004,
  title = {2004 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2004), Emerging Trends in VLSI Systems Design, 19-20 February 2004, Lafayette, LA, USA},
  booktitle = {ISVLSI},
  publisher = {IEEE Computer Society},
  year = {2004},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=9292},
  url = {http://www.computer.org/csdl/proceedings/isvlsi/2004/2097/00/index.html},
  isbn = {0-7695-2097-9},
  author = {}
}
@inproceedings{conf/isvlsi/SankaranK08,
  title = {Simultaneous Scheduling, Allocation, Binding, Re-ordering, and Encoding for Crosstalk Pattern Minimization during High Level Synthesis},
  pages = {423-428},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.95},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.95},
  crossref = {conf/isvlsi/2008},
  author = {Hariharan Sankaran and Srinivas Katkoori}
}
@inproceedings{conf/isvlsi/ChaudhryASH09,
  title = {Efficient Rerouting Algorithms for Congestion Mitigation},
  pages = {43-48},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.38},
  crossref = {conf/isvlsi/2009},
  author = {Mohammad Asad R. Chaudhry and Zakia Asad and Alexander Sprintson and J. Hu}
}
@inproceedings{conf/isvlsi/RanganathanNH06,
  title = {CHESS: A Comprehensive Tool for CDFG Extraction and Synthesis of Low Power Designs from VHDL},
  pages = {329-334},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.27},
  author = {Nagarajan Ranganathan and Ravi Namballa and Narender Hanchate}
}
@inproceedings{conf/isvlsi/BerthelotN06,
  title = {Partial and Dynamic Reconfiguration of FPGAs: a top down design methodology for an automatic implementation},
  pages = {436-437},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.71},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.71},
  author = {Florent Berthelot and Fabienne Nouvel}
}
@inproceedings{conf/isvlsi/MoreT10,
  title = {Simulation Based Feasibility Study of Wireless RF Interconnects for 3D ICs},
  pages = {228-231},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.33},
  crossref = {conf/isvlsi/2010},
  author = {Ankit More and Baris Taskin}
}
@inproceedings{conf/isvlsi/AtluriK05,
  title = {Energy Efficient Architectures for the Log-MAP Decoder through Intelligent Memory Usage},
  pages = {263-265},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.29},
  author = {Indrajit Atluri and Ashwin K. Kumaraswamy}
}
@inproceedings{conf/isvlsi/Marculescu03,
  title = {Networks-On-Chip: The Quest for On-Chip Fault-Tolerant Communication},
  pages = {8-12},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183347},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183347},
  author = {Radu Marculescu}
}
@inproceedings{conf/isvlsi/SahaGSM07,
  title = {Toward Memory-efficient Design of Video Encoders for Multimedia Applications},
  pages = {453-454},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.97},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.97},
  author = {Avishek Saha and Santosh Ghosh and Shamik Sural and Jayanta Mukherjee}
}
@inproceedings{conf/isvlsi/AroraAPP13,
  title = {A double-width algorithmic balancing to prevent power analysis Side Channel Attacks in AES},
  pages = {76-83},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654626},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654626},
  crossref = {conf/isvlsi/2013},
  author = {Ankita Arora and Jude Angelo Ambrose and Jorgen Peddersen and Sri Parameswaran}
}
@inproceedings{conf/isvlsi/LongFW04,
  title = {A 2.4 GHz Low-Power Low-Phase-Noise CMOS LC VCO},
  pages = {213-214},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339533},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339533},
  author = {Jie Long and Jo Yi Foo and Robert J. Weber}
}
@inproceedings{conf/isvlsi/WilleZD11,
  title = {ATPG for Reversible Circuits Using Simulation, Boolean Satisfiability, and Pseudo Boolean Optimization},
  pages = {120-125},
  year = {2011},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2011.77},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2011.77},
  crossref = {conf/isvlsi/2011},
  author = {Robert Wille and Hongyan Zhang and Rolf Drechsler}
}
@inproceedings{conf/isvlsi/ThapliyalR12,
  title = {Design, Synthesis and Test of Reversible Circuits for Emerging Nanotechnologies},
  pages = {5-6},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.83},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.83},
  crossref = {conf/isvlsi/2012},
  author = {Himanshu Thapliyal and Nagarajan Ranganathan}
}
@inproceedings{conf/isvlsi/RoyGM14,
  title = {FuzzRoute: A Method for Thermally Efficient Congestion Free Global Routing in 3D ICs},
  pages = {71-76},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.52},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.52},
  crossref = {conf/isvlsi/2014},
  author = {Debashri Roy and Prasun Ghosal and Saraju P. Mohanty}
}
@inproceedings{conf/isvlsi/ChongHK04,
  title = {Low-Power Field-Programmable VLSI Processor Using Dynamic Circuits},
  pages = {243-248},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339543},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339543},
  author = {Weisheng Chong and Masanori Hariyama and Michitaka Kameyama}
}
@inproceedings{conf/isvlsi/BasuV07,
  title = {Process Variation and NBTI Tolerant Standard Cells to Improve Parametric Yield and Lifetime of ICs},
  pages = {291-298},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.85},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.85},
  author = {Shubhankar Basu and Ranga Vemuri}
}
@inproceedings{conf/isvlsi/SantoroSR09,
  title = {On-the-Fly Evaluation of FPGA-Based True Random Number Generator},
  pages = {55-60},
  year = {2009},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2009.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2009.33},
  crossref = {conf/isvlsi/2009},
  author = {Renaud Santoro and Olivier Sentieys and Sébastien Roy}
}
@inproceedings{conf/isvlsi/GangulyPBG07,
  title = {Addressing Signal Integrity in Networks on Chip Interconnects through Crosstalk-Aware Double Error Correction Coding},
  pages = {317-324},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.21},
  author = {Amlan Ganguly and Partha Pratim Pande and Benjamin Belzer and Cristian Grecu}
}
@inproceedings{conf/isvlsi/GradS06,
  title = {Dual-Mode High-Speed Low-Energy Binary Addition},
  pages = {428-429},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.37},
  author = {Johannes Grad and James E. Stine}
}
@inproceedings{conf/isvlsi/Pereira-ArroyoAK07,
  title = {Design of a MCML Gate Library Applying Multiobjective Optimization},
  pages = {81-85},
  year = {2007},
  crossref = {conf/isvlsi/2007},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2007.38},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.38},
  author = {Roberto Pereira-Arroyo and Pablo Alvarado-Moya and Wolfgang H. Krautschneider}
}
@inproceedings{conf/isvlsi/LiJ12,
  title = {Cross-Layer Techniques for Optimizing Systems Utilizing Memories with Asymmetric Access Characteristics},
  pages = {404-409},
  year = {2012},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2012.65},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.65},
  crossref = {conf/isvlsi/2012},
  author = {Yong Li 0009 and Alex K. Jones}
}
@inproceedings{conf/isvlsi/JedidiRA08,
  title = {Design of Fractal Image Compression on SOC},
  pages = {479-482},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.26},
  crossref = {conf/isvlsi/2008},
  author = {Ahmed Jedidi and Badreddine Rejeb and Mohamed Abid}
}
@inproceedings{conf/isvlsi/RoyCKBC13,
  title = {Routing-aware resource allocation for mixture preparation in digital microfluidic biochips},
  pages = {165-170},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654653},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654653},
  crossref = {conf/isvlsi/2013},
  author = {Sudip Roy 0001 and Partha Pratim Chakrabarti and Srijan Kumar and Bhargab B. Bhattacharya and Krishnendu Chakrabarty}
}
@inproceedings{conf/isvlsi/Larsson-EdeforsEES03,
  title = {Dual Threshold Voltage Circuits in the Presence of Resistive Interconnects},
  pages = {225-230},
  year = {2003},
  crossref = {conf/isvlsi/2003},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2003.1183477},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183477},
  author = {Per Larsson-Edefors and Daniel Eckerbert and Henrik Eriksson and Lars J. Svensson}
}
@inproceedings{conf/isvlsi/ZhaoBCM08,
  title = {Spintronic Device Based Non-volatile Low Standby Power SRAM},
  pages = {40-45},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.11},
  crossref = {conf/isvlsi/2008},
  author = {Weisheng Zhao and Eric Belhaire and Claude Chappert and Pascale Mazoyer}
}
@inproceedings{conf/isvlsi/RoyR15,
  title = {Approximate Computing: An Energy-Efficient Computing Technique for Error Resilient Applications},
  pages = {473-475},
  year = {2015},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2015.130},
  crossref = {conf/isvlsi/2015},
  author = {Kaushik Roy and Anand Raghunathan}
}
@inproceedings{conf/isvlsi/WangS06,
  title = {A Low-Power 2-Dimensional Bypassing Multiplier Using 0.35 um CMOS Technology},
  pages = {405-410},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.5},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.5},
  author = {Chua-Chin Wang and Gang-Neng Sung}
}
@inproceedings{conf/isvlsi/FangAM06,
  title = {Self-Timed Thermally-Aware Circuits},
  pages = {438-439},
  year = {2006},
  crossref = {conf/isvlsi/2006},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2006.81},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2006.81},
  author = {David Fang and Filipp Akopyan and Rajit Manohar}
}
@inproceedings{conf/isvlsi/RaoHTD05,
  title = {The Use of Pre-Evaluation Phase in Dynamic CMOS Logic},
  pages = {270-271},
  year = {2005},
  crossref = {conf/isvlsi/2005},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2005.72},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2005.72},
  author = {A. Rao and Th. Haniotakis and Y. Tsiatouhas and H. Djemil}
}
@inproceedings{conf/isvlsi/VassalosBV10,
  title = {SUT-RNS Forward and Reverse Converters},
  pages = {11-16},
  year = {2010},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2010.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2010.23},
  crossref = {conf/isvlsi/2010},
  author = {Evangelos Vassalos and Dimitris Bakalis and Haridimos T. Vergos}
}
@inproceedings{conf/isvlsi/LiCHC08,
  title = {An Efficient Area-Delay Product Design for MixColumns/InvMixColumns in AES},
  pages = {503-506},
  year = {2008},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2008.81},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.81},
  crossref = {conf/isvlsi/2008},
  author = {Chung-Yi Li and Chih-Feng Chien and Jin-Hua Hong and Tsin-Yuan Chang}
}
@inproceedings{conf/isvlsi/KanounRAS14,
  title = {Low Power and Scalable Many-Core Architecture for Big-Data Stream Computing},
  pages = {468-473},
  year = {2014},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2014.77},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2014.77},
  crossref = {conf/isvlsi/2014},
  author = {Karim Kanoun and Martino Ruggiero and David Atienza and Mihaela van der Schaar}
}
@inproceedings{conf/isvlsi/LopezD04,
  title = {Comparison between Different Data Buses Configurations},
  pages = {69-76},
  year = {2004},
  crossref = {conf/isvlsi/2004},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2004.1339510},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2004.1339510},
  author = {Alain Lopez and Denis Deschacht}
}
@inproceedings{conf/isvlsi/Johann13,
  title = {Recent advances and challenges in physical design automation},
  pages = {223},
  year = {2013},
  booktitle = {ISVLSI},
  doi = {10.1109/ISVLSI.2013.6654613},
  url = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654613},
  crossref = {conf/isvlsi/2013},
  author = {Marcelo O. Johann}
}
