$date
	Thu Apr 14 19:44:52 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testeclock_quadruplofrequencia $end
$var wire 1 ! clk $end
$upscope $end
$scope module testeclock_quadruplofrequencia $end
$var wire 1 " p1 $end
$upscope $end
$scope module testeclock_quadruplofrequencia $end
$var reg 1 # p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#15
1"
#30
0"
#60
1#
1!
#75
1"
#90
0"
#120
0!
#135
1"
#150
0"
#180
1!
0#
#195
1"
#210
0"
#240
0!
#255
1"
#270
0"
#300
1!
#315
1"
#330
0"
#360
0!
1#
#375
1"
#390
0"
#420
1!
#435
1"
#450
0"
#480
0!
#495
1"
#510
0"
#540
1!
#555
1"
#570
0"
#600
0!
0#
#615
1"
#630
0"
#660
1!
#675
1"
#690
0"
#720
0!
#735
1"
#750
0"
#780
1!
#795
1"
#810
0"
#840
0!
#855
1"
#870
0"
#900
1!
1#
#915
1"
#930
0"
#960
0!
#975
1"
#990
0"
#1020
1!
#1035
1"
#1050
0"
#1080
0!
#1095
1"
#1110
0"
#1140
1!
#1155
1"
#1170
0"
#1200
0!
#1215
1"
#1230
0"
#1260
1!
0#
#1275
1"
#1290
0"
#1320
0!
#1335
1"
#1350
0"
#1380
1!
#1395
1"
#1410
0"
#1440
0!
#1455
1"
#1470
0"
#1500
1!
#1515
1"
#1530
0"
#1560
0!
#1575
1"
#1590
0"
#1620
1!
#1635
1"
#1636
