Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  8 20:55:17 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  310         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (310)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (716)
5. checking no_input_delay (5)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (310)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: clock_debounce/out_clock_reg/Q (HIGH)

 There are 249 register/latch pins with no clock driven by root clock pin: clock_div/out_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/draw_wrap/Draw_Start_wrap/clock_sec/out_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (716)
--------------------------------------------------
 There are 716 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  740          inf        0.000                      0                  740           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           740 Endpoints
Min Delay           740 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.451ns  (logic 4.123ns (48.788%)  route 4.328ns (51.212%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=14, routed)          0.887     1.228    ssd_wrap/refresh_count[2]
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.102     1.330 r  ssd_wrap/ssd_OBUF[7]_inst_i_4/O
                         net (fo=9, routed)           0.553     1.883    ssd_wrap/sel0[2]
    SLICE_X1Y101         LUT6 (Prop_lut6_I5_O)        0.245     2.128 r  ssd_wrap/ssd_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.350     2.478    ssd_wrap/ssd_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y101         LUT4 (Prop_lut4_I0_O)        0.114     2.592 r  ssd_wrap/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.538     5.130    ssd_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.321     8.451 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.451    ssd[6]
    R10                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.988ns  (logic 4.048ns (50.681%)  route 3.940ns (49.319%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=14, routed)          0.770     1.111    ssd_wrap/refresh_count[2]
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.115     1.226 r  ssd_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.625     1.851    ssd_wrap/sel0[0]
    SLICE_X0Y101         LUT4 (Prop_lut4_I1_O)        0.245     2.096 r  ssd_wrap/ssd_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.544     4.641    ssd_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.347     7.988 r  ssd_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.988    ssd[7]
    T10                                                               r  ssd[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p1_score_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.752ns  (logic 3.868ns (49.895%)  route 3.884ns (50.105%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_score_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  pong_fsm_wrap/p1_score_reg[1]/Q
                         net (fo=7, routed)           0.765     1.106    ssd_wrap/Q[1]
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.097     1.203 r  ssd_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.642     1.845    ssd_wrap/sel0[1]
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.247     2.092 r  ssd_wrap/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.478     4.569    ssd_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.183     7.752 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.752    ssd[2]
    T11                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.728ns  (logic 3.941ns (50.994%)  route 3.787ns (49.006%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=14, routed)          0.887     1.228    ssd_wrap/refresh_count[2]
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.102     1.330 r  ssd_wrap/ssd_OBUF[7]_inst_i_4/O
                         net (fo=9, routed)           0.553     1.883    ssd_wrap/sel0[2]
    SLICE_X1Y101         LUT6 (Prop_lut6_I5_O)        0.245     2.128 r  ssd_wrap/ssd_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.350     2.478    ssd_wrap/ssd_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y101         LUT4 (Prop_lut4_I1_O)        0.097     2.575 r  ssd_wrap/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.997     4.572    ssd_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.156     7.728 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.728    ssd[3]
    P15                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.908ns  (logic 3.869ns (56.006%)  route 3.039ns (43.994%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=14, routed)          0.770     1.111    ssd_wrap/refresh_count[2]
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.115     1.226 r  ssd_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.625     1.851    ssd_wrap/sel0[0]
    SLICE_X0Y101         LUT4 (Prop_lut4_I2_O)        0.240     2.091 r  ssd_wrap/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.644     3.735    ssd_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.173     6.908 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.908    ssd[4]
    K13                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.887ns  (logic 3.744ns (54.360%)  route 3.143ns (45.640%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=16, routed)          0.669     1.010    ssd_wrap/refresh_count[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.113     1.123 r  ssd_wrap/anode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.474     3.597    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.290     6.887 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.887    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 3.614ns (52.503%)  route 3.269ns (47.497%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[1]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[1]/Q
                         net (fo=15, routed)          0.756     1.097    ssd_wrap/refresh_count[1]
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.097     1.194 r  ssd_wrap/anode_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.513     3.707    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.176     6.883 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.883    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p1_score_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.881ns  (logic 3.987ns (57.935%)  route 2.895ns (42.065%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_score_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  pong_fsm_wrap/p1_score_reg[1]/Q
                         net (fo=7, routed)           0.765     1.106    ssd_wrap/Q[1]
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.097     1.203 r  ssd_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.635     1.838    ssd_wrap/sel0[1]
    SLICE_X0Y101         LUT4 (Prop_lut4_I2_O)        0.247     2.085 r  ssd_wrap/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.495     3.580    ssd_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.302     6.881 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.881    ssd[1]
    L18                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 3.635ns (53.454%)  route 3.165ns (46.546%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[1]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[1]/Q
                         net (fo=15, routed)          0.667     1.008    ssd_wrap/refresh_count[1]
    SLICE_X0Y100         LUT3 (Prop_lut3_I0_O)        0.097     1.105 r  ssd_wrap/anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.498     3.603    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.197     6.800 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.800    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p1_score_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.655ns  (logic 3.950ns (59.361%)  route 2.705ns (40.639%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_score_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  pong_fsm_wrap/p1_score_reg[1]/Q
                         net (fo=7, routed)           0.765     1.106    ssd_wrap/Q[1]
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.097     1.203 r  ssd_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.642     1.845    ssd_wrap/sel0[1]
    SLICE_X0Y101         LUT4 (Prop_lut4_I2_O)        0.247     2.092 r  ssd_wrap/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.298     3.390    ssd_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.265     6.655 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.655    ssd[5]
    K16                                                               r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/row_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/row_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.227ns (75.965%)  route 0.072ns (24.035%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y142         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/row_count_reg[7]/C
    SLICE_X5Y142         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sync_porch/Sync_to_Count_wrap/row_count_reg[7]/Q
                         net (fo=6, routed)           0.072     0.200    sync_porch/Sync_to_Count_wrap/row_count[7]
    SLICE_X5Y142         LUT6 (Prop_lut6_I4_O)        0.099     0.299 r  sync_porch/Sync_to_Count_wrap/row_count[8]_i_1__1/O
                         net (fo=1, routed)           0.000     0.299    sync_porch/Sync_to_Count_wrap/row_count[8]_i_1__1_n_0
    SLICE_X5Y142         FDRE                                         r  sync_porch/Sync_to_Count_wrap/row_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/column_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/column_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.405%)  route 0.117ns (38.594%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/column_count_reg[2]/C
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_porch/Sync_to_Count_wrap/column_count_reg[2]/Q
                         net (fo=7, routed)           0.117     0.258    sync_porch/Sync_to_Count_wrap/column_count[2]
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.045     0.303 r  sync_porch/Sync_to_Count_wrap/column_count[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.303    sync_porch/Sync_to_Count_wrap/column_count[3]_i_1__1_n_0
    SLICE_X4Y139         FDRE                                         r  sync_porch/Sync_to_Count_wrap/column_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p1_paddle/paddle_y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/p1_paddle/paddle_y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.320%)  route 0.117ns (38.680%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_paddle/paddle_y_reg[1]/C
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pong_fsm_wrap/p1_paddle/paddle_y_reg[1]/Q
                         net (fo=18, routed)          0.117     0.258    pong_fsm_wrap/p1_paddle/Q[1]
    SLICE_X6Y99          LUT4 (Prop_lut4_I2_O)        0.045     0.303 r  pong_fsm_wrap/p1_paddle/paddle_y[2]_i_1/O
                         net (fo=1, routed)           0.000     0.303    pong_fsm_wrap/p1_paddle/paddle_y[2]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  pong_fsm_wrap/p1_paddle/paddle_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p1_paddle/paddle_y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/p1_paddle/paddle_y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.189ns (61.699%)  route 0.117ns (38.301%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_paddle/paddle_y_reg[1]/C
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pong_fsm_wrap/p1_paddle/paddle_y_reg[1]/Q
                         net (fo=18, routed)          0.117     0.258    pong_fsm_wrap/p1_paddle/Q[1]
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.048     0.306 r  pong_fsm_wrap/p1_paddle/paddle_y[3]_i_1/O
                         net (fo=1, routed)           0.000     0.306    pong_fsm_wrap/p1_paddle/paddle_y[3]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  pong_fsm_wrap/p1_paddle/paddle_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/column_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/column_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.190ns (61.909%)  route 0.117ns (38.091%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/column_count_reg[2]/C
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_porch/Sync_to_Count_wrap/column_count_reg[2]/Q
                         net (fo=7, routed)           0.117     0.258    sync_porch/Sync_to_Count_wrap/column_count[2]
    SLICE_X4Y139         LUT5 (Prop_lut5_I3_O)        0.049     0.307 r  sync_porch/Sync_to_Count_wrap/column_count[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.307    sync_porch/Sync_to_Count_wrap/column_count[4]_i_1__1_n_0
    SLICE_X4Y139         FDRE                                         r  sync_porch/Sync_to_Count_wrap/column_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_p1_up/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_p1_up/debounced_button_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.227ns (73.918%)  route 0.080ns (26.082%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  debounce_p1_up/FSM_sequential_state_reg[1]/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debounce_p1_up/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.080     0.208    debounce_p1_up/FSM_sequential_state_reg_n_0_[1]
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.099     0.307 r  debounce_p1_up/debounced_button_i_1__0/O
                         net (fo=1, routed)           0.000     0.307    debounce_p1_up/debounced_button_i_1__0_n_0
    SLICE_X0Y79          FDRE                                         r  debounce_p1_up/debounced_button_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_start/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_start/debounced_button_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.227ns (73.918%)  route 0.080ns (26.082%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  debounce_start/FSM_sequential_state_reg[1]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debounce_start/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.080     0.208    debounce_start/FSM_sequential_state_reg_n_0_[1]
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.099     0.307 r  debounce_start/debounced_button_i_1/O
                         net (fo=1, routed)           0.000     0.307    debounce_start/debounced_button_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  debounce_start/debounced_button_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p1_paddle/paddle_y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/p1_paddle/paddle_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.522%)  route 0.121ns (39.478%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_paddle/paddle_y_reg[1]/C
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pong_fsm_wrap/p1_paddle/paddle_y_reg[1]/Q
                         net (fo=18, routed)          0.121     0.262    pong_fsm_wrap/p1_paddle/Q[1]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.045     0.307 r  pong_fsm_wrap/p1_paddle/paddle_y[4]_i_1/O
                         net (fo=1, routed)           0.000     0.307    pong_fsm_wrap/p1_paddle/paddle_y[4]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  pong_fsm_wrap/p1_paddle/paddle_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_p2_up/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_p2_up/debounced_button_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.227ns (73.562%)  route 0.082ns (26.438%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  debounce_p2_up/FSM_sequential_state_reg[1]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debounce_p2_up/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.082     0.210    debounce_p2_up/FSM_sequential_state_reg_n_0_[1]
    SLICE_X0Y100         LUT3 (Prop_lut3_I2_O)        0.099     0.309 r  debounce_p2_up/debounced_button_i_1__2/O
                         net (fo=1, routed)           0.000     0.309    debounce_p2_up/debounced_button_i_1__2_n_0
    SLICE_X0Y100         FDRE                                         r  debounce_p2_up/debounced_button_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_pulse_gen/row_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_pulse_gen/row_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.270%)  route 0.083ns (26.730%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE                         0.000     0.000 r  sync_pulse_gen/row_count_reg[7]/C
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sync_pulse_gen/row_count_reg[7]/Q
                         net (fo=6, routed)           0.083     0.211    sync_pulse_gen/row_count_reg_n_0_[7]
    SLICE_X7Y141         LUT6 (Prop_lut6_I4_O)        0.099     0.310 r  sync_pulse_gen/row_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.310    sync_pulse_gen/row_count[8]_i_1_n_0
    SLICE_X7Y141         FDRE                                         r  sync_pulse_gen/row_count_reg[8]/D
  -------------------------------------------------------------------    -------------------





