0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/hdm09/Desktop/AIX2024_DM_local/build/conv3x3_maxpool_tb/conv3x3_maxpool_tb.gen/sources_1/ip/dsp_macro_0/sim/dsp_macro_0.vhd,1713839774,vhdl,,,,dsp_macro_0,,,,,,,,
C:/Users/hdm09/Desktop/AIX2024_DM_local/build/conv3x3_maxpool_tb/conv3x3_maxpool_tb.sim/sim_1/behav/xsim/glbl.v,1713839774,verilog,,,,glbl,,,,,,,,
C:/Users/hdm09/Desktop/AIX2024_DM_local/build/conv3x3_maxpool_tb/conv3x3_maxpool_tb.srcs/sim_1/imports/sim/conv_kern_tb.v,1713839775,verilog,,,C:/Users/hdm09/Desktop/AIX2024_DM_local/build/conv3x3_maxpool_tb/conv3x3_maxpool_tb.srcs/sources_1/imports/src/define.v,conv_kern_tb,,,,,,,,
C:/Users/hdm09/Desktop/AIX2024_DM_local/build/conv3x3_maxpool_tb/conv3x3_maxpool_tb.srcs/sources_1/imports/src/adder_tree.v,1713839775,verilog,,C:/Users/hdm09/Desktop/AIX2024_DM_local/build/conv3x3_maxpool_tb/conv3x3_maxpool_tb.srcs/sources_1/imports/src/conv3x3_maxpool_module.v,,adder_tree,,,,,,,,
C:/Users/hdm09/Desktop/AIX2024_DM_local/build/conv3x3_maxpool_tb/conv3x3_maxpool_tb.srcs/sources_1/imports/src/conv3x3_maxpool_module.v,1714014793,verilog,,C:/Users/hdm09/Desktop/AIX2024_DM_local/build/conv3x3_maxpool_tb/conv3x3_maxpool_tb.srcs/sources_1/imports/src/mac.v,,conv3x3_maxpool_module,,,,,,,,
C:/Users/hdm09/Desktop/AIX2024_DM_local/build/conv3x3_maxpool_tb/conv3x3_maxpool_tb.srcs/sources_1/imports/src/define.v,1714013174,verilog,,,,,,,,,,,,
C:/Users/hdm09/Desktop/AIX2024_DM_local/build/conv3x3_maxpool_tb/conv3x3_maxpool_tb.srcs/sources_1/imports/src/mac.v,1713839775,verilog,,C:/Users/hdm09/Desktop/AIX2024_DM_local/build/conv3x3_maxpool_tb/conv3x3_maxpool_tb.srcs/sources_1/imports/src/mac_array.v,,mac,,,,,,,,
C:/Users/hdm09/Desktop/AIX2024_DM_local/build/conv3x3_maxpool_tb/conv3x3_maxpool_tb.srcs/sources_1/imports/src/mac_array.v,1713968029,verilog,,C:/Users/hdm09/Desktop/AIX2024_DM_local/build/conv3x3_maxpool_tb/conv3x3_maxpool_tb.srcs/sources_1/imports/src/mul.v,,mac_array,,,,,,,,
C:/Users/hdm09/Desktop/AIX2024_DM_local/build/conv3x3_maxpool_tb/conv3x3_maxpool_tb.srcs/sources_1/imports/src/mul.v,1713839775,verilog,,C:/Users/hdm09/Desktop/AIX2024_DM_local/build/conv3x3_maxpool_tb/conv3x3_maxpool_tb.srcs/sim_1/imports/sim/conv_kern_tb.v,C:/Users/hdm09/Desktop/AIX2024_DM_local/build/conv3x3_maxpool_tb/conv3x3_maxpool_tb.srcs/sources_1/imports/src/define.v,mul,,,,,,,,
