
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_7B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 3986065 heartbeat IPC: 2.50874 cumulative IPC: 2.50874 (Simulation time: 0 hr 0 min 51 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3986065 (Simulation time: 0 hr 0 min 51 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 9244388 heartbeat IPC: 1.90175 cumulative IPC: 1.90175 (Simulation time: 0 hr 2 min 7 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 14163945 heartbeat IPC: 2.0327 cumulative IPC: 1.96505 (Simulation time: 0 hr 3 min 19 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 18716416 heartbeat IPC: 2.19661 cumulative IPC: 2.03661 (Simulation time: 0 hr 4 min 30 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 23959843 heartbeat IPC: 1.90715 cumulative IPC: 2.00263 (Simulation time: 0 hr 5 min 44 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 28287447 heartbeat IPC: 2.31075 cumulative IPC: 2.0575 (Simulation time: 0 hr 6 min 54 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 32608710 heartbeat IPC: 2.31414 cumulative IPC: 2.09624 (Simulation time: 0 hr 8 min 6 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 36918427 heartbeat IPC: 2.32034 cumulative IPC: 2.12557 (Simulation time: 0 hr 9 min 17 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 41238034 heartbeat IPC: 2.31503 cumulative IPC: 2.14754 (Simulation time: 0 hr 10 min 28 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 45557322 heartbeat IPC: 2.3152 cumulative IPC: 2.16496 (Simulation time: 0 hr 11 min 40 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 49888238 heartbeat IPC: 2.30898 cumulative IPC: 2.17855 (Simulation time: 0 hr 12 min 51 sec) 
Finished CPU 0 instructions: 100000002 cycles: 45902174 cumulative IPC: 2.17855 (Simulation time: 0 hr 12 min 51 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.17855 instructions: 100000002 cycles: 45902174
cpu0_DTLB TOTAL     ACCESS:   40544059  HIT:   40529904  MISS:      14155
cpu0_DTLB LOAD      ACCESS:   32388979  HIT:   32381262  MISS:       7717
cpu0_DTLB RFO       ACCESS:    8155080  HIT:    8148642  MISS:       6438
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.9269 cycles
cpu0_ITLB TOTAL     ACCESS:     798703  HIT:     798631  MISS:         72
cpu0_ITLB LOAD      ACCESS:     798703  HIT:     798631  MISS:         72
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 21 cycles
cpu0_L1I TOTAL     ACCESS:      62191  HIT:      62086  MISS:        105
cpu0_L1I LOAD      ACCESS:      62191  HIT:      62086  MISS:        105
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 104.143 cycles
cpu0_STLB TOTAL     ACCESS:      14227  HIT:      13772  MISS:        455
cpu0_STLB LOAD      ACCESS:       7789  HIT:       7781  MISS:          8
cpu0_STLB RFO       ACCESS:       6438  HIT:       5991  MISS:        447
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 186.084 cycles
cpu0_L1D TOTAL     ACCESS:   33499672  HIT:   33029557  MISS:     470115
cpu0_L1D LOAD      ACCESS:   28672818  HIT:   28511434  MISS:     161384
cpu0_L1D RFO       ACCESS:    4826400  HIT:    4517692  MISS:     308708
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        454  HIT:        431  MISS:         23
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 247.934 cycles
cpu0_L2C TOTAL     ACCESS:     777193  HIT:     472267  MISS:     304926
cpu0_L2C LOAD      ACCESS:     161489  HIT:     149252  MISS:      12237
cpu0_L2C RFO       ACCESS:     308708  HIT:      16074  MISS:     292634
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306973  HIT:     306926  MISS:         47
cpu0_L2C TRANSLATION ACCESS:         23  HIT:         15  MISS:          8
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 365.308 cycles
LLC TOTAL     ACCESS:     596370  HIT:     452435  MISS:     143935
LLC LOAD      ACCESS:      12236  HIT:      10792  MISS:       1444
LLC RFO       ACCESS:     292633  HIT:     212408  MISS:      80225
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     291493  HIT:     229230  MISS:      62263
LLC TRANSLATION ACCESS:          8  HIT:          5  MISS:          3
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 729.338 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        868  ROW_BUFFER_MISS:      80800
 DBUS AVG_CONGESTED_CYCLE:    3.99422
 WQ ROW_BUFFER_HIT:       4130  ROW_BUFFER_MISS:      75340  FULL:      11350


CPU 0 Branch Prediction Accuracy: 98.9368% MPKI: 0.40856 Average ROB Occupancy at Mispredict: 252.411
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00016
BRANCH_INDIRECT: 0.00157
BRANCH_CONDITIONAL: 0.40659
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.00012

