==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xa7a12tcsg325-1Q 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline -off lab4_z1/L1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 -rewind lab4_z1/L2 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab4_z1.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'L1' is marked as complete unroll implied by the pipeline pragma (./source/lab4_z1.c:12:3)
INFO: [HLS 214-186] Unrolling loop 'L1' (./source/lab4_z1.c:12:3) in function 'lab4_z1' completely with a factor of 4 (./source/lab4_z1.c:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.216 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.074 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'lab4_z1' (./source/lab4_z1.c:6:22)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.074 GB.
INFO: [XFORM 203-531] Rewinding loop 'L2' (./source/lab4_z1.c:6) in function 'lab4_z1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab4_z1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab4_z1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=tmp2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
WARNING: [HLS 200-885] The II Violation in module 'lab4_z1' (loop 'L2'): Unable to schedule 'load' operation ('firstVector_arr_load_1') on array 'firstVector_arr' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'firstVector_arr'.
INFO: [HLS 200-1==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xa7a12t-csg325-1Q'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xa7a12t-csg325-1Q 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off lab4_z1/L1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 -rewind lab4_z1/L2 
INFO: [HLS 200-1510] Running: set_directive_top -name lab4_z1 lab4_z1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 967.164 MB.
INFO: [HLS 200-10] Analyzing design file './source/lab4_z1.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'L1' is marked as complete unroll implied by the pipeline pragma (./source/lab4_z1.c:12:3)
INFO: [HLS 214-186] Unrolling loop 'L1' (./source/lab4_z1.c:12:3) in function 'lab4_z1' completely with a factor of 4 (./source/lab4_z1.c:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.851 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 1.076 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'lab4_z1' (./source/lab4_z1.c:6:22)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.076 GB.
INFO: [XFORM 203-531] Rewinding loop 'L2' (./source/lab4_z1.c:6) in function 'lab4_z1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab4_z1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab4_z1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=tmp2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
WARNING: [HLS 200-885] The II Violation in module 'lab4_z1' (loop 'L2'): Unable to schedule 'load' operation ('firstVector_arr_load_1') on array 'firstVector_arr' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'firstVector_arr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 7, loop 'L2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab4_z1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab4_z1/firstVector_arr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab4_z1/secondVector_arr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab4_z1/resultVecror_arr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab4_z1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_16s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab4_z1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.076 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab4_z1.
INFO: [VLOG 209-307] Generating Verilog RTL for lab4_z1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 164.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.057 seconds; current allocated memory: 141.699 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.148 seconds; peak allocated memory: 1.076 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xa7a12t-csg325-1Q'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xa7a12t-csg325-1Q 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off lab4_z1/L1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 -rewind lab4_z1/L2 
INFO: [HLS 200-1510] Running: set_directive_top -name lab4_z1 lab4_z1 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 26.65 seconds; current allocated memory: 154.367 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.769 seconds; peak allocated memory: 1.079 GB.
