#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x6017ea2a4af0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x6017ea272ed0 .scope module, "tb" "tb" 3 66;
 .timescale -12 -12;
L_0x6017ea2b0450 .functor NOT 1, L_0x6017ea2d7420, C4<0>, C4<0>, C4<0>;
L_0x6017ea2d7270 .functor XOR 2, L_0x6017ea2d7130, L_0x6017ea2d71d0, C4<00>, C4<00>;
L_0x6017ea2d73b0 .functor XOR 2, L_0x6017ea2d7270, L_0x6017ea2d72e0, C4<00>, C4<00>;
v0x6017ea2d3340_0 .net *"_ivl_10", 1 0, L_0x6017ea2d72e0;  1 drivers
v0x6017ea2d3440_0 .net *"_ivl_12", 1 0, L_0x6017ea2d73b0;  1 drivers
v0x6017ea2d3520_0 .net *"_ivl_2", 1 0, L_0x6017ea2d7090;  1 drivers
v0x6017ea2d35e0_0 .net *"_ivl_4", 1 0, L_0x6017ea2d7130;  1 drivers
v0x6017ea2d36c0_0 .net *"_ivl_6", 1 0, L_0x6017ea2d71d0;  1 drivers
v0x6017ea2d37a0_0 .net *"_ivl_8", 1 0, L_0x6017ea2d7270;  1 drivers
v0x6017ea2d3880_0 .var "clk", 0 0;
v0x6017ea2d3920_0 .net "p1a", 0 0, v0x6017ea2cd6c0_0;  1 drivers
v0x6017ea2d3a50_0 .net "p1b", 0 0, v0x6017ea2cd780_0;  1 drivers
v0x6017ea2d3c10_0 .net "p1c", 0 0, v0x6017ea2cd820_0;  1 drivers
v0x6017ea2d3cb0_0 .net "p1d", 0 0, v0x6017ea2cd8c0_0;  1 drivers
v0x6017ea2d3d50_0 .net "p1y_dut", 0 0, L_0x6017ea2d64a0;  1 drivers
v0x6017ea2d3df0_0 .net "p1y_ref", 0 0, L_0x6017ea2d48c0;  1 drivers
v0x6017ea2d3e90_0 .net "p2a", 0 0, v0x6017ea2cd9b0_0;  1 drivers
v0x6017ea2d3f30_0 .net "p2b", 0 0, v0x6017ea2cda50_0;  1 drivers
v0x6017ea2d3fd0_0 .net "p2c", 0 0, v0x6017ea2cdaf0_0;  1 drivers
v0x6017ea2d4070_0 .net "p2d", 0 0, v0x6017ea2cdbc0_0;  1 drivers
v0x6017ea2d4220_0 .net "p2y_dut", 0 0, L_0x6017ea2d6fa0;  1 drivers
v0x6017ea2d42c0_0 .net "p2y_ref", 0 0, L_0x6017ea2d4a00;  1 drivers
v0x6017ea2d4360_0 .var/2u "stats1", 223 0;
v0x6017ea2d4400_0 .var/2u "strobe", 0 0;
v0x6017ea2d44a0_0 .net "tb_match", 0 0, L_0x6017ea2d7420;  1 drivers
v0x6017ea2d4560_0 .net "tb_mismatch", 0 0, L_0x6017ea2b0450;  1 drivers
v0x6017ea2d4620_0 .net "wavedrom_enable", 0 0, v0x6017ea2cdd20_0;  1 drivers
v0x6017ea2d46c0_0 .net "wavedrom_title", 511 0, v0x6017ea2cddc0_0;  1 drivers
L_0x6017ea2d7090 .concat [ 1 1 0 0], L_0x6017ea2d4a00, L_0x6017ea2d48c0;
L_0x6017ea2d7130 .concat [ 1 1 0 0], L_0x6017ea2d4a00, L_0x6017ea2d48c0;
L_0x6017ea2d71d0 .concat [ 1 1 0 0], L_0x6017ea2d6fa0, L_0x6017ea2d64a0;
L_0x6017ea2d72e0 .concat [ 1 1 0 0], L_0x6017ea2d4a00, L_0x6017ea2d48c0;
L_0x6017ea2d7420 .cmp/eeq 2, L_0x6017ea2d7090, L_0x6017ea2d73b0;
S_0x6017ea2a6b00 .scope module, "good1" "reference_module" 3 123, 3 4 0, S_0x6017ea272ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x6017ea2b05f0_0 .net *"_ivl_0", 3 0, L_0x6017ea2d47c0;  1 drivers
v0x6017ea2b0690_0 .net *"_ivl_4", 3 0, L_0x6017ea2d4960;  1 drivers
v0x6017ea2496e0_0 .net "p1a", 0 0, v0x6017ea2cd6c0_0;  alias, 1 drivers
v0x6017ea29e470_0 .net "p1b", 0 0, v0x6017ea2cd780_0;  alias, 1 drivers
v0x6017ea2a1470_0 .net "p1c", 0 0, v0x6017ea2cd820_0;  alias, 1 drivers
v0x6017ea29f850_0 .net "p1d", 0 0, v0x6017ea2cd8c0_0;  alias, 1 drivers
v0x6017ea280530_0 .net "p1y", 0 0, L_0x6017ea2d48c0;  alias, 1 drivers
v0x6017ea2cc760_0 .net "p2a", 0 0, v0x6017ea2cd9b0_0;  alias, 1 drivers
v0x6017ea2cc820_0 .net "p2b", 0 0, v0x6017ea2cda50_0;  alias, 1 drivers
v0x6017ea2cc970_0 .net "p2c", 0 0, v0x6017ea2cdaf0_0;  alias, 1 drivers
v0x6017ea2cca30_0 .net "p2d", 0 0, v0x6017ea2cdbc0_0;  alias, 1 drivers
v0x6017ea2ccaf0_0 .net "p2y", 0 0, L_0x6017ea2d4a00;  alias, 1 drivers
L_0x6017ea2d47c0 .concat [ 1 1 1 1], v0x6017ea2cd8c0_0, v0x6017ea2cd820_0, v0x6017ea2cd780_0, v0x6017ea2cd6c0_0;
L_0x6017ea2d48c0 .reduce/nand L_0x6017ea2d47c0;
L_0x6017ea2d4960 .concat [ 1 1 1 1], v0x6017ea2cdbc0_0, v0x6017ea2cdaf0_0, v0x6017ea2cda50_0, v0x6017ea2cd9b0_0;
L_0x6017ea2d4a00 .reduce/nand L_0x6017ea2d4960;
S_0x6017ea2cccf0 .scope module, "stim1" "stimulus_gen" 3 112, 3 23 0, S_0x6017ea272ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p2a";
    .port_info 6 /OUTPUT 1 "p2b";
    .port_info 7 /OUTPUT 1 "p2c";
    .port_info 8 /OUTPUT 1 "p2d";
    .port_info 9 /OUTPUT 512 "wavedrom_title";
    .port_info 10 /OUTPUT 1 "wavedrom_enable";
v0x6017ea2cd600_0 .net "clk", 0 0, v0x6017ea2d3880_0;  1 drivers
v0x6017ea2cd6c0_0 .var "p1a", 0 0;
v0x6017ea2cd780_0 .var "p1b", 0 0;
v0x6017ea2cd820_0 .var "p1c", 0 0;
v0x6017ea2cd8c0_0 .var "p1d", 0 0;
v0x6017ea2cd9b0_0 .var "p2a", 0 0;
v0x6017ea2cda50_0 .var "p2b", 0 0;
v0x6017ea2cdaf0_0 .var "p2c", 0 0;
v0x6017ea2cdbc0_0 .var "p2d", 0 0;
v0x6017ea2cdd20_0 .var "wavedrom_enable", 0 0;
v0x6017ea2cddc0_0 .var "wavedrom_title", 511 0;
S_0x6017ea2ccea0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 45, 3 45 0, S_0x6017ea2cccf0;
 .timescale -12 -12;
v0x6017ea2cd090_0 .var/2s "count", 31 0;
E_0x6017ea27e510/0 .event negedge, v0x6017ea2cd600_0;
E_0x6017ea27e510/1 .event posedge, v0x6017ea2cd600_0;
E_0x6017ea27e510 .event/or E_0x6017ea27e510/0, E_0x6017ea27e510/1;
E_0x6017ea283680 .event posedge, v0x6017ea2cd600_0;
S_0x6017ea2cd190 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x6017ea2cccf0;
 .timescale -12 -12;
v0x6017ea2cd340_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x6017ea2cd420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x6017ea2cccf0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x6017ea2cdee0 .scope module, "top_module1" "top_module" 3 135, 4 7 0, S_0x6017ea272ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x6017ea2d1ec0_0 .net *"_ivl_13", 0 0, L_0x6017ea2d6590;  1 drivers
v0x6017ea2d1fa0_0 .net *"_ivl_15", 0 0, L_0x6017ea2d6680;  1 drivers
v0x6017ea2d2080_0 .net *"_ivl_16", 1 0, L_0x6017ea2d6750;  1 drivers
L_0x769195e88018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6017ea2d2140_0 .net *"_ivl_21", 1 0, L_0x769195e88018;  1 drivers
o0x769195ed2338 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x6017ea2d2220_0 name=_ivl_25
o0x769195ed2368 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x6017ea2d2300_0 name=_ivl_28
v0x6017ea2d23e0_0 .net "nand1", 3 0, L_0x6017ea2d75b0;  1 drivers
v0x6017ea2d24c0_0 .net "nand2", 3 0, L_0x6017ea2d76a0;  1 drivers
v0x6017ea2d2580_0 .net "p1a", 0 0, v0x6017ea2cd6c0_0;  alias, 1 drivers
v0x6017ea2d26b0_0 .net "p1b", 0 0, v0x6017ea2cd780_0;  alias, 1 drivers
v0x6017ea2d2750_0 .net "p1c", 0 0, v0x6017ea2cd820_0;  alias, 1 drivers
v0x6017ea2d2880_0 .net "p1d", 0 0, v0x6017ea2cd8c0_0;  alias, 1 drivers
v0x6017ea2d29b0_0 .net "p1y", 0 0, L_0x6017ea2d64a0;  alias, 1 drivers
v0x6017ea2d2a50_0 .net "p2a", 0 0, v0x6017ea2cd9b0_0;  alias, 1 drivers
v0x6017ea2d2b80_0 .net "p2b", 0 0, v0x6017ea2cda50_0;  alias, 1 drivers
v0x6017ea2d2cb0_0 .net "p2c", 0 0, v0x6017ea2cdaf0_0;  alias, 1 drivers
v0x6017ea2d2de0_0 .net "p2d", 0 0, v0x6017ea2cdbc0_0;  alias, 1 drivers
v0x6017ea2d2f90_0 .net "p2y", 0 0, L_0x6017ea2d6fa0;  alias, 1 drivers
L_0x6017ea2d5c90 .part L_0x6017ea2d75b0, 1, 1;
L_0x6017ea2d5d80 .part L_0x6017ea2d76a0, 0, 1;
L_0x6017ea2d6590 .part L_0x6017ea2d75b0, 0, 1;
L_0x6017ea2d6680 .part L_0x6017ea2d75b0, 1, 1;
L_0x6017ea2d6750 .concat [ 1 1 0 0], L_0x6017ea2d6680, L_0x6017ea2d6590;
L_0x6017ea2d6890 .concat [ 2 2 0 0], L_0x6017ea2d6750, L_0x769195e88018;
L_0x6017ea2d75b0 .concat [ 1 1 2 0], L_0x6017ea2d4bb0, L_0x6017ea2d50e0, o0x769195ed2338;
L_0x6017ea2d76a0 .concat [ 1 1 2 0], L_0x6017ea2d5610, L_0x6017ea2d5b70, o0x769195ed2368;
S_0x6017ea2ce1a0 .scope module, "u1" "nand4" 4 23, 4 1 0, S_0x6017ea2cdee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x6017ea291fd0 .functor AND 1, v0x6017ea2cd6c0_0, v0x6017ea2cd780_0, C4<1>, C4<1>;
L_0x6017ea2d4ad0 .functor AND 1, L_0x6017ea291fd0, v0x6017ea2cd820_0, C4<1>, C4<1>;
L_0x6017ea2d4b40 .functor AND 1, L_0x6017ea2d4ad0, v0x6017ea2cd8c0_0, C4<1>, C4<1>;
L_0x6017ea2d4bb0 .functor NOT 1, L_0x6017ea2d4b40, C4<0>, C4<0>, C4<0>;
v0x6017ea2ce3b0_0 .net *"_ivl_0", 0 0, L_0x6017ea291fd0;  1 drivers
v0x6017ea2ce4b0_0 .net *"_ivl_2", 0 0, L_0x6017ea2d4ad0;  1 drivers
v0x6017ea2ce590_0 .net *"_ivl_4", 0 0, L_0x6017ea2d4b40;  1 drivers
v0x6017ea2ce680_0 .net "a", 0 0, v0x6017ea2cd6c0_0;  alias, 1 drivers
v0x6017ea2ce770_0 .net "b", 0 0, v0x6017ea2cd780_0;  alias, 1 drivers
v0x6017ea2ce8b0_0 .net "c", 0 0, v0x6017ea2cd820_0;  alias, 1 drivers
v0x6017ea2ce9a0_0 .net "d", 0 0, v0x6017ea2cd8c0_0;  alias, 1 drivers
v0x6017ea2cea90_0 .net "y", 0 0, L_0x6017ea2d4bb0;  1 drivers
S_0x6017ea2cebf0 .scope module, "u2" "nand4" 4 31, 4 1 0, S_0x6017ea2cdee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x6017ea2d4ca0 .functor AND 1, v0x6017ea2cd820_0, v0x6017ea2cd8c0_0, C4<1>, C4<1>;
L_0x6017ea2d4f30 .functor AND 1, L_0x6017ea2d4ca0, v0x6017ea2cd9b0_0, C4<1>, C4<1>;
L_0x6017ea2d5020 .functor AND 1, L_0x6017ea2d4f30, v0x6017ea2cda50_0, C4<1>, C4<1>;
L_0x6017ea2d50e0 .functor NOT 1, L_0x6017ea2d5020, C4<0>, C4<0>, C4<0>;
v0x6017ea2cee70_0 .net *"_ivl_0", 0 0, L_0x6017ea2d4ca0;  1 drivers
v0x6017ea2cef50_0 .net *"_ivl_2", 0 0, L_0x6017ea2d4f30;  1 drivers
v0x6017ea2cf030_0 .net *"_ivl_4", 0 0, L_0x6017ea2d5020;  1 drivers
v0x6017ea2cf0f0_0 .net "a", 0 0, v0x6017ea2cd820_0;  alias, 1 drivers
v0x6017ea2cf190_0 .net "b", 0 0, v0x6017ea2cd8c0_0;  alias, 1 drivers
v0x6017ea2cf280_0 .net "c", 0 0, v0x6017ea2cd9b0_0;  alias, 1 drivers
v0x6017ea2cf370_0 .net "d", 0 0, v0x6017ea2cda50_0;  alias, 1 drivers
v0x6017ea2cf460_0 .net "y", 0 0, L_0x6017ea2d50e0;  1 drivers
S_0x6017ea2cf5c0 .scope module, "u3" "nand4" 4 39, 4 1 0, S_0x6017ea2cdee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x6017ea2d51d0 .functor AND 1, v0x6017ea2cd9b0_0, v0x6017ea2cda50_0, C4<1>, C4<1>;
L_0x6017ea2d5460 .functor AND 1, L_0x6017ea2d51d0, v0x6017ea2cdaf0_0, C4<1>, C4<1>;
L_0x6017ea2d5550 .functor AND 1, L_0x6017ea2d5460, v0x6017ea2cdbc0_0, C4<1>, C4<1>;
L_0x6017ea2d5610 .functor NOT 1, L_0x6017ea2d5550, C4<0>, C4<0>, C4<0>;
v0x6017ea2cf820_0 .net *"_ivl_0", 0 0, L_0x6017ea2d51d0;  1 drivers
v0x6017ea2cf900_0 .net *"_ivl_2", 0 0, L_0x6017ea2d5460;  1 drivers
v0x6017ea2cf9e0_0 .net *"_ivl_4", 0 0, L_0x6017ea2d5550;  1 drivers
v0x6017ea2cfaa0_0 .net "a", 0 0, v0x6017ea2cd9b0_0;  alias, 1 drivers
v0x6017ea2cfb40_0 .net "b", 0 0, v0x6017ea2cda50_0;  alias, 1 drivers
v0x6017ea2cfc30_0 .net "c", 0 0, v0x6017ea2cdaf0_0;  alias, 1 drivers
v0x6017ea2cfd20_0 .net "d", 0 0, v0x6017ea2cdbc0_0;  alias, 1 drivers
v0x6017ea2cfe10_0 .net "y", 0 0, L_0x6017ea2d5610;  1 drivers
S_0x6017ea2cff70 .scope module, "u4" "nand4" 4 47, 4 1 0, S_0x6017ea2cdee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x6017ea2d5700 .functor AND 1, v0x6017ea2cdaf0_0, v0x6017ea2cdbc0_0, C4<1>, C4<1>;
L_0x6017ea2d5990 .functor AND 1, L_0x6017ea2d5700, L_0x6017ea2d5c90, C4<1>, C4<1>;
L_0x6017ea2d5a80 .functor AND 1, L_0x6017ea2d5990, L_0x6017ea2d5d80, C4<1>, C4<1>;
L_0x6017ea2d5b70 .functor NOT 1, L_0x6017ea2d5a80, C4<0>, C4<0>, C4<0>;
v0x6017ea2d01d0_0 .net *"_ivl_0", 0 0, L_0x6017ea2d5700;  1 drivers
v0x6017ea2d02d0_0 .net *"_ivl_2", 0 0, L_0x6017ea2d5990;  1 drivers
v0x6017ea2d03b0_0 .net *"_ivl_4", 0 0, L_0x6017ea2d5a80;  1 drivers
v0x6017ea2d0470_0 .net "a", 0 0, v0x6017ea2cdaf0_0;  alias, 1 drivers
v0x6017ea2d0510_0 .net "b", 0 0, v0x6017ea2cdbc0_0;  alias, 1 drivers
v0x6017ea2d0600_0 .net "c", 0 0, L_0x6017ea2d5c90;  1 drivers
v0x6017ea2d06c0_0 .net "d", 0 0, L_0x6017ea2d5d80;  1 drivers
v0x6017ea2d0780_0 .net "y", 0 0, L_0x6017ea2d5b70;  1 drivers
S_0x6017ea2d08e0 .scope module, "u5" "nand2" 4 55, 4 4 0, S_0x6017ea2cdee0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x6017ea2d6050 .functor AND 1, L_0x6017ea2d5ec0, L_0x6017ea2d5f60, C4<1>, C4<1>;
L_0x6017ea2d6200 .functor AND 1, L_0x6017ea2d6050, L_0x6017ea2d6160, C4<1>, C4<1>;
L_0x6017ea2d63e0 .functor AND 1, L_0x6017ea2d6200, L_0x6017ea2d6310, C4<1>, C4<1>;
L_0x6017ea2d64a0 .functor NOT 1, L_0x6017ea2d63e0, C4<0>, C4<0>, C4<0>;
v0x6017ea2d0b30_0 .net *"_ivl_1", 0 0, L_0x6017ea2d5ec0;  1 drivers
v0x6017ea2d0c30_0 .net *"_ivl_11", 0 0, L_0x6017ea2d6310;  1 drivers
v0x6017ea2d0d10_0 .net *"_ivl_12", 0 0, L_0x6017ea2d63e0;  1 drivers
v0x6017ea2d0dd0_0 .net *"_ivl_3", 0 0, L_0x6017ea2d5f60;  1 drivers
v0x6017ea2d0eb0_0 .net *"_ivl_4", 0 0, L_0x6017ea2d6050;  1 drivers
v0x6017ea2d0fe0_0 .net *"_ivl_7", 0 0, L_0x6017ea2d6160;  1 drivers
v0x6017ea2d10c0_0 .net *"_ivl_8", 0 0, L_0x6017ea2d6200;  1 drivers
v0x6017ea2d11a0_0 .net "a", 3 0, L_0x6017ea2d6890;  1 drivers
v0x6017ea2d1280_0 .net "y", 0 0, L_0x6017ea2d64a0;  alias, 1 drivers
L_0x6017ea2d5ec0 .part L_0x6017ea2d6890, 0, 1;
L_0x6017ea2d5f60 .part L_0x6017ea2d6890, 1, 1;
L_0x6017ea2d6160 .part L_0x6017ea2d6890, 2, 1;
L_0x6017ea2d6310 .part L_0x6017ea2d6890, 3, 1;
S_0x6017ea2d1430 .scope module, "u6" "nand2" 4 60, 4 4 0, S_0x6017ea2cdee0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x6017ea2d6b50 .functor AND 1, L_0x6017ea2d6a10, L_0x6017ea2d6ab0, C4<1>, C4<1>;
L_0x6017ea2d6cb0 .functor AND 1, L_0x6017ea2d6b50, L_0x6017ea2d6c10, C4<1>, C4<1>;
L_0x6017ea2d6e90 .functor AND 1, L_0x6017ea2d6cb0, L_0x6017ea2d6dc0, C4<1>, C4<1>;
L_0x6017ea2d6fa0 .functor NOT 1, L_0x6017ea2d6e90, C4<0>, C4<0>, C4<0>;
v0x6017ea2d15c0_0 .net *"_ivl_1", 0 0, L_0x6017ea2d6a10;  1 drivers
v0x6017ea2d16c0_0 .net *"_ivl_11", 0 0, L_0x6017ea2d6dc0;  1 drivers
v0x6017ea2d17a0_0 .net *"_ivl_12", 0 0, L_0x6017ea2d6e90;  1 drivers
v0x6017ea2d1860_0 .net *"_ivl_3", 0 0, L_0x6017ea2d6ab0;  1 drivers
v0x6017ea2d1940_0 .net *"_ivl_4", 0 0, L_0x6017ea2d6b50;  1 drivers
v0x6017ea2d1a70_0 .net *"_ivl_7", 0 0, L_0x6017ea2d6c10;  1 drivers
v0x6017ea2d1b50_0 .net *"_ivl_8", 0 0, L_0x6017ea2d6cb0;  1 drivers
v0x6017ea2d1c30_0 .net "a", 3 0, L_0x6017ea2d76a0;  alias, 1 drivers
v0x6017ea2d1d10_0 .net "y", 0 0, L_0x6017ea2d6fa0;  alias, 1 drivers
L_0x6017ea2d6a10 .part L_0x6017ea2d76a0, 0, 1;
L_0x6017ea2d6ab0 .part L_0x6017ea2d76a0, 1, 1;
L_0x6017ea2d6c10 .part L_0x6017ea2d76a0, 2, 1;
L_0x6017ea2d6dc0 .part L_0x6017ea2d76a0, 3, 1;
S_0x6017ea2d3170 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_0x6017ea272ed0;
 .timescale -12 -12;
E_0x6017ea2b0520 .event anyedge, v0x6017ea2d4400_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x6017ea2d4400_0;
    %nor/r;
    %assign/vec4 v0x6017ea2d4400_0, 0;
    %wait E_0x6017ea2b0520;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x6017ea2cccf0;
T_3 ;
    %fork t_1, S_0x6017ea2ccea0;
    %jmp t_0;
    .scope S_0x6017ea2ccea0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6017ea2cd090_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cd8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cd820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cd780_0, 0;
    %assign/vec4 v0x6017ea2cd6c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cdbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cdaf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cda50_0, 0;
    %assign/vec4 v0x6017ea2cd9b0_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6017ea283680;
    %load/vec4 v0x6017ea2cd090_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cd8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cd820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cd780_0, 0;
    %assign/vec4 v0x6017ea2cd6c0_0, 0;
    %load/vec4 v0x6017ea2cd090_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cdbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cdaf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cda50_0, 0;
    %assign/vec4 v0x6017ea2cd9b0_0, 0;
    %load/vec4 v0x6017ea2cd090_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x6017ea2cd090_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x6017ea2cd420;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6017ea27e510;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cdbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cdaf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cda50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cd9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cd8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cd820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x6017ea2cd780_0, 0;
    %assign/vec4 v0x6017ea2cd6c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .scope S_0x6017ea2cccf0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x6017ea272ed0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6017ea2d3880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6017ea2d4400_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x6017ea272ed0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x6017ea2d3880_0;
    %inv;
    %store/vec4 v0x6017ea2d3880_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x6017ea272ed0;
T_6 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v0x6017ea2cd600_0, v0x6017ea2d4560_0, v0x6017ea2d3920_0, v0x6017ea2d3a50_0, v0x6017ea2d3c10_0, v0x6017ea2d3cb0_0, v0x6017ea2d3e90_0, v0x6017ea2d3f30_0, v0x6017ea2d3fd0_0, v0x6017ea2d4070_0, v0x6017ea2d3df0_0, v0x6017ea2d3d50_0, v0x6017ea2d42c0_0, v0x6017ea2d4220_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x6017ea272ed0;
T_7 ;
    %load/vec4 v0x6017ea2d4360_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x6017ea2d4360_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x6017ea2d4360_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0x6017ea2d4360_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x6017ea2d4360_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x6017ea2d4360_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %load/vec4 v0x6017ea2d4360_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x6017ea2d4360_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 164 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x6017ea2d4360_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x6017ea2d4360_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x6017ea272ed0;
T_8 ;
    %wait E_0x6017ea27e510;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6017ea2d4360_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6017ea2d4360_0, 4, 32;
    %load/vec4 v0x6017ea2d44a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x6017ea2d4360_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6017ea2d4360_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6017ea2d4360_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6017ea2d4360_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x6017ea2d3df0_0;
    %load/vec4 v0x6017ea2d3df0_0;
    %load/vec4 v0x6017ea2d3d50_0;
    %xor;
    %load/vec4 v0x6017ea2d3df0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x6017ea2d4360_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6017ea2d4360_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x6017ea2d4360_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6017ea2d4360_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x6017ea2d42c0_0;
    %load/vec4 v0x6017ea2d42c0_0;
    %load/vec4 v0x6017ea2d4220_0;
    %xor;
    %load/vec4 v0x6017ea2d42c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x6017ea2d4360_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6017ea2d4360_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x6017ea2d4360_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6017ea2d4360_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/7420/7420_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth3/7420/iter3/response2/top_module.sv";
