// Seed: 1663929220
module module_0 (
    output tri id_0,
    output wor id_1,
    output tri1 id_2,
    input supply1 id_3,
    output supply0 id_4
);
  wire id_6;
  wire id_7;
  wire id_8;
  id_9(
      .id_0(1),
      .id_1(id_3 + id_3),
      .id_2(1),
      .id_3(id_1),
      .id_4(id_3 - 1),
      .id_5(1),
      .id_6(1'b0),
      .id_7(id_8)
  );
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input wor id_2
    , id_15,
    output wand id_3,
    input supply1 id_4,
    input uwire id_5,
    input supply0 id_6,
    output tri id_7,
    input supply1 id_8,
    output tri id_9,
    output supply1 sample,
    input uwire id_11,
    output wand id_12,
    output tri0 id_13
);
  tri0 module_1 = id_8;
  module_0(
      id_3, id_13, id_13, id_4, id_9
  );
  assign id_7 = 1;
  assign id_9 = 1;
  always disable id_16;
endmodule
