Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: locker.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "locker.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "locker"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : locker
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\cs64\lab4\lab4\two_digit_ssd.v" into library work
Parsing module <two_digit_ssd>.
Analyzing Verilog file "C:\Users\152\cs64\lab4\lab4\two_digit_controller.v" into library work
Parsing module <two_digit_controller>.
Analyzing Verilog file "C:\Users\152\cs64\lab4\lab4\numpad_decoder.v" into library work
Parsing module <numpad_decoder>.
Analyzing Verilog file "C:\Users\152\cs64\lab4\lab4\main_controller.v" into library work
Parsing module <main_controller>.
Analyzing Verilog file "C:\Users\152\cs64\lab4\lab4\four_digit_ssd.v" into library work
Parsing module <four_digit_ssd>.
Analyzing Verilog file "C:\Users\152\cs64\lab4\lab4\four_digit_controller.v" into library work
Parsing module <four_digit_controller>.
Analyzing Verilog file "C:\Users\152\cs64\lab4\lab4\debouncer.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "C:\Users\152\cs64\lab4\lab4\locker.v" into library work
Parsing module <locker>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <locker>.

Elaborating module <debouncer>.
WARNING:HDLCompiler:413 - "C:\Users\152\cs64\lab4\lab4\debouncer.v" Line 46: Result of 20-bit expression is truncated to fit in 19-bit target.

Elaborating module <main_controller>.
WARNING:HDLCompiler:872 - "C:\Users\152\cs64\lab4\lab4\main_controller.v" Line 44: Using initial value of bad_digit since it is never assigned

Elaborating module <numpad_decoder>.
WARNING:HDLCompiler:872 - "C:\Users\152\cs64\lab4\lab4\numpad_decoder.v" Line 33: Using initial value of invalid_digit since it is never assigned

Elaborating module <two_digit_controller>.
WARNING:HDLCompiler:872 - "C:\Users\152\cs64\lab4\lab4\two_digit_controller.v" Line 39: Using initial value of blank_digit since it is never assigned

Elaborating module <two_digit_ssd>.
WARNING:HDLCompiler:872 - "C:\Users\152\cs64\lab4\lab4\two_digit_ssd.v" Line 36: Using initial value of nothing since it is never assigned
WARNING:HDLCompiler:413 - "C:\Users\152\cs64\lab4\lab4\two_digit_ssd.v" Line 69: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\cs64\lab4\lab4\two_digit_ssd.v" Line 91: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <four_digit_controller>.

Elaborating module <four_digit_ssd>.
WARNING:HDLCompiler:413 - "C:\Users\152\cs64\lab4\lab4\four_digit_ssd.v" Line 89: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\cs64\lab4\lab4\four_digit_ssd.v" Line 92: Result of 19-bit expression is truncated to fit in 18-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <locker>.
    Related source file is "C:\Users\152\cs64\lab4\lab4\locker.v".
    Summary:
	no macro.
Unit <locker> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "C:\Users\152\cs64\lab4\lab4\debouncer.v".
    Found 1-bit register for signal <old_enter>.
    Found 1-bit register for signal <master_key_d>.
    Found 19-bit register for signal <sclk>.
    Found 1-bit register for signal <enter_d>.
    Found 19-bit adder for signal <sclk[18]_GND_2_o_add_2_OUT> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <debouncer> synthesized.

Synthesizing Unit <main_controller>.
    Related source file is "C:\Users\152\cs64\lab4\lab4\main_controller.v".
    Found 1-bit register for signal <disp_val>.
    Found 8-bit register for signal <state>.
    Found 4-bit register for signal <first_val_digit>.
    Found 4-bit register for signal <second_val_digit>.
    Found 4-bit register for signal <first_pass_digit>.
    Found 4-bit register for signal <second_pass_digit>.
    Found 32-bit register for signal <sclk>.
    Found 1-bit register for signal <enter_pressed>.
    Found 1-bit register for signal <old_enter>.
    Found 1-bit register for signal <two_digit_clear>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <sclk[31]_GND_3_o_add_33_OUT> created at line 102.
    Found 4-bit comparator equal for signal <first_digit[3]_first_pass_digit[3]_equal_43_o> created at line 120
    Found 4-bit comparator equal for signal <second_digit[3]_second_pass_digit[3]_equal_44_o> created at line 120
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <main_controller> synthesized.

Synthesizing Unit <numpad_decoder>.
    Related source file is "C:\Users\152\cs64\lab4\lab4\numpad_decoder.v".
    Found 20-bit register for signal <sclk>.
    Found 4-bit register for signal <DecodeOut>.
    Found 1-bit register for signal <row_did_not_change<2>>.
    Found 1-bit register for signal <row_did_not_change<1>>.
    Found 1-bit register for signal <row_did_not_change<0>>.
    Found 1-bit register for signal <digit_changed>.
    Found 4-bit register for signal <Col>.
    Found 20-bit adder for signal <sclk[19]_GND_4_o_add_48_OUT> created at line 179.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
Unit <numpad_decoder> synthesized.

Synthesizing Unit <two_digit_controller>.
    Related source file is "C:\Users\152\cs64\lab4\lab4\two_digit_controller.v".
WARNING:Xst:647 - Input <state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <second_digit>.
    Found 1-bit register for signal <old_digit_changed>.
    Found 4-bit register for signal <first_digit>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <two_digit_controller> synthesized.

Synthesizing Unit <two_digit_ssd>.
    Related source file is "C:\Users\152\cs64\lab4\lab4\two_digit_ssd.v".
WARNING:Xst:2999 - Signal 'numbers', unconnected in block 'two_digit_ssd', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <numbers>, simulation mismatch.
    Found 11x7-bit dual-port Read Only RAM <Mram_numbers> for signal <numbers>.
    Found 7-bit register for signal <cathodes>.
    Found 20-bit register for signal <sclk>.
    Found 1-bit register for signal <anode>.
    Found 20-bit adder for signal <sclk[19]_GND_6_o_add_10_OUT> created at line 91.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <two_digit_ssd> synthesized.

Synthesizing Unit <four_digit_controller>.
    Related source file is "C:\Users\152\cs64\lab4\lab4\four_digit_controller.v".
    Found 1-bit register for signal <blink>.
    Found 32-bit register for signal <bclk>.
    Found 3-bit register for signal <to_display>.
    Found 32-bit adder for signal <bclk[31]_GND_7_o_add_17_OUT> created at line 80.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <four_digit_controller> synthesized.

Synthesizing Unit <four_digit_ssd>.
    Related source file is "C:\Users\152\cs64\lab4\lab4\four_digit_ssd.v".
WARNING:Xst:2999 - Signal 'words_to_display_4', unconnected in block 'four_digit_ssd', is tied to its initial value.
WARNING:Xst:2999 - Signal 'words_to_display_3', unconnected in block 'four_digit_ssd', is tied to its initial value.
WARNING:Xst:2999 - Signal 'words_to_display_2', unconnected in block 'four_digit_ssd', is tied to its initial value.
WARNING:Xst:2999 - Signal 'words_to_display_1', unconnected in block 'four_digit_ssd', is tied to its initial value.
WARNING:Xst:2999 - Signal 'words_to_display_0', unconnected in block 'four_digit_ssd', is tied to its initial value.
WARNING:Xst:2999 - Signal 'words_to_display_5', unconnected in block 'four_digit_ssd', is tied to its initial value.
WARNING:Xst:2999 - Signal 'words_to_display_6', unconnected in block 'four_digit_ssd', is tied to its initial value.
WARNING:Xst:2999 - Signal 'words_to_display_7', unconnected in block 'four_digit_ssd', is tied to its initial value.
    Found 4x7-bit single-port Read Only RAM <Mram_words_to_display_4> for signal <words_to_display_4>.
    Found 4x7-bit single-port Read Only RAM <Mram_words_to_display_3> for signal <words_to_display_3>.
    Found 4x7-bit single-port Read Only RAM <Mram_words_to_display_2> for signal <words_to_display_2>.
    Found 4x7-bit single-port Read Only RAM <Mram_words_to_display_1> for signal <words_to_display_1>.
    Found 4x7-bit single-port Read Only RAM <Mram_words_to_display_0> for signal <words_to_display_0>.
    Found 4x7-bit single-port Read Only RAM <Mram_words_to_display_5> for signal <words_to_display_5>.
    Found 4x7-bit single-port Read Only RAM <Mram_words_to_display_6> for signal <words_to_display_6>.
    Found 4x7-bit single-port Read Only RAM <Mram_words_to_display_7> for signal <words_to_display_7>.
    Found 4-bit register for signal <anodes>.
    Found 2-bit register for signal <cur_anode>.
    Found 18-bit register for signal <sclk>.
    Found 7-bit register for signal <cathodes>.
    Found 2-bit adder for signal <cur_anode[1]_GND_8_o_add_4_OUT> created at line 89.
    Found 18-bit adder for signal <sclk[17]_GND_8_o_add_5_OUT> created at line 92.
    Summary:
	inferred   8 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
Unit <four_digit_ssd> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 11x7-bit dual-port Read Only RAM                      : 1
 4x7-bit single-port Read Only RAM                     : 8
# Adders/Subtractors                                   : 7
 18-bit adder                                          : 1
 19-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 2
 32-bit adder                                          : 2
# Registers                                            : 33
 1-bit register                                        : 14
 18-bit register                                       : 1
 19-bit register                                       : 1
 2-bit register                                        : 1
 20-bit register                                       : 2
 3-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 9
 7-bit register                                        : 2
# Comparators                                          : 2
 4-bit comparator equal                                : 2
# Multiplexers                                         : 50
 1-bit 2-to-1 multiplexer                              : 20
 32-bit 2-to-1 multiplexer                             : 16
 4-bit 2-to-1 multiplexer                              : 13
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <sclk>: 1 register on signal <sclk>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <four_digit_controller>.
The following registers are absorbed into counter <bclk>: 1 register on signal <bclk>.
Unit <four_digit_controller> synthesized (advanced).

Synthesizing (advanced) Unit <four_digit_ssd>.
The following registers are absorbed into counter <sclk>: 1 register on signal <sclk>.
The following registers are absorbed into counter <cur_anode>: 1 register on signal <cur_anode>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_words_to_display_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cur_anode>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_words_to_display_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cur_anode>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_words_to_display_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cur_anode>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_words_to_display_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cur_anode>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_words_to_display_0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cur_anode>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_words_to_display_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cur_anode>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_words_to_display_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cur_anode>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_words_to_display_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cur_anode>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <four_digit_ssd> synthesized (advanced).

Synthesizing (advanced) Unit <numpad_decoder>.
The following registers are absorbed into counter <sclk>: 1 register on signal <sclk>.
Unit <numpad_decoder> synthesized (advanced).

Synthesizing (advanced) Unit <two_digit_ssd>.
The following registers are absorbed into counter <sclk>: 1 register on signal <sclk>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_numbers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 11-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <second_digit>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 11-word x 7-bit                     |          |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <first_digit>   |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <two_digit_ssd> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 11x7-bit dual-port distributed Read Only RAM          : 1
 4x7-bit single-port distributed Read Only RAM         : 8
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 6
 18-bit up counter                                     : 1
 19-bit up counter                                     : 1
 2-bit up counter                                      : 1
 20-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 99
 Flip-Flops                                            : 99
# Comparators                                          : 2
 4-bit comparator equal                                : 2
# Multiplexers                                         : 52
 1-bit 2-to-1 multiplexer                              : 24
 32-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 12
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <main_controller/FSM_0> on signal <state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 000
 00000111 | 001
 00000110 | 010
 00000101 | 011
 00000100 | 100
 00000011 | 101
 00000010 | 110
 00000001 | 111
----------------------

Optimizing unit <locker> ...

Optimizing unit <numpad_decoder> ...

Optimizing unit <main_controller> ...

Optimizing unit <two_digit_controller> ...

Optimizing unit <two_digit_ssd> ...

Optimizing unit <four_digit_controller> ...

Optimizing unit <four_digit_ssd> ...
WARNING:Xst:1293 - FF/Latch <four_digit_controller/bclk_31> has a constant value of 0 in block <locker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <four_digit_controller/bclk_30> has a constant value of 0 in block <locker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <four_digit_controller/bclk_29> has a constant value of 0 in block <locker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <four_digit_controller/bclk_28> has a constant value of 0 in block <locker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <four_digit_controller/bclk_27> has a constant value of 0 in block <locker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <four_digit_controller/bclk_26> has a constant value of 0 in block <locker>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <four_digit_controller/bclk_25> has a constant value of 0 in block <locker>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block locker, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 206
 Flip-Flops                                            : 206

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : locker.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 632
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 128
#      LUT2                        : 37
#      LUT3                        : 24
#      LUT4                        : 32
#      LUT5                        : 42
#      LUT6                        : 97
#      MUXCY                       : 128
#      VCC                         : 1
#      XORCY                       : 134
# FlipFlops/Latches                : 206
#      FD                          : 41
#      FDE                         : 100
#      FDR                         : 57
#      FDRE                        : 4
#      FDSE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 6
#      OBUF                        : 23

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             206  out of  18224     1%  
 Number of Slice LUTs:                  368  out of   9112     4%  
    Number used as Logic:               368  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    386
   Number with an unused Flip Flop:     180  out of    386    46%  
   Number with an unused LUT:            18  out of    386     4%  
   Number of fully used LUT-FF pairs:   188  out of    386    48%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    232    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 206   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.410ns (Maximum Frequency: 184.826MHz)
   Minimum input arrival time before clock: 4.805ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.410ns (frequency: 184.826MHz)
  Total number of paths / destination ports: 11741 / 372
-------------------------------------------------------------------------
Delay:               5.410ns (Levels of Logic = 3)
  Source:            two_digit_controller/first_digit_2 (FF)
  Destination:       main_controller/sclk_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: two_digit_controller/first_digit_2 to main_controller/sclk_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            12   0.447   1.156  two_digit_controller/first_digit_2 (two_digit_controller/first_digit_2)
     LUT4:I0->O            7   0.203   0.774  main_controller/n0006<3>1 (main_controller/n0006)
     LUT6:I5->O            1   0.205   0.808  main_controller/_n0351_inv_SW0 (N19)
     LUT6:I3->O           32   0.205   1.291  main_controller/_n0351_inv (main_controller/_n0351_inv)
     FDE:CE                    0.322          main_controller/sclk_0
    ----------------------------------------
    Total                      5.410ns (1.382ns logic, 4.028ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 69 / 11
-------------------------------------------------------------------------
Offset:              4.805ns (Levels of Logic = 4)
  Source:            Row<3> (PAD)
  Destination:       numpad_decoder/DecodeOut_3 (FF)
  Destination Clock: clk rising

  Data Path: Row<3> to numpad_decoder/DecodeOut_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.156  Row_3_IBUF (Row_3_IBUF)
     LUT4:I0->O            2   0.203   0.961  numpad_decoder/_n0284_inv_SW0 (N15)
     LUT5:I0->O            3   0.203   0.755  numpad_decoder/_n0284_inv_rstpot (numpad_decoder/_n0284_inv_rstpot)
     LUT3:I1->O            1   0.203   0.000  numpad_decoder/DecodeOut_3_dpot (numpad_decoder/DecodeOut_3_dpot)
     FDE:D                     0.102          numpad_decoder/DecodeOut_3
    ----------------------------------------
    Total                      4.805ns (1.933ns logic, 2.872ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            numpad_decoder/Col_3 (FF)
  Destination:       Col<3> (PAD)
  Source Clock:      clk rising

  Data Path: numpad_decoder/Col_3 to Col<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  numpad_decoder/Col_3 (numpad_decoder/Col_3)
     OBUF:I->O                 2.571          Col_3_OBUF (Col<3>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.410|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.83 secs
 
--> 

Total memory usage is 260176 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    9 (   0 filtered)

