

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Sat Apr 10 19:07:24 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        digit_t1
* Solution:       latency
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.474|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  18002|  18002|  18002|  18002|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  18000|  18000|         2|          1|          1|  18000|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.65ns)   --->   "br label %0" [digitrec.cpp:165]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i_0_i = phi i15 [ 0, %entry ], [ %i, %hls_label_0_end ]"   --->   Operation 6 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul = phi i30 [ 0, %entry ], [ %add_ln321, %hls_label_0_end ]" [digitrec.cpp:168]   --->   Operation 7 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%phi_urem = phi i15 [ 0, %entry ], [ %select_ln169, %hls_label_0_end ]" [digitrec.cpp:169]   --->   Operation 8 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.07ns)   --->   "%icmp_ln165 = icmp eq i15 %i_0_i, -14768" [digitrec.cpp:165]   --->   Operation 9 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 18000, i64 18000, i64 18000)"   --->   Operation 10 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.84ns)   --->   "%i = add i15 %i_0_i, 1" [digitrec.cpp:165]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln165, label %Loop_1_proc.exit, label %hls_label_0_begin" [digitrec.cpp:165]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i15 %i_0_i to i64" [digitrec.cpp:168]   --->   Operation 13 'zext' 'zext_ln168' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%global_training_set_s = getelementptr [18000 x i256]* %global_training_set_V, i64 0, i64 %zext_ln168" [digitrec.cpp:168]   --->   Operation 14 'getelementptr' 'global_training_set_s' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (1.23ns)   --->   "%global_training_set_1 = load i256* %global_training_set_s, align 32" [digitrec.cpp:168]   --->   Operation 15 'load' 'global_training_set_1' <Predicate = (!icmp_ln165)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1800> <RAM>
ST_2 : Operation 16 [1/1] (0.99ns)   --->   "%add_ln321 = add i30 %phi_mul, 37283" [digitrec.cpp:168]   --->   Operation 16 'add' 'add_ln321' <Predicate = (!icmp_ln165)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_PartSelect.i4.i30.i32.i32(i30 %phi_mul, i32 26, i32 29)" [digitrec.cpp:168]   --->   Operation 17 'partselect' 'tmp' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.75ns)   --->   "switch i4 %tmp, label %branch9.i [
    i4 0, label %branch0.i
    i4 1, label %branch1.i
    i4 2, label %branch2.i
    i4 3, label %branch3.i
    i4 4, label %branch4.i
    i4 5, label %branch5.i
    i4 6, label %branch6.i
    i4 7, label %branch7.i
    i4 -8, label %branch8.i
  ]" [digitrec.cpp:168]   --->   Operation 18 'switch' <Predicate = (!icmp_ln165)> <Delay = 0.75>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [digitrec.cpp:168]   --->   Operation 19 'br' <Predicate = (!icmp_ln165 & tmp == 8)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [digitrec.cpp:168]   --->   Operation 20 'br' <Predicate = (!icmp_ln165 & tmp == 7)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [digitrec.cpp:168]   --->   Operation 21 'br' <Predicate = (!icmp_ln165 & tmp == 6)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [digitrec.cpp:168]   --->   Operation 22 'br' <Predicate = (!icmp_ln165 & tmp == 5)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [digitrec.cpp:168]   --->   Operation 23 'br' <Predicate = (!icmp_ln165 & tmp == 4)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [digitrec.cpp:168]   --->   Operation 24 'br' <Predicate = (!icmp_ln165 & tmp == 3)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [digitrec.cpp:168]   --->   Operation 25 'br' <Predicate = (!icmp_ln165 & tmp == 2)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [digitrec.cpp:168]   --->   Operation 26 'br' <Predicate = (!icmp_ln165 & tmp == 1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [digitrec.cpp:168]   --->   Operation 27 'br' <Predicate = (!icmp_ln165 & tmp == 0)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [digitrec.cpp:168]   --->   Operation 28 'br' <Predicate = (!icmp_ln165 & tmp != 0 & tmp != 1 & tmp != 2 & tmp != 3 & tmp != 4 & tmp != 5 & tmp != 6 & tmp != 7 & tmp != 8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [digitrec.cpp:165]   --->   Operation 29 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [digitrec.cpp:167]   --->   Operation 30 'specpipeline' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (1.23ns)   --->   "%global_training_set_1 = load i256* %global_training_set_s, align 32" [digitrec.cpp:168]   --->   Operation 31 'load' 'global_training_set_1' <Predicate = (!icmp_ln165)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1800> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i15 %phi_urem to i64" [digitrec.cpp:168]   --->   Operation 32 'zext' 'zext_ln321' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%training_set_V_0_add = getelementptr [1800 x i256]* %training_set_V_0, i64 0, i64 %zext_ln321" [digitrec.cpp:168]   --->   Operation 33 'getelementptr' 'training_set_V_0_add' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%training_set_V_1_add = getelementptr [1800 x i256]* %training_set_V_1, i64 0, i64 %zext_ln321" [digitrec.cpp:168]   --->   Operation 34 'getelementptr' 'training_set_V_1_add' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%training_set_V_2_add = getelementptr [1800 x i256]* %training_set_V_2, i64 0, i64 %zext_ln321" [digitrec.cpp:168]   --->   Operation 35 'getelementptr' 'training_set_V_2_add' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%training_set_V_3_add = getelementptr [1800 x i256]* %training_set_V_3, i64 0, i64 %zext_ln321" [digitrec.cpp:168]   --->   Operation 36 'getelementptr' 'training_set_V_3_add' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%training_set_V_4_add = getelementptr [1800 x i256]* %training_set_V_4, i64 0, i64 %zext_ln321" [digitrec.cpp:168]   --->   Operation 37 'getelementptr' 'training_set_V_4_add' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%training_set_V_5_add = getelementptr [1800 x i256]* %training_set_V_5, i64 0, i64 %zext_ln321" [digitrec.cpp:168]   --->   Operation 38 'getelementptr' 'training_set_V_5_add' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%training_set_V_6_add = getelementptr [1800 x i256]* %training_set_V_6, i64 0, i64 %zext_ln321" [digitrec.cpp:168]   --->   Operation 39 'getelementptr' 'training_set_V_6_add' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%training_set_V_7_add = getelementptr [1800 x i256]* %training_set_V_7, i64 0, i64 %zext_ln321" [digitrec.cpp:168]   --->   Operation 40 'getelementptr' 'training_set_V_7_add' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%training_set_V_8_add = getelementptr [1800 x i256]* %training_set_V_8, i64 0, i64 %zext_ln321" [digitrec.cpp:168]   --->   Operation 41 'getelementptr' 'training_set_V_8_add' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%training_set_V_9_add = getelementptr [1800 x i256]* %training_set_V_9, i64 0, i64 %zext_ln321" [digitrec.cpp:168]   --->   Operation 42 'getelementptr' 'training_set_V_9_add' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.23ns)   --->   "store i256 %global_training_set_1, i256* %training_set_V_8_add, align 32" [digitrec.cpp:168]   --->   Operation 43 'store' <Predicate = (tmp == 8)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1800> <RAM>
ST_3 : Operation 44 [1/1] (1.23ns)   --->   "store i256 %global_training_set_1, i256* %training_set_V_7_add, align 32" [digitrec.cpp:168]   --->   Operation 44 'store' <Predicate = (tmp == 7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1800> <RAM>
ST_3 : Operation 45 [1/1] (1.23ns)   --->   "store i256 %global_training_set_1, i256* %training_set_V_6_add, align 32" [digitrec.cpp:168]   --->   Operation 45 'store' <Predicate = (tmp == 6)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1800> <RAM>
ST_3 : Operation 46 [1/1] (1.23ns)   --->   "store i256 %global_training_set_1, i256* %training_set_V_5_add, align 32" [digitrec.cpp:168]   --->   Operation 46 'store' <Predicate = (tmp == 5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1800> <RAM>
ST_3 : Operation 47 [1/1] (1.23ns)   --->   "store i256 %global_training_set_1, i256* %training_set_V_4_add, align 32" [digitrec.cpp:168]   --->   Operation 47 'store' <Predicate = (tmp == 4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1800> <RAM>
ST_3 : Operation 48 [1/1] (1.23ns)   --->   "store i256 %global_training_set_1, i256* %training_set_V_3_add, align 32" [digitrec.cpp:168]   --->   Operation 48 'store' <Predicate = (tmp == 3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1800> <RAM>
ST_3 : Operation 49 [1/1] (1.23ns)   --->   "store i256 %global_training_set_1, i256* %training_set_V_2_add, align 32" [digitrec.cpp:168]   --->   Operation 49 'store' <Predicate = (tmp == 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1800> <RAM>
ST_3 : Operation 50 [1/1] (1.23ns)   --->   "store i256 %global_training_set_1, i256* %training_set_V_1_add, align 32" [digitrec.cpp:168]   --->   Operation 50 'store' <Predicate = (tmp == 1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1800> <RAM>
ST_3 : Operation 51 [1/1] (1.23ns)   --->   "store i256 %global_training_set_1, i256* %training_set_V_0_add, align 32" [digitrec.cpp:168]   --->   Operation 51 'store' <Predicate = (tmp == 0)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1800> <RAM>
ST_3 : Operation 52 [1/1] (1.23ns)   --->   "store i256 %global_training_set_1, i256* %training_set_V_9_add, align 32" [digitrec.cpp:168]   --->   Operation 52 'store' <Predicate = (tmp == 15) | (tmp == 14) | (tmp == 13) | (tmp == 12) | (tmp == 11) | (tmp == 10) | (tmp == 9)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1800> <RAM>
ST_3 : Operation 53 [1/1] (0.84ns)   --->   "%add_ln169 = add i15 %phi_urem, 1" [digitrec.cpp:169]   --->   Operation 53 'add' 'add_ln169' <Predicate = (!icmp_ln165)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.07ns)   --->   "%icmp_ln169 = icmp ult i15 %add_ln169, 1800" [digitrec.cpp:169]   --->   Operation 54 'icmp' 'icmp_ln169' <Predicate = (!icmp_ln165)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.39ns)   --->   "%select_ln169 = select i1 %icmp_ln169, i15 %add_ln169, i15 0" [digitrec.cpp:169]   --->   Operation 55 'select' 'select_ln169' <Predicate = (!icmp_ln165)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_i)" [digitrec.cpp:169]   --->   Operation 56 'specregionend' 'empty' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %0" [digitrec.cpp:165]   --->   Operation 57 'br' <Predicate = (!icmp_ln165)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [digitrec.cpp:165]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ global_training_set_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ training_set_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ training_set_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ training_set_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ training_set_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ training_set_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ training_set_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ training_set_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ training_set_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ training_set_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ training_set_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln165              (br               ) [ 01110]
i_0_i                 (phi              ) [ 00100]
phi_mul               (phi              ) [ 00100]
phi_urem              (phi              ) [ 00110]
icmp_ln165            (icmp             ) [ 00110]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
i                     (add              ) [ 01110]
br_ln165              (br               ) [ 00000]
zext_ln168            (zext             ) [ 00000]
global_training_set_s (getelementptr    ) [ 00110]
add_ln321             (add              ) [ 01110]
tmp                   (partselect       ) [ 00110]
switch_ln168          (switch           ) [ 00000]
br_ln168              (br               ) [ 00000]
br_ln168              (br               ) [ 00000]
br_ln168              (br               ) [ 00000]
br_ln168              (br               ) [ 00000]
br_ln168              (br               ) [ 00000]
br_ln168              (br               ) [ 00000]
br_ln168              (br               ) [ 00000]
br_ln168              (br               ) [ 00000]
br_ln168              (br               ) [ 00000]
br_ln168              (br               ) [ 00000]
tmp_i                 (specregionbegin  ) [ 00000]
specpipeline_ln167    (specpipeline     ) [ 00000]
global_training_set_1 (load             ) [ 00000]
zext_ln321            (zext             ) [ 00000]
training_set_V_0_add  (getelementptr    ) [ 00000]
training_set_V_1_add  (getelementptr    ) [ 00000]
training_set_V_2_add  (getelementptr    ) [ 00000]
training_set_V_3_add  (getelementptr    ) [ 00000]
training_set_V_4_add  (getelementptr    ) [ 00000]
training_set_V_5_add  (getelementptr    ) [ 00000]
training_set_V_6_add  (getelementptr    ) [ 00000]
training_set_V_7_add  (getelementptr    ) [ 00000]
training_set_V_8_add  (getelementptr    ) [ 00000]
training_set_V_9_add  (getelementptr    ) [ 00000]
store_ln168           (store            ) [ 00000]
store_ln168           (store            ) [ 00000]
store_ln168           (store            ) [ 00000]
store_ln168           (store            ) [ 00000]
store_ln168           (store            ) [ 00000]
store_ln168           (store            ) [ 00000]
store_ln168           (store            ) [ 00000]
store_ln168           (store            ) [ 00000]
store_ln168           (store            ) [ 00000]
store_ln168           (store            ) [ 00000]
add_ln169             (add              ) [ 00000]
icmp_ln169            (icmp             ) [ 00000]
select_ln169          (select           ) [ 01110]
empty                 (specregionend    ) [ 00000]
br_ln165              (br               ) [ 01110]
ret_ln165             (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="global_training_set_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_training_set_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="training_set_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_set_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="training_set_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_set_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="training_set_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_set_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="training_set_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_set_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="training_set_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_set_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="training_set_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_set_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="training_set_V_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_set_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="training_set_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_set_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="training_set_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_set_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="training_set_V_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_set_V_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="global_training_set_s_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="256" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="15" slack="0"/>
<pin id="84" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="global_training_set_s/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="15" slack="0"/>
<pin id="89" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="global_training_set_1/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="training_set_V_0_add_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="256" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="15" slack="0"/>
<pin id="97" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_set_V_0_add/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="training_set_V_1_add_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="256" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="15" slack="0"/>
<pin id="104" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_set_V_1_add/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="training_set_V_2_add_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="256" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="15" slack="0"/>
<pin id="111" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_set_V_2_add/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="training_set_V_3_add_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="256" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="15" slack="0"/>
<pin id="118" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_set_V_3_add/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="training_set_V_4_add_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="256" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="15" slack="0"/>
<pin id="125" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_set_V_4_add/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="training_set_V_5_add_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="256" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="15" slack="0"/>
<pin id="132" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_set_V_5_add/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="training_set_V_6_add_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="256" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="15" slack="0"/>
<pin id="139" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_set_V_6_add/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="training_set_V_7_add_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="256" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="15" slack="0"/>
<pin id="146" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_set_V_7_add/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="training_set_V_8_add_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="256" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="15" slack="0"/>
<pin id="153" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_set_V_8_add/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="training_set_V_9_add_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="256" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="15" slack="0"/>
<pin id="160" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_set_V_9_add/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln168_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="0" index="1" bw="256" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln168_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="256" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln168_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="0" index="1" bw="256" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln168_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="0"/>
<pin id="186" dir="0" index="1" bw="256" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln168_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="0"/>
<pin id="193" dir="0" index="1" bw="256" slack="0"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln168_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="0" index="1" bw="256" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln168_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="0" index="1" bw="256" slack="0"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln168_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="0"/>
<pin id="214" dir="0" index="1" bw="256" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln168_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="0" index="1" bw="256" slack="0"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln168_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="0" index="1" bw="256" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/3 "/>
</bind>
</comp>

<comp id="233" class="1005" name="i_0_i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="15" slack="1"/>
<pin id="235" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="i_0_i_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="15" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="phi_mul_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="30" slack="1"/>
<pin id="246" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="phi_mul_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="30" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="phi_urem_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="15" slack="1"/>
<pin id="257" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="phi_urem_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="15" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln165_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="15" slack="0"/>
<pin id="269" dir="0" index="1" bw="15" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="i_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="15" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln168_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="15" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln321_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="30" slack="0"/>
<pin id="286" dir="0" index="1" bw="17" slack="0"/>
<pin id="287" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="30" slack="0"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="0" index="3" bw="6" slack="0"/>
<pin id="295" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln321_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="15" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln169_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="15" slack="1"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln169_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="15" slack="0"/>
<pin id="322" dir="0" index="1" bw="12" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln169_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="15" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln169/3 "/>
</bind>
</comp>

<comp id="334" class="1005" name="icmp_ln165_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln165 "/>
</bind>
</comp>

<comp id="338" class="1005" name="i_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="15" slack="0"/>
<pin id="340" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="343" class="1005" name="global_training_set_s_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="15" slack="1"/>
<pin id="345" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="global_training_set_s "/>
</bind>
</comp>

<comp id="348" class="1005" name="add_ln321_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="30" slack="0"/>
<pin id="350" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="add_ln321 "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="1"/>
<pin id="355" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="357" class="1005" name="select_ln169_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="15" slack="1"/>
<pin id="359" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="select_ln169 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="87" pin="3"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="149" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="87" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="142" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="87" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="135" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="87" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="128" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="87" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="121" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="203"><net_src comp="87" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="114" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="87" pin="3"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="107" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="217"><net_src comp="87" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="100" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="87" pin="3"/><net_sink comp="219" pin=1"/></net>

<net id="225"><net_src comp="93" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="231"><net_src comp="87" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="156" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="271"><net_src comp="237" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="237" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="32" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="237" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="288"><net_src comp="248" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="38" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="248" pin="4"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="303"><net_src comp="255" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="307"><net_src comp="300" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="309"><net_src comp="300" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="311"><net_src comp="300" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="312"><net_src comp="300" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="313"><net_src comp="300" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="318"><net_src comp="255" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="76" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="314" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="22" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="267" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="273" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="346"><net_src comp="80" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="351"><net_src comp="284" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="356"><net_src comp="290" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="326" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="259" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: training_set_V_0 | {3 }
	Port: training_set_V_1 | {3 }
	Port: training_set_V_2 | {3 }
	Port: training_set_V_3 | {3 }
	Port: training_set_V_4 | {3 }
	Port: training_set_V_5 | {3 }
	Port: training_set_V_6 | {3 }
	Port: training_set_V_7 | {3 }
	Port: training_set_V_8 | {3 }
	Port: training_set_V_9 | {3 }
 - Input state : 
	Port: Loop_1_proc : global_training_set_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln165 : 1
		i : 1
		br_ln165 : 2
		zext_ln168 : 1
		global_training_set_s : 2
		global_training_set_1 : 3
		add_ln321 : 1
		tmp : 1
		switch_ln168 : 2
	State 3
		training_set_V_0_add : 1
		training_set_V_1_add : 1
		training_set_V_2_add : 1
		training_set_V_3_add : 1
		training_set_V_4_add : 1
		training_set_V_5_add : 1
		training_set_V_6_add : 1
		training_set_V_7_add : 1
		training_set_V_8_add : 1
		training_set_V_9_add : 1
		store_ln168 : 2
		store_ln168 : 2
		store_ln168 : 2
		store_ln168 : 2
		store_ln168 : 2
		store_ln168 : 2
		store_ln168 : 2
		store_ln168 : 2
		store_ln168 : 2
		store_ln168 : 2
		icmp_ln169 : 1
		select_ln169 : 2
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |       i_fu_273      |    0    |    22   |
|    add   |   add_ln321_fu_284  |    0    |    37   |
|          |   add_ln169_fu_314  |    0    |    22   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln165_fu_267  |    0    |    13   |
|          |  icmp_ln169_fu_320  |    0    |    13   |
|----------|---------------------|---------|---------|
|  select  | select_ln169_fu_326 |    0    |    15   |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln168_fu_279  |    0    |    0    |
|          |  zext_ln321_fu_300  |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|      tmp_fu_290     |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   122   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln321_reg_348      |   30   |
|global_training_set_s_reg_343|   15   |
|        i_0_i_reg_233        |   15   |
|          i_reg_338          |   15   |
|      icmp_ln165_reg_334     |    1   |
|       phi_mul_reg_244       |   30   |
|       phi_urem_reg_255      |   15   |
|     select_ln169_reg_357    |   15   |
|         tmp_reg_353         |    4   |
+-----------------------------+--------+
|            Total            |   140  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_87 |  p0  |   2  |  15  |   30   ||    9    |
| phi_urem_reg_255 |  p0  |   2  |  15  |   30   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   60   ||  1.312  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   122  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   140  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   140  |   140  |
+-----------+--------+--------+--------+
