

================================================================
== Vitis HLS Report for 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'
================================================================
* Date:           Thu Oct 30 18:13:19 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.207 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18498|    18498|  0.185 ms|  0.185 ms|  18498|  18498|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                       Loop Name                       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2  |    18496|    18496|         2|          1|          1|  18496|       yes|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%feat = alloca i32 1"   --->   Operation 8 'alloca' 'feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten29 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_to_conv2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_to_conv2, void @empty_151, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten29"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %feat"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [src/srcnn.cpp:320]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten29_load = load i15 %indvar_flatten29" [src/srcnn.cpp:319]   --->   Operation 19 'load' 'indvar_flatten29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.84ns)   --->   "%icmp_ln319 = icmp_eq  i15 %indvar_flatten29_load, i15 18496" [src/srcnn.cpp:319]   --->   Operation 21 'icmp' 'icmp_ln319' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.84ns)   --->   "%add_ln319_1 = add i15 %indvar_flatten29_load, i15 1" [src/srcnn.cpp:319]   --->   Operation 22 'add' 'add_ln319_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln319 = br i1 %icmp_ln319, void %for.inc16, void %for.inc41.preheader.exitStub" [src/srcnn.cpp:319]   --->   Operation 23 'br' 'br_ln319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%icmp_ln320 = icmp_eq  i10 %indvar_flatten_load, i10 289" [src/srcnn.cpp:320]   --->   Operation 24 'icmp' 'icmp_ln320' <Predicate = (!icmp_ln319)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln320_1 = add i10 %indvar_flatten_load, i10 1" [src/srcnn.cpp:320]   --->   Operation 25 'add' 'add_ln320_1' <Predicate = (!icmp_ln319)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.40ns)   --->   "%select_ln320_2 = select i1 %icmp_ln320, i10 1, i10 %add_ln320_1" [src/srcnn.cpp:320]   --->   Operation 26 'select' 'select_ln320_2' <Predicate = (!icmp_ln319)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln321 = store i15 %add_ln319_1, i15 %indvar_flatten29" [src/srcnn.cpp:321]   --->   Operation 27 'store' 'store_ln321' <Predicate = (!icmp_ln319)> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln321 = store i10 %select_ln320_2, i10 %indvar_flatten" [src/srcnn.cpp:321]   --->   Operation 28 'store' 'store_ln321' <Predicate = (!icmp_ln319)> <Delay = 0.42>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 113 'ret' 'ret_ln0' <Predicate = (icmp_ln319)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.20>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [src/srcnn.cpp:321]   --->   Operation 29 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [src/srcnn.cpp:319]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%feat_load = load i7 %feat" [src/srcnn.cpp:319]   --->   Operation 31 'load' 'feat_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.77ns)   --->   "%add_ln319 = add i7 %feat_load, i7 1" [src/srcnn.cpp:319]   --->   Operation 32 'add' 'add_ln319' <Predicate = (icmp_ln320)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496"   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.41ns)   --->   "%select_ln319 = select i1 %icmp_ln320, i5 0, i5 %i_load" [src/srcnn.cpp:319]   --->   Operation 35 'select' 'select_ln319' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.36ns)   --->   "%select_ln319_1 = select i1 %icmp_ln320, i7 %add_ln319, i7 %feat_load" [src/srcnn.cpp:319]   --->   Operation 36 'select' 'select_ln319_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln322 = zext i7 %select_ln319_1" [src/srcnn.cpp:322]   --->   Operation 37 'zext' 'zext_ln322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln319_1, i4 0" [src/srcnn.cpp:322]   --->   Operation 38 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln322 = add i11 %tmp_s, i11 %zext_ln322" [src/srcnn.cpp:322]   --->   Operation 39 'add' 'add_ln322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln319)   --->   "%xor_ln319 = xor i1 %icmp_ln320, i1 1" [src/srcnn.cpp:319]   --->   Operation 41 'xor' 'xor_ln319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.78ns)   --->   "%icmp_ln321 = icmp_eq  i5 %j_load, i5 17" [src/srcnn.cpp:321]   --->   Operation 42 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln319 = and i1 %icmp_ln321, i1 %xor_ln319" [src/srcnn.cpp:319]   --->   Operation 43 'and' 'and_ln319' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln320 = add i5 %select_ln319, i5 1" [src/srcnn.cpp:320]   --->   Operation 44 'add' 'add_ln320' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_320_1_VITIS_LOOP_321_2_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln320)   --->   "%or_ln320 = or i1 %and_ln319, i1 %icmp_ln320" [src/srcnn.cpp:320]   --->   Operation 46 'or' 'or_ln320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln320 = select i1 %or_ln320, i5 0, i5 %j_load" [src/srcnn.cpp:320]   --->   Operation 47 'select' 'select_ln320' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.41ns)   --->   "%select_ln320_1 = select i1 %and_ln319, i5 %add_ln320, i5 %select_ln319" [src/srcnn.cpp:320]   --->   Operation 48 'select' 'select_ln320_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln322_1 = zext i5 %select_ln320_1" [src/srcnn.cpp:322]   --->   Operation 49 'zext' 'zext_ln322_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln322_1 = add i11 %add_ln322, i11 %zext_ln322_1" [src/srcnn.cpp:322]   --->   Operation 50 'add' 'add_ln322_1' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln322_2 = zext i11 %add_ln322_1" [src/srcnn.cpp:322]   --->   Operation 51 'zext' 'zext_ln322_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%input_tile_addr = getelementptr i32 %input_tile, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 52 'getelementptr' 'input_tile_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%input_tile_1_addr = getelementptr i32 %input_tile_1, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 53 'getelementptr' 'input_tile_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%input_tile_2_addr = getelementptr i32 %input_tile_2, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 54 'getelementptr' 'input_tile_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%input_tile_3_addr = getelementptr i32 %input_tile_3, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 55 'getelementptr' 'input_tile_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%input_tile_4_addr = getelementptr i32 %input_tile_4, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 56 'getelementptr' 'input_tile_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%input_tile_5_addr = getelementptr i32 %input_tile_5, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 57 'getelementptr' 'input_tile_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%input_tile_6_addr = getelementptr i32 %input_tile_6, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 58 'getelementptr' 'input_tile_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%input_tile_7_addr = getelementptr i32 %input_tile_7, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 59 'getelementptr' 'input_tile_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%input_tile_8_addr = getelementptr i32 %input_tile_8, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 60 'getelementptr' 'input_tile_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%input_tile_9_addr = getelementptr i32 %input_tile_9, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 61 'getelementptr' 'input_tile_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%input_tile_10_addr = getelementptr i32 %input_tile_10, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 62 'getelementptr' 'input_tile_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%input_tile_11_addr = getelementptr i32 %input_tile_11, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 63 'getelementptr' 'input_tile_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%input_tile_12_addr = getelementptr i32 %input_tile_12, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 64 'getelementptr' 'input_tile_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%input_tile_13_addr = getelementptr i32 %input_tile_13, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 65 'getelementptr' 'input_tile_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%input_tile_14_addr = getelementptr i32 %input_tile_14, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 66 'getelementptr' 'input_tile_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%input_tile_15_addr = getelementptr i32 %input_tile_15, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 67 'getelementptr' 'input_tile_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%input_tile_16_addr = getelementptr i32 %input_tile_16, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 68 'getelementptr' 'input_tile_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 69 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_172" [src/srcnn.cpp:321]   --->   Operation 70 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.97ns)   --->   "%conv1_to_conv2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv1_to_conv2" [src/srcnn.cpp:322]   --->   Operation 71 'read' 'conv1_to_conv2_read' <Predicate = true> <Delay = 2.97> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 2.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln322 = bitcast i32 %conv1_to_conv2_read" [src/srcnn.cpp:322]   --->   Operation 72 'bitcast' 'bitcast_ln322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.74ns)   --->   "%switch_ln322 = switch i5 %select_ln320, void %arrayidx1217.case.16, i5 0, void %arrayidx1217.case.0, i5 1, void %arrayidx1217.case.1, i5 2, void %arrayidx1217.case.2, i5 3, void %arrayidx1217.case.3, i5 4, void %arrayidx1217.case.4, i5 5, void %arrayidx1217.case.5, i5 6, void %arrayidx1217.case.6, i5 7, void %arrayidx1217.case.7, i5 8, void %arrayidx1217.case.8, i5 9, void %arrayidx1217.case.9, i5 10, void %arrayidx1217.case.10, i5 11, void %arrayidx1217.case.11, i5 12, void %arrayidx1217.case.12, i5 13, void %arrayidx1217.case.13, i5 14, void %arrayidx1217.case.14, i5 15, void %arrayidx1217.case.15" [src/srcnn.cpp:322]   --->   Operation 73 'switch' 'switch_ln322' <Predicate = true> <Delay = 0.74>
ST_2 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_15_addr" [src/srcnn.cpp:322]   --->   Operation 74 'store' 'store_ln322' <Predicate = (select_ln320 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 75 'br' 'br_ln322' <Predicate = (select_ln320 == 15)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_14_addr" [src/srcnn.cpp:322]   --->   Operation 76 'store' 'store_ln322' <Predicate = (select_ln320 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 77 'br' 'br_ln322' <Predicate = (select_ln320 == 14)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_13_addr" [src/srcnn.cpp:322]   --->   Operation 78 'store' 'store_ln322' <Predicate = (select_ln320 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 79 'br' 'br_ln322' <Predicate = (select_ln320 == 13)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_12_addr" [src/srcnn.cpp:322]   --->   Operation 80 'store' 'store_ln322' <Predicate = (select_ln320 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 81 'br' 'br_ln322' <Predicate = (select_ln320 == 12)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_11_addr" [src/srcnn.cpp:322]   --->   Operation 82 'store' 'store_ln322' <Predicate = (select_ln320 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 83 'br' 'br_ln322' <Predicate = (select_ln320 == 11)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_10_addr" [src/srcnn.cpp:322]   --->   Operation 84 'store' 'store_ln322' <Predicate = (select_ln320 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 85 'br' 'br_ln322' <Predicate = (select_ln320 == 10)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_9_addr" [src/srcnn.cpp:322]   --->   Operation 86 'store' 'store_ln322' <Predicate = (select_ln320 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 87 'br' 'br_ln322' <Predicate = (select_ln320 == 9)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_8_addr" [src/srcnn.cpp:322]   --->   Operation 88 'store' 'store_ln322' <Predicate = (select_ln320 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 89 'br' 'br_ln322' <Predicate = (select_ln320 == 8)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_7_addr" [src/srcnn.cpp:322]   --->   Operation 90 'store' 'store_ln322' <Predicate = (select_ln320 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 91 'br' 'br_ln322' <Predicate = (select_ln320 == 7)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_6_addr" [src/srcnn.cpp:322]   --->   Operation 92 'store' 'store_ln322' <Predicate = (select_ln320 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 93 'br' 'br_ln322' <Predicate = (select_ln320 == 6)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_5_addr" [src/srcnn.cpp:322]   --->   Operation 94 'store' 'store_ln322' <Predicate = (select_ln320 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 95 'br' 'br_ln322' <Predicate = (select_ln320 == 5)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_4_addr" [src/srcnn.cpp:322]   --->   Operation 96 'store' 'store_ln322' <Predicate = (select_ln320 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 97 'br' 'br_ln322' <Predicate = (select_ln320 == 4)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_3_addr" [src/srcnn.cpp:322]   --->   Operation 98 'store' 'store_ln322' <Predicate = (select_ln320 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 99 'br' 'br_ln322' <Predicate = (select_ln320 == 3)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_2_addr" [src/srcnn.cpp:322]   --->   Operation 100 'store' 'store_ln322' <Predicate = (select_ln320 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 101 'br' 'br_ln322' <Predicate = (select_ln320 == 2)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_1_addr" [src/srcnn.cpp:322]   --->   Operation 102 'store' 'store_ln322' <Predicate = (select_ln320 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 103 'br' 'br_ln322' <Predicate = (select_ln320 == 1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_addr" [src/srcnn.cpp:322]   --->   Operation 104 'store' 'store_ln322' <Predicate = (select_ln320 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 105 'br' 'br_ln322' <Predicate = (select_ln320 == 0)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_16_addr" [src/srcnn.cpp:322]   --->   Operation 106 'store' 'store_ln322' <Predicate = (select_ln320 != 0 & select_ln320 != 1 & select_ln320 != 2 & select_ln320 != 3 & select_ln320 != 4 & select_ln320 != 5 & select_ln320 != 6 & select_ln320 != 7 & select_ln320 != 8 & select_ln320 != 9 & select_ln320 != 10 & select_ln320 != 11 & select_ln320 != 12 & select_ln320 != 13 & select_ln320 != 14 & select_ln320 != 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 107 'br' 'br_ln322' <Predicate = (select_ln320 != 0 & select_ln320 != 1 & select_ln320 != 2 & select_ln320 != 3 & select_ln320 != 4 & select_ln320 != 5 & select_ln320 != 6 & select_ln320 != 7 & select_ln320 != 8 & select_ln320 != 9 & select_ln320 != 10 & select_ln320 != 11 & select_ln320 != 12 & select_ln320 != 13 & select_ln320 != 14 & select_ln320 != 15)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.78ns)   --->   "%add_ln321 = add i5 %select_ln320, i5 1" [src/srcnn.cpp:321]   --->   Operation 108 'add' 'add_ln321' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln321 = store i7 %select_ln319_1, i7 %feat" [src/srcnn.cpp:321]   --->   Operation 109 'store' 'store_ln321' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln321 = store i5 %select_ln320_1, i5 %i" [src/srcnn.cpp:321]   --->   Operation 110 'store' 'store_ln321' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln321 = store i5 %add_ln321, i5 %j" [src/srcnn.cpp:321]   --->   Operation 111 'store' 'store_ln321' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln321 = br void %for.inc" [src/srcnn.cpp:321]   --->   Operation 112 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.617ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [21]  (0.000 ns)
	'load' operation ('indvar_flatten_load', src/srcnn.cpp:320) on local variable 'indvar_flatten' [33]  (0.000 ns)
	'icmp' operation ('icmp_ln320', src/srcnn.cpp:320) [46]  (0.787 ns)
	'select' operation ('select_ln320_2', src/srcnn.cpp:320) [140]  (0.403 ns)
	'store' operation ('store_ln321', src/srcnn.cpp:321) of variable 'select_ln320_2', src/srcnn.cpp:320 on local variable 'indvar_flatten' [143]  (0.427 ns)

 <State 2>: 4.207ns
The critical path consists of the following:
	fifo read operation ('conv1_to_conv2_read', src/srcnn.cpp:322) on port 'conv1_to_conv2' (src/srcnn.cpp:322) [83]  (2.970 ns)
	'store' operation ('store_ln322', src/srcnn.cpp:322) of variable 'bitcast_ln322', src/srcnn.cpp:322 on array 'input_tile_9' [105]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
