/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [4:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [16:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~celloutsig_0_1z;
  assign celloutsig_1_10z = celloutsig_1_3z | celloutsig_1_0z[4];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 8'h00;
    else _00_ <= { in_data[17:14], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_9z = in_data[100:96] / { 1'h1, celloutsig_1_0z[3:0] };
  assign celloutsig_1_17z = celloutsig_1_14z[8:2] / { 1'h1, celloutsig_1_9z[0], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[94:86] == in_data[76:68];
  assign celloutsig_0_8z = { in_data[50:47], celloutsig_0_1z, celloutsig_0_5z } == { celloutsig_0_7z[5:3], celloutsig_0_4z };
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z } == celloutsig_1_0z[3:1];
  assign celloutsig_1_4z = ! { celloutsig_1_0z[2:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_2z = in_data[175] & ~(in_data[119]);
  assign celloutsig_1_0z = in_data[101:97] % { 1'h1, in_data[103:100] };
  assign celloutsig_1_14z = { celloutsig_1_6z[8:0], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_12z } % { 1'h1, in_data[165:153], celloutsig_1_7z, celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_19z = { celloutsig_1_18z[8:5], celloutsig_1_17z } % { 1'h1, celloutsig_1_6z[3:0], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_5z = celloutsig_1_0z[2] ? { celloutsig_1_0z[4:3], 1'h1, celloutsig_1_0z[1] } : { in_data[130:128], celloutsig_1_3z };
  assign celloutsig_1_8z = celloutsig_1_5z[0] ? { celloutsig_1_0z[1:0], celloutsig_1_2z } : in_data[108:106];
  assign celloutsig_0_1z = { in_data[18:8], celloutsig_0_0z } != in_data[62:51];
  assign celloutsig_1_11z = { in_data[186:180], celloutsig_1_10z } != { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_8z } != { celloutsig_1_9z[3:1], celloutsig_1_7z };
  assign celloutsig_0_5z = - { in_data[40], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_3z = in_data[152:148] !== { celloutsig_1_0z[3:0], celloutsig_1_1z };
  assign celloutsig_1_1z = ^ in_data[165:162];
  assign celloutsig_0_6z = { in_data[53:44], celloutsig_0_0z } - { celloutsig_0_2z, celloutsig_0_1z, _00_, celloutsig_0_2z };
  assign celloutsig_0_7z = { in_data[93:92], celloutsig_0_4z } - { celloutsig_0_6z[7:2], celloutsig_0_2z };
  assign celloutsig_1_6z = { in_data[167:157], celloutsig_1_1z } - { celloutsig_1_0z[4:2], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_9z } ~^ { celloutsig_1_17z[2:0], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_11z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_4z = 5'h00;
    else if (clkin_data[32]) celloutsig_0_4z = _00_[6:2];
  assign { out_data[136:128], out_data[106:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
