<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="DMA_FIFO_microblaze_0_0_synth_1" LaunchDir="/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.runs/DMA_FIFO_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DMA_FIFO_xbar_0_synth_1" LaunchDir="/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.runs/DMA_FIFO_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DMA_FIFO_microblaze_0_axi_intc_0_synth_1" LaunchDir="/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.runs/DMA_FIFO_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DMA_FIFO_axi_smc_0_synth_1" LaunchDir="/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.runs/DMA_FIFO_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DMA_FIFO_axi_dma_0_0_synth_1" LaunchDir="/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.runs/DMA_FIFO_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DMA_FIFO_axi_bram_ctrl_0_0_synth_1" LaunchDir="/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.runs/DMA_FIFO_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DMA_FIFO_blk_mem_gen_0_0_synth_1" LaunchDir="/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.runs/DMA_FIFO_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DMA_FIFO_axis_data_fifo_0_0_synth_1" LaunchDir="/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.runs/DMA_FIFO_axis_data_fifo_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="DMA_FIFO_microblaze_0_0_synth_1"/>
		<Parent Id="DMA_FIFO_xbar_0_synth_1"/>
		<Parent Id="DMA_FIFO_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="DMA_FIFO_axi_smc_0_synth_1"/>
		<Parent Id="DMA_FIFO_axi_dma_0_0_synth_1"/>
		<Parent Id="DMA_FIFO_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="DMA_FIFO_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="DMA_FIFO_axis_data_fifo_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/becario/ethernet/TPF-Fulgor-2020/Ethernet/test_FIFO/test_FIFO.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="DMA_FIFO_microblaze_0_0_synth_1"/>
		<Parent Id="DMA_FIFO_xbar_0_synth_1"/>
		<Parent Id="DMA_FIFO_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="DMA_FIFO_axi_smc_0_synth_1"/>
		<Parent Id="DMA_FIFO_axi_dma_0_0_synth_1"/>
		<Parent Id="DMA_FIFO_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="DMA_FIFO_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="DMA_FIFO_axis_data_fifo_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

