@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Clocked_Logic.v":1:7:1:19|Synthesizing module clocked_logic in library work.
@N|Running in 64-bit mode
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Clocked_Logic.v":1:7:1:19|Selected library: work cell: clocked_logic view verilog as top level
@N: NF107 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Clocked_Logic.v":1:7:1:19|Selected library: work cell: clocked_logic view verilog as top level

