
msw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004dac  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08004eb8  08004eb8  00005eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f18  08004f18  00006478  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004f18  08004f18  00006478  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004f18  08004f18  00006478  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f18  08004f18  00005f18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004f1c  08004f1c  00005f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000478  20000000  08004f20  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000608  20000478  08005398  00006478  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a80  08005398  00006a80  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006478  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a2a4  00000000  00000000  000064a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000254d  00000000  00000000  00010745  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a78  00000000  00000000  00012c98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007d1  00000000  00000000  00013710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001819a  00000000  00000000  00013ee1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c280  00000000  00000000  0002c07b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000872d6  00000000  00000000  000382fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bf5d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002bdc  00000000  00000000  000bf614  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000c21f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000478 	.word	0x20000478
 8000128:	00000000 	.word	0x00000000
 800012c:	08004ea0 	.word	0x08004ea0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000047c 	.word	0x2000047c
 8000148:	08004ea0 	.word	0x08004ea0

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_fcmpun>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000700:	d102      	bne.n	8000708 <__aeabi_fcmpun+0x14>
 8000702:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000706:	d108      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000708:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800070c:	d102      	bne.n	8000714 <__aeabi_fcmpun+0x20>
 800070e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000712:	d102      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	4770      	bx	lr
 800071a:	f04f 0001 	mov.w	r0, #1
 800071e:	4770      	bx	lr

08000720 <__aeabi_f2uiz>:
 8000720:	0042      	lsls	r2, r0, #1
 8000722:	d20e      	bcs.n	8000742 <__aeabi_f2uiz+0x22>
 8000724:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000728:	d30b      	bcc.n	8000742 <__aeabi_f2uiz+0x22>
 800072a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800072e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000732:	d409      	bmi.n	8000748 <__aeabi_f2uiz+0x28>
 8000734:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000738:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800073c:	fa23 f002 	lsr.w	r0, r3, r2
 8000740:	4770      	bx	lr
 8000742:	f04f 0000 	mov.w	r0, #0
 8000746:	4770      	bx	lr
 8000748:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800074c:	d101      	bne.n	8000752 <__aeabi_f2uiz+0x32>
 800074e:	0242      	lsls	r2, r0, #9
 8000750:	d102      	bne.n	8000758 <__aeabi_f2uiz+0x38>
 8000752:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000756:	4770      	bx	lr
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop

08000760 <Get_Time_Now>:
#include "RTCManager.h"

extern RTC_HandleTypeDef hrtc;
const static char *weekDays[7] = {"Mon", "Tue", "Wed", "Thu", "Fri", "Sat", "Sun"};

void Get_Time_Now(char *timeStr, RTC_TimeTypeDef *clkTime){
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
 8000768:	6039      	str	r1, [r7, #0]
		HAL_RTC_GetTime(&hrtc, clkTime, RTC_FORMAT_BIN);
 800076a:	2200      	movs	r2, #0
 800076c:	6839      	ldr	r1, [r7, #0]
 800076e:	4834      	ldr	r0, [pc, #208]	@ (8000840 <Get_Time_Now+0xe0>)
 8000770:	f003 fa52 	bl	8003c18 <HAL_RTC_GetTime>
		timeStr[0] = '0' + clkTime->Hours / 10;
 8000774:	683b      	ldr	r3, [r7, #0]
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	4a32      	ldr	r2, [pc, #200]	@ (8000844 <Get_Time_Now+0xe4>)
 800077a:	fba2 2303 	umull	r2, r3, r2, r3
 800077e:	08db      	lsrs	r3, r3, #3
 8000780:	b2db      	uxtb	r3, r3
 8000782:	3330      	adds	r3, #48	@ 0x30
 8000784:	b2da      	uxtb	r2, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	701a      	strb	r2, [r3, #0]
		timeStr[1] = '0' + clkTime->Hours % 10;
 800078a:	683b      	ldr	r3, [r7, #0]
 800078c:	781a      	ldrb	r2, [r3, #0]
 800078e:	4b2d      	ldr	r3, [pc, #180]	@ (8000844 <Get_Time_Now+0xe4>)
 8000790:	fba3 1302 	umull	r1, r3, r3, r2
 8000794:	08d9      	lsrs	r1, r3, #3
 8000796:	460b      	mov	r3, r1
 8000798:	009b      	lsls	r3, r3, #2
 800079a:	440b      	add	r3, r1
 800079c:	005b      	lsls	r3, r3, #1
 800079e:	1ad3      	subs	r3, r2, r3
 80007a0:	b2da      	uxtb	r2, r3
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	3301      	adds	r3, #1
 80007a6:	3230      	adds	r2, #48	@ 0x30
 80007a8:	b2d2      	uxtb	r2, r2
 80007aa:	701a      	strb	r2, [r3, #0]
		timeStr[2] = ':';
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	3302      	adds	r3, #2
 80007b0:	223a      	movs	r2, #58	@ 0x3a
 80007b2:	701a      	strb	r2, [r3, #0]
		timeStr[3] = '0' + clkTime->Minutes / 10;
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	785b      	ldrb	r3, [r3, #1]
 80007b8:	4a22      	ldr	r2, [pc, #136]	@ (8000844 <Get_Time_Now+0xe4>)
 80007ba:	fba2 2303 	umull	r2, r3, r2, r3
 80007be:	08db      	lsrs	r3, r3, #3
 80007c0:	b2da      	uxtb	r2, r3
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	3303      	adds	r3, #3
 80007c6:	3230      	adds	r2, #48	@ 0x30
 80007c8:	b2d2      	uxtb	r2, r2
 80007ca:	701a      	strb	r2, [r3, #0]
		timeStr[4] = '0' + clkTime->Minutes % 10;
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	785a      	ldrb	r2, [r3, #1]
 80007d0:	4b1c      	ldr	r3, [pc, #112]	@ (8000844 <Get_Time_Now+0xe4>)
 80007d2:	fba3 1302 	umull	r1, r3, r3, r2
 80007d6:	08d9      	lsrs	r1, r3, #3
 80007d8:	460b      	mov	r3, r1
 80007da:	009b      	lsls	r3, r3, #2
 80007dc:	440b      	add	r3, r1
 80007de:	005b      	lsls	r3, r3, #1
 80007e0:	1ad3      	subs	r3, r2, r3
 80007e2:	b2da      	uxtb	r2, r3
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	3304      	adds	r3, #4
 80007e8:	3230      	adds	r2, #48	@ 0x30
 80007ea:	b2d2      	uxtb	r2, r2
 80007ec:	701a      	strb	r2, [r3, #0]
		timeStr[5] = ':';
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	3305      	adds	r3, #5
 80007f2:	223a      	movs	r2, #58	@ 0x3a
 80007f4:	701a      	strb	r2, [r3, #0]
		timeStr[6] = '0' + clkTime->Seconds / 10;
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	789b      	ldrb	r3, [r3, #2]
 80007fa:	4a12      	ldr	r2, [pc, #72]	@ (8000844 <Get_Time_Now+0xe4>)
 80007fc:	fba2 2303 	umull	r2, r3, r2, r3
 8000800:	08db      	lsrs	r3, r3, #3
 8000802:	b2da      	uxtb	r2, r3
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	3306      	adds	r3, #6
 8000808:	3230      	adds	r2, #48	@ 0x30
 800080a:	b2d2      	uxtb	r2, r2
 800080c:	701a      	strb	r2, [r3, #0]
		timeStr[7] = '0' + clkTime->Seconds % 10;
 800080e:	683b      	ldr	r3, [r7, #0]
 8000810:	789a      	ldrb	r2, [r3, #2]
 8000812:	4b0c      	ldr	r3, [pc, #48]	@ (8000844 <Get_Time_Now+0xe4>)
 8000814:	fba3 1302 	umull	r1, r3, r3, r2
 8000818:	08d9      	lsrs	r1, r3, #3
 800081a:	460b      	mov	r3, r1
 800081c:	009b      	lsls	r3, r3, #2
 800081e:	440b      	add	r3, r1
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	1ad3      	subs	r3, r2, r3
 8000824:	b2da      	uxtb	r2, r3
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	3307      	adds	r3, #7
 800082a:	3230      	adds	r2, #48	@ 0x30
 800082c:	b2d2      	uxtb	r2, r2
 800082e:	701a      	strb	r2, [r3, #0]
		timeStr[8] = '\0';
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	3308      	adds	r3, #8
 8000834:	2200      	movs	r2, #0
 8000836:	701a      	strb	r2, [r3, #0]
}
 8000838:	bf00      	nop
 800083a:	3708      	adds	r7, #8
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	200008c4 	.word	0x200008c4
 8000844:	cccccccd 	.word	0xcccccccd

08000848 <Get_Date_Now>:

void Get_Date_Now(char *dateStr, uint8_t format, RTC_DateTypeDef *clkDate){
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
 800084e:	60f8      	str	r0, [r7, #12]
 8000850:	460b      	mov	r3, r1
 8000852:	607a      	str	r2, [r7, #4]
 8000854:	72fb      	strb	r3, [r7, #11]
	HAL_RTC_GetDate(&hrtc, clkDate, RTC_FORMAT_BIN);
 8000856:	2200      	movs	r2, #0
 8000858:	6879      	ldr	r1, [r7, #4]
 800085a:	4869      	ldr	r0, [pc, #420]	@ (8000a00 <Get_Date_Now+0x1b8>)
 800085c:	f003 fb6a 	bl	8003f34 <HAL_RTC_GetDate>


		uint8_t pos = 0;
 8000860:	2300      	movs	r3, #0
 8000862:	75fb      	strb	r3, [r7, #23]
		if(format >> 0 & 1){
 8000864:	7afb      	ldrb	r3, [r7, #11]
 8000866:	f003 0301 	and.w	r3, r3, #1
 800086a:	2b00      	cmp	r3, #0
 800086c:	d022      	beq.n	80008b4 <Get_Date_Now+0x6c>
			const char *day = weekDays[clkDate->WeekDay];
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	461a      	mov	r2, r3
 8000874:	4b63      	ldr	r3, [pc, #396]	@ (8000a04 <Get_Date_Now+0x1bc>)
 8000876:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800087a:	613b      	str	r3, [r7, #16]
	        for(uint8_t i = 0; i < 3; i++){
 800087c:	2300      	movs	r3, #0
 800087e:	75bb      	strb	r3, [r7, #22]
 8000880:	e00d      	b.n	800089e <Get_Date_Now+0x56>
	        	dateStr[pos++] = day[i];
 8000882:	7dbb      	ldrb	r3, [r7, #22]
 8000884:	693a      	ldr	r2, [r7, #16]
 8000886:	441a      	add	r2, r3
 8000888:	7dfb      	ldrb	r3, [r7, #23]
 800088a:	1c59      	adds	r1, r3, #1
 800088c:	75f9      	strb	r1, [r7, #23]
 800088e:	4619      	mov	r1, r3
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	440b      	add	r3, r1
 8000894:	7812      	ldrb	r2, [r2, #0]
 8000896:	701a      	strb	r2, [r3, #0]
	        for(uint8_t i = 0; i < 3; i++){
 8000898:	7dbb      	ldrb	r3, [r7, #22]
 800089a:	3301      	adds	r3, #1
 800089c:	75bb      	strb	r3, [r7, #22]
 800089e:	7dbb      	ldrb	r3, [r7, #22]
 80008a0:	2b02      	cmp	r3, #2
 80008a2:	d9ee      	bls.n	8000882 <Get_Date_Now+0x3a>
	        }
			dateStr[pos++] = ' ';
 80008a4:	7dfb      	ldrb	r3, [r7, #23]
 80008a6:	1c5a      	adds	r2, r3, #1
 80008a8:	75fa      	strb	r2, [r7, #23]
 80008aa:	461a      	mov	r2, r3
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	4413      	add	r3, r2
 80008b0:	2220      	movs	r2, #32
 80008b2:	701a      	strb	r2, [r3, #0]
		}

		if(format >> 1 & 1){
 80008b4:	7afb      	ldrb	r3, [r7, #11]
 80008b6:	085b      	lsrs	r3, r3, #1
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	f003 0301 	and.w	r3, r3, #1
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d02c      	beq.n	800091c <Get_Date_Now+0xd4>
			dateStr[pos++] = '0' + clkDate->Date / 10;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	789b      	ldrb	r3, [r3, #2]
 80008c6:	4a50      	ldr	r2, [pc, #320]	@ (8000a08 <Get_Date_Now+0x1c0>)
 80008c8:	fba2 2303 	umull	r2, r3, r2, r3
 80008cc:	08db      	lsrs	r3, r3, #3
 80008ce:	b2da      	uxtb	r2, r3
 80008d0:	7dfb      	ldrb	r3, [r7, #23]
 80008d2:	1c59      	adds	r1, r3, #1
 80008d4:	75f9      	strb	r1, [r7, #23]
 80008d6:	4619      	mov	r1, r3
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	440b      	add	r3, r1
 80008dc:	3230      	adds	r2, #48	@ 0x30
 80008de:	b2d2      	uxtb	r2, r2
 80008e0:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '0' + clkDate->Date % 10;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	789a      	ldrb	r2, [r3, #2]
 80008e6:	4b48      	ldr	r3, [pc, #288]	@ (8000a08 <Get_Date_Now+0x1c0>)
 80008e8:	fba3 1302 	umull	r1, r3, r3, r2
 80008ec:	08d9      	lsrs	r1, r3, #3
 80008ee:	460b      	mov	r3, r1
 80008f0:	009b      	lsls	r3, r3, #2
 80008f2:	440b      	add	r3, r1
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	1ad3      	subs	r3, r2, r3
 80008f8:	b2da      	uxtb	r2, r3
 80008fa:	7dfb      	ldrb	r3, [r7, #23]
 80008fc:	1c59      	adds	r1, r3, #1
 80008fe:	75f9      	strb	r1, [r7, #23]
 8000900:	4619      	mov	r1, r3
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	440b      	add	r3, r1
 8000906:	3230      	adds	r2, #48	@ 0x30
 8000908:	b2d2      	uxtb	r2, r2
 800090a:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '.';
 800090c:	7dfb      	ldrb	r3, [r7, #23]
 800090e:	1c5a      	adds	r2, r3, #1
 8000910:	75fa      	strb	r2, [r7, #23]
 8000912:	461a      	mov	r2, r3
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	4413      	add	r3, r2
 8000918:	222e      	movs	r2, #46	@ 0x2e
 800091a:	701a      	strb	r2, [r3, #0]
		}

		if(format >> 2 & 1){
 800091c:	7afb      	ldrb	r3, [r7, #11]
 800091e:	089b      	lsrs	r3, r3, #2
 8000920:	b2db      	uxtb	r3, r3
 8000922:	f003 0301 	and.w	r3, r3, #1
 8000926:	2b00      	cmp	r3, #0
 8000928:	d02c      	beq.n	8000984 <Get_Date_Now+0x13c>
			dateStr[pos++] = '0' + clkDate->Month / 10;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	785b      	ldrb	r3, [r3, #1]
 800092e:	4a36      	ldr	r2, [pc, #216]	@ (8000a08 <Get_Date_Now+0x1c0>)
 8000930:	fba2 2303 	umull	r2, r3, r2, r3
 8000934:	08db      	lsrs	r3, r3, #3
 8000936:	b2da      	uxtb	r2, r3
 8000938:	7dfb      	ldrb	r3, [r7, #23]
 800093a:	1c59      	adds	r1, r3, #1
 800093c:	75f9      	strb	r1, [r7, #23]
 800093e:	4619      	mov	r1, r3
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	440b      	add	r3, r1
 8000944:	3230      	adds	r2, #48	@ 0x30
 8000946:	b2d2      	uxtb	r2, r2
 8000948:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '0' + clkDate->Month % 10;
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	785a      	ldrb	r2, [r3, #1]
 800094e:	4b2e      	ldr	r3, [pc, #184]	@ (8000a08 <Get_Date_Now+0x1c0>)
 8000950:	fba3 1302 	umull	r1, r3, r3, r2
 8000954:	08d9      	lsrs	r1, r3, #3
 8000956:	460b      	mov	r3, r1
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	440b      	add	r3, r1
 800095c:	005b      	lsls	r3, r3, #1
 800095e:	1ad3      	subs	r3, r2, r3
 8000960:	b2da      	uxtb	r2, r3
 8000962:	7dfb      	ldrb	r3, [r7, #23]
 8000964:	1c59      	adds	r1, r3, #1
 8000966:	75f9      	strb	r1, [r7, #23]
 8000968:	4619      	mov	r1, r3
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	440b      	add	r3, r1
 800096e:	3230      	adds	r2, #48	@ 0x30
 8000970:	b2d2      	uxtb	r2, r2
 8000972:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '.';
 8000974:	7dfb      	ldrb	r3, [r7, #23]
 8000976:	1c5a      	adds	r2, r3, #1
 8000978:	75fa      	strb	r2, [r7, #23]
 800097a:	461a      	mov	r2, r3
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	4413      	add	r3, r2
 8000980:	222e      	movs	r2, #46	@ 0x2e
 8000982:	701a      	strb	r2, [r3, #0]
		}

		if(format >> 3 & 1){
 8000984:	7afb      	ldrb	r3, [r7, #11]
 8000986:	08db      	lsrs	r3, r3, #3
 8000988:	b2db      	uxtb	r3, r3
 800098a:	f003 0301 	and.w	r3, r3, #1
 800098e:	2b00      	cmp	r3, #0
 8000990:	d02c      	beq.n	80009ec <Get_Date_Now+0x1a4>
			dateStr[pos++] = '0' + clkDate->Year / 10;
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	78db      	ldrb	r3, [r3, #3]
 8000996:	4a1c      	ldr	r2, [pc, #112]	@ (8000a08 <Get_Date_Now+0x1c0>)
 8000998:	fba2 2303 	umull	r2, r3, r2, r3
 800099c:	08db      	lsrs	r3, r3, #3
 800099e:	b2da      	uxtb	r2, r3
 80009a0:	7dfb      	ldrb	r3, [r7, #23]
 80009a2:	1c59      	adds	r1, r3, #1
 80009a4:	75f9      	strb	r1, [r7, #23]
 80009a6:	4619      	mov	r1, r3
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	440b      	add	r3, r1
 80009ac:	3230      	adds	r2, #48	@ 0x30
 80009ae:	b2d2      	uxtb	r2, r2
 80009b0:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '0' + clkDate->Year % 10;
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	78da      	ldrb	r2, [r3, #3]
 80009b6:	4b14      	ldr	r3, [pc, #80]	@ (8000a08 <Get_Date_Now+0x1c0>)
 80009b8:	fba3 1302 	umull	r1, r3, r3, r2
 80009bc:	08d9      	lsrs	r1, r3, #3
 80009be:	460b      	mov	r3, r1
 80009c0:	009b      	lsls	r3, r3, #2
 80009c2:	440b      	add	r3, r1
 80009c4:	005b      	lsls	r3, r3, #1
 80009c6:	1ad3      	subs	r3, r2, r3
 80009c8:	b2da      	uxtb	r2, r3
 80009ca:	7dfb      	ldrb	r3, [r7, #23]
 80009cc:	1c59      	adds	r1, r3, #1
 80009ce:	75f9      	strb	r1, [r7, #23]
 80009d0:	4619      	mov	r1, r3
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	440b      	add	r3, r1
 80009d6:	3230      	adds	r2, #48	@ 0x30
 80009d8:	b2d2      	uxtb	r2, r2
 80009da:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '.';
 80009dc:	7dfb      	ldrb	r3, [r7, #23]
 80009de:	1c5a      	adds	r2, r3, #1
 80009e0:	75fa      	strb	r2, [r7, #23]
 80009e2:	461a      	mov	r2, r3
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	4413      	add	r3, r2
 80009e8:	222e      	movs	r2, #46	@ 0x2e
 80009ea:	701a      	strb	r2, [r3, #0]
		}


		dateStr[pos-1] = '\0';
 80009ec:	7dfb      	ldrb	r3, [r7, #23]
 80009ee:	3b01      	subs	r3, #1
 80009f0:	68fa      	ldr	r2, [r7, #12]
 80009f2:	4413      	add	r3, r2
 80009f4:	2200      	movs	r2, #0
 80009f6:	701a      	strb	r2, [r3, #0]
}
 80009f8:	bf00      	nop
 80009fa:	3718      	adds	r7, #24
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	200008c4 	.word	0x200008c4
 8000a04:	20000000 	.word	0x20000000
 8000a08:	cccccccd 	.word	0xcccccccd

08000a0c <Thermistor_CalcTempC>:
 */


#include "Thermistor.h"

float Thermistor_CalcTempC(uint16_t adcValue){
 8000a0c:	b590      	push	{r4, r7, lr}
 8000a0e:	b085      	sub	sp, #20
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	4603      	mov	r3, r0
 8000a14:	80fb      	strh	r3, [r7, #6]
	  if (adcValue > 0 && adcValue < ADC_MAX)
 8000a16:	88fb      	ldrh	r3, [r7, #6]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d04f      	beq.n	8000abc <Thermistor_CalcTempC+0xb0>
 8000a1c:	88fb      	ldrh	r3, [r7, #6]
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f7ff fc4e 	bl	80002c0 <__aeabi_i2f>
 8000a24:	4603      	mov	r3, r0
 8000a26:	4928      	ldr	r1, [pc, #160]	@ (8000ac8 <Thermistor_CalcTempC+0xbc>)
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f7ff fe3b 	bl	80006a4 <__aeabi_fcmplt>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d043      	beq.n	8000abc <Thermistor_CalcTempC+0xb0>
	  {
		  float adc = (float)adcValue;
 8000a34:	88fb      	ldrh	r3, [r7, #6]
 8000a36:	4618      	mov	r0, r3
 8000a38:	f7ff fc3e 	bl	80002b8 <__aeabi_ui2f>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	60fb      	str	r3, [r7, #12]
		  float Ntc_log = logf(R_FIXED * (adc / (ADC_MAX - adc)));
 8000a40:	68f9      	ldr	r1, [r7, #12]
 8000a42:	4821      	ldr	r0, [pc, #132]	@ (8000ac8 <Thermistor_CalcTempC+0xbc>)
 8000a44:	f7ff fb86 	bl	8000154 <__aeabi_fsub>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	68f8      	ldr	r0, [r7, #12]
 8000a4e:	f7ff fd3f 	bl	80004d0 <__aeabi_fdiv>
 8000a52:	4603      	mov	r3, r0
 8000a54:	491d      	ldr	r1, [pc, #116]	@ (8000acc <Thermistor_CalcTempC+0xc0>)
 8000a56:	4618      	mov	r0, r3
 8000a58:	f7ff fc86 	bl	8000368 <__aeabi_fmul>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f004 f8c4 	bl	8004bec <logf>
 8000a64:	60b8      	str	r0, [r7, #8]
		  return (1.0f / (A + B*Ntc_log + C*Ntc_log*Ntc_log*Ntc_log)) - 273.15f;
 8000a66:	491a      	ldr	r1, [pc, #104]	@ (8000ad0 <Thermistor_CalcTempC+0xc4>)
 8000a68:	68b8      	ldr	r0, [r7, #8]
 8000a6a:	f7ff fc7d 	bl	8000368 <__aeabi_fmul>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	4918      	ldr	r1, [pc, #96]	@ (8000ad4 <Thermistor_CalcTempC+0xc8>)
 8000a72:	4618      	mov	r0, r3
 8000a74:	f7ff fb70 	bl	8000158 <__addsf3>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	461c      	mov	r4, r3
 8000a7c:	4916      	ldr	r1, [pc, #88]	@ (8000ad8 <Thermistor_CalcTempC+0xcc>)
 8000a7e:	68b8      	ldr	r0, [r7, #8]
 8000a80:	f7ff fc72 	bl	8000368 <__aeabi_fmul>
 8000a84:	4603      	mov	r3, r0
 8000a86:	68b9      	ldr	r1, [r7, #8]
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f7ff fc6d 	bl	8000368 <__aeabi_fmul>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	68b9      	ldr	r1, [r7, #8]
 8000a92:	4618      	mov	r0, r3
 8000a94:	f7ff fc68 	bl	8000368 <__aeabi_fmul>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4620      	mov	r0, r4
 8000a9e:	f7ff fb5b 	bl	8000158 <__addsf3>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8000aaa:	f7ff fd11 	bl	80004d0 <__aeabi_fdiv>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	490a      	ldr	r1, [pc, #40]	@ (8000adc <Thermistor_CalcTempC+0xd0>)
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f7ff fb4e 	bl	8000154 <__aeabi_fsub>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	e001      	b.n	8000ac0 <Thermistor_CalcTempC+0xb4>
	  }
	  else
	  {
	      return 0;
 8000abc:	f04f 0300 	mov.w	r3, #0
	  }

}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	3714      	adds	r7, #20
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd90      	pop	{r4, r7, pc}
 8000ac8:	457ff000 	.word	0x457ff000
 8000acc:	462b9000 	.word	0x462b9000
 8000ad0:	39525e91 	.word	0x39525e91
 8000ad4:	3a5c249b 	.word	0x3a5c249b
 8000ad8:	3411ab96 	.word	0x3411ab96
 8000adc:	43889333 	.word	0x43889333

08000ae0 <Thermistor_strCalcTempC>:

void Thermistor_strCalcTempC(char *buf, uint16_t adcValu){
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b086      	sub	sp, #24
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
 8000ae8:	460b      	mov	r3, r1
 8000aea:	807b      	strh	r3, [r7, #2]
	float temp = Thermistor_CalcTempC(adcValu);
 8000aec:	887b      	ldrh	r3, [r7, #2]
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff ff8c 	bl	8000a0c <Thermistor_CalcTempC>
 8000af4:	6178      	str	r0, [r7, #20]
	char *p = buf;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	613b      	str	r3, [r7, #16]

	if (temp > 0) *p++ = '+';
 8000afa:	f04f 0100 	mov.w	r1, #0
 8000afe:	6978      	ldr	r0, [r7, #20]
 8000b00:	f7ff fdee 	bl	80006e0 <__aeabi_fcmpgt>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d005      	beq.n	8000b16 <Thermistor_strCalcTempC+0x36>
 8000b0a:	693b      	ldr	r3, [r7, #16]
 8000b0c:	1c5a      	adds	r2, r3, #1
 8000b0e:	613a      	str	r2, [r7, #16]
 8000b10:	222b      	movs	r2, #43	@ 0x2b
 8000b12:	701a      	strb	r2, [r3, #0]
 8000b14:	e010      	b.n	8000b38 <Thermistor_strCalcTempC+0x58>
    else if (temp < 0) {
 8000b16:	f04f 0100 	mov.w	r1, #0
 8000b1a:	6978      	ldr	r0, [r7, #20]
 8000b1c:	f7ff fdc2 	bl	80006a4 <__aeabi_fcmplt>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d008      	beq.n	8000b38 <Thermistor_strCalcTempC+0x58>
    	*p++ = '-';
 8000b26:	693b      	ldr	r3, [r7, #16]
 8000b28:	1c5a      	adds	r2, r3, #1
 8000b2a:	613a      	str	r2, [r7, #16]
 8000b2c:	222d      	movs	r2, #45	@ 0x2d
 8000b2e:	701a      	strb	r2, [r3, #0]
    	temp = -temp;
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8000b36:	617b      	str	r3, [r7, #20]
    }

	uint16_t whole = (uint16_t)temp;
 8000b38:	6978      	ldr	r0, [r7, #20]
 8000b3a:	f7ff fdf1 	bl	8000720 <__aeabi_f2uiz>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	81fb      	strh	r3, [r7, #14]
	uint16_t frac = (uint16_t)((temp-(float)whole)*10.1f);
 8000b42:	89fb      	ldrh	r3, [r7, #14]
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff fbb7 	bl	80002b8 <__aeabi_ui2f>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	6978      	ldr	r0, [r7, #20]
 8000b50:	f7ff fb00 	bl	8000154 <__aeabi_fsub>
 8000b54:	4603      	mov	r3, r0
 8000b56:	4927      	ldr	r1, [pc, #156]	@ (8000bf4 <Thermistor_strCalcTempC+0x114>)
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f7ff fc05 	bl	8000368 <__aeabi_fmul>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	4618      	mov	r0, r3
 8000b62:	f7ff fddd 	bl	8000720 <__aeabi_f2uiz>
 8000b66:	4603      	mov	r3, r0
 8000b68:	817b      	strh	r3, [r7, #10]

	uint16_t div = 1;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	81bb      	strh	r3, [r7, #12]
	while (whole/div >= 10) {
 8000b6e:	e005      	b.n	8000b7c <Thermistor_strCalcTempC+0x9c>
        div *= 10;
 8000b70:	89bb      	ldrh	r3, [r7, #12]
 8000b72:	461a      	mov	r2, r3
 8000b74:	0092      	lsls	r2, r2, #2
 8000b76:	4413      	add	r3, r2
 8000b78:	005b      	lsls	r3, r3, #1
 8000b7a:	81bb      	strh	r3, [r7, #12]
	while (whole/div >= 10) {
 8000b7c:	89fa      	ldrh	r2, [r7, #14]
 8000b7e:	89bb      	ldrh	r3, [r7, #12]
 8000b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b84:	b29b      	uxth	r3, r3
 8000b86:	2b09      	cmp	r3, #9
 8000b88:	d8f2      	bhi.n	8000b70 <Thermistor_strCalcTempC+0x90>
	}

    while (div > 0){
 8000b8a:	e019      	b.n	8000bc0 <Thermistor_strCalcTempC+0xe0>
    	*p++ = whole / div + '0';
 8000b8c:	89fa      	ldrh	r2, [r7, #14]
 8000b8e:	89bb      	ldrh	r3, [r7, #12]
 8000b90:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b94:	b29b      	uxth	r3, r3
 8000b96:	b2da      	uxtb	r2, r3
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	1c59      	adds	r1, r3, #1
 8000b9c:	6139      	str	r1, [r7, #16]
 8000b9e:	3230      	adds	r2, #48	@ 0x30
 8000ba0:	b2d2      	uxtb	r2, r2
 8000ba2:	701a      	strb	r2, [r3, #0]
    	whole %= div;
 8000ba4:	89fb      	ldrh	r3, [r7, #14]
 8000ba6:	89ba      	ldrh	r2, [r7, #12]
 8000ba8:	fbb3 f1f2 	udiv	r1, r3, r2
 8000bac:	fb01 f202 	mul.w	r2, r1, r2
 8000bb0:	1a9b      	subs	r3, r3, r2
 8000bb2:	81fb      	strh	r3, [r7, #14]
    	div /= 10;
 8000bb4:	89bb      	ldrh	r3, [r7, #12]
 8000bb6:	4a10      	ldr	r2, [pc, #64]	@ (8000bf8 <Thermistor_strCalcTempC+0x118>)
 8000bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8000bbc:	08db      	lsrs	r3, r3, #3
 8000bbe:	81bb      	strh	r3, [r7, #12]
    while (div > 0){
 8000bc0:	89bb      	ldrh	r3, [r7, #12]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d1e2      	bne.n	8000b8c <Thermistor_strCalcTempC+0xac>
    }

    *p++ = '.';
 8000bc6:	693b      	ldr	r3, [r7, #16]
 8000bc8:	1c5a      	adds	r2, r3, #1
 8000bca:	613a      	str	r2, [r7, #16]
 8000bcc:	222e      	movs	r2, #46	@ 0x2e
 8000bce:	701a      	strb	r2, [r3, #0]
    *p++ = frac + '0';
 8000bd0:	897b      	ldrh	r3, [r7, #10]
 8000bd2:	b2da      	uxtb	r2, r3
 8000bd4:	693b      	ldr	r3, [r7, #16]
 8000bd6:	1c59      	adds	r1, r3, #1
 8000bd8:	6139      	str	r1, [r7, #16]
 8000bda:	3230      	adds	r2, #48	@ 0x30
 8000bdc:	b2d2      	uxtb	r2, r2
 8000bde:	701a      	strb	r2, [r3, #0]
    *p++ = '\0';
 8000be0:	693b      	ldr	r3, [r7, #16]
 8000be2:	1c5a      	adds	r2, r3, #1
 8000be4:	613a      	str	r2, [r7, #16]
 8000be6:	2200      	movs	r2, #0
 8000be8:	701a      	strb	r2, [r3, #0]

}
 8000bea:	bf00      	nop
 8000bec:	3718      	adds	r7, #24
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	4121999a 	.word	0x4121999a
 8000bf8:	cccccccd 	.word	0xcccccccd

08000bfc <LCD_Send>:
    { 0x07, 0x0C, 0x0C, 0x38, 0x0C, 0x0C, 0x07, 0x00},   // U+007D (})
    { 0x6E, 0x3B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},   // U+007E (~)
    { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}    // U+007F
};

static void LCD_Send(uint8_t data, uint8_t isdata){
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	4603      	mov	r3, r0
 8000c04:	460a      	mov	r2, r1
 8000c06:	71fb      	strb	r3, [r7, #7]
 8000c08:	4613      	mov	r3, r2
 8000c0a:	71bb      	strb	r3, [r7, #6]

	if(isdata){
 8000c0c:	79bb      	ldrb	r3, [r7, #6]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d005      	beq.n	8000c1e <LCD_Send+0x22>
		HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_SET);
 8000c12:	2201      	movs	r2, #1
 8000c14:	2110      	movs	r1, #16
 8000c16:	480f      	ldr	r0, [pc, #60]	@ (8000c54 <LCD_Send+0x58>)
 8000c18:	f002 f935 	bl	8002e86 <HAL_GPIO_WritePin>
 8000c1c:	e004      	b.n	8000c28 <LCD_Send+0x2c>
	}else{
		HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_RESET);
 8000c1e:	2200      	movs	r2, #0
 8000c20:	2110      	movs	r1, #16
 8000c22:	480c      	ldr	r0, [pc, #48]	@ (8000c54 <LCD_Send+0x58>)
 8000c24:	f002 f92f 	bl	8002e86 <HAL_GPIO_WritePin>
	}

	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2104      	movs	r1, #4
 8000c2c:	4809      	ldr	r0, [pc, #36]	@ (8000c54 <LCD_Send+0x58>)
 8000c2e:	f002 f92a 	bl	8002e86 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &data, 1, HAL_MAX_DELAY);
 8000c32:	1df9      	adds	r1, r7, #7
 8000c34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c38:	2201      	movs	r2, #1
 8000c3a:	4807      	ldr	r0, [pc, #28]	@ (8000c58 <LCD_Send+0x5c>)
 8000c3c:	f003 fda6 	bl	800478c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000c40:	2201      	movs	r2, #1
 8000c42:	2104      	movs	r1, #4
 8000c44:	4803      	ldr	r0, [pc, #12]	@ (8000c54 <LCD_Send+0x58>)
 8000c46:	f002 f91e 	bl	8002e86 <HAL_GPIO_WritePin>

}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	40010800 	.word	0x40010800
 8000c58:	200008d8 	.word	0x200008d8

08000c5c <LCD_Init>:

void LCD_Init(){
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0

	  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8000c60:	2200      	movs	r2, #0
 8000c62:	2108      	movs	r1, #8
 8000c64:	4825      	ldr	r0, [pc, #148]	@ (8000cfc <LCD_Init+0xa0>)
 8000c66:	f002 f90e 	bl	8002e86 <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 8000c6a:	200a      	movs	r0, #10
 8000c6c:	f000 ff86 	bl	8001b7c <HAL_Delay>
	  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 8000c70:	2201      	movs	r2, #1
 8000c72:	2108      	movs	r1, #8
 8000c74:	4821      	ldr	r0, [pc, #132]	@ (8000cfc <LCD_Init+0xa0>)
 8000c76:	f002 f906 	bl	8002e86 <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 8000c7a:	200a      	movs	r0, #10
 8000c7c:	f000 ff7e 	bl	8001b7c <HAL_Delay>

	  //   
	  LCD_Send(0xAE, 0);   // Display OFF
 8000c80:	2100      	movs	r1, #0
 8000c82:	20ae      	movs	r0, #174	@ 0xae
 8000c84:	f7ff ffba 	bl	8000bfc <LCD_Send>
	  LCD_Send(0xA2, 0);   // Bias 1/9
 8000c88:	2100      	movs	r1, #0
 8000c8a:	20a2      	movs	r0, #162	@ 0xa2
 8000c8c:	f7ff ffb6 	bl	8000bfc <LCD_Send>
	  LCD_Send(0xA0, 0);   // SEG direction normal
 8000c90:	2100      	movs	r1, #0
 8000c92:	20a0      	movs	r0, #160	@ 0xa0
 8000c94:	f7ff ffb2 	bl	8000bfc <LCD_Send>
	  LCD_Send(0xC8, 0);   // COM direction reverse (  " "   )
 8000c98:	2100      	movs	r1, #0
 8000c9a:	20c8      	movs	r0, #200	@ 0xc8
 8000c9c:	f7ff ffae 	bl	8000bfc <LCD_Send>
	  LCD_Send(0x2F, 0);   // Power control: booster, regulator, follower ON
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	202f      	movs	r0, #47	@ 0x2f
 8000ca4:	f7ff ffaa 	bl	8000bfc <LCD_Send>
	  LCD_Send(0x27, 0);   // Regulation ratio (0x240x27)
 8000ca8:	2100      	movs	r1, #0
 8000caa:	2027      	movs	r0, #39	@ 0x27
 8000cac:	f7ff ffa6 	bl	8000bfc <LCD_Send>
	  LCD_Send(0xF8, 0);   // Booster ratio command
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	20f8      	movs	r0, #248	@ 0xf8
 8000cb4:	f7ff ffa2 	bl	8000bfc <LCD_Send>
	  LCD_Send(0x01, 0);   // 5x booster
 8000cb8:	2100      	movs	r1, #0
 8000cba:	2001      	movs	r0, #1
 8000cbc:	f7ff ff9e 	bl	8000bfc <LCD_Send>
	  LCD_Send(0x81, 0);   // Set contrast command
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	2081      	movs	r0, #129	@ 0x81
 8000cc4:	f7ff ff9a 	bl	8000bfc <LCD_Send>
	  LCD_Send(0x10, 0);   // Contrast value (0x200x30  )
 8000cc8:	2100      	movs	r1, #0
 8000cca:	2010      	movs	r0, #16
 8000ccc:	f7ff ff96 	bl	8000bfc <LCD_Send>
	  LCD_Send(0xAC, 0);   // Static indicator off
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	20ac      	movs	r0, #172	@ 0xac
 8000cd4:	f7ff ff92 	bl	8000bfc <LCD_Send>
	  LCD_Send(0x00, 0);
 8000cd8:	2100      	movs	r1, #0
 8000cda:	2000      	movs	r0, #0
 8000cdc:	f7ff ff8e 	bl	8000bfc <LCD_Send>
	  LCD_Send(0xA4, 0);   // Normal (not inverted)
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	20a4      	movs	r0, #164	@ 0xa4
 8000ce4:	f7ff ff8a 	bl	8000bfc <LCD_Send>
	  LCD_Send(0xAF, 0);   // Display ON
 8000ce8:	2100      	movs	r1, #0
 8000cea:	20af      	movs	r0, #175	@ 0xaf
 8000cec:	f7ff ff86 	bl	8000bfc <LCD_Send>

	  LCD_Clear();
 8000cf0:	f000 f806 	bl	8000d00 <LCD_Clear>
	  LCD_Update();
 8000cf4:	f000 f82a 	bl	8000d4c <LCD_Update>
}
 8000cf8:	bf00      	nop
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	40010800 	.word	0x40010800

08000d00 <LCD_Clear>:

void LCD_Clear(){
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
	for (uint8_t page = 0; page < 8; page++)
 8000d06:	2300      	movs	r3, #0
 8000d08:	71fb      	strb	r3, [r7, #7]
 8000d0a:	e014      	b.n	8000d36 <LCD_Clear+0x36>
	        for (uint8_t col = 0; col < 128; col++)
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	71bb      	strb	r3, [r7, #6]
 8000d10:	e00a      	b.n	8000d28 <LCD_Clear+0x28>
	            lcd_buffer[page][col] = 0x00;
 8000d12:	79fa      	ldrb	r2, [r7, #7]
 8000d14:	79bb      	ldrb	r3, [r7, #6]
 8000d16:	490c      	ldr	r1, [pc, #48]	@ (8000d48 <LCD_Clear+0x48>)
 8000d18:	01d2      	lsls	r2, r2, #7
 8000d1a:	440a      	add	r2, r1
 8000d1c:	4413      	add	r3, r2
 8000d1e:	2200      	movs	r2, #0
 8000d20:	701a      	strb	r2, [r3, #0]
	        for (uint8_t col = 0; col < 128; col++)
 8000d22:	79bb      	ldrb	r3, [r7, #6]
 8000d24:	3301      	adds	r3, #1
 8000d26:	71bb      	strb	r3, [r7, #6]
 8000d28:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	daf0      	bge.n	8000d12 <LCD_Clear+0x12>
	for (uint8_t page = 0; page < 8; page++)
 8000d30:	79fb      	ldrb	r3, [r7, #7]
 8000d32:	3301      	adds	r3, #1
 8000d34:	71fb      	strb	r3, [r7, #7]
 8000d36:	79fb      	ldrb	r3, [r7, #7]
 8000d38:	2b07      	cmp	r3, #7
 8000d3a:	d9e7      	bls.n	8000d0c <LCD_Clear+0xc>
}
 8000d3c:	bf00      	nop
 8000d3e:	bf00      	nop
 8000d40:	370c      	adds	r7, #12
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bc80      	pop	{r7}
 8000d46:	4770      	bx	lr
 8000d48:	20000494 	.word	0x20000494

08000d4c <LCD_Update>:

void LCD_Update(){
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
	for (uint8_t page = 0; page < 8; page++) {
 8000d52:	2300      	movs	r3, #0
 8000d54:	71fb      	strb	r3, [r7, #7]
 8000d56:	e02b      	b.n	8000db0 <LCD_Update+0x64>
		 LCD_Send(0xB0 | page, 0);// Set page address >> SET START LINE
 8000d58:	79fb      	ldrb	r3, [r7, #7]
 8000d5a:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8000d5e:	b2db      	uxtb	r3, r3
 8000d60:	2100      	movs	r1, #0
 8000d62:	4618      	mov	r0, r3
 8000d64:	f7ff ff4a 	bl	8000bfc <LCD_Send>
		 LCD_Send(0x10, 0); // Set column address high "16"
 8000d68:	2100      	movs	r1, #0
 8000d6a:	2010      	movs	r0, #16
 8000d6c:	f7ff ff46 	bl	8000bfc <LCD_Send>
		 LCD_Send(0x00, 0); // Set column address low "0"
 8000d70:	2100      	movs	r1, #0
 8000d72:	2000      	movs	r0, #0
 8000d74:	f7ff ff42 	bl	8000bfc <LCD_Send>
		 HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_SET);//DATA
 8000d78:	2201      	movs	r2, #1
 8000d7a:	2110      	movs	r1, #16
 8000d7c:	4810      	ldr	r0, [pc, #64]	@ (8000dc0 <LCD_Update+0x74>)
 8000d7e:	f002 f882 	bl	8002e86 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000d82:	2200      	movs	r2, #0
 8000d84:	2104      	movs	r1, #4
 8000d86:	480e      	ldr	r0, [pc, #56]	@ (8000dc0 <LCD_Update+0x74>)
 8000d88:	f002 f87d 	bl	8002e86 <HAL_GPIO_WritePin>
		 HAL_SPI_Transmit(&hspi1, lcd_buffer[page], 128, HAL_MAX_DELAY);
 8000d8c:	79fb      	ldrb	r3, [r7, #7]
 8000d8e:	01db      	lsls	r3, r3, #7
 8000d90:	4a0c      	ldr	r2, [pc, #48]	@ (8000dc4 <LCD_Update+0x78>)
 8000d92:	1899      	adds	r1, r3, r2
 8000d94:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d98:	2280      	movs	r2, #128	@ 0x80
 8000d9a:	480b      	ldr	r0, [pc, #44]	@ (8000dc8 <LCD_Update+0x7c>)
 8000d9c:	f003 fcf6 	bl	800478c <HAL_SPI_Transmit>
		 HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000da0:	2201      	movs	r2, #1
 8000da2:	2104      	movs	r1, #4
 8000da4:	4806      	ldr	r0, [pc, #24]	@ (8000dc0 <LCD_Update+0x74>)
 8000da6:	f002 f86e 	bl	8002e86 <HAL_GPIO_WritePin>
	for (uint8_t page = 0; page < 8; page++) {
 8000daa:	79fb      	ldrb	r3, [r7, #7]
 8000dac:	3301      	adds	r3, #1
 8000dae:	71fb      	strb	r3, [r7, #7]
 8000db0:	79fb      	ldrb	r3, [r7, #7]
 8000db2:	2b07      	cmp	r3, #7
 8000db4:	d9d0      	bls.n	8000d58 <LCD_Update+0xc>
	}
}
 8000db6:	bf00      	nop
 8000db8:	bf00      	nop
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	40010800 	.word	0x40010800
 8000dc4:	20000494 	.word	0x20000494
 8000dc8:	200008d8 	.word	0x200008d8

08000dcc <LCD_DrawPoint>:

void LCD_DrawPoint(uint8_t x, uint8_t y){
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	460a      	mov	r2, r1
 8000dd6:	71fb      	strb	r3, [r7, #7]
 8000dd8:	4613      	mov	r3, r2
 8000dda:	71bb      	strb	r3, [r7, #6]
	if (x >= 128 || y >= 64) return;
 8000ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	db20      	blt.n	8000e26 <LCD_DrawPoint+0x5a>
 8000de4:	79bb      	ldrb	r3, [r7, #6]
 8000de6:	2b3f      	cmp	r3, #63	@ 0x3f
 8000de8:	d81d      	bhi.n	8000e26 <LCD_DrawPoint+0x5a>
	lcd_buffer[y / 8][x] |= (1 << (y % 8));
 8000dea:	79bb      	ldrb	r3, [r7, #6]
 8000dec:	08db      	lsrs	r3, r3, #3
 8000dee:	b2d8      	uxtb	r0, r3
 8000df0:	4602      	mov	r2, r0
 8000df2:	79fb      	ldrb	r3, [r7, #7]
 8000df4:	490e      	ldr	r1, [pc, #56]	@ (8000e30 <LCD_DrawPoint+0x64>)
 8000df6:	01d2      	lsls	r2, r2, #7
 8000df8:	440a      	add	r2, r1
 8000dfa:	4413      	add	r3, r2
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	b25a      	sxtb	r2, r3
 8000e00:	79bb      	ldrb	r3, [r7, #6]
 8000e02:	f003 0307 	and.w	r3, r3, #7
 8000e06:	2101      	movs	r1, #1
 8000e08:	fa01 f303 	lsl.w	r3, r1, r3
 8000e0c:	b25b      	sxtb	r3, r3
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	b259      	sxtb	r1, r3
 8000e12:	4602      	mov	r2, r0
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	b2c8      	uxtb	r0, r1
 8000e18:	4905      	ldr	r1, [pc, #20]	@ (8000e30 <LCD_DrawPoint+0x64>)
 8000e1a:	01d2      	lsls	r2, r2, #7
 8000e1c:	440a      	add	r2, r1
 8000e1e:	4413      	add	r3, r2
 8000e20:	4602      	mov	r2, r0
 8000e22:	701a      	strb	r2, [r3, #0]
 8000e24:	e000      	b.n	8000e28 <LCD_DrawPoint+0x5c>
	if (x >= 128 || y >= 64) return;
 8000e26:	bf00      	nop
}
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr
 8000e30:	20000494 	.word	0x20000494

08000e34 <LCD_DrawChar>:

void LCD_DrawChar(uint8_t x, uint8_t y, char ch){
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b084      	sub	sp, #16
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	71fb      	strb	r3, [r7, #7]
 8000e3e:	460b      	mov	r3, r1
 8000e40:	71bb      	strb	r3, [r7, #6]
 8000e42:	4613      	mov	r3, r2
 8000e44:	717b      	strb	r3, [r7, #5]
	for(uint8_t c = 0; c < 8; c++){
 8000e46:	2300      	movs	r3, #0
 8000e48:	73fb      	strb	r3, [r7, #15]
 8000e4a:	e025      	b.n	8000e98 <LCD_DrawChar+0x64>
			for(uint8_t b = 0; b < 8; b++){
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	73bb      	strb	r3, [r7, #14]
 8000e50:	e01c      	b.n	8000e8c <LCD_DrawChar+0x58>
				 if(font8x8_basic[ch][c] >> b & 1){
 8000e52:	797a      	ldrb	r2, [r7, #5]
 8000e54:	7bfb      	ldrb	r3, [r7, #15]
 8000e56:	4914      	ldr	r1, [pc, #80]	@ (8000ea8 <LCD_DrawChar+0x74>)
 8000e58:	00d2      	lsls	r2, r2, #3
 8000e5a:	440a      	add	r2, r1
 8000e5c:	4413      	add	r3, r2
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	461a      	mov	r2, r3
 8000e62:	7bbb      	ldrb	r3, [r7, #14]
 8000e64:	fa42 f303 	asr.w	r3, r2, r3
 8000e68:	f003 0301 	and.w	r3, r3, #1
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d00a      	beq.n	8000e86 <LCD_DrawChar+0x52>
					 LCD_DrawPoint(x+b, y+c);
 8000e70:	79fa      	ldrb	r2, [r7, #7]
 8000e72:	7bbb      	ldrb	r3, [r7, #14]
 8000e74:	4413      	add	r3, r2
 8000e76:	b2d8      	uxtb	r0, r3
 8000e78:	79ba      	ldrb	r2, [r7, #6]
 8000e7a:	7bfb      	ldrb	r3, [r7, #15]
 8000e7c:	4413      	add	r3, r2
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	4619      	mov	r1, r3
 8000e82:	f7ff ffa3 	bl	8000dcc <LCD_DrawPoint>
			for(uint8_t b = 0; b < 8; b++){
 8000e86:	7bbb      	ldrb	r3, [r7, #14]
 8000e88:	3301      	adds	r3, #1
 8000e8a:	73bb      	strb	r3, [r7, #14]
 8000e8c:	7bbb      	ldrb	r3, [r7, #14]
 8000e8e:	2b07      	cmp	r3, #7
 8000e90:	d9df      	bls.n	8000e52 <LCD_DrawChar+0x1e>
	for(uint8_t c = 0; c < 8; c++){
 8000e92:	7bfb      	ldrb	r3, [r7, #15]
 8000e94:	3301      	adds	r3, #1
 8000e96:	73fb      	strb	r3, [r7, #15]
 8000e98:	7bfb      	ldrb	r3, [r7, #15]
 8000e9a:	2b07      	cmp	r3, #7
 8000e9c:	d9d6      	bls.n	8000e4c <LCD_DrawChar+0x18>
				 }
			}
		}
}
 8000e9e:	bf00      	nop
 8000ea0:	bf00      	nop
 8000ea2:	3710      	adds	r7, #16
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	2000001c 	.word	0x2000001c

08000eac <LCD_DrawCharX2>:

void LCD_DrawCharX2(uint8_t x, uint8_t y, char ch){
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	71fb      	strb	r3, [r7, #7]
 8000eb6:	460b      	mov	r3, r1
 8000eb8:	71bb      	strb	r3, [r7, #6]
 8000eba:	4613      	mov	r3, r2
 8000ebc:	717b      	strb	r3, [r7, #5]
	for(uint8_t c = 0; c < 8; c++){
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	73fb      	strb	r3, [r7, #15]
 8000ec2:	e05e      	b.n	8000f82 <LCD_DrawCharX2+0xd6>
			for(uint8_t b = 0; b < 8; b++){
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	73bb      	strb	r3, [r7, #14]
 8000ec8:	e055      	b.n	8000f76 <LCD_DrawCharX2+0xca>
				 if(font8x8_basic[ch][c] >> b & 1){
 8000eca:	797a      	ldrb	r2, [r7, #5]
 8000ecc:	7bfb      	ldrb	r3, [r7, #15]
 8000ece:	4931      	ldr	r1, [pc, #196]	@ (8000f94 <LCD_DrawCharX2+0xe8>)
 8000ed0:	00d2      	lsls	r2, r2, #3
 8000ed2:	440a      	add	r2, r1
 8000ed4:	4413      	add	r3, r2
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	461a      	mov	r2, r3
 8000eda:	7bbb      	ldrb	r3, [r7, #14]
 8000edc:	fa42 f303 	asr.w	r3, r2, r3
 8000ee0:	f003 0301 	and.w	r3, r3, #1
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d043      	beq.n	8000f70 <LCD_DrawCharX2+0xc4>
					 LCD_DrawPoint(x+b*2, y+c*2);//0|0
 8000ee8:	7bbb      	ldrb	r3, [r7, #14]
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	b2da      	uxtb	r2, r3
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	4413      	add	r3, r2
 8000ef2:	b2d8      	uxtb	r0, r3
 8000ef4:	7bfb      	ldrb	r3, [r7, #15]
 8000ef6:	005b      	lsls	r3, r3, #1
 8000ef8:	b2da      	uxtb	r2, r3
 8000efa:	79bb      	ldrb	r3, [r7, #6]
 8000efc:	4413      	add	r3, r2
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	4619      	mov	r1, r3
 8000f02:	f7ff ff63 	bl	8000dcc <LCD_DrawPoint>
					 LCD_DrawPoint(x+b*2, y+1+c*2);//0|1
 8000f06:	7bbb      	ldrb	r3, [r7, #14]
 8000f08:	005b      	lsls	r3, r3, #1
 8000f0a:	b2da      	uxtb	r2, r3
 8000f0c:	79fb      	ldrb	r3, [r7, #7]
 8000f0e:	4413      	add	r3, r2
 8000f10:	b2d8      	uxtb	r0, r3
 8000f12:	7bfb      	ldrb	r3, [r7, #15]
 8000f14:	005b      	lsls	r3, r3, #1
 8000f16:	b2da      	uxtb	r2, r3
 8000f18:	79bb      	ldrb	r3, [r7, #6]
 8000f1a:	4413      	add	r3, r2
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	3301      	adds	r3, #1
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	4619      	mov	r1, r3
 8000f24:	f7ff ff52 	bl	8000dcc <LCD_DrawPoint>
					 LCD_DrawPoint(x+1+b*2, y+c*2);//1|0
 8000f28:	7bbb      	ldrb	r3, [r7, #14]
 8000f2a:	005b      	lsls	r3, r3, #1
 8000f2c:	b2da      	uxtb	r2, r3
 8000f2e:	79fb      	ldrb	r3, [r7, #7]
 8000f30:	4413      	add	r3, r2
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	3301      	adds	r3, #1
 8000f36:	b2d8      	uxtb	r0, r3
 8000f38:	7bfb      	ldrb	r3, [r7, #15]
 8000f3a:	005b      	lsls	r3, r3, #1
 8000f3c:	b2da      	uxtb	r2, r3
 8000f3e:	79bb      	ldrb	r3, [r7, #6]
 8000f40:	4413      	add	r3, r2
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	4619      	mov	r1, r3
 8000f46:	f7ff ff41 	bl	8000dcc <LCD_DrawPoint>
					 LCD_DrawPoint(x+1+b*2, y+1+c*2);//1|1
 8000f4a:	7bbb      	ldrb	r3, [r7, #14]
 8000f4c:	005b      	lsls	r3, r3, #1
 8000f4e:	b2da      	uxtb	r2, r3
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	4413      	add	r3, r2
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	3301      	adds	r3, #1
 8000f58:	b2d8      	uxtb	r0, r3
 8000f5a:	7bfb      	ldrb	r3, [r7, #15]
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	b2da      	uxtb	r2, r3
 8000f60:	79bb      	ldrb	r3, [r7, #6]
 8000f62:	4413      	add	r3, r2
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	3301      	adds	r3, #1
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	f7ff ff2e 	bl	8000dcc <LCD_DrawPoint>
			for(uint8_t b = 0; b < 8; b++){
 8000f70:	7bbb      	ldrb	r3, [r7, #14]
 8000f72:	3301      	adds	r3, #1
 8000f74:	73bb      	strb	r3, [r7, #14]
 8000f76:	7bbb      	ldrb	r3, [r7, #14]
 8000f78:	2b07      	cmp	r3, #7
 8000f7a:	d9a6      	bls.n	8000eca <LCD_DrawCharX2+0x1e>
	for(uint8_t c = 0; c < 8; c++){
 8000f7c:	7bfb      	ldrb	r3, [r7, #15]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	73fb      	strb	r3, [r7, #15]
 8000f82:	7bfb      	ldrb	r3, [r7, #15]
 8000f84:	2b07      	cmp	r3, #7
 8000f86:	d99d      	bls.n	8000ec4 <LCD_DrawCharX2+0x18>
				 }
			}
		}
}
 8000f88:	bf00      	nop
 8000f8a:	bf00      	nop
 8000f8c:	3710      	adds	r7, #16
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	2000001c 	.word	0x2000001c

08000f98 <LCD_DrawText>:

void LCD_DrawText(uint8_t x, uint8_t y, const char *text, uint8_t isScale){
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	603a      	str	r2, [r7, #0]
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	71bb      	strb	r3, [r7, #6]
 8000faa:	4613      	mov	r3, r2
 8000fac:	717b      	strb	r3, [r7, #5]
	while(*text){
 8000fae:	e023      	b.n	8000ff8 <LCD_DrawText+0x60>
		if(isScale){
 8000fb0:	797b      	ldrb	r3, [r7, #5]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d011      	beq.n	8000fda <LCD_DrawText+0x42>
			LCD_DrawCharX2(x, y, *text++);
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	1c5a      	adds	r2, r3, #1
 8000fba:	603a      	str	r2, [r7, #0]
 8000fbc:	781a      	ldrb	r2, [r3, #0]
 8000fbe:	79b9      	ldrb	r1, [r7, #6]
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff ff72 	bl	8000eac <LCD_DrawCharX2>
			x+=FONT_SIZE*2-1;
 8000fc8:	2308      	movs	r3, #8
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	b2da      	uxtb	r2, r3
 8000fce:	79fb      	ldrb	r3, [r7, #7]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	3b01      	subs	r3, #1
 8000fd6:	71fb      	strb	r3, [r7, #7]
 8000fd8:	e00e      	b.n	8000ff8 <LCD_DrawText+0x60>
		}else{
			LCD_DrawChar(x, y, *text++);
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	1c5a      	adds	r2, r3, #1
 8000fde:	603a      	str	r2, [r7, #0]
 8000fe0:	781a      	ldrb	r2, [r3, #0]
 8000fe2:	79b9      	ldrb	r1, [r7, #6]
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff ff24 	bl	8000e34 <LCD_DrawChar>
			x+=FONT_SIZE-1;
 8000fec:	2208      	movs	r2, #8
 8000fee:	79fb      	ldrb	r3, [r7, #7]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	3b01      	subs	r3, #1
 8000ff6:	71fb      	strb	r3, [r7, #7]
	while(*text){
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d1d7      	bne.n	8000fb0 <LCD_DrawText+0x18>
		}

	}
}
 8001000:	bf00      	nop
 8001002:	bf00      	nop
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
	...

0800100c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b090      	sub	sp, #64	@ 0x40
 8001010:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001012:	f000 fd51 	bl	8001ab8 <HAL_Init>

  /* USER CODE BEGIN Init */
  __HAL_RCC_PWR_CLK_ENABLE(); // PWR
 8001016:	4b67      	ldr	r3, [pc, #412]	@ (80011b4 <main+0x1a8>)
 8001018:	69db      	ldr	r3, [r3, #28]
 800101a:	4a66      	ldr	r2, [pc, #408]	@ (80011b4 <main+0x1a8>)
 800101c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001020:	61d3      	str	r3, [r2, #28]
 8001022:	4b64      	ldr	r3, [pc, #400]	@ (80011b4 <main+0x1a8>)
 8001024:	69db      	ldr	r3, [r3, #28]
 8001026:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800102a:	603b      	str	r3, [r7, #0]
 800102c:	683b      	ldr	r3, [r7, #0]
  HAL_PWR_EnableBkUpAccess();// backup-
 800102e:	f001 ff5b 	bl	8002ee8 <HAL_PWR_EnableBkUpAccess>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001032:	f000 f8df 	bl	80011f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001036:	f000 faa5 	bl	8001584 <MX_GPIO_Init>
  MX_SPI1_Init();
 800103a:	f000 fa6d 	bl	8001518 <MX_SPI1_Init>
  MX_RTC_Init();
 800103e:	f000 f9a3 	bl	8001388 <MX_RTC_Init>
  MX_ADC1_Init();
 8001042:	f000 f92d 	bl	80012a0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);//
 8001046:	485c      	ldr	r0, [pc, #368]	@ (80011b8 <main+0x1ac>)
 8001048:	f001 f9f0 	bl	800242c <HAL_ADCEx_Calibration_Start>
  LCD_Init();
 800104c:	f7ff fe06 	bl	8000c5c <LCD_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char timeStr[9];
  char dateStr[13] = {0}; //WWW DD/MM/YY
 8001050:	f107 031c 	add.w	r3, r7, #28
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	605a      	str	r2, [r3, #4]
 800105a:	609a      	str	r2, [r3, #8]
 800105c:	731a      	strb	r2, [r3, #12]
  char batStr[8] = {0};
 800105e:	f107 0314 	add.w	r3, r7, #20
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	605a      	str	r2, [r3, #4]
  uint8_t dataFormat = 0b1111;//YYMMDDWW
 8001068:	230f      	movs	r3, #15
 800106a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  char tempC[16];

  Get_Time_Now(timeStr, &clkTime);
 800106e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001072:	4952      	ldr	r1, [pc, #328]	@ (80011bc <main+0x1b0>)
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff fb73 	bl	8000760 <Get_Time_Now>
  Get_Date_Now(dateStr, dataFormat, &clkDate);
 800107a:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800107e:	f107 031c 	add.w	r3, r7, #28
 8001082:	4a4f      	ldr	r2, [pc, #316]	@ (80011c0 <main+0x1b4>)
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff fbdf 	bl	8000848 <Get_Date_Now>
  HAL_ADC_Start_IT(&hadc1);
 800108a:	484b      	ldr	r0, [pc, #300]	@ (80011b8 <main+0x1ac>)
 800108c:	f000 fe72 	bl	8001d74 <HAL_ADC_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  LCD_Clear();
 8001090:	f7ff fe36 	bl	8000d00 <LCD_Clear>

	  if (rtc_tick) {
 8001094:	4b4b      	ldr	r3, [pc, #300]	@ (80011c4 <main+0x1b8>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d05d      	beq.n	8001158 <main+0x14c>
	      rtc_tick = 0;
 800109c:	4b49      	ldr	r3, [pc, #292]	@ (80011c4 <main+0x1b8>)
 800109e:	2200      	movs	r2, #0
 80010a0:	701a      	strb	r2, [r3, #0]
	      Get_Time_Now(timeStr, &clkTime);
 80010a2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010a6:	4945      	ldr	r1, [pc, #276]	@ (80011bc <main+0x1b0>)
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff fb59 	bl	8000760 <Get_Time_Now>
		  if(clkTime.Hours == 0x00 && clkTime.Minutes == 0x00 && (clkTime.Seconds == 0x00)){
 80010ae:	4b43      	ldr	r3, [pc, #268]	@ (80011bc <main+0x1b0>)
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d10f      	bne.n	80010d6 <main+0xca>
 80010b6:	4b41      	ldr	r3, [pc, #260]	@ (80011bc <main+0x1b0>)
 80010b8:	785b      	ldrb	r3, [r3, #1]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d10b      	bne.n	80010d6 <main+0xca>
 80010be:	4b3f      	ldr	r3, [pc, #252]	@ (80011bc <main+0x1b0>)
 80010c0:	789b      	ldrb	r3, [r3, #2]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d107      	bne.n	80010d6 <main+0xca>
			  Get_Date_Now(dateStr, dataFormat, &clkDate);
 80010c6:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80010ca:	f107 031c 	add.w	r3, r7, #28
 80010ce:	4a3c      	ldr	r2, [pc, #240]	@ (80011c0 <main+0x1b4>)
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff fbb9 	bl	8000848 <Get_Date_Now>
		  }
		  if(adc1_tick){
 80010d6:	4b3c      	ldr	r3, [pc, #240]	@ (80011c8 <main+0x1bc>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d03c      	beq.n	8001158 <main+0x14c>
			  adc1_tick = 0;
 80010de:	4b3a      	ldr	r3, [pc, #232]	@ (80011c8 <main+0x1bc>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	701a      	strb	r2, [r3, #0]
			  Thermistor_strCalcTempC(tempC, adc1_value_thermistor);
 80010e4:	4b39      	ldr	r3, [pc, #228]	@ (80011cc <main+0x1c0>)
 80010e6:	881a      	ldrh	r2, [r3, #0]
 80010e8:	1d3b      	adds	r3, r7, #4
 80010ea:	4611      	mov	r1, r2
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff fcf7 	bl	8000ae0 <Thermistor_strCalcTempC>
			  float vbat = ((float)adc1_value_battery / 4095.0f) * 6.6f;
 80010f2:	4b37      	ldr	r3, [pc, #220]	@ (80011d0 <main+0x1c4>)
 80010f4:	881b      	ldrh	r3, [r3, #0]
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff f8de 	bl	80002b8 <__aeabi_ui2f>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4935      	ldr	r1, [pc, #212]	@ (80011d4 <main+0x1c8>)
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff f9e5 	bl	80004d0 <__aeabi_fdiv>
 8001106:	4603      	mov	r3, r0
 8001108:	4933      	ldr	r1, [pc, #204]	@ (80011d8 <main+0x1cc>)
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff f92c 	bl	8000368 <__aeabi_fmul>
 8001110:	4603      	mov	r3, r0
 8001112:	63bb      	str	r3, [r7, #56]	@ 0x38
			  battery_level = ((vbat - 3.0f) / (4.2f - 3.0f)) * 100.0f;
 8001114:	4931      	ldr	r1, [pc, #196]	@ (80011dc <main+0x1d0>)
 8001116:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001118:	f7ff f81c 	bl	8000154 <__aeabi_fsub>
 800111c:	4603      	mov	r3, r0
 800111e:	4930      	ldr	r1, [pc, #192]	@ (80011e0 <main+0x1d4>)
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff f9d5 	bl	80004d0 <__aeabi_fdiv>
 8001126:	4603      	mov	r3, r0
 8001128:	492e      	ldr	r1, [pc, #184]	@ (80011e4 <main+0x1d8>)
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff f91c 	bl	8000368 <__aeabi_fmul>
 8001130:	4603      	mov	r3, r0
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff faf4 	bl	8000720 <__aeabi_f2uiz>
 8001138:	4603      	mov	r3, r0
 800113a:	b29a      	uxth	r2, r3
 800113c:	4b2a      	ldr	r3, [pc, #168]	@ (80011e8 <main+0x1dc>)
 800113e:	801a      	strh	r2, [r3, #0]
	  		  floatToCharArr(batStr, battery_level);
 8001140:	4b29      	ldr	r3, [pc, #164]	@ (80011e8 <main+0x1dc>)
 8001142:	881b      	ldrh	r3, [r3, #0]
 8001144:	461a      	mov	r2, r3
 8001146:	f107 0314 	add.w	r3, r7, #20
 800114a:	4611      	mov	r1, r2
 800114c:	4618      	mov	r0, r3
 800114e:	f000 fa9b 	bl	8001688 <floatToCharArr>
			  HAL_ADC_Start_IT(&hadc1);
 8001152:	4819      	ldr	r0, [pc, #100]	@ (80011b8 <main+0x1ac>)
 8001154:	f000 fe0e 	bl	8001d74 <HAL_ADC_Start_IT>
		  }
	  }


	  if(HAL_GPIO_ReadPin(CHARG_GPIO_Port, CHARG_Pin) == GPIO_PIN_SET){
 8001158:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800115c:	4823      	ldr	r0, [pc, #140]	@ (80011ec <main+0x1e0>)
 800115e:	f001 fe7b 	bl	8002e58 <HAL_GPIO_ReadPin>
 8001162:	4603      	mov	r3, r0
 8001164:	2b01      	cmp	r3, #1
 8001166:	d107      	bne.n	8001178 <main+0x16c>
		  LCD_DrawText(96, 4, batStr, 0);
 8001168:	f107 0214 	add.w	r2, r7, #20
 800116c:	2300      	movs	r3, #0
 800116e:	2104      	movs	r1, #4
 8001170:	2060      	movs	r0, #96	@ 0x60
 8001172:	f7ff ff11 	bl	8000f98 <LCD_DrawText>
 8001176:	e005      	b.n	8001184 <main+0x178>

	  }else{
		  LCD_DrawText(96, 4, "~~~", 0);
 8001178:	2300      	movs	r3, #0
 800117a:	4a1d      	ldr	r2, [pc, #116]	@ (80011f0 <main+0x1e4>)
 800117c:	2104      	movs	r1, #4
 800117e:	2060      	movs	r0, #96	@ 0x60
 8001180:	f7ff ff0a 	bl	8000f98 <LCD_DrawText>
	  }

	  LCD_DrawText(4, 16, timeStr, 1);
 8001184:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8001188:	2301      	movs	r3, #1
 800118a:	2110      	movs	r1, #16
 800118c:	2004      	movs	r0, #4
 800118e:	f7ff ff03 	bl	8000f98 <LCD_DrawText>
	  LCD_DrawText(16, 36, dateStr, 0);
 8001192:	f107 021c 	add.w	r2, r7, #28
 8001196:	2300      	movs	r3, #0
 8001198:	2124      	movs	r1, #36	@ 0x24
 800119a:	2010      	movs	r0, #16
 800119c:	f7ff fefc 	bl	8000f98 <LCD_DrawText>

	  LCD_DrawText(8, 48, tempC, 0);
 80011a0:	1d3a      	adds	r2, r7, #4
 80011a2:	2300      	movs	r3, #0
 80011a4:	2130      	movs	r1, #48	@ 0x30
 80011a6:	2008      	movs	r0, #8
 80011a8:	f7ff fef6 	bl	8000f98 <LCD_DrawText>

	  LCD_Update();
 80011ac:	f7ff fdce 	bl	8000d4c <LCD_Update>
	  LCD_Clear();
 80011b0:	e76e      	b.n	8001090 <main+0x84>
 80011b2:	bf00      	nop
 80011b4:	40021000 	.word	0x40021000
 80011b8:	20000894 	.word	0x20000894
 80011bc:	2000093c 	.word	0x2000093c
 80011c0:	20000940 	.word	0x20000940
 80011c4:	20000930 	.word	0x20000930
 80011c8:	20000931 	.word	0x20000931
 80011cc:	20000936 	.word	0x20000936
 80011d0:	20000934 	.word	0x20000934
 80011d4:	457ff000 	.word	0x457ff000
 80011d8:	40d33333 	.word	0x40d33333
 80011dc:	40400000 	.word	0x40400000
 80011e0:	3f999998 	.word	0x3f999998
 80011e4:	42c80000 	.word	0x42c80000
 80011e8:	20000938 	.word	0x20000938
 80011ec:	40010800 	.word	0x40010800
 80011f0:	08004ed4 	.word	0x08004ed4

080011f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b094      	sub	sp, #80	@ 0x50
 80011f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011fe:	2228      	movs	r2, #40	@ 0x28
 8001200:	2100      	movs	r1, #0
 8001202:	4618      	mov	r0, r3
 8001204:	f003 fcbf 	bl	8004b86 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001208:	f107 0314 	add.w	r3, r7, #20
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
 8001214:	60da      	str	r2, [r3, #12]
 8001216:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001218:	1d3b      	adds	r3, r7, #4
 800121a:	2200      	movs	r2, #0
 800121c:	601a      	str	r2, [r3, #0]
 800121e:	605a      	str	r2, [r3, #4]
 8001220:	609a      	str	r2, [r3, #8]
 8001222:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001224:	2306      	movs	r3, #6
 8001226:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001228:	2301      	movs	r3, #1
 800122a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800122c:	2301      	movs	r3, #1
 800122e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001230:	2310      	movs	r3, #16
 8001232:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001234:	2300      	movs	r3, #0
 8001236:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001238:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800123c:	4618      	mov	r0, r3
 800123e:	f001 fe5f 	bl	8002f00 <HAL_RCC_OscConfig>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001248:	f000 fa68 	bl	800171c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800124c:	230f      	movs	r3, #15
 800124e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001250:	2300      	movs	r3, #0
 8001252:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001254:	2300      	movs	r3, #0
 8001256:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001258:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800125c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800125e:	2300      	movs	r3, #0
 8001260:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001262:	f107 0314 	add.w	r3, r7, #20
 8001266:	2100      	movs	r1, #0
 8001268:	4618      	mov	r0, r3
 800126a:	f002 f8cb 	bl	8003404 <HAL_RCC_ClockConfig>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001274:	f000 fa52 	bl	800171c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8001278:	2303      	movs	r3, #3
 800127a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800127c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001280:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001282:	2300      	movs	r3, #0
 8001284:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001286:	1d3b      	adds	r3, r7, #4
 8001288:	4618      	mov	r0, r3
 800128a:	f002 fa35 	bl	80036f8 <HAL_RCCEx_PeriphCLKConfig>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001294:	f000 fa42 	bl	800171c <Error_Handler>
  }
}
 8001298:	bf00      	nop
 800129a:	3750      	adds	r7, #80	@ 0x50
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b08a      	sub	sp, #40	@ 0x28
 80012a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012a6:	f107 031c 	add.w	r3, r7, #28
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]
 80012b0:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80012b2:	463b      	mov	r3, r7
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	609a      	str	r2, [r3, #8]
 80012bc:	60da      	str	r2, [r3, #12]
 80012be:	611a      	str	r2, [r3, #16]
 80012c0:	615a      	str	r2, [r3, #20]
 80012c2:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80012c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001380 <MX_ADC1_Init+0xe0>)
 80012c6:	4a2f      	ldr	r2, [pc, #188]	@ (8001384 <MX_ADC1_Init+0xe4>)
 80012c8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80012ca:	4b2d      	ldr	r3, [pc, #180]	@ (8001380 <MX_ADC1_Init+0xe0>)
 80012cc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012d0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012d2:	4b2b      	ldr	r3, [pc, #172]	@ (8001380 <MX_ADC1_Init+0xe0>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012d8:	4b29      	ldr	r3, [pc, #164]	@ (8001380 <MX_ADC1_Init+0xe0>)
 80012da:	2200      	movs	r2, #0
 80012dc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012de:	4b28      	ldr	r3, [pc, #160]	@ (8001380 <MX_ADC1_Init+0xe0>)
 80012e0:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80012e4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012e6:	4b26      	ldr	r3, [pc, #152]	@ (8001380 <MX_ADC1_Init+0xe0>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80012ec:	4b24      	ldr	r3, [pc, #144]	@ (8001380 <MX_ADC1_Init+0xe0>)
 80012ee:	2201      	movs	r2, #1
 80012f0:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012f2:	4823      	ldr	r0, [pc, #140]	@ (8001380 <MX_ADC1_Init+0xe0>)
 80012f4:	f000 fc66 	bl	8001bc4 <HAL_ADC_Init>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_ADC1_Init+0x62>
  {
    Error_Handler();
 80012fe:	f000 fa0d 	bl	800171c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001302:	2308      	movs	r3, #8
 8001304:	61fb      	str	r3, [r7, #28]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001306:	2301      	movs	r3, #1
 8001308:	623b      	str	r3, [r7, #32]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 800130a:	2302      	movs	r3, #2
 800130c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800130e:	f107 031c 	add.w	r3, r7, #28
 8001312:	4619      	mov	r1, r3
 8001314:	481a      	ldr	r0, [pc, #104]	@ (8001380 <MX_ADC1_Init+0xe0>)
 8001316:	f000 fef5 	bl	8002104 <HAL_ADC_ConfigChannel>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_ADC1_Init+0x84>
  {
    Error_Handler();
 8001320:	f000 f9fc 	bl	800171c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8001324:	2301      	movs	r3, #1
 8001326:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001328:	2301      	movs	r3, #1
 800132a:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 2;
 800132c:	2302      	movs	r3, #2
 800132e:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8001330:	2302      	movs	r3, #2
 8001332:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8001334:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8001338:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = ENABLE;
 800133a:	2301      	movs	r3, #1
 800133c:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800133e:	2300      	movs	r3, #0
 8001340:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001346:	463b      	mov	r3, r7
 8001348:	4619      	mov	r1, r3
 800134a:	480d      	ldr	r0, [pc, #52]	@ (8001380 <MX_ADC1_Init+0xe0>)
 800134c:	f001 f954 	bl	80025f8 <HAL_ADCEx_InjectedConfigChannel>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 8001356:	f000 f9e1 	bl	800171c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_8;
 800135a:	2308      	movs	r3, #8
 800135c:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 800135e:	2302      	movs	r3, #2
 8001360:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001362:	463b      	mov	r3, r7
 8001364:	4619      	mov	r1, r3
 8001366:	4806      	ldr	r0, [pc, #24]	@ (8001380 <MX_ADC1_Init+0xe0>)
 8001368:	f001 f946 	bl	80025f8 <HAL_ADCEx_InjectedConfigChannel>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 8001372:	f000 f9d3 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001376:	bf00      	nop
 8001378:	3728      	adds	r7, #40	@ 0x28
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	20000894 	.word	0x20000894
 8001384:	40012400 	.word	0x40012400

08001388 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800138e:	1d3b      	adds	r3, r7, #4
 8001390:	2100      	movs	r1, #0
 8001392:	460a      	mov	r2, r1
 8001394:	801a      	strh	r2, [r3, #0]
 8001396:	460a      	mov	r2, r1
 8001398:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 800139a:	2300      	movs	r3, #0
 800139c:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800139e:	4b5c      	ldr	r3, [pc, #368]	@ (8001510 <MX_RTC_Init+0x188>)
 80013a0:	4a5c      	ldr	r2, [pc, #368]	@ (8001514 <MX_RTC_Init+0x18c>)
 80013a2:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80013a4:	4b5a      	ldr	r3, [pc, #360]	@ (8001510 <MX_RTC_Init+0x188>)
 80013a6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80013aa:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80013ac:	4b58      	ldr	r3, [pc, #352]	@ (8001510 <MX_RTC_Init+0x188>)
 80013ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013b2:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80013b4:	4856      	ldr	r0, [pc, #344]	@ (8001510 <MX_RTC_Init+0x188>)
 80013b6:	f002 fb0b 	bl	80039d0 <HAL_RTC_Init>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 80013c0:	f000 f9ac 	bl	800171c <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F)
 80013c4:	2101      	movs	r1, #1
 80013c6:	4852      	ldr	r0, [pc, #328]	@ (8001510 <MX_RTC_Init+0x188>)
 80013c8:	f003 f940 	bl	800464c <HAL_RTCEx_BKUPRead>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f240 322f 	movw	r2, #815	@ 0x32f
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d042      	beq.n	800145c <MX_RTC_Init+0xd4>
    {
  	  	sTime.Hours = 0x15;
 80013d6:	2315      	movs	r3, #21
 80013d8:	713b      	strb	r3, [r7, #4]
  	    sTime.Minutes = 0x18;
 80013da:	2318      	movs	r3, #24
 80013dc:	717b      	strb	r3, [r7, #5]
  	    sTime.Seconds = 0x40;
 80013de:	2340      	movs	r3, #64	@ 0x40
 80013e0:	71bb      	strb	r3, [r7, #6]

  	    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	2201      	movs	r2, #1
 80013e6:	4619      	mov	r1, r3
 80013e8:	4849      	ldr	r0, [pc, #292]	@ (8001510 <MX_RTC_Init+0x188>)
 80013ea:	f002 fb7d 	bl	8003ae8 <HAL_RTC_SetTime>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_RTC_Init+0x70>
  	    {
  	      Error_Handler();
 80013f4:	f000 f992 	bl	800171c <Error_Handler>
  	    }
  	  DateToUpdate.WeekDay = RTC_WEEKDAY_THURSDAY;
 80013f8:	2304      	movs	r3, #4
 80013fa:	703b      	strb	r3, [r7, #0]
  	  DateToUpdate.Month = RTC_MONTH_OCTOBER;
 80013fc:	2310      	movs	r3, #16
 80013fe:	707b      	strb	r3, [r7, #1]
  	  DateToUpdate.Date = 0x16;
 8001400:	2316      	movs	r3, #22
 8001402:	70bb      	strb	r3, [r7, #2]
  	  DateToUpdate.Year = 0x25;
 8001404:	2325      	movs	r3, #37	@ 0x25
 8001406:	70fb      	strb	r3, [r7, #3]

  	    if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001408:	463b      	mov	r3, r7
 800140a:	2201      	movs	r2, #1
 800140c:	4619      	mov	r1, r3
 800140e:	4840      	ldr	r0, [pc, #256]	@ (8001510 <MX_RTC_Init+0x188>)
 8001410:	f002 fcda 	bl	8003dc8 <HAL_RTC_SetDate>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_RTC_Init+0x96>
  	    {
  	      Error_Handler();
 800141a:	f000 f97f 	bl	800171c <Error_Handler>
  	    }

  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F);//set flag
 800141e:	f240 322f 	movw	r2, #815	@ 0x32f
 8001422:	2101      	movs	r1, #1
 8001424:	483a      	ldr	r0, [pc, #232]	@ (8001510 <MX_RTC_Init+0x188>)
 8001426:	f003 f8f7 	bl	8004618 <HAL_RTCEx_BKUPWrite>
  	    //save DATE wdDDMMYY
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, DateToUpdate.WeekDay);
 800142a:	783b      	ldrb	r3, [r7, #0]
 800142c:	461a      	mov	r2, r3
 800142e:	2102      	movs	r1, #2
 8001430:	4837      	ldr	r0, [pc, #220]	@ (8001510 <MX_RTC_Init+0x188>)
 8001432:	f003 f8f1 	bl	8004618 <HAL_RTCEx_BKUPWrite>
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR3, DateToUpdate.Date);
 8001436:	78bb      	ldrb	r3, [r7, #2]
 8001438:	461a      	mov	r2, r3
 800143a:	2103      	movs	r1, #3
 800143c:	4834      	ldr	r0, [pc, #208]	@ (8001510 <MX_RTC_Init+0x188>)
 800143e:	f003 f8eb 	bl	8004618 <HAL_RTCEx_BKUPWrite>
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR4, DateToUpdate.Month);
 8001442:	787b      	ldrb	r3, [r7, #1]
 8001444:	461a      	mov	r2, r3
 8001446:	2104      	movs	r1, #4
 8001448:	4831      	ldr	r0, [pc, #196]	@ (8001510 <MX_RTC_Init+0x188>)
 800144a:	f003 f8e5 	bl	8004618 <HAL_RTCEx_BKUPWrite>
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR5, DateToUpdate.Year);
 800144e:	78fb      	ldrb	r3, [r7, #3]
 8001450:	461a      	mov	r2, r3
 8001452:	2105      	movs	r1, #5
 8001454:	482e      	ldr	r0, [pc, #184]	@ (8001510 <MX_RTC_Init+0x188>)
 8001456:	f003 f8df 	bl	8004618 <HAL_RTCEx_BKUPWrite>
 800145a:	e021      	b.n	80014a0 <MX_RTC_Init+0x118>
    }else{
  	    DateToUpdate.WeekDay = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 800145c:	2102      	movs	r1, #2
 800145e:	482c      	ldr	r0, [pc, #176]	@ (8001510 <MX_RTC_Init+0x188>)
 8001460:	f003 f8f4 	bl	800464c <HAL_RTCEx_BKUPRead>
 8001464:	4603      	mov	r3, r0
 8001466:	b2db      	uxtb	r3, r3
 8001468:	703b      	strb	r3, [r7, #0]
  	    DateToUpdate.Date    = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR3);
 800146a:	2103      	movs	r1, #3
 800146c:	4828      	ldr	r0, [pc, #160]	@ (8001510 <MX_RTC_Init+0x188>)
 800146e:	f003 f8ed 	bl	800464c <HAL_RTCEx_BKUPRead>
 8001472:	4603      	mov	r3, r0
 8001474:	b2db      	uxtb	r3, r3
 8001476:	70bb      	strb	r3, [r7, #2]
  	    DateToUpdate.Month   = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR4);
 8001478:	2104      	movs	r1, #4
 800147a:	4825      	ldr	r0, [pc, #148]	@ (8001510 <MX_RTC_Init+0x188>)
 800147c:	f003 f8e6 	bl	800464c <HAL_RTCEx_BKUPRead>
 8001480:	4603      	mov	r3, r0
 8001482:	b2db      	uxtb	r3, r3
 8001484:	707b      	strb	r3, [r7, #1]
  	    DateToUpdate.Year    = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR5);
 8001486:	2105      	movs	r1, #5
 8001488:	4821      	ldr	r0, [pc, #132]	@ (8001510 <MX_RTC_Init+0x188>)
 800148a:	f003 f8df 	bl	800464c <HAL_RTCEx_BKUPRead>
 800148e:	4603      	mov	r3, r0
 8001490:	b2db      	uxtb	r3, r3
 8001492:	70fb      	strb	r3, [r7, #3]
  	    HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD);
 8001494:	463b      	mov	r3, r7
 8001496:	2201      	movs	r2, #1
 8001498:	4619      	mov	r1, r3
 800149a:	481d      	ldr	r0, [pc, #116]	@ (8001510 <MX_RTC_Init+0x188>)
 800149c:	f002 fc94 	bl	8003dc8 <HAL_RTC_SetDate>
    }
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x16;
 80014a0:	2316      	movs	r3, #22
 80014a2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x14;
 80014a4:	2314      	movs	r3, #20
 80014a6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80014a8:	2300      	movs	r3, #0
 80014aa:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80014ac:	1d3b      	adds	r3, r7, #4
 80014ae:	2201      	movs	r2, #1
 80014b0:	4619      	mov	r1, r3
 80014b2:	4817      	ldr	r0, [pc, #92]	@ (8001510 <MX_RTC_Init+0x188>)
 80014b4:	f002 fb18 	bl	8003ae8 <HAL_RTC_SetTime>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 80014be:	f000 f92d 	bl	800171c <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_THURSDAY;
 80014c2:	2304      	movs	r3, #4
 80014c4:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_OCTOBER;
 80014c6:	2310      	movs	r3, #16
 80014c8:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x16;
 80014ca:	2316      	movs	r3, #22
 80014cc:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x25;
 80014ce:	2325      	movs	r3, #37	@ 0x25
 80014d0:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80014d2:	463b      	mov	r3, r7
 80014d4:	2201      	movs	r2, #1
 80014d6:	4619      	mov	r1, r3
 80014d8:	480d      	ldr	r0, [pc, #52]	@ (8001510 <MX_RTC_Init+0x188>)
 80014da:	f002 fc75 	bl	8003dc8 <HAL_RTC_SetDate>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <MX_RTC_Init+0x160>
  {
    Error_Handler();
 80014e4:	f000 f91a 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 80014e8:	2200      	movs	r2, #0
 80014ea:	2100      	movs	r1, #0
 80014ec:	2003      	movs	r0, #3
 80014ee:	f001 faf4 	bl	8002ada <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_IRQn);
 80014f2:	2003      	movs	r0, #3
 80014f4:	f001 fb0d 	bl	8002b12 <HAL_NVIC_EnableIRQ>
  __HAL_RTC_SECOND_ENABLE_IT(&hrtc, RTC_IT_SEC);
 80014f8:	4b05      	ldr	r3, [pc, #20]	@ (8001510 <MX_RTC_Init+0x188>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	4b04      	ldr	r3, [pc, #16]	@ (8001510 <MX_RTC_Init+0x188>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f042 0201 	orr.w	r2, r2, #1
 8001506:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTC_Init 2 */

}
 8001508:	bf00      	nop
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	200008c4 	.word	0x200008c4
 8001514:	40002800 	.word	0x40002800

08001518 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800151c:	4b17      	ldr	r3, [pc, #92]	@ (800157c <MX_SPI1_Init+0x64>)
 800151e:	4a18      	ldr	r2, [pc, #96]	@ (8001580 <MX_SPI1_Init+0x68>)
 8001520:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001522:	4b16      	ldr	r3, [pc, #88]	@ (800157c <MX_SPI1_Init+0x64>)
 8001524:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001528:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800152a:	4b14      	ldr	r3, [pc, #80]	@ (800157c <MX_SPI1_Init+0x64>)
 800152c:	2200      	movs	r2, #0
 800152e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001530:	4b12      	ldr	r3, [pc, #72]	@ (800157c <MX_SPI1_Init+0x64>)
 8001532:	2200      	movs	r2, #0
 8001534:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001536:	4b11      	ldr	r3, [pc, #68]	@ (800157c <MX_SPI1_Init+0x64>)
 8001538:	2200      	movs	r2, #0
 800153a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800153c:	4b0f      	ldr	r3, [pc, #60]	@ (800157c <MX_SPI1_Init+0x64>)
 800153e:	2200      	movs	r2, #0
 8001540:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001542:	4b0e      	ldr	r3, [pc, #56]	@ (800157c <MX_SPI1_Init+0x64>)
 8001544:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001548:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800154a:	4b0c      	ldr	r3, [pc, #48]	@ (800157c <MX_SPI1_Init+0x64>)
 800154c:	2200      	movs	r2, #0
 800154e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001550:	4b0a      	ldr	r3, [pc, #40]	@ (800157c <MX_SPI1_Init+0x64>)
 8001552:	2200      	movs	r2, #0
 8001554:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001556:	4b09      	ldr	r3, [pc, #36]	@ (800157c <MX_SPI1_Init+0x64>)
 8001558:	2200      	movs	r2, #0
 800155a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800155c:	4b07      	ldr	r3, [pc, #28]	@ (800157c <MX_SPI1_Init+0x64>)
 800155e:	2200      	movs	r2, #0
 8001560:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001562:	4b06      	ldr	r3, [pc, #24]	@ (800157c <MX_SPI1_Init+0x64>)
 8001564:	220a      	movs	r2, #10
 8001566:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001568:	4804      	ldr	r0, [pc, #16]	@ (800157c <MX_SPI1_Init+0x64>)
 800156a:	f003 f88b 	bl	8004684 <HAL_SPI_Init>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001574:	f000 f8d2 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001578:	bf00      	nop
 800157a:	bd80      	pop	{r7, pc}
 800157c:	200008d8 	.word	0x200008d8
 8001580:	40013000 	.word	0x40013000

08001584 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b088      	sub	sp, #32
 8001588:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158a:	f107 0310 	add.w	r3, r7, #16
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001598:	4b37      	ldr	r3, [pc, #220]	@ (8001678 <MX_GPIO_Init+0xf4>)
 800159a:	699b      	ldr	r3, [r3, #24]
 800159c:	4a36      	ldr	r2, [pc, #216]	@ (8001678 <MX_GPIO_Init+0xf4>)
 800159e:	f043 0310 	orr.w	r3, r3, #16
 80015a2:	6193      	str	r3, [r2, #24]
 80015a4:	4b34      	ldr	r3, [pc, #208]	@ (8001678 <MX_GPIO_Init+0xf4>)
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	f003 0310 	and.w	r3, r3, #16
 80015ac:	60fb      	str	r3, [r7, #12]
 80015ae:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b0:	4b31      	ldr	r3, [pc, #196]	@ (8001678 <MX_GPIO_Init+0xf4>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	4a30      	ldr	r2, [pc, #192]	@ (8001678 <MX_GPIO_Init+0xf4>)
 80015b6:	f043 0304 	orr.w	r3, r3, #4
 80015ba:	6193      	str	r3, [r2, #24]
 80015bc:	4b2e      	ldr	r3, [pc, #184]	@ (8001678 <MX_GPIO_Init+0xf4>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	f003 0304 	and.w	r3, r3, #4
 80015c4:	60bb      	str	r3, [r7, #8]
 80015c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015c8:	4b2b      	ldr	r3, [pc, #172]	@ (8001678 <MX_GPIO_Init+0xf4>)
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	4a2a      	ldr	r2, [pc, #168]	@ (8001678 <MX_GPIO_Init+0xf4>)
 80015ce:	f043 0308 	orr.w	r3, r3, #8
 80015d2:	6193      	str	r3, [r2, #24]
 80015d4:	4b28      	ldr	r3, [pc, #160]	@ (8001678 <MX_GPIO_Init+0xf4>)
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	f003 0308 	and.w	r3, r3, #8
 80015dc:	607b      	str	r3, [r7, #4]
 80015de:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(P13_GPIO_Port, P13_Pin, GPIO_PIN_RESET);
 80015e0:	2200      	movs	r2, #0
 80015e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015e6:	4825      	ldr	r0, [pc, #148]	@ (800167c <MX_GPIO_Init+0xf8>)
 80015e8:	f001 fc4d 	bl	8002e86 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA2CS_Pin|PA3RST_Pin|PA4CD_Pin, GPIO_PIN_RESET);
 80015ec:	2200      	movs	r2, #0
 80015ee:	211c      	movs	r1, #28
 80015f0:	4823      	ldr	r0, [pc, #140]	@ (8001680 <MX_GPIO_Init+0xfc>)
 80015f2:	f001 fc48 	bl	8002e86 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_A0_Pin|LCD_RST_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 80015f6:	2200      	movs	r2, #0
 80015f8:	211c      	movs	r1, #28
 80015fa:	4822      	ldr	r0, [pc, #136]	@ (8001684 <MX_GPIO_Init+0x100>)
 80015fc:	f001 fc43 	bl	8002e86 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : P13_Pin */
  GPIO_InitStruct.Pin = P13_Pin;
 8001600:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001604:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001606:	2301      	movs	r3, #1
 8001608:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160e:	2302      	movs	r3, #2
 8001610:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(P13_GPIO_Port, &GPIO_InitStruct);
 8001612:	f107 0310 	add.w	r3, r7, #16
 8001616:	4619      	mov	r1, r3
 8001618:	4818      	ldr	r0, [pc, #96]	@ (800167c <MX_GPIO_Init+0xf8>)
 800161a:	f001 faa1 	bl	8002b60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2CS_Pin PA3RST_Pin PA4CD_Pin */
  GPIO_InitStruct.Pin = PA2CS_Pin|PA3RST_Pin|PA4CD_Pin;
 800161e:	231c      	movs	r3, #28
 8001620:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001622:	2301      	movs	r3, #1
 8001624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162a:	2302      	movs	r3, #2
 800162c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162e:	f107 0310 	add.w	r3, r7, #16
 8001632:	4619      	mov	r1, r3
 8001634:	4812      	ldr	r0, [pc, #72]	@ (8001680 <MX_GPIO_Init+0xfc>)
 8001636:	f001 fa93 	bl	8002b60 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_A0_Pin LCD_RST_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_A0_Pin|LCD_RST_Pin|LCD_CS_Pin;
 800163a:	231c      	movs	r3, #28
 800163c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800163e:	2301      	movs	r3, #1
 8001640:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001646:	2302      	movs	r3, #2
 8001648:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800164a:	f107 0310 	add.w	r3, r7, #16
 800164e:	4619      	mov	r1, r3
 8001650:	480c      	ldr	r0, [pc, #48]	@ (8001684 <MX_GPIO_Init+0x100>)
 8001652:	f001 fa85 	bl	8002b60 <HAL_GPIO_Init>

  /*Configure GPIO pin : CHARG_Pin */
  GPIO_InitStruct.Pin = CHARG_Pin;
 8001656:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800165a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800165c:	2300      	movs	r3, #0
 800165e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001660:	2300      	movs	r3, #0
 8001662:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CHARG_GPIO_Port, &GPIO_InitStruct);
 8001664:	f107 0310 	add.w	r3, r7, #16
 8001668:	4619      	mov	r1, r3
 800166a:	4805      	ldr	r0, [pc, #20]	@ (8001680 <MX_GPIO_Init+0xfc>)
 800166c:	f001 fa78 	bl	8002b60 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001670:	bf00      	nop
 8001672:	3720      	adds	r7, #32
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	40021000 	.word	0x40021000
 800167c:	40011000 	.word	0x40011000
 8001680:	40010800 	.word	0x40010800
 8001684:	40010c00 	.word	0x40010c00

08001688 <floatToCharArr>:

/* USER CODE BEGIN 4 */


void floatToCharArr(char *buf, uint16_t value){
 8001688:	b480      	push	{r7}
 800168a:	b085      	sub	sp, #20
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	460b      	mov	r3, r1
 8001692:	807b      	strh	r3, [r7, #2]
	char *p = buf;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	60fb      	str	r3, [r7, #12]

	uint16_t whole = (uint16_t)value;
 8001698:	887b      	ldrh	r3, [r7, #2]
 800169a:	817b      	strh	r3, [r7, #10]

	uint16_t div = 1;
 800169c:	2301      	movs	r3, #1
 800169e:	813b      	strh	r3, [r7, #8]
	while (whole/div >= 10) {
 80016a0:	e005      	b.n	80016ae <floatToCharArr+0x26>
        div *= 10;
 80016a2:	893b      	ldrh	r3, [r7, #8]
 80016a4:	461a      	mov	r2, r3
 80016a6:	0092      	lsls	r2, r2, #2
 80016a8:	4413      	add	r3, r2
 80016aa:	005b      	lsls	r3, r3, #1
 80016ac:	813b      	strh	r3, [r7, #8]
	while (whole/div >= 10) {
 80016ae:	897a      	ldrh	r2, [r7, #10]
 80016b0:	893b      	ldrh	r3, [r7, #8]
 80016b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	2b09      	cmp	r3, #9
 80016ba:	d8f2      	bhi.n	80016a2 <floatToCharArr+0x1a>
	}

    while (div > 0){
 80016bc:	e019      	b.n	80016f2 <floatToCharArr+0x6a>
    	*p++ = whole / div + '0';
 80016be:	897a      	ldrh	r2, [r7, #10]
 80016c0:	893b      	ldrh	r3, [r7, #8]
 80016c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	b2da      	uxtb	r2, r3
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	1c59      	adds	r1, r3, #1
 80016ce:	60f9      	str	r1, [r7, #12]
 80016d0:	3230      	adds	r2, #48	@ 0x30
 80016d2:	b2d2      	uxtb	r2, r2
 80016d4:	701a      	strb	r2, [r3, #0]
    	whole %= div;
 80016d6:	897b      	ldrh	r3, [r7, #10]
 80016d8:	893a      	ldrh	r2, [r7, #8]
 80016da:	fbb3 f1f2 	udiv	r1, r3, r2
 80016de:	fb01 f202 	mul.w	r2, r1, r2
 80016e2:	1a9b      	subs	r3, r3, r2
 80016e4:	817b      	strh	r3, [r7, #10]
    	div /= 10;
 80016e6:	893b      	ldrh	r3, [r7, #8]
 80016e8:	4a0b      	ldr	r2, [pc, #44]	@ (8001718 <floatToCharArr+0x90>)
 80016ea:	fba2 2303 	umull	r2, r3, r2, r3
 80016ee:	08db      	lsrs	r3, r3, #3
 80016f0:	813b      	strh	r3, [r7, #8]
    while (div > 0){
 80016f2:	893b      	ldrh	r3, [r7, #8]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d1e2      	bne.n	80016be <floatToCharArr+0x36>
    }

    *p++ = '%';
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	1c5a      	adds	r2, r3, #1
 80016fc:	60fa      	str	r2, [r7, #12]
 80016fe:	2225      	movs	r2, #37	@ 0x25
 8001700:	701a      	strb	r2, [r3, #0]
    *p++ = '\0';
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	1c5a      	adds	r2, r3, #1
 8001706:	60fa      	str	r2, [r7, #12]
 8001708:	2200      	movs	r2, #0
 800170a:	701a      	strb	r2, [r3, #0]

}
 800170c:	bf00      	nop
 800170e:	3714      	adds	r7, #20
 8001710:	46bd      	mov	sp, r7
 8001712:	bc80      	pop	{r7}
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	cccccccd 	.word	0xcccccccd

0800171c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001720:	b672      	cpsid	i
}
 8001722:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 8001724:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001728:	4803      	ldr	r0, [pc, #12]	@ (8001738 <Error_Handler+0x1c>)
 800172a:	f001 fbc4 	bl	8002eb6 <HAL_GPIO_TogglePin>
	  HAL_Delay(250);
 800172e:	20fa      	movs	r0, #250	@ 0xfa
 8001730:	f000 fa24 	bl	8001b7c <HAL_Delay>
	  HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 8001734:	bf00      	nop
 8001736:	e7f5      	b.n	8001724 <Error_Handler+0x8>
 8001738:	40011000 	.word	0x40011000

0800173c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800173c:	b480      	push	{r7}
 800173e:	b085      	sub	sp, #20
 8001740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001742:	4b15      	ldr	r3, [pc, #84]	@ (8001798 <HAL_MspInit+0x5c>)
 8001744:	699b      	ldr	r3, [r3, #24]
 8001746:	4a14      	ldr	r2, [pc, #80]	@ (8001798 <HAL_MspInit+0x5c>)
 8001748:	f043 0301 	orr.w	r3, r3, #1
 800174c:	6193      	str	r3, [r2, #24]
 800174e:	4b12      	ldr	r3, [pc, #72]	@ (8001798 <HAL_MspInit+0x5c>)
 8001750:	699b      	ldr	r3, [r3, #24]
 8001752:	f003 0301 	and.w	r3, r3, #1
 8001756:	60bb      	str	r3, [r7, #8]
 8001758:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800175a:	4b0f      	ldr	r3, [pc, #60]	@ (8001798 <HAL_MspInit+0x5c>)
 800175c:	69db      	ldr	r3, [r3, #28]
 800175e:	4a0e      	ldr	r2, [pc, #56]	@ (8001798 <HAL_MspInit+0x5c>)
 8001760:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001764:	61d3      	str	r3, [r2, #28]
 8001766:	4b0c      	ldr	r3, [pc, #48]	@ (8001798 <HAL_MspInit+0x5c>)
 8001768:	69db      	ldr	r3, [r3, #28]
 800176a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800176e:	607b      	str	r3, [r7, #4]
 8001770:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001772:	4b0a      	ldr	r3, [pc, #40]	@ (800179c <HAL_MspInit+0x60>)
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001786:	60fb      	str	r3, [r7, #12]
 8001788:	4a04      	ldr	r2, [pc, #16]	@ (800179c <HAL_MspInit+0x60>)
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800178e:	bf00      	nop
 8001790:	3714      	adds	r7, #20
 8001792:	46bd      	mov	sp, r7
 8001794:	bc80      	pop	{r7}
 8001796:	4770      	bx	lr
 8001798:	40021000 	.word	0x40021000
 800179c:	40010000 	.word	0x40010000

080017a0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b08a      	sub	sp, #40	@ 0x28
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a8:	f107 0318 	add.w	r3, r7, #24
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	605a      	str	r2, [r3, #4]
 80017b2:	609a      	str	r2, [r3, #8]
 80017b4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a23      	ldr	r2, [pc, #140]	@ (8001848 <HAL_ADC_MspInit+0xa8>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d13f      	bne.n	8001840 <HAL_ADC_MspInit+0xa0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017c0:	4b22      	ldr	r3, [pc, #136]	@ (800184c <HAL_ADC_MspInit+0xac>)
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	4a21      	ldr	r2, [pc, #132]	@ (800184c <HAL_ADC_MspInit+0xac>)
 80017c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017ca:	6193      	str	r3, [r2, #24]
 80017cc:	4b1f      	ldr	r3, [pc, #124]	@ (800184c <HAL_ADC_MspInit+0xac>)
 80017ce:	699b      	ldr	r3, [r3, #24]
 80017d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80017d4:	617b      	str	r3, [r7, #20]
 80017d6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d8:	4b1c      	ldr	r3, [pc, #112]	@ (800184c <HAL_ADC_MspInit+0xac>)
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	4a1b      	ldr	r2, [pc, #108]	@ (800184c <HAL_ADC_MspInit+0xac>)
 80017de:	f043 0304 	orr.w	r3, r3, #4
 80017e2:	6193      	str	r3, [r2, #24]
 80017e4:	4b19      	ldr	r3, [pc, #100]	@ (800184c <HAL_ADC_MspInit+0xac>)
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	f003 0304 	and.w	r3, r3, #4
 80017ec:	613b      	str	r3, [r7, #16]
 80017ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017f0:	4b16      	ldr	r3, [pc, #88]	@ (800184c <HAL_ADC_MspInit+0xac>)
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	4a15      	ldr	r2, [pc, #84]	@ (800184c <HAL_ADC_MspInit+0xac>)
 80017f6:	f043 0308 	orr.w	r3, r3, #8
 80017fa:	6193      	str	r3, [r2, #24]
 80017fc:	4b13      	ldr	r3, [pc, #76]	@ (800184c <HAL_ADC_MspInit+0xac>)
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	f003 0308 	and.w	r3, r3, #8
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = ADC_IN_AKB_Pin;
 8001808:	2302      	movs	r3, #2
 800180a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800180c:	2303      	movs	r3, #3
 800180e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_IN_AKB_GPIO_Port, &GPIO_InitStruct);
 8001810:	f107 0318 	add.w	r3, r7, #24
 8001814:	4619      	mov	r1, r3
 8001816:	480e      	ldr	r0, [pc, #56]	@ (8001850 <HAL_ADC_MspInit+0xb0>)
 8001818:	f001 f9a2 	bl	8002b60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800181c:	2301      	movs	r3, #1
 800181e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001820:	2303      	movs	r3, #3
 8001822:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001824:	f107 0318 	add.w	r3, r7, #24
 8001828:	4619      	mov	r1, r3
 800182a:	480a      	ldr	r0, [pc, #40]	@ (8001854 <HAL_ADC_MspInit+0xb4>)
 800182c:	f001 f998 	bl	8002b60 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001830:	2200      	movs	r2, #0
 8001832:	2100      	movs	r1, #0
 8001834:	2012      	movs	r0, #18
 8001836:	f001 f950 	bl	8002ada <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800183a:	2012      	movs	r0, #18
 800183c:	f001 f969 	bl	8002b12 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001840:	bf00      	nop
 8001842:	3728      	adds	r7, #40	@ 0x28
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	40012400 	.word	0x40012400
 800184c:	40021000 	.word	0x40021000
 8001850:	40010800 	.word	0x40010800
 8001854:	40010c00 	.word	0x40010c00

08001858 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a13      	ldr	r2, [pc, #76]	@ (80018b4 <HAL_RTC_MspInit+0x5c>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d120      	bne.n	80018ac <HAL_RTC_MspInit+0x54>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800186a:	f001 fb3d 	bl	8002ee8 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800186e:	4b12      	ldr	r3, [pc, #72]	@ (80018b8 <HAL_RTC_MspInit+0x60>)
 8001870:	69db      	ldr	r3, [r3, #28]
 8001872:	4a11      	ldr	r2, [pc, #68]	@ (80018b8 <HAL_RTC_MspInit+0x60>)
 8001874:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001878:	61d3      	str	r3, [r2, #28]
 800187a:	4b0f      	ldr	r3, [pc, #60]	@ (80018b8 <HAL_RTC_MspInit+0x60>)
 800187c:	69db      	ldr	r3, [r3, #28]
 800187e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001886:	4b0d      	ldr	r3, [pc, #52]	@ (80018bc <HAL_RTC_MspInit+0x64>)
 8001888:	2201      	movs	r2, #1
 800188a:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 800188c:	2200      	movs	r2, #0
 800188e:	2100      	movs	r1, #0
 8001890:	2003      	movs	r0, #3
 8001892:	f001 f922 	bl	8002ada <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8001896:	2003      	movs	r0, #3
 8001898:	f001 f93b 	bl	8002b12 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 800189c:	2200      	movs	r2, #0
 800189e:	2100      	movs	r1, #0
 80018a0:	2029      	movs	r0, #41	@ 0x29
 80018a2:	f001 f91a 	bl	8002ada <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80018a6:	2029      	movs	r0, #41	@ 0x29
 80018a8:	f001 f933 	bl	8002b12 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80018ac:	bf00      	nop
 80018ae:	3710      	adds	r7, #16
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	40002800 	.word	0x40002800
 80018b8:	40021000 	.word	0x40021000
 80018bc:	4242043c 	.word	0x4242043c

080018c0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b088      	sub	sp, #32
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c8:	f107 0310 	add.w	r3, r7, #16
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	605a      	str	r2, [r3, #4]
 80018d2:	609a      	str	r2, [r3, #8]
 80018d4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a1b      	ldr	r2, [pc, #108]	@ (8001948 <HAL_SPI_MspInit+0x88>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d12f      	bne.n	8001940 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018e0:	4b1a      	ldr	r3, [pc, #104]	@ (800194c <HAL_SPI_MspInit+0x8c>)
 80018e2:	699b      	ldr	r3, [r3, #24]
 80018e4:	4a19      	ldr	r2, [pc, #100]	@ (800194c <HAL_SPI_MspInit+0x8c>)
 80018e6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018ea:	6193      	str	r3, [r2, #24]
 80018ec:	4b17      	ldr	r3, [pc, #92]	@ (800194c <HAL_SPI_MspInit+0x8c>)
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018f8:	4b14      	ldr	r3, [pc, #80]	@ (800194c <HAL_SPI_MspInit+0x8c>)
 80018fa:	699b      	ldr	r3, [r3, #24]
 80018fc:	4a13      	ldr	r2, [pc, #76]	@ (800194c <HAL_SPI_MspInit+0x8c>)
 80018fe:	f043 0304 	orr.w	r3, r3, #4
 8001902:	6193      	str	r3, [r2, #24]
 8001904:	4b11      	ldr	r3, [pc, #68]	@ (800194c <HAL_SPI_MspInit+0x8c>)
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	f003 0304 	and.w	r3, r3, #4
 800190c:	60bb      	str	r3, [r7, #8]
 800190e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001910:	23a0      	movs	r3, #160	@ 0xa0
 8001912:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001914:	2302      	movs	r3, #2
 8001916:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001918:	2303      	movs	r3, #3
 800191a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800191c:	f107 0310 	add.w	r3, r7, #16
 8001920:	4619      	mov	r1, r3
 8001922:	480b      	ldr	r0, [pc, #44]	@ (8001950 <HAL_SPI_MspInit+0x90>)
 8001924:	f001 f91c 	bl	8002b60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001928:	2340      	movs	r3, #64	@ 0x40
 800192a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001930:	2300      	movs	r3, #0
 8001932:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001934:	f107 0310 	add.w	r3, r7, #16
 8001938:	4619      	mov	r1, r3
 800193a:	4805      	ldr	r0, [pc, #20]	@ (8001950 <HAL_SPI_MspInit+0x90>)
 800193c:	f001 f910 	bl	8002b60 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001940:	bf00      	nop
 8001942:	3720      	adds	r7, #32
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40013000 	.word	0x40013000
 800194c:	40021000 	.word	0x40021000
 8001950:	40010800 	.word	0x40010800

08001954 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001958:	bf00      	nop
 800195a:	e7fd      	b.n	8001958 <NMI_Handler+0x4>

0800195c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001960:	bf00      	nop
 8001962:	e7fd      	b.n	8001960 <HardFault_Handler+0x4>

08001964 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001968:	bf00      	nop
 800196a:	e7fd      	b.n	8001968 <MemManage_Handler+0x4>

0800196c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001970:	bf00      	nop
 8001972:	e7fd      	b.n	8001970 <BusFault_Handler+0x4>

08001974 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001978:	bf00      	nop
 800197a:	e7fd      	b.n	8001978 <UsageFault_Handler+0x4>

0800197c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001980:	bf00      	nop
 8001982:	46bd      	mov	sp, r7
 8001984:	bc80      	pop	{r7}
 8001986:	4770      	bx	lr

08001988 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800198c:	bf00      	nop
 800198e:	46bd      	mov	sp, r7
 8001990:	bc80      	pop	{r7}
 8001992:	4770      	bx	lr

08001994 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001998:	bf00      	nop
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr

080019a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019a4:	f000 f8ce 	bl	8001b44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 80019a8:	f001 f8cd 	bl	8002b46 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 80019ac:	bf00      	nop
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */
	if (RTC->CRL & RTC_CRL_SECF)
 80019b4:	4b0b      	ldr	r3, [pc, #44]	@ (80019e4 <RTC_IRQHandler+0x34>)
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	f003 0301 	and.w	r3, r3, #1
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d00c      	beq.n	80019da <RTC_IRQHandler+0x2a>
			{
		     RTC->CRL &= ~RTC_CRL_SECF;    //  (!!!)
 80019c0:	4b08      	ldr	r3, [pc, #32]	@ (80019e4 <RTC_IRQHandler+0x34>)
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	4a07      	ldr	r2, [pc, #28]	@ (80019e4 <RTC_IRQHandler+0x34>)
 80019c6:	f023 0301 	bic.w	r3, r3, #1
 80019ca:	6053      	str	r3, [r2, #4]
		     rtc_tick++;
 80019cc:	4b06      	ldr	r3, [pc, #24]	@ (80019e8 <RTC_IRQHandler+0x38>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	3301      	adds	r3, #1
 80019d4:	b2da      	uxtb	r2, r3
 80019d6:	4b04      	ldr	r3, [pc, #16]	@ (80019e8 <RTC_IRQHandler+0x38>)
 80019d8:	701a      	strb	r2, [r3, #0]
		  }
  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 80019da:	4804      	ldr	r0, [pc, #16]	@ (80019ec <RTC_IRQHandler+0x3c>)
 80019dc:	f002 fdd2 	bl	8004584 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 80019e0:	bf00      	nop
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40002800 	.word	0x40002800
 80019e8:	20000930 	.word	0x20000930
 80019ec:	200008c4 	.word	0x200008c4

080019f0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */
	if(hadc1.Instance == ADC1){
 80019f4:	4b13      	ldr	r3, [pc, #76]	@ (8001a44 <ADC1_2_IRQHandler+0x54>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a13      	ldr	r2, [pc, #76]	@ (8001a48 <ADC1_2_IRQHandler+0x58>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d11c      	bne.n	8001a38 <ADC1_2_IRQHandler+0x48>
		_vref = HAL_ADC_GetValue(&hadc1);
 80019fe:	4811      	ldr	r0, [pc, #68]	@ (8001a44 <ADC1_2_IRQHandler+0x54>)
 8001a00:	f000 faa2 	bl	8001f48 <HAL_ADC_GetValue>
 8001a04:	4603      	mov	r3, r0
 8001a06:	b29a      	uxth	r2, r3
 8001a08:	4b10      	ldr	r3, [pc, #64]	@ (8001a4c <ADC1_2_IRQHandler+0x5c>)
 8001a0a:	801a      	strh	r2, [r3, #0]
		adc1_value_battery = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8001a0c:	2101      	movs	r1, #1
 8001a0e:	480d      	ldr	r0, [pc, #52]	@ (8001a44 <ADC1_2_IRQHandler+0x54>)
 8001a10:	f000 fdba 	bl	8002588 <HAL_ADCEx_InjectedGetValue>
 8001a14:	4603      	mov	r3, r0
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	4b0d      	ldr	r3, [pc, #52]	@ (8001a50 <ADC1_2_IRQHandler+0x60>)
 8001a1a:	801a      	strh	r2, [r3, #0]
		adc1_value_thermistor = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 8001a1c:	2102      	movs	r1, #2
 8001a1e:	4809      	ldr	r0, [pc, #36]	@ (8001a44 <ADC1_2_IRQHandler+0x54>)
 8001a20:	f000 fdb2 	bl	8002588 <HAL_ADCEx_InjectedGetValue>
 8001a24:	4603      	mov	r3, r0
 8001a26:	b29a      	uxth	r2, r3
 8001a28:	4b0a      	ldr	r3, [pc, #40]	@ (8001a54 <ADC1_2_IRQHandler+0x64>)
 8001a2a:	801a      	strh	r2, [r3, #0]
		HAL_ADC_Stop_IT(&hadc1);
 8001a2c:	4805      	ldr	r0, [pc, #20]	@ (8001a44 <ADC1_2_IRQHandler+0x54>)
 8001a2e:	f000 fa57 	bl	8001ee0 <HAL_ADC_Stop_IT>
		adc1_tick=1;
 8001a32:	4b09      	ldr	r3, [pc, #36]	@ (8001a58 <ADC1_2_IRQHandler+0x68>)
 8001a34:	2201      	movs	r2, #1
 8001a36:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001a38:	4802      	ldr	r0, [pc, #8]	@ (8001a44 <ADC1_2_IRQHandler+0x54>)
 8001a3a:	f000 fa91 	bl	8001f60 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	20000894 	.word	0x20000894
 8001a48:	40012400 	.word	0x40012400
 8001a4c:	20000932 	.word	0x20000932
 8001a50:	20000934 	.word	0x20000934
 8001a54:	20000936 	.word	0x20000936
 8001a58:	20000931 	.word	0x20000931

08001a5c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001a60:	4802      	ldr	r0, [pc, #8]	@ (8001a6c <RTC_Alarm_IRQHandler+0x10>)
 8001a62:	f002 fabb 	bl	8003fdc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001a66:	bf00      	nop
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	200008c4 	.word	0x200008c4

08001a70 <Reset_Handler>:
Reset_Handler:

/* Call the clock system initialization function.*    bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a70:	480b      	ldr	r0, [pc, #44]	@ (8001aa0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a72:	490c      	ldr	r1, [pc, #48]	@ (8001aa4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a74:	4a0c      	ldr	r2, [pc, #48]	@ (8001aa8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a78:	e002      	b.n	8001a80 <LoopCopyDataInit>

08001a7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a7e:	3304      	adds	r3, #4

08001a80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a84:	d3f9      	bcc.n	8001a7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a86:	4a09      	ldr	r2, [pc, #36]	@ (8001aac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a88:	4c09      	ldr	r4, [pc, #36]	@ (8001ab0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a8c:	e001      	b.n	8001a92 <LoopFillZerobss>

08001a8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a90:	3204      	adds	r2, #4

08001a92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a94:	d3fb      	bcc.n	8001a8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a96:	f003 f885 	bl	8004ba4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a9a:	f7ff fab7 	bl	800100c <main>
  bx lr
 8001a9e:	4770      	bx	lr
  ldr r0, =_sdata
 8001aa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aa4:	20000478 	.word	0x20000478
  ldr r2, =_sidata
 8001aa8:	08004f20 	.word	0x08004f20
  ldr r2, =_sbss
 8001aac:	20000478 	.word	0x20000478
  ldr r4, =_ebss
 8001ab0:	20000a80 	.word	0x20000a80

08001ab4 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ab4:	e7fe      	b.n	8001ab4 <CAN1_RX1_IRQHandler>
	...

08001ab8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001abc:	4b08      	ldr	r3, [pc, #32]	@ (8001ae0 <HAL_Init+0x28>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a07      	ldr	r2, [pc, #28]	@ (8001ae0 <HAL_Init+0x28>)
 8001ac2:	f043 0310 	orr.w	r3, r3, #16
 8001ac6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ac8:	2003      	movs	r0, #3
 8001aca:	f000 fffb 	bl	8002ac4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ace:	200f      	movs	r0, #15
 8001ad0:	f000 f808 	bl	8001ae4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ad4:	f7ff fe32 	bl	800173c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ad8:	2300      	movs	r3, #0
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40022000 	.word	0x40022000

08001ae4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001aec:	4b12      	ldr	r3, [pc, #72]	@ (8001b38 <HAL_InitTick+0x54>)
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	4b12      	ldr	r3, [pc, #72]	@ (8001b3c <HAL_InitTick+0x58>)
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	4619      	mov	r1, r3
 8001af6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001afa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b02:	4618      	mov	r0, r3
 8001b04:	f001 f813 	bl	8002b2e <HAL_SYSTICK_Config>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e00e      	b.n	8001b30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2b0f      	cmp	r3, #15
 8001b16:	d80a      	bhi.n	8001b2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b18:	2200      	movs	r2, #0
 8001b1a:	6879      	ldr	r1, [r7, #4]
 8001b1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b20:	f000 ffdb 	bl	8002ada <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b24:	4a06      	ldr	r2, [pc, #24]	@ (8001b40 <HAL_InitTick+0x5c>)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	e000      	b.n	8001b30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3708      	adds	r7, #8
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	2000041c 	.word	0x2000041c
 8001b3c:	20000424 	.word	0x20000424
 8001b40:	20000420 	.word	0x20000420

08001b44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b48:	4b05      	ldr	r3, [pc, #20]	@ (8001b60 <HAL_IncTick+0x1c>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	4b05      	ldr	r3, [pc, #20]	@ (8001b64 <HAL_IncTick+0x20>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4413      	add	r3, r2
 8001b54:	4a03      	ldr	r2, [pc, #12]	@ (8001b64 <HAL_IncTick+0x20>)
 8001b56:	6013      	str	r3, [r2, #0]
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bc80      	pop	{r7}
 8001b5e:	4770      	bx	lr
 8001b60:	20000424 	.word	0x20000424
 8001b64:	20000944 	.word	0x20000944

08001b68 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b6c:	4b02      	ldr	r3, [pc, #8]	@ (8001b78 <HAL_GetTick+0x10>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr
 8001b78:	20000944 	.word	0x20000944

08001b7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b84:	f7ff fff0 	bl	8001b68 <HAL_GetTick>
 8001b88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001b94:	d005      	beq.n	8001ba2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b96:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc0 <HAL_Delay+0x44>)
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ba2:	bf00      	nop
 8001ba4:	f7ff ffe0 	bl	8001b68 <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	68fa      	ldr	r2, [r7, #12]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d8f7      	bhi.n	8001ba4 <HAL_Delay+0x28>
  {
  }
}
 8001bb4:	bf00      	nop
 8001bb6:	bf00      	nop
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	20000424 	.word	0x20000424

08001bc4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b086      	sub	sp, #24
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d101      	bne.n	8001be6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e0be      	b.n	8001d64 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d109      	bne.n	8001c08 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	f7ff fdcc 	bl	80017a0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f000 fbcd 	bl	80023a8 <ADC_ConversionStop_Disable>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c16:	f003 0310 	and.w	r3, r3, #16
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	f040 8099 	bne.w	8001d52 <HAL_ADC_Init+0x18e>
 8001c20:	7dfb      	ldrb	r3, [r7, #23]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	f040 8095 	bne.w	8001d52 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c2c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c30:	f023 0302 	bic.w	r3, r3, #2
 8001c34:	f043 0202 	orr.w	r2, r3, #2
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c44:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	7b1b      	ldrb	r3, [r3, #12]
 8001c4a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001c4c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c4e:	68ba      	ldr	r2, [r7, #8]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c5c:	d003      	beq.n	8001c66 <HAL_ADC_Init+0xa2>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	689b      	ldr	r3, [r3, #8]
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d102      	bne.n	8001c6c <HAL_ADC_Init+0xa8>
 8001c66:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c6a:	e000      	b.n	8001c6e <HAL_ADC_Init+0xaa>
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	7d1b      	ldrb	r3, [r3, #20]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d119      	bne.n	8001cb0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	7b1b      	ldrb	r3, [r3, #12]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d109      	bne.n	8001c98 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	699b      	ldr	r3, [r3, #24]
 8001c88:	3b01      	subs	r3, #1
 8001c8a:	035a      	lsls	r2, r3, #13
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c94:	613b      	str	r3, [r7, #16]
 8001c96:	e00b      	b.n	8001cb0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c9c:	f043 0220 	orr.w	r2, r3, #32
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ca8:	f043 0201 	orr.w	r2, r3, #1
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	693a      	ldr	r2, [r7, #16]
 8001cc0:	430a      	orrs	r2, r1
 8001cc2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	689a      	ldr	r2, [r3, #8]
 8001cca:	4b28      	ldr	r3, [pc, #160]	@ (8001d6c <HAL_ADC_Init+0x1a8>)
 8001ccc:	4013      	ands	r3, r2
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	6812      	ldr	r2, [r2, #0]
 8001cd2:	68b9      	ldr	r1, [r7, #8]
 8001cd4:	430b      	orrs	r3, r1
 8001cd6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ce0:	d003      	beq.n	8001cea <HAL_ADC_Init+0x126>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d104      	bne.n	8001cf4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	691b      	ldr	r3, [r3, #16]
 8001cee:	3b01      	subs	r3, #1
 8001cf0:	051b      	lsls	r3, r3, #20
 8001cf2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cfa:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	68fa      	ldr	r2, [r7, #12]
 8001d04:	430a      	orrs	r2, r1
 8001d06:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	689a      	ldr	r2, [r3, #8]
 8001d0e:	4b18      	ldr	r3, [pc, #96]	@ (8001d70 <HAL_ADC_Init+0x1ac>)
 8001d10:	4013      	ands	r3, r2
 8001d12:	68ba      	ldr	r2, [r7, #8]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d10b      	bne.n	8001d30 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d22:	f023 0303 	bic.w	r3, r3, #3
 8001d26:	f043 0201 	orr.w	r2, r3, #1
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d2e:	e018      	b.n	8001d62 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d34:	f023 0312 	bic.w	r3, r3, #18
 8001d38:	f043 0210 	orr.w	r2, r3, #16
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d44:	f043 0201 	orr.w	r2, r3, #1
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d50:	e007      	b.n	8001d62 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d56:	f043 0210 	orr.w	r2, r3, #16
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001d62:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3718      	adds	r7, #24
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	ffe1f7fd 	.word	0xffe1f7fd
 8001d70:	ff1f0efe 	.word	0xff1f0efe

08001d74 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b084      	sub	sp, #16
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d101      	bne.n	8001d8e <HAL_ADC_Start_IT+0x1a>
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	e0a0      	b.n	8001ed0 <HAL_ADC_Start_IT+0x15c>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2201      	movs	r2, #1
 8001d92:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f000 faac 	bl	80022f4 <ADC_Enable>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001da0:	7bfb      	ldrb	r3, [r7, #15]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	f040 808f 	bne.w	8001ec6 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dac:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001db0:	f023 0301 	bic.w	r3, r3, #1
 8001db4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a45      	ldr	r2, [pc, #276]	@ (8001ed8 <HAL_ADC_Start_IT+0x164>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d105      	bne.n	8001dd2 <HAL_ADC_Start_IT+0x5e>
 8001dc6:	4b45      	ldr	r3, [pc, #276]	@ (8001edc <HAL_ADC_Start_IT+0x168>)
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d115      	bne.n	8001dfe <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dd6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d026      	beq.n	8001e3a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001df4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001dfc:	e01d      	b.n	8001e3a <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e02:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a33      	ldr	r2, [pc, #204]	@ (8001edc <HAL_ADC_Start_IT+0x168>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d004      	beq.n	8001e1e <HAL_ADC_Start_IT+0xaa>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a2f      	ldr	r2, [pc, #188]	@ (8001ed8 <HAL_ADC_Start_IT+0x164>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d10d      	bne.n	8001e3a <HAL_ADC_Start_IT+0xc6>
 8001e1e:	4b2f      	ldr	r3, [pc, #188]	@ (8001edc <HAL_ADC_Start_IT+0x168>)
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d007      	beq.n	8001e3a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e2e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001e32:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d006      	beq.n	8001e54 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e4a:	f023 0206 	bic.w	r2, r3, #6
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001e52:	e002      	b.n	8001e5a <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2200      	movs	r2, #0
 8001e58:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f06f 0202 	mvn.w	r2, #2
 8001e6a:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	685a      	ldr	r2, [r3, #4]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f042 0220 	orr.w	r2, r2, #32
 8001e7a:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001e86:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001e8a:	d113      	bne.n	8001eb4 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001e90:	4a11      	ldr	r2, [pc, #68]	@ (8001ed8 <HAL_ADC_Start_IT+0x164>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d105      	bne.n	8001ea2 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001e96:	4b11      	ldr	r3, [pc, #68]	@ (8001edc <HAL_ADC_Start_IT+0x168>)
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d108      	bne.n	8001eb4 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	689a      	ldr	r2, [r3, #8]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001eb0:	609a      	str	r2, [r3, #8]
 8001eb2:	e00c      	b.n	8001ece <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	689a      	ldr	r2, [r3, #8]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001ec2:	609a      	str	r2, [r3, #8]
 8001ec4:	e003      	b.n	8001ece <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ece:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3710      	adds	r7, #16
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	40012800 	.word	0x40012800
 8001edc:	40012400 	.word	0x40012400

08001ee0 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param  hadc: ADC handle
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d101      	bne.n	8001efa <HAL_ADC_Stop_IT+0x1a>
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	e022      	b.n	8001f40 <HAL_ADC_Stop_IT+0x60>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2201      	movs	r2, #1
 8001efe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f000 fa50 	bl	80023a8 <ADC_ConversionStop_Disable>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001f0c:	7bfb      	ldrb	r3, [r7, #15]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d111      	bne.n	8001f36 <HAL_ADC_Stop_IT+0x56>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	685a      	ldr	r2, [r3, #4]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f022 0220 	bic.w	r2, r2, #32
 8001f20:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f26:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001f2a:	f023 0301 	bic.w	r3, r3, #1
 8001f2e:	f043 0201 	orr.w	r2, r3, #1
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001f3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3710      	adds	r7, #16
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	370c      	adds	r7, #12
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bc80      	pop	{r7}
 8001f5e:	4770      	bx	lr

08001f60 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	f003 0320 	and.w	r3, r3, #32
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d03e      	beq.n	8002000 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d039      	beq.n	8002000 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f90:	f003 0310 	and.w	r3, r3, #16
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d105      	bne.n	8001fa4 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f9c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001fae:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001fb2:	d11d      	bne.n	8001ff0 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d119      	bne.n	8001ff0 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	685a      	ldr	r2, [r3, #4]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f022 0220 	bic.w	r2, r2, #32
 8001fca:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fd0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fdc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d105      	bne.n	8001ff0 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fe8:	f043 0201 	orr.w	r2, r3, #1
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f000 f874 	bl	80020de <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f06f 0212 	mvn.w	r2, #18
 8001ffe:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002006:	2b00      	cmp	r3, #0
 8002008:	d04d      	beq.n	80020a6 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	f003 0304 	and.w	r3, r3, #4
 8002010:	2b00      	cmp	r3, #0
 8002012:	d048      	beq.n	80020a6 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002018:	f003 0310 	and.w	r3, r3, #16
 800201c:	2b00      	cmp	r3, #0
 800201e:	d105      	bne.n	800202c <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002024:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8002036:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 800203a:	d012      	beq.n	8002062 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002046:	2b00      	cmp	r3, #0
 8002048:	d125      	bne.n	8002096 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002054:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002058:	d11d      	bne.n	8002096 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800205e:	2b00      	cmp	r3, #0
 8002060:	d119      	bne.n	8002096 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	685a      	ldr	r2, [r3, #4]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002070:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002076:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002082:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002086:	2b00      	cmp	r3, #0
 8002088:	d105      	bne.n	8002096 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800208e:	f043 0201 	orr.w	r2, r3, #1
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f000 faa4 	bl	80025e4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f06f 020c 	mvn.w	r2, #12
 80020a4:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d012      	beq.n	80020d6 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d00d      	beq.n	80020d6 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020be:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f000 f812 	bl	80020f0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f06f 0201 	mvn.w	r2, #1
 80020d4:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80020d6:	bf00      	nop
 80020d8:	3710      	adds	r7, #16
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}

080020de <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80020de:	b480      	push	{r7}
 80020e0:	b083      	sub	sp, #12
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80020e6:	bf00      	nop
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bc80      	pop	{r7}
 80020ee:	4770      	bx	lr

080020f0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80020f8:	bf00      	nop
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bc80      	pop	{r7}
 8002100:	4770      	bx	lr
	...

08002104 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002104:	b480      	push	{r7}
 8002106:	b085      	sub	sp, #20
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800210e:	2300      	movs	r3, #0
 8002110:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002112:	2300      	movs	r3, #0
 8002114:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800211c:	2b01      	cmp	r3, #1
 800211e:	d101      	bne.n	8002124 <HAL_ADC_ConfigChannel+0x20>
 8002120:	2302      	movs	r3, #2
 8002122:	e0dc      	b.n	80022de <HAL_ADC_ConfigChannel+0x1da>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2201      	movs	r2, #1
 8002128:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	2b06      	cmp	r3, #6
 8002132:	d81c      	bhi.n	800216e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	685a      	ldr	r2, [r3, #4]
 800213e:	4613      	mov	r3, r2
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	4413      	add	r3, r2
 8002144:	3b05      	subs	r3, #5
 8002146:	221f      	movs	r2, #31
 8002148:	fa02 f303 	lsl.w	r3, r2, r3
 800214c:	43db      	mvns	r3, r3
 800214e:	4019      	ands	r1, r3
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	6818      	ldr	r0, [r3, #0]
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685a      	ldr	r2, [r3, #4]
 8002158:	4613      	mov	r3, r2
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	4413      	add	r3, r2
 800215e:	3b05      	subs	r3, #5
 8002160:	fa00 f203 	lsl.w	r2, r0, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	430a      	orrs	r2, r1
 800216a:	635a      	str	r2, [r3, #52]	@ 0x34
 800216c:	e03c      	b.n	80021e8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	2b0c      	cmp	r3, #12
 8002174:	d81c      	bhi.n	80021b0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685a      	ldr	r2, [r3, #4]
 8002180:	4613      	mov	r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	4413      	add	r3, r2
 8002186:	3b23      	subs	r3, #35	@ 0x23
 8002188:	221f      	movs	r2, #31
 800218a:	fa02 f303 	lsl.w	r3, r2, r3
 800218e:	43db      	mvns	r3, r3
 8002190:	4019      	ands	r1, r3
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	6818      	ldr	r0, [r3, #0]
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	685a      	ldr	r2, [r3, #4]
 800219a:	4613      	mov	r3, r2
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	4413      	add	r3, r2
 80021a0:	3b23      	subs	r3, #35	@ 0x23
 80021a2:	fa00 f203 	lsl.w	r2, r0, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	430a      	orrs	r2, r1
 80021ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80021ae:	e01b      	b.n	80021e8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	685a      	ldr	r2, [r3, #4]
 80021ba:	4613      	mov	r3, r2
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	4413      	add	r3, r2
 80021c0:	3b41      	subs	r3, #65	@ 0x41
 80021c2:	221f      	movs	r2, #31
 80021c4:	fa02 f303 	lsl.w	r3, r2, r3
 80021c8:	43db      	mvns	r3, r3
 80021ca:	4019      	ands	r1, r3
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	6818      	ldr	r0, [r3, #0]
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685a      	ldr	r2, [r3, #4]
 80021d4:	4613      	mov	r3, r2
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	4413      	add	r3, r2
 80021da:	3b41      	subs	r3, #65	@ 0x41
 80021dc:	fa00 f203 	lsl.w	r2, r0, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	430a      	orrs	r2, r1
 80021e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2b09      	cmp	r3, #9
 80021ee:	d91c      	bls.n	800222a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	68d9      	ldr	r1, [r3, #12]
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	4613      	mov	r3, r2
 80021fc:	005b      	lsls	r3, r3, #1
 80021fe:	4413      	add	r3, r2
 8002200:	3b1e      	subs	r3, #30
 8002202:	2207      	movs	r2, #7
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	43db      	mvns	r3, r3
 800220a:	4019      	ands	r1, r3
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	6898      	ldr	r0, [r3, #8]
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	4613      	mov	r3, r2
 8002216:	005b      	lsls	r3, r3, #1
 8002218:	4413      	add	r3, r2
 800221a:	3b1e      	subs	r3, #30
 800221c:	fa00 f203 	lsl.w	r2, r0, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	430a      	orrs	r2, r1
 8002226:	60da      	str	r2, [r3, #12]
 8002228:	e019      	b.n	800225e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	6919      	ldr	r1, [r3, #16]
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	4613      	mov	r3, r2
 8002236:	005b      	lsls	r3, r3, #1
 8002238:	4413      	add	r3, r2
 800223a:	2207      	movs	r2, #7
 800223c:	fa02 f303 	lsl.w	r3, r2, r3
 8002240:	43db      	mvns	r3, r3
 8002242:	4019      	ands	r1, r3
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	6898      	ldr	r0, [r3, #8]
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	4613      	mov	r3, r2
 800224e:	005b      	lsls	r3, r3, #1
 8002250:	4413      	add	r3, r2
 8002252:	fa00 f203 	lsl.w	r2, r0, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	430a      	orrs	r2, r1
 800225c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2b10      	cmp	r3, #16
 8002264:	d003      	beq.n	800226e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800226a:	2b11      	cmp	r3, #17
 800226c:	d132      	bne.n	80022d4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a1d      	ldr	r2, [pc, #116]	@ (80022e8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d125      	bne.n	80022c4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d126      	bne.n	80022d4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	689a      	ldr	r2, [r3, #8]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002294:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2b10      	cmp	r3, #16
 800229c:	d11a      	bne.n	80022d4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800229e:	4b13      	ldr	r3, [pc, #76]	@ (80022ec <HAL_ADC_ConfigChannel+0x1e8>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a13      	ldr	r2, [pc, #76]	@ (80022f0 <HAL_ADC_ConfigChannel+0x1ec>)
 80022a4:	fba2 2303 	umull	r2, r3, r2, r3
 80022a8:	0c9a      	lsrs	r2, r3, #18
 80022aa:	4613      	mov	r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	4413      	add	r3, r2
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022b4:	e002      	b.n	80022bc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	3b01      	subs	r3, #1
 80022ba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d1f9      	bne.n	80022b6 <HAL_ADC_ConfigChannel+0x1b2>
 80022c2:	e007      	b.n	80022d4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022c8:	f043 0220 	orr.w	r2, r3, #32
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80022dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3714      	adds	r7, #20
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bc80      	pop	{r7}
 80022e6:	4770      	bx	lr
 80022e8:	40012400 	.word	0x40012400
 80022ec:	2000041c 	.word	0x2000041c
 80022f0:	431bde83 	.word	0x431bde83

080022f4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80022fc:	2300      	movs	r3, #0
 80022fe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002300:	2300      	movs	r3, #0
 8002302:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	f003 0301 	and.w	r3, r3, #1
 800230e:	2b01      	cmp	r3, #1
 8002310:	d040      	beq.n	8002394 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	689a      	ldr	r2, [r3, #8]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f042 0201 	orr.w	r2, r2, #1
 8002320:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002322:	4b1f      	ldr	r3, [pc, #124]	@ (80023a0 <ADC_Enable+0xac>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a1f      	ldr	r2, [pc, #124]	@ (80023a4 <ADC_Enable+0xb0>)
 8002328:	fba2 2303 	umull	r2, r3, r2, r3
 800232c:	0c9b      	lsrs	r3, r3, #18
 800232e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002330:	e002      	b.n	8002338 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	3b01      	subs	r3, #1
 8002336:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d1f9      	bne.n	8002332 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800233e:	f7ff fc13 	bl	8001b68 <HAL_GetTick>
 8002342:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002344:	e01f      	b.n	8002386 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002346:	f7ff fc0f 	bl	8001b68 <HAL_GetTick>
 800234a:	4602      	mov	r2, r0
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	2b02      	cmp	r3, #2
 8002352:	d918      	bls.n	8002386 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	f003 0301 	and.w	r3, r3, #1
 800235e:	2b01      	cmp	r3, #1
 8002360:	d011      	beq.n	8002386 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002366:	f043 0210 	orr.w	r2, r3, #16
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002372:	f043 0201 	orr.w	r2, r3, #1
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2200      	movs	r2, #0
 800237e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e007      	b.n	8002396 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	f003 0301 	and.w	r3, r3, #1
 8002390:	2b01      	cmp	r3, #1
 8002392:	d1d8      	bne.n	8002346 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	3710      	adds	r7, #16
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	2000041c 	.word	0x2000041c
 80023a4:	431bde83 	.word	0x431bde83

080023a8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023b0:	2300      	movs	r3, #0
 80023b2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d12e      	bne.n	8002420 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f022 0201 	bic.w	r2, r2, #1
 80023d0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80023d2:	f7ff fbc9 	bl	8001b68 <HAL_GetTick>
 80023d6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80023d8:	e01b      	b.n	8002412 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80023da:	f7ff fbc5 	bl	8001b68 <HAL_GetTick>
 80023de:	4602      	mov	r2, r0
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d914      	bls.n	8002412 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d10d      	bne.n	8002412 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023fa:	f043 0210 	orr.w	r2, r3, #16
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002406:	f043 0201 	orr.w	r2, r3, #1
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e007      	b.n	8002422 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f003 0301 	and.w	r3, r3, #1
 800241c:	2b01      	cmp	r3, #1
 800241e:	d0dc      	beq.n	80023da <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002420:	2300      	movs	r3, #0
}
 8002422:	4618      	mov	r0, r3
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
	...

0800242c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800242c:	b590      	push	{r4, r7, lr}
 800242e:	b087      	sub	sp, #28
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002434:	2300      	movs	r3, #0
 8002436:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002438:	2300      	movs	r3, #0
 800243a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002442:	2b01      	cmp	r3, #1
 8002444:	d101      	bne.n	800244a <HAL_ADCEx_Calibration_Start+0x1e>
 8002446:	2302      	movs	r3, #2
 8002448:	e097      	b.n	800257a <HAL_ADCEx_Calibration_Start+0x14e>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2201      	movs	r2, #1
 800244e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f7ff ffa8 	bl	80023a8 <ADC_ConversionStop_Disable>
 8002458:	4603      	mov	r3, r0
 800245a:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	f7ff ff49 	bl	80022f4 <ADC_Enable>
 8002462:	4603      	mov	r3, r0
 8002464:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8002466:	7dfb      	ldrb	r3, [r7, #23]
 8002468:	2b00      	cmp	r3, #0
 800246a:	f040 8081 	bne.w	8002570 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002472:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002476:	f023 0302 	bic.w	r3, r3, #2
 800247a:	f043 0202 	orr.w	r2, r3, #2
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002482:	4b40      	ldr	r3, [pc, #256]	@ (8002584 <HAL_ADCEx_Calibration_Start+0x158>)
 8002484:	681c      	ldr	r4, [r3, #0]
 8002486:	2002      	movs	r0, #2
 8002488:	f001 f9ec 	bl	8003864 <HAL_RCCEx_GetPeriphCLKFreq>
 800248c:	4603      	mov	r3, r0
 800248e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002492:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002494:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002496:	e002      	b.n	800249e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	3b01      	subs	r3, #1
 800249c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d1f9      	bne.n	8002498 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	689a      	ldr	r2, [r3, #8]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f042 0208 	orr.w	r2, r2, #8
 80024b2:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80024b4:	f7ff fb58 	bl	8001b68 <HAL_GetTick>
 80024b8:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80024ba:	e01b      	b.n	80024f4 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80024bc:	f7ff fb54 	bl	8001b68 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b0a      	cmp	r3, #10
 80024c8:	d914      	bls.n	80024f4 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	f003 0308 	and.w	r3, r3, #8
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d00d      	beq.n	80024f4 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024dc:	f023 0312 	bic.w	r3, r3, #18
 80024e0:	f043 0210 	orr.w	r2, r3, #16
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e042      	b.n	800257a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	f003 0308 	and.w	r3, r3, #8
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d1dc      	bne.n	80024bc <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	689a      	ldr	r2, [r3, #8]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f042 0204 	orr.w	r2, r2, #4
 8002510:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002512:	f7ff fb29 	bl	8001b68 <HAL_GetTick>
 8002516:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002518:	e01b      	b.n	8002552 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800251a:	f7ff fb25 	bl	8001b68 <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	2b0a      	cmp	r3, #10
 8002526:	d914      	bls.n	8002552 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f003 0304 	and.w	r3, r3, #4
 8002532:	2b00      	cmp	r3, #0
 8002534:	d00d      	beq.n	8002552 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800253a:	f023 0312 	bic.w	r3, r3, #18
 800253e:	f043 0210 	orr.w	r2, r3, #16
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e013      	b.n	800257a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f003 0304 	and.w	r3, r3, #4
 800255c:	2b00      	cmp	r3, #0
 800255e:	d1dc      	bne.n	800251a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002564:	f023 0303 	bic.w	r3, r3, #3
 8002568:	f043 0201 	orr.w	r2, r3, #1
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2200      	movs	r2, #0
 8002574:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002578:	7dfb      	ldrb	r3, [r7, #23]
}
 800257a:	4618      	mov	r0, r3
 800257c:	371c      	adds	r7, #28
 800257e:	46bd      	mov	sp, r7
 8002580:	bd90      	pop	{r4, r7, pc}
 8002582:	bf00      	nop
 8002584:	2000041c 	.word	0x2000041c

08002588 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 8002588:	b480      	push	{r7}
 800258a:	b085      	sub	sp, #20
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 8002592:	2300      	movs	r3, #0
 8002594:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	2b04      	cmp	r3, #4
 800259a:	d009      	beq.n	80025b0 <HAL_ADCEx_InjectedGetValue+0x28>
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	2b04      	cmp	r3, #4
 80025a0:	d815      	bhi.n	80025ce <HAL_ADCEx_InjectedGetValue+0x46>
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d00d      	beq.n	80025c4 <HAL_ADCEx_InjectedGetValue+0x3c>
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	2b03      	cmp	r3, #3
 80025ac:	d005      	beq.n	80025ba <HAL_ADCEx_InjectedGetValue+0x32>
 80025ae:	e00e      	b.n	80025ce <HAL_ADCEx_InjectedGetValue+0x46>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025b6:	60fb      	str	r3, [r7, #12]
      break;
 80025b8:	e00e      	b.n	80025d8 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025c0:	60fb      	str	r3, [r7, #12]
      break;
 80025c2:	e009      	b.n	80025d8 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ca:	60fb      	str	r3, [r7, #12]
      break;
 80025cc:	e004      	b.n	80025d8 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025d4:	60fb      	str	r3, [r7, #12]
      break;
 80025d6:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 80025d8:	68fb      	ldr	r3, [r7, #12]
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3714      	adds	r7, #20
 80025de:	46bd      	mov	sp, r7
 80025e0:	bc80      	pop	{r7}
 80025e2:	4770      	bx	lr

080025e4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80025ec:	bf00      	nop
 80025ee:	370c      	adds	r7, #12
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bc80      	pop	{r7}
 80025f4:	4770      	bx	lr
	...

080025f8 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 80025f8:	b490      	push	{r4, r7}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002602:	2300      	movs	r3, #0
 8002604:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002606:	2300      	movs	r3, #0
 8002608:	60bb      	str	r3, [r7, #8]
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002610:	2b01      	cmp	r3, #1
 8002612:	d101      	bne.n	8002618 <HAL_ADCEx_InjectedConfigChannel+0x20>
 8002614:	2302      	movs	r3, #2
 8002616:	e17d      	b.n	8002914 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2201      	movs	r2, #1
 800261c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d119      	bne.n	800265c <HAL_ADCEx_InjectedConfigChannel+0x64>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	2b01      	cmp	r3, #1
 800262e:	d10c      	bne.n	800264a <HAL_ADCEx_InjectedConfigChannel+0x52>
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002636:	0d9b      	lsrs	r3, r3, #22
 8002638:	059b      	lsls	r3, r3, #22
 800263a:	683a      	ldr	r2, [r7, #0]
 800263c:	6812      	ldr	r2, [r2, #0]
 800263e:	03d1      	lsls	r1, r2, #15
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	6812      	ldr	r2, [r2, #0]
 8002644:	430b      	orrs	r3, r1
 8002646:	6393      	str	r3, [r2, #56]	@ 0x38
 8002648:	e04f      	b.n	80026ea <HAL_ADCEx_InjectedConfigChannel+0xf2>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800264e:	f043 0220 	orr.w	r2, r3, #32
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	73fb      	strb	r3, [r7, #15]
 800265a:	e046      	b.n	80026ea <HAL_ADCEx_InjectedConfigChannel+0xf2>
  else
  {
    /* Since injected channels rank conv. order depends on total number of   */
    /* injected conversions, selected rank must be below or equal to total   */
    /* number of injected conversions to be updated.                         */
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685a      	ldr	r2, [r3, #4]
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	691b      	ldr	r3, [r3, #16]
 8002664:	429a      	cmp	r2, r3
 8002666:	d82a      	bhi.n	80026be <HAL_ADCEx_InjectedConfigChannel+0xc6>
    {
      /* Clear the old SQx bits for the selected rank */
      /* Set the SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	685a      	ldr	r2, [r3, #4]
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	691b      	ldr	r3, [r3, #16]
 8002676:	1ad2      	subs	r2, r2, r3
 8002678:	4613      	mov	r3, r2
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	4413      	add	r3, r2
 800267e:	330f      	adds	r3, #15
 8002680:	221f      	movs	r2, #31
 8002682:	fa02 f303 	lsl.w	r3, r2, r3
 8002686:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800268a:	43db      	mvns	r3, r3
 800268c:	4019      	ands	r1, r3
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	3b01      	subs	r3, #1
 8002694:	0518      	lsls	r0, r3, #20
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	681c      	ldr	r4, [r3, #0]
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685a      	ldr	r2, [r3, #4]
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	691b      	ldr	r3, [r3, #16]
 80026a2:	1ad2      	subs	r2, r2, r3
 80026a4:	4613      	mov	r3, r2
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	4413      	add	r3, r2
 80026aa:	330f      	adds	r3, #15
 80026ac:	fa04 f303 	lsl.w	r3, r4, r3
 80026b0:	ea40 0203 	orr.w	r2, r0, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	430a      	orrs	r2, r1
 80026ba:	639a      	str	r2, [r3, #56]	@ 0x38
 80026bc:	e015      	b.n	80026ea <HAL_ADCEx_InjectedConfigChannel+0xf2>
                                  sConfigInjected->InjectedNbrOfConversion)    );
    }
    else
    {
      /* Clear the old SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685a      	ldr	r2, [r3, #4]
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	691b      	ldr	r3, [r3, #16]
 80026cc:	1ad2      	subs	r2, r2, r3
 80026ce:	4613      	mov	r3, r2
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	4413      	add	r3, r2
 80026d4:	330f      	adds	r3, #15
 80026d6:	221f      	movs	r2, #31
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80026e0:	43da      	mvns	r2, r3
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	400a      	ands	r2, r1
 80026e8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f003 0301 	and.w	r3, r3, #1
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d00c      	beq.n	8002712 <HAL_ADCEx_InjectedConfigChannel+0x11a>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002702:	f023 0301 	bic.w	r3, r3, #1
 8002706:	683a      	ldr	r2, [r7, #0]
 8002708:	6991      	ldr	r1, [r2, #24]
 800270a:	687a      	ldr	r2, [r7, #4]
 800270c:	6812      	ldr	r2, [r2, #0]
 800270e:	430b      	orrs	r3, r1
 8002710:	6093      	str	r3, [r2, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	7d5b      	ldrb	r3, [r3, #21]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d115      	bne.n	8002746 <HAL_ADCEx_InjectedConfigChannel+0x14e>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8002722:	d108      	bne.n	8002736 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	685a      	ldr	r2, [r3, #4]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002732:	605a      	str	r2, [r3, #4]
 8002734:	e007      	b.n	8002746 <HAL_ADCEx_InjectedConfigChannel+0x14e>
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800273a:	f043 0220 	orr.w	r2, r3, #32
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	629a      	str	r2, [r3, #40]	@ 0x28
        
        tmp_hal_status = HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	73fb      	strb	r3, [r7, #15]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	7d1b      	ldrb	r3, [r3, #20]
 800274a:	2b01      	cmp	r3, #1
 800274c:	d114      	bne.n	8002778 <HAL_ADCEx_InjectedConfigChannel+0x180>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	7d5b      	ldrb	r3, [r3, #21]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d108      	bne.n	8002768 <HAL_ADCEx_InjectedConfigChannel+0x170>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	685a      	ldr	r2, [r3, #4]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002764:	605a      	str	r2, [r3, #4]
 8002766:	e007      	b.n	8002778 <HAL_ADCEx_InjectedConfigChannel+0x180>
      } 
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800276c:	f043 0220 	orr.w	r2, r3, #32
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	629a      	str	r2, [r3, #40]	@ 0x28
        
        tmp_hal_status = HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	73fb      	strb	r3, [r7, #15]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2b09      	cmp	r3, #9
 800277e:	d91c      	bls.n	80027ba <HAL_ADCEx_InjectedConfigChannel+0x1c2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	68d9      	ldr	r1, [r3, #12]
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	4613      	mov	r3, r2
 800278c:	005b      	lsls	r3, r3, #1
 800278e:	4413      	add	r3, r2
 8002790:	3b1e      	subs	r3, #30
 8002792:	2207      	movs	r2, #7
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	43db      	mvns	r3, r3
 800279a:	4019      	ands	r1, r3
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	6898      	ldr	r0, [r3, #8]
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	4613      	mov	r3, r2
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	4413      	add	r3, r2
 80027aa:	3b1e      	subs	r3, #30
 80027ac:	fa00 f203 	lsl.w	r2, r0, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	430a      	orrs	r2, r1
 80027b6:	60da      	str	r2, [r3, #12]
 80027b8:	e019      	b.n	80027ee <HAL_ADCEx_InjectedConfigChannel+0x1f6>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel)                      ,
               ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	6919      	ldr	r1, [r3, #16]
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	4613      	mov	r3, r2
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	4413      	add	r3, r2
 80027ca:	2207      	movs	r2, #7
 80027cc:	fa02 f303 	lsl.w	r3, r2, r3
 80027d0:	43db      	mvns	r3, r3
 80027d2:	4019      	ands	r1, r3
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	6898      	ldr	r0, [r3, #8]
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	4613      	mov	r3, r2
 80027de:	005b      	lsls	r3, r3, #1
 80027e0:	4413      	add	r3, r2
 80027e2:	fa00 f203 	lsl.w	r2, r0, r3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	430a      	orrs	r2, r1
 80027ec:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	2b10      	cmp	r3, #16
 80027f4:	d003      	beq.n	80027fe <HAL_ADCEx_InjectedConfigChannel+0x206>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 80027fa:	2b11      	cmp	r3, #17
 80027fc:	d107      	bne.n	800280e <HAL_ADCEx_InjectedConfigChannel+0x216>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	689a      	ldr	r2, [r3, #8]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800280c:	609a      	str	r2, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	2b03      	cmp	r3, #3
 8002814:	d022      	beq.n	800285c <HAL_ADCEx_InjectedConfigChannel+0x264>
 8002816:	2b03      	cmp	r3, #3
 8002818:	d82e      	bhi.n	8002878 <HAL_ADCEx_InjectedConfigChannel+0x280>
 800281a:	2b01      	cmp	r3, #1
 800281c:	d002      	beq.n	8002824 <HAL_ADCEx_InjectedConfigChannel+0x22c>
 800281e:	2b02      	cmp	r3, #2
 8002820:	d00e      	beq.n	8002840 <HAL_ADCEx_InjectedConfigChannel+0x248>
 8002822:	e029      	b.n	8002878 <HAL_ADCEx_InjectedConfigChannel+0x280>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	695b      	ldr	r3, [r3, #20]
 800282a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800282e:	f023 030f 	bic.w	r3, r3, #15
 8002832:	683a      	ldr	r2, [r7, #0]
 8002834:	68d1      	ldr	r1, [r2, #12]
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	6812      	ldr	r2, [r2, #0]
 800283a:	430b      	orrs	r3, r1
 800283c:	6153      	str	r3, [r2, #20]
                 ADC_JOFR1_JOFFSET1,
                 sConfigInjected->InjectedOffset);
      break;
 800283e:	e029      	b.n	8002894 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 2:
      /* Set injected channel 2 offset */
      MODIFY_REG(hadc->Instance->JOFR2,
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800284a:	f023 030f 	bic.w	r3, r3, #15
 800284e:	683a      	ldr	r2, [r7, #0]
 8002850:	68d1      	ldr	r1, [r2, #12]
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	6812      	ldr	r2, [r2, #0]
 8002856:	430b      	orrs	r3, r1
 8002858:	6193      	str	r3, [r2, #24]
                 ADC_JOFR2_JOFFSET2,
                 sConfigInjected->InjectedOffset);
      break;
 800285a:	e01b      	b.n	8002894 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 3:
      /* Set injected channel 3 offset */
      MODIFY_REG(hadc->Instance->JOFR3,
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8002866:	f023 030f 	bic.w	r3, r3, #15
 800286a:	683a      	ldr	r2, [r7, #0]
 800286c:	68d1      	ldr	r1, [r2, #12]
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	6812      	ldr	r2, [r2, #0]
 8002872:	430b      	orrs	r3, r1
 8002874:	61d3      	str	r3, [r2, #28]
                 ADC_JOFR3_JOFFSET3,
                 sConfigInjected->InjectedOffset);
      break;
 8002876:	e00d      	b.n	8002894 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 4:
    default:
      MODIFY_REG(hadc->Instance->JOFR4,
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	6a1b      	ldr	r3, [r3, #32]
 800287e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8002882:	f023 030f 	bic.w	r3, r3, #15
 8002886:	683a      	ldr	r2, [r7, #0]
 8002888:	68d1      	ldr	r1, [r2, #12]
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	6812      	ldr	r2, [r2, #0]
 800288e:	430b      	orrs	r3, r1
 8002890:	6213      	str	r3, [r2, #32]
                 ADC_JOFR4_JOFFSET4,
                 sConfigInjected->InjectedOffset);
      break;
 8002892:	bf00      	nop
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2b10      	cmp	r3, #16
 800289a:	d003      	beq.n	80028a4 <HAL_ADCEx_InjectedConfigChannel+0x2ac>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 80028a0:	2b11      	cmp	r3, #17
 80028a2:	d132      	bne.n	800290a <HAL_ADCEx_InjectedConfigChannel+0x312>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a1d      	ldr	r2, [pc, #116]	@ (8002920 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d125      	bne.n	80028fa <HAL_ADCEx_InjectedConfigChannel+0x302>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d126      	bne.n	800290a <HAL_ADCEx_InjectedConfigChannel+0x312>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	689a      	ldr	r2, [r3, #8]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80028ca:	609a      	str	r2, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2b10      	cmp	r3, #16
 80028d2:	d11a      	bne.n	800290a <HAL_ADCEx_InjectedConfigChannel+0x312>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028d4:	4b13      	ldr	r3, [pc, #76]	@ (8002924 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a13      	ldr	r2, [pc, #76]	@ (8002928 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 80028da:	fba2 2303 	umull	r2, r3, r2, r3
 80028de:	0c9a      	lsrs	r2, r3, #18
 80028e0:	4613      	mov	r3, r2
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	4413      	add	r3, r2
 80028e6:	005b      	lsls	r3, r3, #1
 80028e8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028ea:	e002      	b.n	80028f2 <HAL_ADCEx_InjectedConfigChannel+0x2fa>
          {
            wait_loop_index--;
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	3b01      	subs	r3, #1
 80028f0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d1f9      	bne.n	80028ec <HAL_ADCEx_InjectedConfigChannel+0x2f4>
 80028f8:	e007      	b.n	800290a <HAL_ADCEx_InjectedConfigChannel+0x312>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028fe:	f043 0220 	orr.w	r2, r3, #32
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002912:	7bfb      	ldrb	r3, [r7, #15]
}
 8002914:	4618      	mov	r0, r3
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bc90      	pop	{r4, r7}
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	40012400 	.word	0x40012400
 8002924:	2000041c 	.word	0x2000041c
 8002928:	431bde83 	.word	0x431bde83

0800292c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800292c:	b480      	push	{r7}
 800292e:	b085      	sub	sp, #20
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f003 0307 	and.w	r3, r3, #7
 800293a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800293c:	4b0c      	ldr	r3, [pc, #48]	@ (8002970 <__NVIC_SetPriorityGrouping+0x44>)
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002942:	68ba      	ldr	r2, [r7, #8]
 8002944:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002948:	4013      	ands	r3, r2
 800294a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002954:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002958:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800295c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800295e:	4a04      	ldr	r2, [pc, #16]	@ (8002970 <__NVIC_SetPriorityGrouping+0x44>)
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	60d3      	str	r3, [r2, #12]
}
 8002964:	bf00      	nop
 8002966:	3714      	adds	r7, #20
 8002968:	46bd      	mov	sp, r7
 800296a:	bc80      	pop	{r7}
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	e000ed00 	.word	0xe000ed00

08002974 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002978:	4b04      	ldr	r3, [pc, #16]	@ (800298c <__NVIC_GetPriorityGrouping+0x18>)
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	0a1b      	lsrs	r3, r3, #8
 800297e:	f003 0307 	and.w	r3, r3, #7
}
 8002982:	4618      	mov	r0, r3
 8002984:	46bd      	mov	sp, r7
 8002986:	bc80      	pop	{r7}
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	e000ed00 	.word	0xe000ed00

08002990 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	4603      	mov	r3, r0
 8002998:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800299a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	db0b      	blt.n	80029ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029a2:	79fb      	ldrb	r3, [r7, #7]
 80029a4:	f003 021f 	and.w	r2, r3, #31
 80029a8:	4906      	ldr	r1, [pc, #24]	@ (80029c4 <__NVIC_EnableIRQ+0x34>)
 80029aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ae:	095b      	lsrs	r3, r3, #5
 80029b0:	2001      	movs	r0, #1
 80029b2:	fa00 f202 	lsl.w	r2, r0, r2
 80029b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80029ba:	bf00      	nop
 80029bc:	370c      	adds	r7, #12
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr
 80029c4:	e000e100 	.word	0xe000e100

080029c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	4603      	mov	r3, r0
 80029d0:	6039      	str	r1, [r7, #0]
 80029d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	db0a      	blt.n	80029f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	b2da      	uxtb	r2, r3
 80029e0:	490c      	ldr	r1, [pc, #48]	@ (8002a14 <__NVIC_SetPriority+0x4c>)
 80029e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029e6:	0112      	lsls	r2, r2, #4
 80029e8:	b2d2      	uxtb	r2, r2
 80029ea:	440b      	add	r3, r1
 80029ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029f0:	e00a      	b.n	8002a08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	b2da      	uxtb	r2, r3
 80029f6:	4908      	ldr	r1, [pc, #32]	@ (8002a18 <__NVIC_SetPriority+0x50>)
 80029f8:	79fb      	ldrb	r3, [r7, #7]
 80029fa:	f003 030f 	and.w	r3, r3, #15
 80029fe:	3b04      	subs	r3, #4
 8002a00:	0112      	lsls	r2, r2, #4
 8002a02:	b2d2      	uxtb	r2, r2
 8002a04:	440b      	add	r3, r1
 8002a06:	761a      	strb	r2, [r3, #24]
}
 8002a08:	bf00      	nop
 8002a0a:	370c      	adds	r7, #12
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bc80      	pop	{r7}
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	e000e100 	.word	0xe000e100
 8002a18:	e000ed00 	.word	0xe000ed00

08002a1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b089      	sub	sp, #36	@ 0x24
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	f003 0307 	and.w	r3, r3, #7
 8002a2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	f1c3 0307 	rsb	r3, r3, #7
 8002a36:	2b04      	cmp	r3, #4
 8002a38:	bf28      	it	cs
 8002a3a:	2304      	movcs	r3, #4
 8002a3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	3304      	adds	r3, #4
 8002a42:	2b06      	cmp	r3, #6
 8002a44:	d902      	bls.n	8002a4c <NVIC_EncodePriority+0x30>
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	3b03      	subs	r3, #3
 8002a4a:	e000      	b.n	8002a4e <NVIC_EncodePriority+0x32>
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a50:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002a54:	69bb      	ldr	r3, [r7, #24]
 8002a56:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5a:	43da      	mvns	r2, r3
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	401a      	ands	r2, r3
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a64:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a6e:	43d9      	mvns	r1, r3
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a74:	4313      	orrs	r3, r2
         );
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3724      	adds	r7, #36	@ 0x24
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bc80      	pop	{r7}
 8002a7e:	4770      	bx	lr

08002a80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a90:	d301      	bcc.n	8002a96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a92:	2301      	movs	r3, #1
 8002a94:	e00f      	b.n	8002ab6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a96:	4a0a      	ldr	r2, [pc, #40]	@ (8002ac0 <SysTick_Config+0x40>)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	3b01      	subs	r3, #1
 8002a9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a9e:	210f      	movs	r1, #15
 8002aa0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002aa4:	f7ff ff90 	bl	80029c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002aa8:	4b05      	ldr	r3, [pc, #20]	@ (8002ac0 <SysTick_Config+0x40>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002aae:	4b04      	ldr	r3, [pc, #16]	@ (8002ac0 <SysTick_Config+0x40>)
 8002ab0:	2207      	movs	r2, #7
 8002ab2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ab4:	2300      	movs	r3, #0
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3708      	adds	r7, #8
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	e000e010 	.word	0xe000e010

08002ac4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f7ff ff2d 	bl	800292c <__NVIC_SetPriorityGrouping>
}
 8002ad2:	bf00      	nop
 8002ad4:	3708      	adds	r7, #8
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b086      	sub	sp, #24
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	60b9      	str	r1, [r7, #8]
 8002ae4:	607a      	str	r2, [r7, #4]
 8002ae6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002aec:	f7ff ff42 	bl	8002974 <__NVIC_GetPriorityGrouping>
 8002af0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	68b9      	ldr	r1, [r7, #8]
 8002af6:	6978      	ldr	r0, [r7, #20]
 8002af8:	f7ff ff90 	bl	8002a1c <NVIC_EncodePriority>
 8002afc:	4602      	mov	r2, r0
 8002afe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b02:	4611      	mov	r1, r2
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7ff ff5f 	bl	80029c8 <__NVIC_SetPriority>
}
 8002b0a:	bf00      	nop
 8002b0c:	3718      	adds	r7, #24
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b12:	b580      	push	{r7, lr}
 8002b14:	b082      	sub	sp, #8
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	4603      	mov	r3, r0
 8002b1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff ff35 	bl	8002990 <__NVIC_EnableIRQ>
}
 8002b26:	bf00      	nop
 8002b28:	3708      	adds	r7, #8
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}

08002b2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b2e:	b580      	push	{r7, lr}
 8002b30:	b082      	sub	sp, #8
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f7ff ffa2 	bl	8002a80 <SysTick_Config>
 8002b3c:	4603      	mov	r3, r0
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3708      	adds	r7, #8
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002b46:	b580      	push	{r7, lr}
 8002b48:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002b4a:	f000 f802 	bl	8002b52 <HAL_SYSTICK_Callback>
}
 8002b4e:	bf00      	nop
 8002b50:	bd80      	pop	{r7, pc}

08002b52 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002b52:	b480      	push	{r7}
 8002b54:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002b56:	bf00      	nop
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bc80      	pop	{r7}
 8002b5c:	4770      	bx	lr
	...

08002b60 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b08b      	sub	sp, #44	@ 0x2c
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b72:	e161      	b.n	8002e38 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b74:	2201      	movs	r2, #1
 8002b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b78:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	69fa      	ldr	r2, [r7, #28]
 8002b84:	4013      	ands	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b88:	69ba      	ldr	r2, [r7, #24]
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	f040 8150 	bne.w	8002e32 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	4a97      	ldr	r2, [pc, #604]	@ (8002df4 <HAL_GPIO_Init+0x294>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d05e      	beq.n	8002c5a <HAL_GPIO_Init+0xfa>
 8002b9c:	4a95      	ldr	r2, [pc, #596]	@ (8002df4 <HAL_GPIO_Init+0x294>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d875      	bhi.n	8002c8e <HAL_GPIO_Init+0x12e>
 8002ba2:	4a95      	ldr	r2, [pc, #596]	@ (8002df8 <HAL_GPIO_Init+0x298>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d058      	beq.n	8002c5a <HAL_GPIO_Init+0xfa>
 8002ba8:	4a93      	ldr	r2, [pc, #588]	@ (8002df8 <HAL_GPIO_Init+0x298>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d86f      	bhi.n	8002c8e <HAL_GPIO_Init+0x12e>
 8002bae:	4a93      	ldr	r2, [pc, #588]	@ (8002dfc <HAL_GPIO_Init+0x29c>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d052      	beq.n	8002c5a <HAL_GPIO_Init+0xfa>
 8002bb4:	4a91      	ldr	r2, [pc, #580]	@ (8002dfc <HAL_GPIO_Init+0x29c>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d869      	bhi.n	8002c8e <HAL_GPIO_Init+0x12e>
 8002bba:	4a91      	ldr	r2, [pc, #580]	@ (8002e00 <HAL_GPIO_Init+0x2a0>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d04c      	beq.n	8002c5a <HAL_GPIO_Init+0xfa>
 8002bc0:	4a8f      	ldr	r2, [pc, #572]	@ (8002e00 <HAL_GPIO_Init+0x2a0>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d863      	bhi.n	8002c8e <HAL_GPIO_Init+0x12e>
 8002bc6:	4a8f      	ldr	r2, [pc, #572]	@ (8002e04 <HAL_GPIO_Init+0x2a4>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d046      	beq.n	8002c5a <HAL_GPIO_Init+0xfa>
 8002bcc:	4a8d      	ldr	r2, [pc, #564]	@ (8002e04 <HAL_GPIO_Init+0x2a4>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d85d      	bhi.n	8002c8e <HAL_GPIO_Init+0x12e>
 8002bd2:	2b12      	cmp	r3, #18
 8002bd4:	d82a      	bhi.n	8002c2c <HAL_GPIO_Init+0xcc>
 8002bd6:	2b12      	cmp	r3, #18
 8002bd8:	d859      	bhi.n	8002c8e <HAL_GPIO_Init+0x12e>
 8002bda:	a201      	add	r2, pc, #4	@ (adr r2, 8002be0 <HAL_GPIO_Init+0x80>)
 8002bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be0:	08002c5b 	.word	0x08002c5b
 8002be4:	08002c35 	.word	0x08002c35
 8002be8:	08002c47 	.word	0x08002c47
 8002bec:	08002c89 	.word	0x08002c89
 8002bf0:	08002c8f 	.word	0x08002c8f
 8002bf4:	08002c8f 	.word	0x08002c8f
 8002bf8:	08002c8f 	.word	0x08002c8f
 8002bfc:	08002c8f 	.word	0x08002c8f
 8002c00:	08002c8f 	.word	0x08002c8f
 8002c04:	08002c8f 	.word	0x08002c8f
 8002c08:	08002c8f 	.word	0x08002c8f
 8002c0c:	08002c8f 	.word	0x08002c8f
 8002c10:	08002c8f 	.word	0x08002c8f
 8002c14:	08002c8f 	.word	0x08002c8f
 8002c18:	08002c8f 	.word	0x08002c8f
 8002c1c:	08002c8f 	.word	0x08002c8f
 8002c20:	08002c8f 	.word	0x08002c8f
 8002c24:	08002c3d 	.word	0x08002c3d
 8002c28:	08002c51 	.word	0x08002c51
 8002c2c:	4a76      	ldr	r2, [pc, #472]	@ (8002e08 <HAL_GPIO_Init+0x2a8>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d013      	beq.n	8002c5a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c32:	e02c      	b.n	8002c8e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	623b      	str	r3, [r7, #32]
          break;
 8002c3a:	e029      	b.n	8002c90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	3304      	adds	r3, #4
 8002c42:	623b      	str	r3, [r7, #32]
          break;
 8002c44:	e024      	b.n	8002c90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	3308      	adds	r3, #8
 8002c4c:	623b      	str	r3, [r7, #32]
          break;
 8002c4e:	e01f      	b.n	8002c90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	330c      	adds	r3, #12
 8002c56:	623b      	str	r3, [r7, #32]
          break;
 8002c58:	e01a      	b.n	8002c90 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d102      	bne.n	8002c68 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c62:	2304      	movs	r3, #4
 8002c64:	623b      	str	r3, [r7, #32]
          break;
 8002c66:	e013      	b.n	8002c90 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d105      	bne.n	8002c7c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c70:	2308      	movs	r3, #8
 8002c72:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	69fa      	ldr	r2, [r7, #28]
 8002c78:	611a      	str	r2, [r3, #16]
          break;
 8002c7a:	e009      	b.n	8002c90 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c7c:	2308      	movs	r3, #8
 8002c7e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	69fa      	ldr	r2, [r7, #28]
 8002c84:	615a      	str	r2, [r3, #20]
          break;
 8002c86:	e003      	b.n	8002c90 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	623b      	str	r3, [r7, #32]
          break;
 8002c8c:	e000      	b.n	8002c90 <HAL_GPIO_Init+0x130>
          break;
 8002c8e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	2bff      	cmp	r3, #255	@ 0xff
 8002c94:	d801      	bhi.n	8002c9a <HAL_GPIO_Init+0x13a>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	e001      	b.n	8002c9e <HAL_GPIO_Init+0x13e>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	3304      	adds	r3, #4
 8002c9e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	2bff      	cmp	r3, #255	@ 0xff
 8002ca4:	d802      	bhi.n	8002cac <HAL_GPIO_Init+0x14c>
 8002ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	e002      	b.n	8002cb2 <HAL_GPIO_Init+0x152>
 8002cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cae:	3b08      	subs	r3, #8
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	210f      	movs	r1, #15
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	401a      	ands	r2, r3
 8002cc4:	6a39      	ldr	r1, [r7, #32]
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ccc:	431a      	orrs	r2, r3
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	f000 80a9 	beq.w	8002e32 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ce0:	4b4a      	ldr	r3, [pc, #296]	@ (8002e0c <HAL_GPIO_Init+0x2ac>)
 8002ce2:	699b      	ldr	r3, [r3, #24]
 8002ce4:	4a49      	ldr	r2, [pc, #292]	@ (8002e0c <HAL_GPIO_Init+0x2ac>)
 8002ce6:	f043 0301 	orr.w	r3, r3, #1
 8002cea:	6193      	str	r3, [r2, #24]
 8002cec:	4b47      	ldr	r3, [pc, #284]	@ (8002e0c <HAL_GPIO_Init+0x2ac>)
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	f003 0301 	and.w	r3, r3, #1
 8002cf4:	60bb      	str	r3, [r7, #8]
 8002cf6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002cf8:	4a45      	ldr	r2, [pc, #276]	@ (8002e10 <HAL_GPIO_Init+0x2b0>)
 8002cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cfc:	089b      	lsrs	r3, r3, #2
 8002cfe:	3302      	adds	r3, #2
 8002d00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d04:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d08:	f003 0303 	and.w	r3, r3, #3
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	220f      	movs	r2, #15
 8002d10:	fa02 f303 	lsl.w	r3, r2, r3
 8002d14:	43db      	mvns	r3, r3
 8002d16:	68fa      	ldr	r2, [r7, #12]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	4a3d      	ldr	r2, [pc, #244]	@ (8002e14 <HAL_GPIO_Init+0x2b4>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d00d      	beq.n	8002d40 <HAL_GPIO_Init+0x1e0>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	4a3c      	ldr	r2, [pc, #240]	@ (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d007      	beq.n	8002d3c <HAL_GPIO_Init+0x1dc>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4a3b      	ldr	r2, [pc, #236]	@ (8002e1c <HAL_GPIO_Init+0x2bc>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d101      	bne.n	8002d38 <HAL_GPIO_Init+0x1d8>
 8002d34:	2302      	movs	r3, #2
 8002d36:	e004      	b.n	8002d42 <HAL_GPIO_Init+0x1e2>
 8002d38:	2303      	movs	r3, #3
 8002d3a:	e002      	b.n	8002d42 <HAL_GPIO_Init+0x1e2>
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e000      	b.n	8002d42 <HAL_GPIO_Init+0x1e2>
 8002d40:	2300      	movs	r3, #0
 8002d42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d44:	f002 0203 	and.w	r2, r2, #3
 8002d48:	0092      	lsls	r2, r2, #2
 8002d4a:	4093      	lsls	r3, r2
 8002d4c:	68fa      	ldr	r2, [r7, #12]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d52:	492f      	ldr	r1, [pc, #188]	@ (8002e10 <HAL_GPIO_Init+0x2b0>)
 8002d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d56:	089b      	lsrs	r3, r3, #2
 8002d58:	3302      	adds	r3, #2
 8002d5a:	68fa      	ldr	r2, [r7, #12]
 8002d5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d006      	beq.n	8002d7a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d6c:	4b2c      	ldr	r3, [pc, #176]	@ (8002e20 <HAL_GPIO_Init+0x2c0>)
 8002d6e:	689a      	ldr	r2, [r3, #8]
 8002d70:	492b      	ldr	r1, [pc, #172]	@ (8002e20 <HAL_GPIO_Init+0x2c0>)
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	608b      	str	r3, [r1, #8]
 8002d78:	e006      	b.n	8002d88 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d7a:	4b29      	ldr	r3, [pc, #164]	@ (8002e20 <HAL_GPIO_Init+0x2c0>)
 8002d7c:	689a      	ldr	r2, [r3, #8]
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	43db      	mvns	r3, r3
 8002d82:	4927      	ldr	r1, [pc, #156]	@ (8002e20 <HAL_GPIO_Init+0x2c0>)
 8002d84:	4013      	ands	r3, r2
 8002d86:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d006      	beq.n	8002da2 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002d94:	4b22      	ldr	r3, [pc, #136]	@ (8002e20 <HAL_GPIO_Init+0x2c0>)
 8002d96:	68da      	ldr	r2, [r3, #12]
 8002d98:	4921      	ldr	r1, [pc, #132]	@ (8002e20 <HAL_GPIO_Init+0x2c0>)
 8002d9a:	69bb      	ldr	r3, [r7, #24]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	60cb      	str	r3, [r1, #12]
 8002da0:	e006      	b.n	8002db0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002da2:	4b1f      	ldr	r3, [pc, #124]	@ (8002e20 <HAL_GPIO_Init+0x2c0>)
 8002da4:	68da      	ldr	r2, [r3, #12]
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	43db      	mvns	r3, r3
 8002daa:	491d      	ldr	r1, [pc, #116]	@ (8002e20 <HAL_GPIO_Init+0x2c0>)
 8002dac:	4013      	ands	r3, r2
 8002dae:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d006      	beq.n	8002dca <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002dbc:	4b18      	ldr	r3, [pc, #96]	@ (8002e20 <HAL_GPIO_Init+0x2c0>)
 8002dbe:	685a      	ldr	r2, [r3, #4]
 8002dc0:	4917      	ldr	r1, [pc, #92]	@ (8002e20 <HAL_GPIO_Init+0x2c0>)
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	604b      	str	r3, [r1, #4]
 8002dc8:	e006      	b.n	8002dd8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002dca:	4b15      	ldr	r3, [pc, #84]	@ (8002e20 <HAL_GPIO_Init+0x2c0>)
 8002dcc:	685a      	ldr	r2, [r3, #4]
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	43db      	mvns	r3, r3
 8002dd2:	4913      	ldr	r1, [pc, #76]	@ (8002e20 <HAL_GPIO_Init+0x2c0>)
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d01f      	beq.n	8002e24 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002de4:	4b0e      	ldr	r3, [pc, #56]	@ (8002e20 <HAL_GPIO_Init+0x2c0>)
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	490d      	ldr	r1, [pc, #52]	@ (8002e20 <HAL_GPIO_Init+0x2c0>)
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	600b      	str	r3, [r1, #0]
 8002df0:	e01f      	b.n	8002e32 <HAL_GPIO_Init+0x2d2>
 8002df2:	bf00      	nop
 8002df4:	10320000 	.word	0x10320000
 8002df8:	10310000 	.word	0x10310000
 8002dfc:	10220000 	.word	0x10220000
 8002e00:	10210000 	.word	0x10210000
 8002e04:	10120000 	.word	0x10120000
 8002e08:	10110000 	.word	0x10110000
 8002e0c:	40021000 	.word	0x40021000
 8002e10:	40010000 	.word	0x40010000
 8002e14:	40010800 	.word	0x40010800
 8002e18:	40010c00 	.word	0x40010c00
 8002e1c:	40011000 	.word	0x40011000
 8002e20:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e24:	4b0b      	ldr	r3, [pc, #44]	@ (8002e54 <HAL_GPIO_Init+0x2f4>)
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	43db      	mvns	r3, r3
 8002e2c:	4909      	ldr	r1, [pc, #36]	@ (8002e54 <HAL_GPIO_Init+0x2f4>)
 8002e2e:	4013      	ands	r3, r2
 8002e30:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e34:	3301      	adds	r3, #1
 8002e36:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	f47f ae96 	bne.w	8002b74 <HAL_GPIO_Init+0x14>
  }
}
 8002e48:	bf00      	nop
 8002e4a:	bf00      	nop
 8002e4c:	372c      	adds	r7, #44	@ 0x2c
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bc80      	pop	{r7}
 8002e52:	4770      	bx	lr
 8002e54:	40010400 	.word	0x40010400

08002e58 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b085      	sub	sp, #20
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	460b      	mov	r3, r1
 8002e62:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	689a      	ldr	r2, [r3, #8]
 8002e68:	887b      	ldrh	r3, [r7, #2]
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d002      	beq.n	8002e76 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e70:	2301      	movs	r3, #1
 8002e72:	73fb      	strb	r3, [r7, #15]
 8002e74:	e001      	b.n	8002e7a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e76:	2300      	movs	r3, #0
 8002e78:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3714      	adds	r7, #20
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bc80      	pop	{r7}
 8002e84:	4770      	bx	lr

08002e86 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e86:	b480      	push	{r7}
 8002e88:	b083      	sub	sp, #12
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	6078      	str	r0, [r7, #4]
 8002e8e:	460b      	mov	r3, r1
 8002e90:	807b      	strh	r3, [r7, #2]
 8002e92:	4613      	mov	r3, r2
 8002e94:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e96:	787b      	ldrb	r3, [r7, #1]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d003      	beq.n	8002ea4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e9c:	887a      	ldrh	r2, [r7, #2]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ea2:	e003      	b.n	8002eac <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ea4:	887b      	ldrh	r3, [r7, #2]
 8002ea6:	041a      	lsls	r2, r3, #16
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	611a      	str	r2, [r3, #16]
}
 8002eac:	bf00      	nop
 8002eae:	370c      	adds	r7, #12
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bc80      	pop	{r7}
 8002eb4:	4770      	bx	lr

08002eb6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	b085      	sub	sp, #20
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
 8002ebe:	460b      	mov	r3, r1
 8002ec0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	68db      	ldr	r3, [r3, #12]
 8002ec6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002ec8:	887a      	ldrh	r2, [r7, #2]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	4013      	ands	r3, r2
 8002ece:	041a      	lsls	r2, r3, #16
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	43d9      	mvns	r1, r3
 8002ed4:	887b      	ldrh	r3, [r7, #2]
 8002ed6:	400b      	ands	r3, r1
 8002ed8:	431a      	orrs	r2, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	611a      	str	r2, [r3, #16]
}
 8002ede:	bf00      	nop
 8002ee0:	3714      	adds	r7, #20
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bc80      	pop	{r7}
 8002ee6:	4770      	bx	lr

08002ee8 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002eec:	4b03      	ldr	r3, [pc, #12]	@ (8002efc <HAL_PWR_EnableBkUpAccess+0x14>)
 8002eee:	2201      	movs	r2, #1
 8002ef0:	601a      	str	r2, [r3, #0]
}
 8002ef2:	bf00      	nop
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bc80      	pop	{r7}
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	420e0020 	.word	0x420e0020

08002f00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b086      	sub	sp, #24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d101      	bne.n	8002f12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e272      	b.n	80033f8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0301 	and.w	r3, r3, #1
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	f000 8087 	beq.w	800302e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f20:	4b92      	ldr	r3, [pc, #584]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f003 030c 	and.w	r3, r3, #12
 8002f28:	2b04      	cmp	r3, #4
 8002f2a:	d00c      	beq.n	8002f46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f2c:	4b8f      	ldr	r3, [pc, #572]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f003 030c 	and.w	r3, r3, #12
 8002f34:	2b08      	cmp	r3, #8
 8002f36:	d112      	bne.n	8002f5e <HAL_RCC_OscConfig+0x5e>
 8002f38:	4b8c      	ldr	r3, [pc, #560]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f44:	d10b      	bne.n	8002f5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f46:	4b89      	ldr	r3, [pc, #548]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d06c      	beq.n	800302c <HAL_RCC_OscConfig+0x12c>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d168      	bne.n	800302c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e24c      	b.n	80033f8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f66:	d106      	bne.n	8002f76 <HAL_RCC_OscConfig+0x76>
 8002f68:	4b80      	ldr	r3, [pc, #512]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a7f      	ldr	r2, [pc, #508]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002f6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f72:	6013      	str	r3, [r2, #0]
 8002f74:	e02e      	b.n	8002fd4 <HAL_RCC_OscConfig+0xd4>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d10c      	bne.n	8002f98 <HAL_RCC_OscConfig+0x98>
 8002f7e:	4b7b      	ldr	r3, [pc, #492]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a7a      	ldr	r2, [pc, #488]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002f84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f88:	6013      	str	r3, [r2, #0]
 8002f8a:	4b78      	ldr	r3, [pc, #480]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a77      	ldr	r2, [pc, #476]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002f90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f94:	6013      	str	r3, [r2, #0]
 8002f96:	e01d      	b.n	8002fd4 <HAL_RCC_OscConfig+0xd4>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fa0:	d10c      	bne.n	8002fbc <HAL_RCC_OscConfig+0xbc>
 8002fa2:	4b72      	ldr	r3, [pc, #456]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a71      	ldr	r2, [pc, #452]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002fa8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fac:	6013      	str	r3, [r2, #0]
 8002fae:	4b6f      	ldr	r3, [pc, #444]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a6e      	ldr	r2, [pc, #440]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002fb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fb8:	6013      	str	r3, [r2, #0]
 8002fba:	e00b      	b.n	8002fd4 <HAL_RCC_OscConfig+0xd4>
 8002fbc:	4b6b      	ldr	r3, [pc, #428]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a6a      	ldr	r2, [pc, #424]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002fc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fc6:	6013      	str	r3, [r2, #0]
 8002fc8:	4b68      	ldr	r3, [pc, #416]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a67      	ldr	r2, [pc, #412]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002fce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fd2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d013      	beq.n	8003004 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fdc:	f7fe fdc4 	bl	8001b68 <HAL_GetTick>
 8002fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fe2:	e008      	b.n	8002ff6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fe4:	f7fe fdc0 	bl	8001b68 <HAL_GetTick>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	2b64      	cmp	r3, #100	@ 0x64
 8002ff0:	d901      	bls.n	8002ff6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e200      	b.n	80033f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ff6:	4b5d      	ldr	r3, [pc, #372]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d0f0      	beq.n	8002fe4 <HAL_RCC_OscConfig+0xe4>
 8003002:	e014      	b.n	800302e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003004:	f7fe fdb0 	bl	8001b68 <HAL_GetTick>
 8003008:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800300a:	e008      	b.n	800301e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800300c:	f7fe fdac 	bl	8001b68 <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	2b64      	cmp	r3, #100	@ 0x64
 8003018:	d901      	bls.n	800301e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e1ec      	b.n	80033f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800301e:	4b53      	ldr	r3, [pc, #332]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1f0      	bne.n	800300c <HAL_RCC_OscConfig+0x10c>
 800302a:	e000      	b.n	800302e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800302c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0302 	and.w	r3, r3, #2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d063      	beq.n	8003102 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800303a:	4b4c      	ldr	r3, [pc, #304]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f003 030c 	and.w	r3, r3, #12
 8003042:	2b00      	cmp	r3, #0
 8003044:	d00b      	beq.n	800305e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003046:	4b49      	ldr	r3, [pc, #292]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f003 030c 	and.w	r3, r3, #12
 800304e:	2b08      	cmp	r3, #8
 8003050:	d11c      	bne.n	800308c <HAL_RCC_OscConfig+0x18c>
 8003052:	4b46      	ldr	r3, [pc, #280]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d116      	bne.n	800308c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800305e:	4b43      	ldr	r3, [pc, #268]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d005      	beq.n	8003076 <HAL_RCC_OscConfig+0x176>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	691b      	ldr	r3, [r3, #16]
 800306e:	2b01      	cmp	r3, #1
 8003070:	d001      	beq.n	8003076 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e1c0      	b.n	80033f8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003076:	4b3d      	ldr	r3, [pc, #244]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	695b      	ldr	r3, [r3, #20]
 8003082:	00db      	lsls	r3, r3, #3
 8003084:	4939      	ldr	r1, [pc, #228]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8003086:	4313      	orrs	r3, r2
 8003088:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800308a:	e03a      	b.n	8003102 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	691b      	ldr	r3, [r3, #16]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d020      	beq.n	80030d6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003094:	4b36      	ldr	r3, [pc, #216]	@ (8003170 <HAL_RCC_OscConfig+0x270>)
 8003096:	2201      	movs	r2, #1
 8003098:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800309a:	f7fe fd65 	bl	8001b68 <HAL_GetTick>
 800309e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030a0:	e008      	b.n	80030b4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030a2:	f7fe fd61 	bl	8001b68 <HAL_GetTick>
 80030a6:	4602      	mov	r2, r0
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d901      	bls.n	80030b4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e1a1      	b.n	80033f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030b4:	4b2d      	ldr	r3, [pc, #180]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d0f0      	beq.n	80030a2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030c0:	4b2a      	ldr	r3, [pc, #168]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	695b      	ldr	r3, [r3, #20]
 80030cc:	00db      	lsls	r3, r3, #3
 80030ce:	4927      	ldr	r1, [pc, #156]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 80030d0:	4313      	orrs	r3, r2
 80030d2:	600b      	str	r3, [r1, #0]
 80030d4:	e015      	b.n	8003102 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030d6:	4b26      	ldr	r3, [pc, #152]	@ (8003170 <HAL_RCC_OscConfig+0x270>)
 80030d8:	2200      	movs	r2, #0
 80030da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030dc:	f7fe fd44 	bl	8001b68 <HAL_GetTick>
 80030e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030e2:	e008      	b.n	80030f6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030e4:	f7fe fd40 	bl	8001b68 <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d901      	bls.n	80030f6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e180      	b.n	80033f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030f6:	4b1d      	ldr	r3, [pc, #116]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0302 	and.w	r3, r3, #2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d1f0      	bne.n	80030e4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0308 	and.w	r3, r3, #8
 800310a:	2b00      	cmp	r3, #0
 800310c:	d03a      	beq.n	8003184 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d019      	beq.n	800314a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003116:	4b17      	ldr	r3, [pc, #92]	@ (8003174 <HAL_RCC_OscConfig+0x274>)
 8003118:	2201      	movs	r2, #1
 800311a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800311c:	f7fe fd24 	bl	8001b68 <HAL_GetTick>
 8003120:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003122:	e008      	b.n	8003136 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003124:	f7fe fd20 	bl	8001b68 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b02      	cmp	r3, #2
 8003130:	d901      	bls.n	8003136 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e160      	b.n	80033f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003136:	4b0d      	ldr	r3, [pc, #52]	@ (800316c <HAL_RCC_OscConfig+0x26c>)
 8003138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800313a:	f003 0302 	and.w	r3, r3, #2
 800313e:	2b00      	cmp	r3, #0
 8003140:	d0f0      	beq.n	8003124 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003142:	2001      	movs	r0, #1
 8003144:	f000 faba 	bl	80036bc <RCC_Delay>
 8003148:	e01c      	b.n	8003184 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800314a:	4b0a      	ldr	r3, [pc, #40]	@ (8003174 <HAL_RCC_OscConfig+0x274>)
 800314c:	2200      	movs	r2, #0
 800314e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003150:	f7fe fd0a 	bl	8001b68 <HAL_GetTick>
 8003154:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003156:	e00f      	b.n	8003178 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003158:	f7fe fd06 	bl	8001b68 <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	2b02      	cmp	r3, #2
 8003164:	d908      	bls.n	8003178 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003166:	2303      	movs	r3, #3
 8003168:	e146      	b.n	80033f8 <HAL_RCC_OscConfig+0x4f8>
 800316a:	bf00      	nop
 800316c:	40021000 	.word	0x40021000
 8003170:	42420000 	.word	0x42420000
 8003174:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003178:	4b92      	ldr	r3, [pc, #584]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 800317a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800317c:	f003 0302 	and.w	r3, r3, #2
 8003180:	2b00      	cmp	r3, #0
 8003182:	d1e9      	bne.n	8003158 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0304 	and.w	r3, r3, #4
 800318c:	2b00      	cmp	r3, #0
 800318e:	f000 80a6 	beq.w	80032de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003192:	2300      	movs	r3, #0
 8003194:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003196:	4b8b      	ldr	r3, [pc, #556]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 8003198:	69db      	ldr	r3, [r3, #28]
 800319a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d10d      	bne.n	80031be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031a2:	4b88      	ldr	r3, [pc, #544]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 80031a4:	69db      	ldr	r3, [r3, #28]
 80031a6:	4a87      	ldr	r2, [pc, #540]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 80031a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031ac:	61d3      	str	r3, [r2, #28]
 80031ae:	4b85      	ldr	r3, [pc, #532]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 80031b0:	69db      	ldr	r3, [r3, #28]
 80031b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031b6:	60bb      	str	r3, [r7, #8]
 80031b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031ba:	2301      	movs	r3, #1
 80031bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031be:	4b82      	ldr	r3, [pc, #520]	@ (80033c8 <HAL_RCC_OscConfig+0x4c8>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d118      	bne.n	80031fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031ca:	4b7f      	ldr	r3, [pc, #508]	@ (80033c8 <HAL_RCC_OscConfig+0x4c8>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a7e      	ldr	r2, [pc, #504]	@ (80033c8 <HAL_RCC_OscConfig+0x4c8>)
 80031d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031d6:	f7fe fcc7 	bl	8001b68 <HAL_GetTick>
 80031da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031dc:	e008      	b.n	80031f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031de:	f7fe fcc3 	bl	8001b68 <HAL_GetTick>
 80031e2:	4602      	mov	r2, r0
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	1ad3      	subs	r3, r2, r3
 80031e8:	2b64      	cmp	r3, #100	@ 0x64
 80031ea:	d901      	bls.n	80031f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031ec:	2303      	movs	r3, #3
 80031ee:	e103      	b.n	80033f8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031f0:	4b75      	ldr	r3, [pc, #468]	@ (80033c8 <HAL_RCC_OscConfig+0x4c8>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d0f0      	beq.n	80031de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	2b01      	cmp	r3, #1
 8003202:	d106      	bne.n	8003212 <HAL_RCC_OscConfig+0x312>
 8003204:	4b6f      	ldr	r3, [pc, #444]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 8003206:	6a1b      	ldr	r3, [r3, #32]
 8003208:	4a6e      	ldr	r2, [pc, #440]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 800320a:	f043 0301 	orr.w	r3, r3, #1
 800320e:	6213      	str	r3, [r2, #32]
 8003210:	e02d      	b.n	800326e <HAL_RCC_OscConfig+0x36e>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d10c      	bne.n	8003234 <HAL_RCC_OscConfig+0x334>
 800321a:	4b6a      	ldr	r3, [pc, #424]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 800321c:	6a1b      	ldr	r3, [r3, #32]
 800321e:	4a69      	ldr	r2, [pc, #420]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 8003220:	f023 0301 	bic.w	r3, r3, #1
 8003224:	6213      	str	r3, [r2, #32]
 8003226:	4b67      	ldr	r3, [pc, #412]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 8003228:	6a1b      	ldr	r3, [r3, #32]
 800322a:	4a66      	ldr	r2, [pc, #408]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 800322c:	f023 0304 	bic.w	r3, r3, #4
 8003230:	6213      	str	r3, [r2, #32]
 8003232:	e01c      	b.n	800326e <HAL_RCC_OscConfig+0x36e>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	2b05      	cmp	r3, #5
 800323a:	d10c      	bne.n	8003256 <HAL_RCC_OscConfig+0x356>
 800323c:	4b61      	ldr	r3, [pc, #388]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 800323e:	6a1b      	ldr	r3, [r3, #32]
 8003240:	4a60      	ldr	r2, [pc, #384]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 8003242:	f043 0304 	orr.w	r3, r3, #4
 8003246:	6213      	str	r3, [r2, #32]
 8003248:	4b5e      	ldr	r3, [pc, #376]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 800324a:	6a1b      	ldr	r3, [r3, #32]
 800324c:	4a5d      	ldr	r2, [pc, #372]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 800324e:	f043 0301 	orr.w	r3, r3, #1
 8003252:	6213      	str	r3, [r2, #32]
 8003254:	e00b      	b.n	800326e <HAL_RCC_OscConfig+0x36e>
 8003256:	4b5b      	ldr	r3, [pc, #364]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 8003258:	6a1b      	ldr	r3, [r3, #32]
 800325a:	4a5a      	ldr	r2, [pc, #360]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 800325c:	f023 0301 	bic.w	r3, r3, #1
 8003260:	6213      	str	r3, [r2, #32]
 8003262:	4b58      	ldr	r3, [pc, #352]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 8003264:	6a1b      	ldr	r3, [r3, #32]
 8003266:	4a57      	ldr	r2, [pc, #348]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 8003268:	f023 0304 	bic.w	r3, r3, #4
 800326c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d015      	beq.n	80032a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003276:	f7fe fc77 	bl	8001b68 <HAL_GetTick>
 800327a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800327c:	e00a      	b.n	8003294 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800327e:	f7fe fc73 	bl	8001b68 <HAL_GetTick>
 8003282:	4602      	mov	r2, r0
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	1ad3      	subs	r3, r2, r3
 8003288:	f241 3288 	movw	r2, #5000	@ 0x1388
 800328c:	4293      	cmp	r3, r2
 800328e:	d901      	bls.n	8003294 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003290:	2303      	movs	r3, #3
 8003292:	e0b1      	b.n	80033f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003294:	4b4b      	ldr	r3, [pc, #300]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 8003296:	6a1b      	ldr	r3, [r3, #32]
 8003298:	f003 0302 	and.w	r3, r3, #2
 800329c:	2b00      	cmp	r3, #0
 800329e:	d0ee      	beq.n	800327e <HAL_RCC_OscConfig+0x37e>
 80032a0:	e014      	b.n	80032cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032a2:	f7fe fc61 	bl	8001b68 <HAL_GetTick>
 80032a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032a8:	e00a      	b.n	80032c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032aa:	f7fe fc5d 	bl	8001b68 <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d901      	bls.n	80032c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80032bc:	2303      	movs	r3, #3
 80032be:	e09b      	b.n	80033f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032c0:	4b40      	ldr	r3, [pc, #256]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 80032c2:	6a1b      	ldr	r3, [r3, #32]
 80032c4:	f003 0302 	and.w	r3, r3, #2
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d1ee      	bne.n	80032aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032cc:	7dfb      	ldrb	r3, [r7, #23]
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d105      	bne.n	80032de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032d2:	4b3c      	ldr	r3, [pc, #240]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 80032d4:	69db      	ldr	r3, [r3, #28]
 80032d6:	4a3b      	ldr	r2, [pc, #236]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 80032d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	69db      	ldr	r3, [r3, #28]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	f000 8087 	beq.w	80033f6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032e8:	4b36      	ldr	r3, [pc, #216]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f003 030c 	and.w	r3, r3, #12
 80032f0:	2b08      	cmp	r3, #8
 80032f2:	d061      	beq.n	80033b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	69db      	ldr	r3, [r3, #28]
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d146      	bne.n	800338a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032fc:	4b33      	ldr	r3, [pc, #204]	@ (80033cc <HAL_RCC_OscConfig+0x4cc>)
 80032fe:	2200      	movs	r2, #0
 8003300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003302:	f7fe fc31 	bl	8001b68 <HAL_GetTick>
 8003306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003308:	e008      	b.n	800331c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800330a:	f7fe fc2d 	bl	8001b68 <HAL_GetTick>
 800330e:	4602      	mov	r2, r0
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	2b02      	cmp	r3, #2
 8003316:	d901      	bls.n	800331c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e06d      	b.n	80033f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800331c:	4b29      	ldr	r3, [pc, #164]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d1f0      	bne.n	800330a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a1b      	ldr	r3, [r3, #32]
 800332c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003330:	d108      	bne.n	8003344 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003332:	4b24      	ldr	r3, [pc, #144]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	4921      	ldr	r1, [pc, #132]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 8003340:	4313      	orrs	r3, r2
 8003342:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003344:	4b1f      	ldr	r3, [pc, #124]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6a19      	ldr	r1, [r3, #32]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003354:	430b      	orrs	r3, r1
 8003356:	491b      	ldr	r1, [pc, #108]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 8003358:	4313      	orrs	r3, r2
 800335a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800335c:	4b1b      	ldr	r3, [pc, #108]	@ (80033cc <HAL_RCC_OscConfig+0x4cc>)
 800335e:	2201      	movs	r2, #1
 8003360:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003362:	f7fe fc01 	bl	8001b68 <HAL_GetTick>
 8003366:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003368:	e008      	b.n	800337c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800336a:	f7fe fbfd 	bl	8001b68 <HAL_GetTick>
 800336e:	4602      	mov	r2, r0
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	2b02      	cmp	r3, #2
 8003376:	d901      	bls.n	800337c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003378:	2303      	movs	r3, #3
 800337a:	e03d      	b.n	80033f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800337c:	4b11      	ldr	r3, [pc, #68]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003384:	2b00      	cmp	r3, #0
 8003386:	d0f0      	beq.n	800336a <HAL_RCC_OscConfig+0x46a>
 8003388:	e035      	b.n	80033f6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800338a:	4b10      	ldr	r3, [pc, #64]	@ (80033cc <HAL_RCC_OscConfig+0x4cc>)
 800338c:	2200      	movs	r2, #0
 800338e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003390:	f7fe fbea 	bl	8001b68 <HAL_GetTick>
 8003394:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003396:	e008      	b.n	80033aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003398:	f7fe fbe6 	bl	8001b68 <HAL_GetTick>
 800339c:	4602      	mov	r2, r0
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	2b02      	cmp	r3, #2
 80033a4:	d901      	bls.n	80033aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80033a6:	2303      	movs	r3, #3
 80033a8:	e026      	b.n	80033f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033aa:	4b06      	ldr	r3, [pc, #24]	@ (80033c4 <HAL_RCC_OscConfig+0x4c4>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d1f0      	bne.n	8003398 <HAL_RCC_OscConfig+0x498>
 80033b6:	e01e      	b.n	80033f6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	69db      	ldr	r3, [r3, #28]
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d107      	bne.n	80033d0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e019      	b.n	80033f8 <HAL_RCC_OscConfig+0x4f8>
 80033c4:	40021000 	.word	0x40021000
 80033c8:	40007000 	.word	0x40007000
 80033cc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80033d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003400 <HAL_RCC_OscConfig+0x500>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a1b      	ldr	r3, [r3, #32]
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d106      	bne.n	80033f2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d001      	beq.n	80033f6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e000      	b.n	80033f8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80033f6:	2300      	movs	r3, #0
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3718      	adds	r7, #24
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	40021000 	.word	0x40021000

08003404 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d101      	bne.n	8003418 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e0d0      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003418:	4b6a      	ldr	r3, [pc, #424]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0307 	and.w	r3, r3, #7
 8003420:	683a      	ldr	r2, [r7, #0]
 8003422:	429a      	cmp	r2, r3
 8003424:	d910      	bls.n	8003448 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003426:	4b67      	ldr	r3, [pc, #412]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f023 0207 	bic.w	r2, r3, #7
 800342e:	4965      	ldr	r1, [pc, #404]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	4313      	orrs	r3, r2
 8003434:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003436:	4b63      	ldr	r3, [pc, #396]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0307 	and.w	r3, r3, #7
 800343e:	683a      	ldr	r2, [r7, #0]
 8003440:	429a      	cmp	r2, r3
 8003442:	d001      	beq.n	8003448 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e0b8      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0302 	and.w	r3, r3, #2
 8003450:	2b00      	cmp	r3, #0
 8003452:	d020      	beq.n	8003496 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0304 	and.w	r3, r3, #4
 800345c:	2b00      	cmp	r3, #0
 800345e:	d005      	beq.n	800346c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003460:	4b59      	ldr	r3, [pc, #356]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	4a58      	ldr	r2, [pc, #352]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003466:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800346a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0308 	and.w	r3, r3, #8
 8003474:	2b00      	cmp	r3, #0
 8003476:	d005      	beq.n	8003484 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003478:	4b53      	ldr	r3, [pc, #332]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	4a52      	ldr	r2, [pc, #328]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 800347e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003482:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003484:	4b50      	ldr	r3, [pc, #320]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	494d      	ldr	r1, [pc, #308]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003492:	4313      	orrs	r3, r2
 8003494:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0301 	and.w	r3, r3, #1
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d040      	beq.n	8003524 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d107      	bne.n	80034ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034aa:	4b47      	ldr	r3, [pc, #284]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d115      	bne.n	80034e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e07f      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d107      	bne.n	80034d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034c2:	4b41      	ldr	r3, [pc, #260]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d109      	bne.n	80034e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e073      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034d2:	4b3d      	ldr	r3, [pc, #244]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0302 	and.w	r3, r3, #2
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d101      	bne.n	80034e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e06b      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034e2:	4b39      	ldr	r3, [pc, #228]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f023 0203 	bic.w	r2, r3, #3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	4936      	ldr	r1, [pc, #216]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 80034f0:	4313      	orrs	r3, r2
 80034f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034f4:	f7fe fb38 	bl	8001b68 <HAL_GetTick>
 80034f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034fa:	e00a      	b.n	8003512 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034fc:	f7fe fb34 	bl	8001b68 <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	f241 3288 	movw	r2, #5000	@ 0x1388
 800350a:	4293      	cmp	r3, r2
 800350c:	d901      	bls.n	8003512 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e053      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003512:	4b2d      	ldr	r3, [pc, #180]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f003 020c 	and.w	r2, r3, #12
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	429a      	cmp	r2, r3
 8003522:	d1eb      	bne.n	80034fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003524:	4b27      	ldr	r3, [pc, #156]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0307 	and.w	r3, r3, #7
 800352c:	683a      	ldr	r2, [r7, #0]
 800352e:	429a      	cmp	r2, r3
 8003530:	d210      	bcs.n	8003554 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003532:	4b24      	ldr	r3, [pc, #144]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f023 0207 	bic.w	r2, r3, #7
 800353a:	4922      	ldr	r1, [pc, #136]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	4313      	orrs	r3, r2
 8003540:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003542:	4b20      	ldr	r3, [pc, #128]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0307 	and.w	r3, r3, #7
 800354a:	683a      	ldr	r2, [r7, #0]
 800354c:	429a      	cmp	r2, r3
 800354e:	d001      	beq.n	8003554 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e032      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0304 	and.w	r3, r3, #4
 800355c:	2b00      	cmp	r3, #0
 800355e:	d008      	beq.n	8003572 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003560:	4b19      	ldr	r3, [pc, #100]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	4916      	ldr	r1, [pc, #88]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 800356e:	4313      	orrs	r3, r2
 8003570:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0308 	and.w	r3, r3, #8
 800357a:	2b00      	cmp	r3, #0
 800357c:	d009      	beq.n	8003592 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800357e:	4b12      	ldr	r3, [pc, #72]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	691b      	ldr	r3, [r3, #16]
 800358a:	00db      	lsls	r3, r3, #3
 800358c:	490e      	ldr	r1, [pc, #56]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 800358e:	4313      	orrs	r3, r2
 8003590:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003592:	f000 f821 	bl	80035d8 <HAL_RCC_GetSysClockFreq>
 8003596:	4602      	mov	r2, r0
 8003598:	4b0b      	ldr	r3, [pc, #44]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	091b      	lsrs	r3, r3, #4
 800359e:	f003 030f 	and.w	r3, r3, #15
 80035a2:	490a      	ldr	r1, [pc, #40]	@ (80035cc <HAL_RCC_ClockConfig+0x1c8>)
 80035a4:	5ccb      	ldrb	r3, [r1, r3]
 80035a6:	fa22 f303 	lsr.w	r3, r2, r3
 80035aa:	4a09      	ldr	r2, [pc, #36]	@ (80035d0 <HAL_RCC_ClockConfig+0x1cc>)
 80035ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80035ae:	4b09      	ldr	r3, [pc, #36]	@ (80035d4 <HAL_RCC_ClockConfig+0x1d0>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4618      	mov	r0, r3
 80035b4:	f7fe fa96 	bl	8001ae4 <HAL_InitTick>

  return HAL_OK;
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3710      	adds	r7, #16
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	40022000 	.word	0x40022000
 80035c8:	40021000 	.word	0x40021000
 80035cc:	08004ed8 	.word	0x08004ed8
 80035d0:	2000041c 	.word	0x2000041c
 80035d4:	20000420 	.word	0x20000420

080035d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035d8:	b480      	push	{r7}
 80035da:	b087      	sub	sp, #28
 80035dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035de:	2300      	movs	r3, #0
 80035e0:	60fb      	str	r3, [r7, #12]
 80035e2:	2300      	movs	r3, #0
 80035e4:	60bb      	str	r3, [r7, #8]
 80035e6:	2300      	movs	r3, #0
 80035e8:	617b      	str	r3, [r7, #20]
 80035ea:	2300      	movs	r3, #0
 80035ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80035ee:	2300      	movs	r3, #0
 80035f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80035f2:	4b1e      	ldr	r3, [pc, #120]	@ (800366c <HAL_RCC_GetSysClockFreq+0x94>)
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f003 030c 	and.w	r3, r3, #12
 80035fe:	2b04      	cmp	r3, #4
 8003600:	d002      	beq.n	8003608 <HAL_RCC_GetSysClockFreq+0x30>
 8003602:	2b08      	cmp	r3, #8
 8003604:	d003      	beq.n	800360e <HAL_RCC_GetSysClockFreq+0x36>
 8003606:	e027      	b.n	8003658 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003608:	4b19      	ldr	r3, [pc, #100]	@ (8003670 <HAL_RCC_GetSysClockFreq+0x98>)
 800360a:	613b      	str	r3, [r7, #16]
      break;
 800360c:	e027      	b.n	800365e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	0c9b      	lsrs	r3, r3, #18
 8003612:	f003 030f 	and.w	r3, r3, #15
 8003616:	4a17      	ldr	r2, [pc, #92]	@ (8003674 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003618:	5cd3      	ldrb	r3, [r2, r3]
 800361a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d010      	beq.n	8003648 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003626:	4b11      	ldr	r3, [pc, #68]	@ (800366c <HAL_RCC_GetSysClockFreq+0x94>)
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	0c5b      	lsrs	r3, r3, #17
 800362c:	f003 0301 	and.w	r3, r3, #1
 8003630:	4a11      	ldr	r2, [pc, #68]	@ (8003678 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003632:	5cd3      	ldrb	r3, [r2, r3]
 8003634:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a0d      	ldr	r2, [pc, #52]	@ (8003670 <HAL_RCC_GetSysClockFreq+0x98>)
 800363a:	fb03 f202 	mul.w	r2, r3, r2
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	fbb2 f3f3 	udiv	r3, r2, r3
 8003644:	617b      	str	r3, [r7, #20]
 8003646:	e004      	b.n	8003652 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4a0c      	ldr	r2, [pc, #48]	@ (800367c <HAL_RCC_GetSysClockFreq+0xa4>)
 800364c:	fb02 f303 	mul.w	r3, r2, r3
 8003650:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	613b      	str	r3, [r7, #16]
      break;
 8003656:	e002      	b.n	800365e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003658:	4b05      	ldr	r3, [pc, #20]	@ (8003670 <HAL_RCC_GetSysClockFreq+0x98>)
 800365a:	613b      	str	r3, [r7, #16]
      break;
 800365c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800365e:	693b      	ldr	r3, [r7, #16]
}
 8003660:	4618      	mov	r0, r3
 8003662:	371c      	adds	r7, #28
 8003664:	46bd      	mov	sp, r7
 8003666:	bc80      	pop	{r7}
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	40021000 	.word	0x40021000
 8003670:	007a1200 	.word	0x007a1200
 8003674:	08004ef0 	.word	0x08004ef0
 8003678:	08004f00 	.word	0x08004f00
 800367c:	003d0900 	.word	0x003d0900

08003680 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003680:	b480      	push	{r7}
 8003682:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003684:	4b02      	ldr	r3, [pc, #8]	@ (8003690 <HAL_RCC_GetHCLKFreq+0x10>)
 8003686:	681b      	ldr	r3, [r3, #0]
}
 8003688:	4618      	mov	r0, r3
 800368a:	46bd      	mov	sp, r7
 800368c:	bc80      	pop	{r7}
 800368e:	4770      	bx	lr
 8003690:	2000041c 	.word	0x2000041c

08003694 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003698:	f7ff fff2 	bl	8003680 <HAL_RCC_GetHCLKFreq>
 800369c:	4602      	mov	r2, r0
 800369e:	4b05      	ldr	r3, [pc, #20]	@ (80036b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	0adb      	lsrs	r3, r3, #11
 80036a4:	f003 0307 	and.w	r3, r3, #7
 80036a8:	4903      	ldr	r1, [pc, #12]	@ (80036b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036aa:	5ccb      	ldrb	r3, [r1, r3]
 80036ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	40021000 	.word	0x40021000
 80036b8:	08004ee8 	.word	0x08004ee8

080036bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80036bc:	b480      	push	{r7}
 80036be:	b085      	sub	sp, #20
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80036c4:	4b0a      	ldr	r3, [pc, #40]	@ (80036f0 <RCC_Delay+0x34>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a0a      	ldr	r2, [pc, #40]	@ (80036f4 <RCC_Delay+0x38>)
 80036ca:	fba2 2303 	umull	r2, r3, r2, r3
 80036ce:	0a5b      	lsrs	r3, r3, #9
 80036d0:	687a      	ldr	r2, [r7, #4]
 80036d2:	fb02 f303 	mul.w	r3, r2, r3
 80036d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80036d8:	bf00      	nop
  }
  while (Delay --);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	1e5a      	subs	r2, r3, #1
 80036de:	60fa      	str	r2, [r7, #12]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d1f9      	bne.n	80036d8 <RCC_Delay+0x1c>
}
 80036e4:	bf00      	nop
 80036e6:	bf00      	nop
 80036e8:	3714      	adds	r7, #20
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bc80      	pop	{r7}
 80036ee:	4770      	bx	lr
 80036f0:	2000041c 	.word	0x2000041c
 80036f4:	10624dd3 	.word	0x10624dd3

080036f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b086      	sub	sp, #24
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003700:	2300      	movs	r3, #0
 8003702:	613b      	str	r3, [r7, #16]
 8003704:	2300      	movs	r3, #0
 8003706:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0301 	and.w	r3, r3, #1
 8003710:	2b00      	cmp	r3, #0
 8003712:	d07d      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003714:	2300      	movs	r3, #0
 8003716:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003718:	4b4f      	ldr	r3, [pc, #316]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800371a:	69db      	ldr	r3, [r3, #28]
 800371c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003720:	2b00      	cmp	r3, #0
 8003722:	d10d      	bne.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003724:	4b4c      	ldr	r3, [pc, #304]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003726:	69db      	ldr	r3, [r3, #28]
 8003728:	4a4b      	ldr	r2, [pc, #300]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800372a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800372e:	61d3      	str	r3, [r2, #28]
 8003730:	4b49      	ldr	r3, [pc, #292]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003732:	69db      	ldr	r3, [r3, #28]
 8003734:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003738:	60bb      	str	r3, [r7, #8]
 800373a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800373c:	2301      	movs	r3, #1
 800373e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003740:	4b46      	ldr	r3, [pc, #280]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003748:	2b00      	cmp	r3, #0
 800374a:	d118      	bne.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800374c:	4b43      	ldr	r3, [pc, #268]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a42      	ldr	r2, [pc, #264]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003752:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003756:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003758:	f7fe fa06 	bl	8001b68 <HAL_GetTick>
 800375c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800375e:	e008      	b.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003760:	f7fe fa02 	bl	8001b68 <HAL_GetTick>
 8003764:	4602      	mov	r2, r0
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	2b64      	cmp	r3, #100	@ 0x64
 800376c:	d901      	bls.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e06d      	b.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003772:	4b3a      	ldr	r3, [pc, #232]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800377a:	2b00      	cmp	r3, #0
 800377c:	d0f0      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800377e:	4b36      	ldr	r3, [pc, #216]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003780:	6a1b      	ldr	r3, [r3, #32]
 8003782:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003786:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d02e      	beq.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003796:	68fa      	ldr	r2, [r7, #12]
 8003798:	429a      	cmp	r2, r3
 800379a:	d027      	beq.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800379c:	4b2e      	ldr	r3, [pc, #184]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800379e:	6a1b      	ldr	r3, [r3, #32]
 80037a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037a4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80037a6:	4b2e      	ldr	r3, [pc, #184]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037a8:	2201      	movs	r2, #1
 80037aa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037ac:	4b2c      	ldr	r3, [pc, #176]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80037b2:	4a29      	ldr	r2, [pc, #164]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f003 0301 	and.w	r3, r3, #1
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d014      	beq.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c2:	f7fe f9d1 	bl	8001b68 <HAL_GetTick>
 80037c6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037c8:	e00a      	b.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ca:	f7fe f9cd 	bl	8001b68 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037d8:	4293      	cmp	r3, r2
 80037da:	d901      	bls.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e036      	b.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037e2:	6a1b      	ldr	r3, [r3, #32]
 80037e4:	f003 0302 	and.w	r3, r3, #2
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d0ee      	beq.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037ee:	6a1b      	ldr	r3, [r3, #32]
 80037f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	4917      	ldr	r1, [pc, #92]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037fa:	4313      	orrs	r3, r2
 80037fc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037fe:	7dfb      	ldrb	r3, [r7, #23]
 8003800:	2b01      	cmp	r3, #1
 8003802:	d105      	bne.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003804:	4b14      	ldr	r3, [pc, #80]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003806:	69db      	ldr	r3, [r3, #28]
 8003808:	4a13      	ldr	r2, [pc, #76]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800380a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800380e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0302 	and.w	r3, r3, #2
 8003818:	2b00      	cmp	r3, #0
 800381a:	d008      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800381c:	4b0e      	ldr	r3, [pc, #56]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	490b      	ldr	r1, [pc, #44]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800382a:	4313      	orrs	r3, r2
 800382c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0310 	and.w	r3, r3, #16
 8003836:	2b00      	cmp	r3, #0
 8003838:	d008      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800383a:	4b07      	ldr	r3, [pc, #28]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	68db      	ldr	r3, [r3, #12]
 8003846:	4904      	ldr	r1, [pc, #16]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003848:	4313      	orrs	r3, r2
 800384a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800384c:	2300      	movs	r3, #0
}
 800384e:	4618      	mov	r0, r3
 8003850:	3718      	adds	r7, #24
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	40021000 	.word	0x40021000
 800385c:	40007000 	.word	0x40007000
 8003860:	42420440 	.word	0x42420440

08003864 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b088      	sub	sp, #32
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800386c:	2300      	movs	r3, #0
 800386e:	617b      	str	r3, [r7, #20]
 8003870:	2300      	movs	r3, #0
 8003872:	61fb      	str	r3, [r7, #28]
 8003874:	2300      	movs	r3, #0
 8003876:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003878:	2300      	movs	r3, #0
 800387a:	60fb      	str	r3, [r7, #12]
 800387c:	2300      	movs	r3, #0
 800387e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2b10      	cmp	r3, #16
 8003884:	d00a      	beq.n	800389c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2b10      	cmp	r3, #16
 800388a:	f200 808a 	bhi.w	80039a2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2b01      	cmp	r3, #1
 8003892:	d045      	beq.n	8003920 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2b02      	cmp	r3, #2
 8003898:	d075      	beq.n	8003986 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800389a:	e082      	b.n	80039a2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 800389c:	4b46      	ldr	r3, [pc, #280]	@ (80039b8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80038a2:	4b45      	ldr	r3, [pc, #276]	@ (80039b8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d07b      	beq.n	80039a6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	0c9b      	lsrs	r3, r3, #18
 80038b2:	f003 030f 	and.w	r3, r3, #15
 80038b6:	4a41      	ldr	r2, [pc, #260]	@ (80039bc <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80038b8:	5cd3      	ldrb	r3, [r2, r3]
 80038ba:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d015      	beq.n	80038f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80038c6:	4b3c      	ldr	r3, [pc, #240]	@ (80039b8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	0c5b      	lsrs	r3, r3, #17
 80038cc:	f003 0301 	and.w	r3, r3, #1
 80038d0:	4a3b      	ldr	r2, [pc, #236]	@ (80039c0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80038d2:	5cd3      	ldrb	r3, [r2, r3]
 80038d4:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d00d      	beq.n	80038fc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80038e0:	4a38      	ldr	r2, [pc, #224]	@ (80039c4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	fb02 f303 	mul.w	r3, r2, r3
 80038ee:	61fb      	str	r3, [r7, #28]
 80038f0:	e004      	b.n	80038fc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	4a34      	ldr	r2, [pc, #208]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80038f6:	fb02 f303 	mul.w	r3, r2, r3
 80038fa:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80038fc:	4b2e      	ldr	r3, [pc, #184]	@ (80039b8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003904:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003908:	d102      	bne.n	8003910 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	61bb      	str	r3, [r7, #24]
      break;
 800390e:	e04a      	b.n	80039a6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	005b      	lsls	r3, r3, #1
 8003914:	4a2d      	ldr	r2, [pc, #180]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003916:	fba2 2303 	umull	r2, r3, r2, r3
 800391a:	085b      	lsrs	r3, r3, #1
 800391c:	61bb      	str	r3, [r7, #24]
      break;
 800391e:	e042      	b.n	80039a6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003920:	4b25      	ldr	r3, [pc, #148]	@ (80039b8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003922:	6a1b      	ldr	r3, [r3, #32]
 8003924:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800392c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003930:	d108      	bne.n	8003944 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	f003 0302 	and.w	r3, r3, #2
 8003938:	2b00      	cmp	r3, #0
 800393a:	d003      	beq.n	8003944 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 800393c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003940:	61bb      	str	r3, [r7, #24]
 8003942:	e01f      	b.n	8003984 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800394a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800394e:	d109      	bne.n	8003964 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003950:	4b19      	ldr	r3, [pc, #100]	@ (80039b8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003954:	f003 0302 	and.w	r3, r3, #2
 8003958:	2b00      	cmp	r3, #0
 800395a:	d003      	beq.n	8003964 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 800395c:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003960:	61bb      	str	r3, [r7, #24]
 8003962:	e00f      	b.n	8003984 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800396a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800396e:	d11c      	bne.n	80039aa <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003970:	4b11      	ldr	r3, [pc, #68]	@ (80039b8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003978:	2b00      	cmp	r3, #0
 800397a:	d016      	beq.n	80039aa <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 800397c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003980:	61bb      	str	r3, [r7, #24]
      break;
 8003982:	e012      	b.n	80039aa <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003984:	e011      	b.n	80039aa <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003986:	f7ff fe85 	bl	8003694 <HAL_RCC_GetPCLK2Freq>
 800398a:	4602      	mov	r2, r0
 800398c:	4b0a      	ldr	r3, [pc, #40]	@ (80039b8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	0b9b      	lsrs	r3, r3, #14
 8003992:	f003 0303 	and.w	r3, r3, #3
 8003996:	3301      	adds	r3, #1
 8003998:	005b      	lsls	r3, r3, #1
 800399a:	fbb2 f3f3 	udiv	r3, r2, r3
 800399e:	61bb      	str	r3, [r7, #24]
      break;
 80039a0:	e004      	b.n	80039ac <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80039a2:	bf00      	nop
 80039a4:	e002      	b.n	80039ac <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80039a6:	bf00      	nop
 80039a8:	e000      	b.n	80039ac <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80039aa:	bf00      	nop
    }
  }
  return (frequency);
 80039ac:	69bb      	ldr	r3, [r7, #24]
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3720      	adds	r7, #32
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	40021000 	.word	0x40021000
 80039bc:	08004f04 	.word	0x08004f04
 80039c0:	08004f14 	.word	0x08004f14
 80039c4:	007a1200 	.word	0x007a1200
 80039c8:	003d0900 	.word	0x003d0900
 80039cc:	aaaaaaab 	.word	0xaaaaaaab

080039d0 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80039d8:	2300      	movs	r3, #0
 80039da:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d101      	bne.n	80039e6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	e07a      	b.n	8003adc <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	7c5b      	ldrb	r3, [r3, #17]
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d105      	bne.n	80039fc <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2200      	movs	r2, #0
 80039f4:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f7fd ff2e 	bl	8001858 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2202      	movs	r2, #2
 8003a00:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f000 fb1d 	bl	8004042 <HAL_RTC_WaitForSynchro>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d004      	beq.n	8003a18 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2204      	movs	r2, #4
 8003a12:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e061      	b.n	8003adc <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f000 fbd6 	bl	80041ca <RTC_EnterInitMode>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d004      	beq.n	8003a2e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2204      	movs	r2, #4
 8003a28:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e056      	b.n	8003adc <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	685a      	ldr	r2, [r3, #4]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f022 0207 	bic.w	r2, r2, #7
 8003a3c:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d005      	beq.n	8003a52 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8003a46:	4b27      	ldr	r3, [pc, #156]	@ (8003ae4 <HAL_RTC_Init+0x114>)
 8003a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a4a:	4a26      	ldr	r2, [pc, #152]	@ (8003ae4 <HAL_RTC_Init+0x114>)
 8003a4c:	f023 0301 	bic.w	r3, r3, #1
 8003a50:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8003a52:	4b24      	ldr	r3, [pc, #144]	@ (8003ae4 <HAL_RTC_Init+0x114>)
 8003a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a56:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	4921      	ldr	r1, [pc, #132]	@ (8003ae4 <HAL_RTC_Init+0x114>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a6c:	d003      	beq.n	8003a76 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	60fb      	str	r3, [r7, #12]
 8003a74:	e00e      	b.n	8003a94 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8003a76:	2001      	movs	r0, #1
 8003a78:	f7ff fef4 	bl	8003864 <HAL_RCCEx_GetPeriphCLKFreq>
 8003a7c:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d104      	bne.n	8003a8e <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2204      	movs	r2, #4
 8003a88:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e026      	b.n	8003adc <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	3b01      	subs	r3, #1
 8003a92:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	0c1a      	lsrs	r2, r3, #16
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f002 020f 	and.w	r2, r2, #15
 8003aa0:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	68fa      	ldr	r2, [r7, #12]
 8003aa8:	b292      	uxth	r2, r2
 8003aaa:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f000 fbb4 	bl	800421a <RTC_ExitInitMode>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d004      	beq.n	8003ac2 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2204      	movs	r2, #4
 8003abc:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e00c      	b.n	8003adc <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8003ada:	2300      	movs	r3, #0
  }
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	40006c00 	.word	0x40006c00

08003ae8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003ae8:	b590      	push	{r4, r7, lr}
 8003aea:	b087      	sub	sp, #28
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8003af4:	2300      	movs	r3, #0
 8003af6:	617b      	str	r3, [r7, #20]
 8003af8:	2300      	movs	r3, #0
 8003afa:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d002      	beq.n	8003b08 <HAL_RTC_SetTime+0x20>
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d101      	bne.n	8003b0c <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e080      	b.n	8003c0e <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	7c1b      	ldrb	r3, [r3, #16]
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d101      	bne.n	8003b18 <HAL_RTC_SetTime+0x30>
 8003b14:	2302      	movs	r3, #2
 8003b16:	e07a      	b.n	8003c0e <HAL_RTC_SetTime+0x126>
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2202      	movs	r2, #2
 8003b22:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d113      	bne.n	8003b52 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	781b      	ldrb	r3, [r3, #0]
 8003b2e:	461a      	mov	r2, r3
 8003b30:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8003b34:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	785b      	ldrb	r3, [r3, #1]
 8003b3c:	4619      	mov	r1, r3
 8003b3e:	460b      	mov	r3, r1
 8003b40:	011b      	lsls	r3, r3, #4
 8003b42:	1a5b      	subs	r3, r3, r1
 8003b44:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003b46:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8003b48:	68ba      	ldr	r2, [r7, #8]
 8003b4a:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003b4c:	4413      	add	r3, r2
 8003b4e:	617b      	str	r3, [r7, #20]
 8003b50:	e01e      	b.n	8003b90 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	781b      	ldrb	r3, [r3, #0]
 8003b56:	4618      	mov	r0, r3
 8003b58:	f000 fba4 	bl	80042a4 <RTC_Bcd2ToByte>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	461a      	mov	r2, r3
 8003b60:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8003b64:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	785b      	ldrb	r3, [r3, #1]
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f000 fb99 	bl	80042a4 <RTC_Bcd2ToByte>
 8003b72:	4603      	mov	r3, r0
 8003b74:	461a      	mov	r2, r3
 8003b76:	4613      	mov	r3, r2
 8003b78:	011b      	lsls	r3, r3, #4
 8003b7a:	1a9b      	subs	r3, r3, r2
 8003b7c:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003b7e:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	789b      	ldrb	r3, [r3, #2]
 8003b84:	4618      	mov	r0, r3
 8003b86:	f000 fb8d 	bl	80042a4 <RTC_Bcd2ToByte>
 8003b8a:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003b8c:	4423      	add	r3, r4
 8003b8e:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003b90:	6979      	ldr	r1, [r7, #20]
 8003b92:	68f8      	ldr	r0, [r7, #12]
 8003b94:	f000 fab2 	bl	80040fc <RTC_WriteTimeCounter>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d007      	beq.n	8003bae <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2204      	movs	r2, #4
 8003ba2:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e02f      	b.n	8003c0e <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	685a      	ldr	r2, [r3, #4]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f022 0205 	bic.w	r2, r2, #5
 8003bbc:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003bbe:	68f8      	ldr	r0, [r7, #12]
 8003bc0:	f000 fac3 	bl	800414a <RTC_ReadAlarmCounter>
 8003bc4:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003bcc:	d018      	beq.n	8003c00 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8003bce:	693a      	ldr	r2, [r7, #16]
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d214      	bcs.n	8003c00 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8003bdc:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8003be0:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003be2:	6939      	ldr	r1, [r7, #16]
 8003be4:	68f8      	ldr	r0, [r7, #12]
 8003be6:	f000 fac9 	bl	800417c <RTC_WriteAlarmCounter>
 8003bea:	4603      	mov	r3, r0
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d007      	beq.n	8003c00 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2204      	movs	r2, #4
 8003bf4:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e006      	b.n	8003c0e <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2201      	movs	r2, #1
 8003c04:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
  }
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	371c      	adds	r7, #28
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd90      	pop	{r4, r7, pc}
	...

08003c18 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b088      	sub	sp, #32
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	60f8      	str	r0, [r7, #12]
 8003c20:	60b9      	str	r1, [r7, #8]
 8003c22:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8003c24:	2300      	movs	r3, #0
 8003c26:	61bb      	str	r3, [r7, #24]
 8003c28:	2300      	movs	r3, #0
 8003c2a:	61fb      	str	r3, [r7, #28]
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	617b      	str	r3, [r7, #20]
 8003c30:	2300      	movs	r3, #0
 8003c32:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d002      	beq.n	8003c40 <HAL_RTC_GetTime+0x28>
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d101      	bne.n	8003c44 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e0b5      	b.n	8003db0 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	f003 0304 	and.w	r3, r3, #4
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d001      	beq.n	8003c56 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e0ac      	b.n	8003db0 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003c56:	68f8      	ldr	r0, [r7, #12]
 8003c58:	f000 fa20 	bl	800409c <RTC_ReadTimeCounter>
 8003c5c:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	4a55      	ldr	r2, [pc, #340]	@ (8003db8 <HAL_RTC_GetTime+0x1a0>)
 8003c62:	fba2 2303 	umull	r2, r3, r2, r3
 8003c66:	0adb      	lsrs	r3, r3, #11
 8003c68:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8003c6a:	69ba      	ldr	r2, [r7, #24]
 8003c6c:	4b52      	ldr	r3, [pc, #328]	@ (8003db8 <HAL_RTC_GetTime+0x1a0>)
 8003c6e:	fba3 1302 	umull	r1, r3, r3, r2
 8003c72:	0adb      	lsrs	r3, r3, #11
 8003c74:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8003c78:	fb01 f303 	mul.w	r3, r1, r3
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	4a4f      	ldr	r2, [pc, #316]	@ (8003dbc <HAL_RTC_GetTime+0x1a4>)
 8003c80:	fba2 2303 	umull	r2, r3, r2, r3
 8003c84:	095b      	lsrs	r3, r3, #5
 8003c86:	b2da      	uxtb	r2, r3
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8003c8c:	69bb      	ldr	r3, [r7, #24]
 8003c8e:	4a4a      	ldr	r2, [pc, #296]	@ (8003db8 <HAL_RTC_GetTime+0x1a0>)
 8003c90:	fba2 1203 	umull	r1, r2, r2, r3
 8003c94:	0ad2      	lsrs	r2, r2, #11
 8003c96:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8003c9a:	fb01 f202 	mul.w	r2, r1, r2
 8003c9e:	1a9a      	subs	r2, r3, r2
 8003ca0:	4b46      	ldr	r3, [pc, #280]	@ (8003dbc <HAL_RTC_GetTime+0x1a4>)
 8003ca2:	fba3 1302 	umull	r1, r3, r3, r2
 8003ca6:	0959      	lsrs	r1, r3, #5
 8003ca8:	460b      	mov	r3, r1
 8003caa:	011b      	lsls	r3, r3, #4
 8003cac:	1a5b      	subs	r3, r3, r1
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	1ad1      	subs	r1, r2, r3
 8003cb2:	b2ca      	uxtb	r2, r1
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	2b17      	cmp	r3, #23
 8003cbc:	d955      	bls.n	8003d6a <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	4a3f      	ldr	r2, [pc, #252]	@ (8003dc0 <HAL_RTC_GetTime+0x1a8>)
 8003cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cc6:	091b      	lsrs	r3, r3, #4
 8003cc8:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8003cca:	6939      	ldr	r1, [r7, #16]
 8003ccc:	4b3c      	ldr	r3, [pc, #240]	@ (8003dc0 <HAL_RTC_GetTime+0x1a8>)
 8003cce:	fba3 2301 	umull	r2, r3, r3, r1
 8003cd2:	091a      	lsrs	r2, r3, #4
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	005b      	lsls	r3, r3, #1
 8003cd8:	4413      	add	r3, r2
 8003cda:	00db      	lsls	r3, r3, #3
 8003cdc:	1aca      	subs	r2, r1, r3
 8003cde:	b2d2      	uxtb	r2, r2
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003ce4:	68f8      	ldr	r0, [r7, #12]
 8003ce6:	f000 fa30 	bl	800414a <RTC_ReadAlarmCounter>
 8003cea:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003cf2:	d008      	beq.n	8003d06 <HAL_RTC_GetTime+0xee>
 8003cf4:	69fa      	ldr	r2, [r7, #28]
 8003cf6:	69bb      	ldr	r3, [r7, #24]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d904      	bls.n	8003d06 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8003cfc:	69fa      	ldr	r2, [r7, #28]
 8003cfe:	69bb      	ldr	r3, [r7, #24]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	61fb      	str	r3, [r7, #28]
 8003d04:	e002      	b.n	8003d0c <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8003d06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003d0a:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	4a2d      	ldr	r2, [pc, #180]	@ (8003dc4 <HAL_RTC_GetTime+0x1ac>)
 8003d10:	fb02 f303 	mul.w	r3, r2, r3
 8003d14:	69ba      	ldr	r2, [r7, #24]
 8003d16:	1ad3      	subs	r3, r2, r3
 8003d18:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003d1a:	69b9      	ldr	r1, [r7, #24]
 8003d1c:	68f8      	ldr	r0, [r7, #12]
 8003d1e:	f000 f9ed 	bl	80040fc <RTC_WriteTimeCounter>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d001      	beq.n	8003d2c <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e041      	b.n	8003db0 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d32:	d00c      	beq.n	8003d4e <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8003d34:	69fa      	ldr	r2, [r7, #28]
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	4413      	add	r3, r2
 8003d3a:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003d3c:	69f9      	ldr	r1, [r7, #28]
 8003d3e:	68f8      	ldr	r0, [r7, #12]
 8003d40:	f000 fa1c 	bl	800417c <RTC_WriteAlarmCounter>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d00a      	beq.n	8003d60 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e030      	b.n	8003db0 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003d4e:	69f9      	ldr	r1, [r7, #28]
 8003d50:	68f8      	ldr	r0, [r7, #12]
 8003d52:	f000 fa13 	bl	800417c <RTC_WriteAlarmCounter>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d001      	beq.n	8003d60 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e027      	b.n	8003db0 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8003d60:	6979      	ldr	r1, [r7, #20]
 8003d62:	68f8      	ldr	r0, [r7, #12]
 8003d64:	f000 fabb 	bl	80042de <RTC_DateUpdate>
 8003d68:	e003      	b.n	8003d72 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	b2da      	uxtb	r2, r3
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d01a      	beq.n	8003dae <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f000 fa74 	bl	800426a <RTC_ByteToBcd2>
 8003d82:	4603      	mov	r3, r0
 8003d84:	461a      	mov	r2, r3
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	785b      	ldrb	r3, [r3, #1]
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f000 fa6b 	bl	800426a <RTC_ByteToBcd2>
 8003d94:	4603      	mov	r3, r0
 8003d96:	461a      	mov	r2, r3
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	789b      	ldrb	r3, [r3, #2]
 8003da0:	4618      	mov	r0, r3
 8003da2:	f000 fa62 	bl	800426a <RTC_ByteToBcd2>
 8003da6:	4603      	mov	r3, r0
 8003da8:	461a      	mov	r2, r3
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3720      	adds	r7, #32
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	91a2b3c5 	.word	0x91a2b3c5
 8003dbc:	88888889 	.word	0x88888889
 8003dc0:	aaaaaaab 	.word	0xaaaaaaab
 8003dc4:	00015180 	.word	0x00015180

08003dc8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b088      	sub	sp, #32
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	61fb      	str	r3, [r7, #28]
 8003dd8:	2300      	movs	r3, #0
 8003dda:	61bb      	str	r3, [r7, #24]
 8003ddc:	2300      	movs	r3, #0
 8003dde:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d002      	beq.n	8003dec <HAL_RTC_SetDate+0x24>
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d101      	bne.n	8003df0 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e097      	b.n	8003f20 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	7c1b      	ldrb	r3, [r3, #16]
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d101      	bne.n	8003dfc <HAL_RTC_SetDate+0x34>
 8003df8:	2302      	movs	r3, #2
 8003dfa:	e091      	b.n	8003f20 <HAL_RTC_SetDate+0x158>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2202      	movs	r2, #2
 8003e06:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10c      	bne.n	8003e28 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	78da      	ldrb	r2, [r3, #3]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	785a      	ldrb	r2, [r3, #1]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	789a      	ldrb	r2, [r3, #2]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	739a      	strb	r2, [r3, #14]
 8003e26:	e01a      	b.n	8003e5e <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	78db      	ldrb	r3, [r3, #3]
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f000 fa39 	bl	80042a4 <RTC_Bcd2ToByte>
 8003e32:	4603      	mov	r3, r0
 8003e34:	461a      	mov	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	785b      	ldrb	r3, [r3, #1]
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f000 fa30 	bl	80042a4 <RTC_Bcd2ToByte>
 8003e44:	4603      	mov	r3, r0
 8003e46:	461a      	mov	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	789b      	ldrb	r3, [r3, #2]
 8003e50:	4618      	mov	r0, r3
 8003e52:	f000 fa27 	bl	80042a4 <RTC_Bcd2ToByte>
 8003e56:	4603      	mov	r3, r0
 8003e58:	461a      	mov	r2, r3
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	7bdb      	ldrb	r3, [r3, #15]
 8003e62:	4618      	mov	r0, r3
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	7b59      	ldrb	r1, [r3, #13]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	7b9b      	ldrb	r3, [r3, #14]
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	f000 fb11 	bl	8004494 <RTC_WeekDayNum>
 8003e72:	4603      	mov	r3, r0
 8003e74:	461a      	mov	r2, r3
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	7b1a      	ldrb	r2, [r3, #12]
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003e82:	68f8      	ldr	r0, [r7, #12]
 8003e84:	f000 f90a 	bl	800409c <RTC_ReadTimeCounter>
 8003e88:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	4a26      	ldr	r2, [pc, #152]	@ (8003f28 <HAL_RTC_SetDate+0x160>)
 8003e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e92:	0adb      	lsrs	r3, r3, #11
 8003e94:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	2b18      	cmp	r3, #24
 8003e9a:	d93a      	bls.n	8003f12 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	4a23      	ldr	r2, [pc, #140]	@ (8003f2c <HAL_RTC_SetDate+0x164>)
 8003ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ea4:	091b      	lsrs	r3, r3, #4
 8003ea6:	4a22      	ldr	r2, [pc, #136]	@ (8003f30 <HAL_RTC_SetDate+0x168>)
 8003ea8:	fb02 f303 	mul.w	r3, r2, r3
 8003eac:	69fa      	ldr	r2, [r7, #28]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003eb2:	69f9      	ldr	r1, [r7, #28]
 8003eb4:	68f8      	ldr	r0, [r7, #12]
 8003eb6:	f000 f921 	bl	80040fc <RTC_WriteTimeCounter>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d007      	beq.n	8003ed0 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2204      	movs	r2, #4
 8003ec4:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e027      	b.n	8003f20 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003ed0:	68f8      	ldr	r0, [r7, #12]
 8003ed2:	f000 f93a 	bl	800414a <RTC_ReadAlarmCounter>
 8003ed6:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003ed8:	69bb      	ldr	r3, [r7, #24]
 8003eda:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ede:	d018      	beq.n	8003f12 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8003ee0:	69ba      	ldr	r2, [r7, #24]
 8003ee2:	69fb      	ldr	r3, [r7, #28]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d214      	bcs.n	8003f12 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003ee8:	69bb      	ldr	r3, [r7, #24]
 8003eea:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8003eee:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8003ef2:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003ef4:	69b9      	ldr	r1, [r7, #24]
 8003ef6:	68f8      	ldr	r0, [r7, #12]
 8003ef8:	f000 f940 	bl	800417c <RTC_WriteAlarmCounter>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d007      	beq.n	8003f12 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2204      	movs	r2, #4
 8003f06:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e006      	b.n	8003f20 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2201      	movs	r2, #1
 8003f16:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003f1e:	2300      	movs	r3, #0
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3720      	adds	r7, #32
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}
 8003f28:	91a2b3c5 	.word	0x91a2b3c5
 8003f2c:	aaaaaaab 	.word	0xaaaaaaab
 8003f30:	00015180 	.word	0x00015180

08003f34 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b086      	sub	sp, #24
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	60f8      	str	r0, [r7, #12]
 8003f3c:	60b9      	str	r1, [r7, #8]
 8003f3e:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8003f40:	f107 0314 	add.w	r3, r7, #20
 8003f44:	2100      	movs	r1, #0
 8003f46:	460a      	mov	r2, r1
 8003f48:	801a      	strh	r2, [r3, #0]
 8003f4a:	460a      	mov	r2, r1
 8003f4c:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d002      	beq.n	8003f5a <HAL_RTC_GetDate+0x26>
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d101      	bne.n	8003f5e <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e03a      	b.n	8003fd4 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8003f5e:	f107 0314 	add.w	r3, r7, #20
 8003f62:	2200      	movs	r2, #0
 8003f64:	4619      	mov	r1, r3
 8003f66:	68f8      	ldr	r0, [r7, #12]
 8003f68:	f7ff fe56 	bl	8003c18 <HAL_RTC_GetTime>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d001      	beq.n	8003f76 <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e02e      	b.n	8003fd4 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	7b1a      	ldrb	r2, [r3, #12]
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	7bda      	ldrb	r2, [r3, #15]
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	7b5a      	ldrb	r2, [r3, #13]
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	7b9a      	ldrb	r2, [r3, #14]
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d01a      	beq.n	8003fd2 <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	78db      	ldrb	r3, [r3, #3]
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f000 f962 	bl	800426a <RTC_ByteToBcd2>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	461a      	mov	r2, r3
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	785b      	ldrb	r3, [r3, #1]
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	f000 f959 	bl	800426a <RTC_ByteToBcd2>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	461a      	mov	r2, r3
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	789b      	ldrb	r3, [r3, #2]
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f000 f950 	bl	800426a <RTC_ByteToBcd2>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	461a      	mov	r2, r3
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003fd2:	2300      	movs	r3, #0
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3718      	adds	r7, #24
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b082      	sub	sp, #8
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d011      	beq.n	8004016 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f003 0302 	and.w	r3, r3, #2
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d00a      	beq.n	8004016 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004000:	6878      	ldr	r0, [r7, #4]
 8004002:	f000 f815 	bl	8004030 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	685a      	ldr	r2, [r3, #4]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f022 0202 	bic.w	r2, r2, #2
 8004014:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8004016:	4b05      	ldr	r3, [pc, #20]	@ (800402c <HAL_RTC_AlarmIRQHandler+0x50>)
 8004018:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800401c:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2201      	movs	r2, #1
 8004022:	745a      	strb	r2, [r3, #17]
}
 8004024:	bf00      	nop
 8004026:	3708      	adds	r7, #8
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}
 800402c:	40010400 	.word	0x40010400

08004030 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8004038:	bf00      	nop
 800403a:	370c      	adds	r7, #12
 800403c:	46bd      	mov	sp, r7
 800403e:	bc80      	pop	{r7}
 8004040:	4770      	bx	lr

08004042 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004042:	b580      	push	{r7, lr}
 8004044:	b084      	sub	sp, #16
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800404a:	2300      	movs	r3, #0
 800404c:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d101      	bne.n	8004058 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e01d      	b.n	8004094 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	685a      	ldr	r2, [r3, #4]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f022 0208 	bic.w	r2, r2, #8
 8004066:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8004068:	f7fd fd7e 	bl	8001b68 <HAL_GetTick>
 800406c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800406e:	e009      	b.n	8004084 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004070:	f7fd fd7a 	bl	8001b68 <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800407e:	d901      	bls.n	8004084 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8004080:	2303      	movs	r3, #3
 8004082:	e007      	b.n	8004094 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	f003 0308 	and.w	r3, r3, #8
 800408e:	2b00      	cmp	r3, #0
 8004090:	d0ee      	beq.n	8004070 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8004092:	2300      	movs	r3, #0
}
 8004094:	4618      	mov	r0, r3
 8004096:	3710      	adds	r7, #16
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}

0800409c <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800409c:	b480      	push	{r7}
 800409e:	b087      	sub	sp, #28
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 80040a4:	2300      	movs	r3, #0
 80040a6:	827b      	strh	r3, [r7, #18]
 80040a8:	2300      	movs	r3, #0
 80040aa:	823b      	strh	r3, [r7, #16]
 80040ac:	2300      	movs	r3, #0
 80040ae:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80040b0:	2300      	movs	r3, #0
 80040b2:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	699b      	ldr	r3, [r3, #24]
 80040ba:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	699b      	ldr	r3, [r3, #24]
 80040ca:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 80040cc:	8a7a      	ldrh	r2, [r7, #18]
 80040ce:	8a3b      	ldrh	r3, [r7, #16]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d008      	beq.n	80040e6 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 80040d4:	8a3b      	ldrh	r3, [r7, #16]
 80040d6:	041a      	lsls	r2, r3, #16
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	69db      	ldr	r3, [r3, #28]
 80040de:	b29b      	uxth	r3, r3
 80040e0:	4313      	orrs	r3, r2
 80040e2:	617b      	str	r3, [r7, #20]
 80040e4:	e004      	b.n	80040f0 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 80040e6:	8a7b      	ldrh	r3, [r7, #18]
 80040e8:	041a      	lsls	r2, r3, #16
 80040ea:	89fb      	ldrh	r3, [r7, #14]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 80040f0:	697b      	ldr	r3, [r7, #20]
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	371c      	adds	r7, #28
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bc80      	pop	{r7}
 80040fa:	4770      	bx	lr

080040fc <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b084      	sub	sp, #16
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
 8004104:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004106:	2300      	movs	r3, #0
 8004108:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 f85d 	bl	80041ca <RTC_EnterInitMode>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d002      	beq.n	800411c <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	73fb      	strb	r3, [r7, #15]
 800411a:	e011      	b.n	8004140 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	683a      	ldr	r2, [r7, #0]
 8004122:	0c12      	lsrs	r2, r2, #16
 8004124:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	683a      	ldr	r2, [r7, #0]
 800412c:	b292      	uxth	r2, r2
 800412e:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f000 f872 	bl	800421a <RTC_ExitInitMode>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d001      	beq.n	8004140 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004140:	7bfb      	ldrb	r3, [r7, #15]
}
 8004142:	4618      	mov	r0, r3
 8004144:	3710      	adds	r7, #16
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 800414a:	b480      	push	{r7}
 800414c:	b085      	sub	sp, #20
 800414e:	af00      	add	r7, sp, #0
 8004150:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8004152:	2300      	movs	r3, #0
 8004154:	81fb      	strh	r3, [r7, #14]
 8004156:	2300      	movs	r3, #0
 8004158:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	6a1b      	ldr	r3, [r3, #32]
 8004160:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004168:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 800416a:	89fb      	ldrh	r3, [r7, #14]
 800416c:	041a      	lsls	r2, r3, #16
 800416e:	89bb      	ldrh	r3, [r7, #12]
 8004170:	4313      	orrs	r3, r2
}
 8004172:	4618      	mov	r0, r3
 8004174:	3714      	adds	r7, #20
 8004176:	46bd      	mov	sp, r7
 8004178:	bc80      	pop	{r7}
 800417a:	4770      	bx	lr

0800417c <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b084      	sub	sp, #16
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004186:	2300      	movs	r3, #0
 8004188:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f000 f81d 	bl	80041ca <RTC_EnterInitMode>
 8004190:	4603      	mov	r3, r0
 8004192:	2b00      	cmp	r3, #0
 8004194:	d002      	beq.n	800419c <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	73fb      	strb	r3, [r7, #15]
 800419a:	e011      	b.n	80041c0 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	683a      	ldr	r2, [r7, #0]
 80041a2:	0c12      	lsrs	r2, r2, #16
 80041a4:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	683a      	ldr	r2, [r7, #0]
 80041ac:	b292      	uxth	r2, r2
 80041ae:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f000 f832 	bl	800421a <RTC_ExitInitMode>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d001      	beq.n	80041c0 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80041c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3710      	adds	r7, #16
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}

080041ca <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80041ca:	b580      	push	{r7, lr}
 80041cc:	b084      	sub	sp, #16
 80041ce:	af00      	add	r7, sp, #0
 80041d0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041d2:	2300      	movs	r3, #0
 80041d4:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 80041d6:	f7fd fcc7 	bl	8001b68 <HAL_GetTick>
 80041da:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80041dc:	e009      	b.n	80041f2 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80041de:	f7fd fcc3 	bl	8001b68 <HAL_GetTick>
 80041e2:	4602      	mov	r2, r0
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80041ec:	d901      	bls.n	80041f2 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e00f      	b.n	8004212 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	f003 0320 	and.w	r3, r3, #32
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d0ee      	beq.n	80041de <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	685a      	ldr	r2, [r3, #4]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f042 0210 	orr.w	r2, r2, #16
 800420e:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3710      	adds	r7, #16
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}

0800421a <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800421a:	b580      	push	{r7, lr}
 800421c:	b084      	sub	sp, #16
 800421e:	af00      	add	r7, sp, #0
 8004220:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004222:	2300      	movs	r3, #0
 8004224:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	685a      	ldr	r2, [r3, #4]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f022 0210 	bic.w	r2, r2, #16
 8004234:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8004236:	f7fd fc97 	bl	8001b68 <HAL_GetTick>
 800423a:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800423c:	e009      	b.n	8004252 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800423e:	f7fd fc93 	bl	8001b68 <HAL_GetTick>
 8004242:	4602      	mov	r2, r0
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	1ad3      	subs	r3, r2, r3
 8004248:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800424c:	d901      	bls.n	8004252 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	e007      	b.n	8004262 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f003 0320 	and.w	r3, r3, #32
 800425c:	2b00      	cmp	r3, #0
 800425e:	d0ee      	beq.n	800423e <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8004260:	2300      	movs	r3, #0
}
 8004262:	4618      	mov	r0, r3
 8004264:	3710      	adds	r7, #16
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}

0800426a <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800426a:	b480      	push	{r7}
 800426c:	b085      	sub	sp, #20
 800426e:	af00      	add	r7, sp, #0
 8004270:	4603      	mov	r3, r0
 8004272:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004274:	2300      	movs	r3, #0
 8004276:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8004278:	e005      	b.n	8004286 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	3301      	adds	r3, #1
 800427e:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8004280:	79fb      	ldrb	r3, [r7, #7]
 8004282:	3b0a      	subs	r3, #10
 8004284:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8004286:	79fb      	ldrb	r3, [r7, #7]
 8004288:	2b09      	cmp	r3, #9
 800428a:	d8f6      	bhi.n	800427a <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	b2db      	uxtb	r3, r3
 8004290:	011b      	lsls	r3, r3, #4
 8004292:	b2da      	uxtb	r2, r3
 8004294:	79fb      	ldrb	r3, [r7, #7]
 8004296:	4313      	orrs	r3, r2
 8004298:	b2db      	uxtb	r3, r3
}
 800429a:	4618      	mov	r0, r3
 800429c:	3714      	adds	r7, #20
 800429e:	46bd      	mov	sp, r7
 80042a0:	bc80      	pop	{r7}
 80042a2:	4770      	bx	lr

080042a4 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	4603      	mov	r3, r0
 80042ac:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80042ae:	2300      	movs	r3, #0
 80042b0:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80042b2:	79fb      	ldrb	r3, [r7, #7]
 80042b4:	091b      	lsrs	r3, r3, #4
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	461a      	mov	r2, r3
 80042ba:	4613      	mov	r3, r2
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	4413      	add	r3, r2
 80042c0:	005b      	lsls	r3, r3, #1
 80042c2:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80042c4:	79fb      	ldrb	r3, [r7, #7]
 80042c6:	f003 030f 	and.w	r3, r3, #15
 80042ca:	b2da      	uxtb	r2, r3
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	4413      	add	r3, r2
 80042d2:	b2db      	uxtb	r3, r3
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3714      	adds	r7, #20
 80042d8:	46bd      	mov	sp, r7
 80042da:	bc80      	pop	{r7}
 80042dc:	4770      	bx	lr

080042de <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 80042de:	b580      	push	{r7, lr}
 80042e0:	b086      	sub	sp, #24
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	6078      	str	r0, [r7, #4]
 80042e6:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 80042e8:	2300      	movs	r3, #0
 80042ea:	617b      	str	r3, [r7, #20]
 80042ec:	2300      	movs	r3, #0
 80042ee:	613b      	str	r3, [r7, #16]
 80042f0:	2300      	movs	r3, #0
 80042f2:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 80042f4:	2300      	movs	r3, #0
 80042f6:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	7bdb      	ldrb	r3, [r3, #15]
 80042fc:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	7b5b      	ldrb	r3, [r3, #13]
 8004302:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	7b9b      	ldrb	r3, [r3, #14]
 8004308:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 800430a:	2300      	movs	r3, #0
 800430c:	60bb      	str	r3, [r7, #8]
 800430e:	e06f      	b.n	80043f0 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	2b01      	cmp	r3, #1
 8004314:	d011      	beq.n	800433a <RTC_DateUpdate+0x5c>
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	2b03      	cmp	r3, #3
 800431a:	d00e      	beq.n	800433a <RTC_DateUpdate+0x5c>
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	2b05      	cmp	r3, #5
 8004320:	d00b      	beq.n	800433a <RTC_DateUpdate+0x5c>
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	2b07      	cmp	r3, #7
 8004326:	d008      	beq.n	800433a <RTC_DateUpdate+0x5c>
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	2b08      	cmp	r3, #8
 800432c:	d005      	beq.n	800433a <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	2b0a      	cmp	r3, #10
 8004332:	d002      	beq.n	800433a <RTC_DateUpdate+0x5c>
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	2b0c      	cmp	r3, #12
 8004338:	d117      	bne.n	800436a <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2b1e      	cmp	r3, #30
 800433e:	d803      	bhi.n	8004348 <RTC_DateUpdate+0x6a>
      {
        day++;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	3301      	adds	r3, #1
 8004344:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8004346:	e050      	b.n	80043ea <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	2b0c      	cmp	r3, #12
 800434c:	d005      	beq.n	800435a <RTC_DateUpdate+0x7c>
        {
          month++;
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	3301      	adds	r3, #1
 8004352:	613b      	str	r3, [r7, #16]
          day = 1U;
 8004354:	2301      	movs	r3, #1
 8004356:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8004358:	e047      	b.n	80043ea <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 800435a:	2301      	movs	r3, #1
 800435c:	613b      	str	r3, [r7, #16]
          day = 1U;
 800435e:	2301      	movs	r3, #1
 8004360:	60fb      	str	r3, [r7, #12]
          year++;
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	3301      	adds	r3, #1
 8004366:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8004368:	e03f      	b.n	80043ea <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	2b04      	cmp	r3, #4
 800436e:	d008      	beq.n	8004382 <RTC_DateUpdate+0xa4>
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	2b06      	cmp	r3, #6
 8004374:	d005      	beq.n	8004382 <RTC_DateUpdate+0xa4>
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	2b09      	cmp	r3, #9
 800437a:	d002      	beq.n	8004382 <RTC_DateUpdate+0xa4>
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	2b0b      	cmp	r3, #11
 8004380:	d10c      	bne.n	800439c <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2b1d      	cmp	r3, #29
 8004386:	d803      	bhi.n	8004390 <RTC_DateUpdate+0xb2>
      {
        day++;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	3301      	adds	r3, #1
 800438c:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800438e:	e02c      	b.n	80043ea <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	3301      	adds	r3, #1
 8004394:	613b      	str	r3, [r7, #16]
        day = 1U;
 8004396:	2301      	movs	r3, #1
 8004398:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800439a:	e026      	b.n	80043ea <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	2b02      	cmp	r3, #2
 80043a0:	d123      	bne.n	80043ea <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2b1b      	cmp	r3, #27
 80043a6:	d803      	bhi.n	80043b0 <RTC_DateUpdate+0xd2>
      {
        day++;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	3301      	adds	r3, #1
 80043ac:	60fb      	str	r3, [r7, #12]
 80043ae:	e01c      	b.n	80043ea <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2b1c      	cmp	r3, #28
 80043b4:	d111      	bne.n	80043da <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	4618      	mov	r0, r3
 80043bc:	f000 f838 	bl	8004430 <RTC_IsLeapYear>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d003      	beq.n	80043ce <RTC_DateUpdate+0xf0>
        {
          day++;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	3301      	adds	r3, #1
 80043ca:	60fb      	str	r3, [r7, #12]
 80043cc:	e00d      	b.n	80043ea <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	3301      	adds	r3, #1
 80043d2:	613b      	str	r3, [r7, #16]
          day = 1U;
 80043d4:	2301      	movs	r3, #1
 80043d6:	60fb      	str	r3, [r7, #12]
 80043d8:	e007      	b.n	80043ea <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2b1d      	cmp	r3, #29
 80043de:	d104      	bne.n	80043ea <RTC_DateUpdate+0x10c>
      {
        month++;
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	3301      	adds	r3, #1
 80043e4:	613b      	str	r3, [r7, #16]
        day = 1U;
 80043e6:	2301      	movs	r3, #1
 80043e8:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	3301      	adds	r3, #1
 80043ee:	60bb      	str	r3, [r7, #8]
 80043f0:	68ba      	ldr	r2, [r7, #8]
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d38b      	bcc.n	8004310 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	b2da      	uxtb	r2, r3
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	b2da      	uxtb	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	b2da      	uxtb	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	b2db      	uxtb	r3, r3
 8004414:	68fa      	ldr	r2, [r7, #12]
 8004416:	b2d2      	uxtb	r2, r2
 8004418:	4619      	mov	r1, r3
 800441a:	6978      	ldr	r0, [r7, #20]
 800441c:	f000 f83a 	bl	8004494 <RTC_WeekDayNum>
 8004420:	4603      	mov	r3, r0
 8004422:	461a      	mov	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	731a      	strb	r2, [r3, #12]
}
 8004428:	bf00      	nop
 800442a:	3718      	adds	r7, #24
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	4603      	mov	r3, r0
 8004438:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 800443a:	88fb      	ldrh	r3, [r7, #6]
 800443c:	f003 0303 	and.w	r3, r3, #3
 8004440:	b29b      	uxth	r3, r3
 8004442:	2b00      	cmp	r3, #0
 8004444:	d001      	beq.n	800444a <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8004446:	2300      	movs	r3, #0
 8004448:	e01d      	b.n	8004486 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 800444a:	88fb      	ldrh	r3, [r7, #6]
 800444c:	4a10      	ldr	r2, [pc, #64]	@ (8004490 <RTC_IsLeapYear+0x60>)
 800444e:	fba2 1203 	umull	r1, r2, r2, r3
 8004452:	0952      	lsrs	r2, r2, #5
 8004454:	2164      	movs	r1, #100	@ 0x64
 8004456:	fb01 f202 	mul.w	r2, r1, r2
 800445a:	1a9b      	subs	r3, r3, r2
 800445c:	b29b      	uxth	r3, r3
 800445e:	2b00      	cmp	r3, #0
 8004460:	d001      	beq.n	8004466 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8004462:	2301      	movs	r3, #1
 8004464:	e00f      	b.n	8004486 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8004466:	88fb      	ldrh	r3, [r7, #6]
 8004468:	4a09      	ldr	r2, [pc, #36]	@ (8004490 <RTC_IsLeapYear+0x60>)
 800446a:	fba2 1203 	umull	r1, r2, r2, r3
 800446e:	09d2      	lsrs	r2, r2, #7
 8004470:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8004474:	fb01 f202 	mul.w	r2, r1, r2
 8004478:	1a9b      	subs	r3, r3, r2
 800447a:	b29b      	uxth	r3, r3
 800447c:	2b00      	cmp	r3, #0
 800447e:	d101      	bne.n	8004484 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8004480:	2301      	movs	r3, #1
 8004482:	e000      	b.n	8004486 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8004484:	2300      	movs	r3, #0
  }
}
 8004486:	4618      	mov	r0, r3
 8004488:	370c      	adds	r7, #12
 800448a:	46bd      	mov	sp, r7
 800448c:	bc80      	pop	{r7}
 800448e:	4770      	bx	lr
 8004490:	51eb851f 	.word	0x51eb851f

08004494 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8004494:	b480      	push	{r7}
 8004496:	b085      	sub	sp, #20
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	460b      	mov	r3, r1
 800449e:	70fb      	strb	r3, [r7, #3]
 80044a0:	4613      	mov	r3, r2
 80044a2:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 80044a4:	2300      	movs	r3, #0
 80044a6:	60bb      	str	r3, [r7, #8]
 80044a8:	2300      	movs	r3, #0
 80044aa:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80044b2:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 80044b4:	78fb      	ldrb	r3, [r7, #3]
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	d82d      	bhi.n	8004516 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 80044ba:	78fa      	ldrb	r2, [r7, #3]
 80044bc:	4613      	mov	r3, r2
 80044be:	005b      	lsls	r3, r3, #1
 80044c0:	4413      	add	r3, r2
 80044c2:	00db      	lsls	r3, r3, #3
 80044c4:	1a9b      	subs	r3, r3, r2
 80044c6:	4a2c      	ldr	r2, [pc, #176]	@ (8004578 <RTC_WeekDayNum+0xe4>)
 80044c8:	fba2 2303 	umull	r2, r3, r2, r3
 80044cc:	085a      	lsrs	r2, r3, #1
 80044ce:	78bb      	ldrb	r3, [r7, #2]
 80044d0:	441a      	add	r2, r3
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	441a      	add	r2, r3
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	3b01      	subs	r3, #1
 80044da:	089b      	lsrs	r3, r3, #2
 80044dc:	441a      	add	r2, r3
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	3b01      	subs	r3, #1
 80044e2:	4926      	ldr	r1, [pc, #152]	@ (800457c <RTC_WeekDayNum+0xe8>)
 80044e4:	fba1 1303 	umull	r1, r3, r1, r3
 80044e8:	095b      	lsrs	r3, r3, #5
 80044ea:	1ad2      	subs	r2, r2, r3
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	3b01      	subs	r3, #1
 80044f0:	4922      	ldr	r1, [pc, #136]	@ (800457c <RTC_WeekDayNum+0xe8>)
 80044f2:	fba1 1303 	umull	r1, r3, r1, r3
 80044f6:	09db      	lsrs	r3, r3, #7
 80044f8:	4413      	add	r3, r2
 80044fa:	1d1a      	adds	r2, r3, #4
 80044fc:	4b20      	ldr	r3, [pc, #128]	@ (8004580 <RTC_WeekDayNum+0xec>)
 80044fe:	fba3 1302 	umull	r1, r3, r3, r2
 8004502:	1ad1      	subs	r1, r2, r3
 8004504:	0849      	lsrs	r1, r1, #1
 8004506:	440b      	add	r3, r1
 8004508:	0899      	lsrs	r1, r3, #2
 800450a:	460b      	mov	r3, r1
 800450c:	00db      	lsls	r3, r3, #3
 800450e:	1a5b      	subs	r3, r3, r1
 8004510:	1ad3      	subs	r3, r2, r3
 8004512:	60fb      	str	r3, [r7, #12]
 8004514:	e029      	b.n	800456a <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8004516:	78fa      	ldrb	r2, [r7, #3]
 8004518:	4613      	mov	r3, r2
 800451a:	005b      	lsls	r3, r3, #1
 800451c:	4413      	add	r3, r2
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	1a9b      	subs	r3, r3, r2
 8004522:	4a15      	ldr	r2, [pc, #84]	@ (8004578 <RTC_WeekDayNum+0xe4>)
 8004524:	fba2 2303 	umull	r2, r3, r2, r3
 8004528:	085a      	lsrs	r2, r3, #1
 800452a:	78bb      	ldrb	r3, [r7, #2]
 800452c:	441a      	add	r2, r3
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	441a      	add	r2, r3
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	089b      	lsrs	r3, r3, #2
 8004536:	441a      	add	r2, r3
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	4910      	ldr	r1, [pc, #64]	@ (800457c <RTC_WeekDayNum+0xe8>)
 800453c:	fba1 1303 	umull	r1, r3, r1, r3
 8004540:	095b      	lsrs	r3, r3, #5
 8004542:	1ad2      	subs	r2, r2, r3
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	490d      	ldr	r1, [pc, #52]	@ (800457c <RTC_WeekDayNum+0xe8>)
 8004548:	fba1 1303 	umull	r1, r3, r1, r3
 800454c:	09db      	lsrs	r3, r3, #7
 800454e:	4413      	add	r3, r2
 8004550:	1c9a      	adds	r2, r3, #2
 8004552:	4b0b      	ldr	r3, [pc, #44]	@ (8004580 <RTC_WeekDayNum+0xec>)
 8004554:	fba3 1302 	umull	r1, r3, r3, r2
 8004558:	1ad1      	subs	r1, r2, r3
 800455a:	0849      	lsrs	r1, r1, #1
 800455c:	440b      	add	r3, r1
 800455e:	0899      	lsrs	r1, r3, #2
 8004560:	460b      	mov	r3, r1
 8004562:	00db      	lsls	r3, r3, #3
 8004564:	1a5b      	subs	r3, r3, r1
 8004566:	1ad3      	subs	r3, r2, r3
 8004568:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	b2db      	uxtb	r3, r3
}
 800456e:	4618      	mov	r0, r3
 8004570:	3714      	adds	r7, #20
 8004572:	46bd      	mov	sp, r7
 8004574:	bc80      	pop	{r7}
 8004576:	4770      	bx	lr
 8004578:	38e38e39 	.word	0x38e38e39
 800457c:	51eb851f 	.word	0x51eb851f
 8004580:	24924925 	.word	0x24924925

08004584 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b082      	sub	sp, #8
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0301 	and.w	r3, r3, #1
 8004596:	2b00      	cmp	r3, #0
 8004598:	d027      	beq.n	80045ea <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f003 0301 	and.w	r3, r3, #1
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d020      	beq.n	80045ea <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	f003 0304 	and.w	r3, r3, #4
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d00b      	beq.n	80045ce <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f000 f824 	bl	8004604 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f06f 0204 	mvn.w	r2, #4
 80045c4:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2204      	movs	r2, #4
 80045ca:	745a      	strb	r2, [r3, #17]
 80045cc:	e005      	b.n	80045da <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f000 f80f 	bl	80045f2 <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2201      	movs	r2, #1
 80045d8:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	685a      	ldr	r2, [r3, #4]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f022 0201 	bic.w	r2, r2, #1
 80045e8:	605a      	str	r2, [r3, #4]
    }
  }
}
 80045ea:	bf00      	nop
 80045ec:	3708      	adds	r7, #8
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}

080045f2 <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 80045f2:	b480      	push	{r7}
 80045f4:	b083      	sub	sp, #12
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 80045fa:	bf00      	nop
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	bc80      	pop	{r7}
 8004602:	4770      	bx	lr

08004604 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 800460c:	bf00      	nop
 800460e:	370c      	adds	r7, #12
 8004610:	46bd      	mov	sp, r7
 8004612:	bc80      	pop	{r7}
 8004614:	4770      	bx	lr
	...

08004618 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8004618:	b480      	push	{r7}
 800461a:	b087      	sub	sp, #28
 800461c:	af00      	add	r7, sp, #0
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	60b9      	str	r1, [r7, #8]
 8004622:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004624:	2300      	movs	r3, #0
 8004626:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 8004628:	4b07      	ldr	r3, [pc, #28]	@ (8004648 <HAL_RTCEx_BKUPWrite+0x30>)
 800462a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	697a      	ldr	r2, [r7, #20]
 8004632:	4413      	add	r3, r2
 8004634:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	b292      	uxth	r2, r2
 800463c:	601a      	str	r2, [r3, #0]
}
 800463e:	bf00      	nop
 8004640:	371c      	adds	r7, #28
 8004642:	46bd      	mov	sp, r7
 8004644:	bc80      	pop	{r7}
 8004646:	4770      	bx	lr
 8004648:	40006c00 	.word	0x40006c00

0800464c <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800464c:	b480      	push	{r7}
 800464e:	b085      	sub	sp, #20
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 8004656:	2300      	movs	r3, #0
 8004658:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 800465a:	2300      	movs	r3, #0
 800465c:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
 800465e:	4b08      	ldr	r3, [pc, #32]	@ (8004680 <HAL_RTCEx_BKUPRead+0x34>)
 8004660:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	009b      	lsls	r3, r3, #2
 8004666:	68fa      	ldr	r2, [r7, #12]
 8004668:	4413      	add	r3, r2
 800466a:	60fb      	str	r3, [r7, #12]

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	b29b      	uxth	r3, r3
 8004672:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 8004674:	68bb      	ldr	r3, [r7, #8]
}
 8004676:	4618      	mov	r0, r3
 8004678:	3714      	adds	r7, #20
 800467a:	46bd      	mov	sp, r7
 800467c:	bc80      	pop	{r7}
 800467e:	4770      	bx	lr
 8004680:	40006c00 	.word	0x40006c00

08004684 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b082      	sub	sp, #8
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d101      	bne.n	8004696 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e076      	b.n	8004784 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800469a:	2b00      	cmp	r3, #0
 800469c:	d108      	bne.n	80046b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046a6:	d009      	beq.n	80046bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	61da      	str	r2, [r3, #28]
 80046ae:	e005      	b.n	80046bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2200      	movs	r2, #0
 80046b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2200      	movs	r2, #0
 80046ba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d106      	bne.n	80046dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f7fd f8f2 	bl	80018c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2202      	movs	r2, #2
 80046e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046f2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004704:	431a      	orrs	r2, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800470e:	431a      	orrs	r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	691b      	ldr	r3, [r3, #16]
 8004714:	f003 0302 	and.w	r3, r3, #2
 8004718:	431a      	orrs	r2, r3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	695b      	ldr	r3, [r3, #20]
 800471e:	f003 0301 	and.w	r3, r3, #1
 8004722:	431a      	orrs	r2, r3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	699b      	ldr	r3, [r3, #24]
 8004728:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800472c:	431a      	orrs	r2, r3
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	69db      	ldr	r3, [r3, #28]
 8004732:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004736:	431a      	orrs	r2, r3
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6a1b      	ldr	r3, [r3, #32]
 800473c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004740:	ea42 0103 	orr.w	r1, r2, r3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004748:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	430a      	orrs	r2, r1
 8004752:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	699b      	ldr	r3, [r3, #24]
 8004758:	0c1a      	lsrs	r2, r3, #16
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f002 0204 	and.w	r2, r2, #4
 8004762:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	69da      	ldr	r2, [r3, #28]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004772:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2201      	movs	r2, #1
 800477e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004782:	2300      	movs	r3, #0
}
 8004784:	4618      	mov	r0, r3
 8004786:	3708      	adds	r7, #8
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b088      	sub	sp, #32
 8004790:	af00      	add	r7, sp, #0
 8004792:	60f8      	str	r0, [r7, #12]
 8004794:	60b9      	str	r1, [r7, #8]
 8004796:	603b      	str	r3, [r7, #0]
 8004798:	4613      	mov	r3, r2
 800479a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800479c:	f7fd f9e4 	bl	8001b68 <HAL_GetTick>
 80047a0:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80047a2:	88fb      	ldrh	r3, [r7, #6]
 80047a4:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d001      	beq.n	80047b6 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80047b2:	2302      	movs	r3, #2
 80047b4:	e12a      	b.n	8004a0c <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d002      	beq.n	80047c2 <HAL_SPI_Transmit+0x36>
 80047bc:	88fb      	ldrh	r3, [r7, #6]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d101      	bne.n	80047c6 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e122      	b.n	8004a0c <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d101      	bne.n	80047d4 <HAL_SPI_Transmit+0x48>
 80047d0:	2302      	movs	r3, #2
 80047d2:	e11b      	b.n	8004a0c <HAL_SPI_Transmit+0x280>
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2203      	movs	r2, #3
 80047e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2200      	movs	r2, #0
 80047e8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	68ba      	ldr	r2, [r7, #8]
 80047ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	88fa      	ldrh	r2, [r7, #6]
 80047f4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	88fa      	ldrh	r2, [r7, #6]
 80047fa:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2200      	movs	r2, #0
 8004800:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2200      	movs	r2, #0
 8004806:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2200      	movs	r2, #0
 800480c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2200      	movs	r2, #0
 8004812:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004822:	d10f      	bne.n	8004844 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004832:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004842:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800484e:	2b40      	cmp	r3, #64	@ 0x40
 8004850:	d007      	beq.n	8004862 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004860:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800486a:	d152      	bne.n	8004912 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d002      	beq.n	800487a <HAL_SPI_Transmit+0xee>
 8004874:	8b7b      	ldrh	r3, [r7, #26]
 8004876:	2b01      	cmp	r3, #1
 8004878:	d145      	bne.n	8004906 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800487e:	881a      	ldrh	r2, [r3, #0]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800488a:	1c9a      	adds	r2, r3, #2
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004894:	b29b      	uxth	r3, r3
 8004896:	3b01      	subs	r3, #1
 8004898:	b29a      	uxth	r2, r3
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800489e:	e032      	b.n	8004906 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	f003 0302 	and.w	r3, r3, #2
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d112      	bne.n	80048d4 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048b2:	881a      	ldrh	r2, [r3, #0]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048be:	1c9a      	adds	r2, r3, #2
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	3b01      	subs	r3, #1
 80048cc:	b29a      	uxth	r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80048d2:	e018      	b.n	8004906 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048d4:	f7fd f948 	bl	8001b68 <HAL_GetTick>
 80048d8:	4602      	mov	r2, r0
 80048da:	69fb      	ldr	r3, [r7, #28]
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	683a      	ldr	r2, [r7, #0]
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d803      	bhi.n	80048ec <HAL_SPI_Transmit+0x160>
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80048ea:	d102      	bne.n	80048f2 <HAL_SPI_Transmit+0x166>
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d109      	bne.n	8004906 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2200      	movs	r2, #0
 80048fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004902:	2303      	movs	r3, #3
 8004904:	e082      	b.n	8004a0c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800490a:	b29b      	uxth	r3, r3
 800490c:	2b00      	cmp	r3, #0
 800490e:	d1c7      	bne.n	80048a0 <HAL_SPI_Transmit+0x114>
 8004910:	e053      	b.n	80049ba <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d002      	beq.n	8004920 <HAL_SPI_Transmit+0x194>
 800491a:	8b7b      	ldrh	r3, [r7, #26]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d147      	bne.n	80049b0 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	330c      	adds	r3, #12
 800492a:	7812      	ldrb	r2, [r2, #0]
 800492c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004932:	1c5a      	adds	r2, r3, #1
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800493c:	b29b      	uxth	r3, r3
 800493e:	3b01      	subs	r3, #1
 8004940:	b29a      	uxth	r2, r3
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004946:	e033      	b.n	80049b0 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	f003 0302 	and.w	r3, r3, #2
 8004952:	2b02      	cmp	r3, #2
 8004954:	d113      	bne.n	800497e <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	330c      	adds	r3, #12
 8004960:	7812      	ldrb	r2, [r2, #0]
 8004962:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004968:	1c5a      	adds	r2, r3, #1
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004972:	b29b      	uxth	r3, r3
 8004974:	3b01      	subs	r3, #1
 8004976:	b29a      	uxth	r2, r3
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800497c:	e018      	b.n	80049b0 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800497e:	f7fd f8f3 	bl	8001b68 <HAL_GetTick>
 8004982:	4602      	mov	r2, r0
 8004984:	69fb      	ldr	r3, [r7, #28]
 8004986:	1ad3      	subs	r3, r2, r3
 8004988:	683a      	ldr	r2, [r7, #0]
 800498a:	429a      	cmp	r2, r3
 800498c:	d803      	bhi.n	8004996 <HAL_SPI_Transmit+0x20a>
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004994:	d102      	bne.n	800499c <HAL_SPI_Transmit+0x210>
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d109      	bne.n	80049b0 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80049ac:	2303      	movs	r3, #3
 80049ae:	e02d      	b.n	8004a0c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d1c6      	bne.n	8004948 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80049ba:	69fa      	ldr	r2, [r7, #28]
 80049bc:	6839      	ldr	r1, [r7, #0]
 80049be:	68f8      	ldr	r0, [r7, #12]
 80049c0:	f000 f8b0 	bl	8004b24 <SPI_EndRxTxTransaction>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d002      	beq.n	80049d0 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2220      	movs	r2, #32
 80049ce:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d10a      	bne.n	80049ee <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049d8:	2300      	movs	r3, #0
 80049da:	617b      	str	r3, [r7, #20]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	617b      	str	r3, [r7, #20]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	617b      	str	r3, [r7, #20]
 80049ec:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2201      	movs	r2, #1
 80049f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2200      	movs	r2, #0
 80049fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d001      	beq.n	8004a0a <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e000      	b.n	8004a0c <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004a0a:	2300      	movs	r3, #0
  }
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3720      	adds	r7, #32
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b088      	sub	sp, #32
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	603b      	str	r3, [r7, #0]
 8004a20:	4613      	mov	r3, r2
 8004a22:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a24:	f7fd f8a0 	bl	8001b68 <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a2c:	1a9b      	subs	r3, r3, r2
 8004a2e:	683a      	ldr	r2, [r7, #0]
 8004a30:	4413      	add	r3, r2
 8004a32:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a34:	f7fd f898 	bl	8001b68 <HAL_GetTick>
 8004a38:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a3a:	4b39      	ldr	r3, [pc, #228]	@ (8004b20 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	015b      	lsls	r3, r3, #5
 8004a40:	0d1b      	lsrs	r3, r3, #20
 8004a42:	69fa      	ldr	r2, [r7, #28]
 8004a44:	fb02 f303 	mul.w	r3, r2, r3
 8004a48:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a4a:	e054      	b.n	8004af6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a52:	d050      	beq.n	8004af6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a54:	f7fd f888 	bl	8001b68 <HAL_GetTick>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	69bb      	ldr	r3, [r7, #24]
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	69fa      	ldr	r2, [r7, #28]
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d902      	bls.n	8004a6a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004a64:	69fb      	ldr	r3, [r7, #28]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d13d      	bne.n	8004ae6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	685a      	ldr	r2, [r3, #4]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004a78:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a82:	d111      	bne.n	8004aa8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a8c:	d004      	beq.n	8004a98 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a96:	d107      	bne.n	8004aa8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004aa6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ab0:	d10f      	bne.n	8004ad2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ac0:	601a      	str	r2, [r3, #0]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ad0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e017      	b.n	8004b16 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d101      	bne.n	8004af0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004aec:	2300      	movs	r3, #0
 8004aee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	3b01      	subs	r3, #1
 8004af4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	689a      	ldr	r2, [r3, #8]
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	4013      	ands	r3, r2
 8004b00:	68ba      	ldr	r2, [r7, #8]
 8004b02:	429a      	cmp	r2, r3
 8004b04:	bf0c      	ite	eq
 8004b06:	2301      	moveq	r3, #1
 8004b08:	2300      	movne	r3, #0
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	461a      	mov	r2, r3
 8004b0e:	79fb      	ldrb	r3, [r7, #7]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d19b      	bne.n	8004a4c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3720      	adds	r7, #32
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	2000041c 	.word	0x2000041c

08004b24 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b086      	sub	sp, #24
 8004b28:	af02      	add	r7, sp, #8
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	9300      	str	r3, [sp, #0]
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	2201      	movs	r2, #1
 8004b38:	2102      	movs	r1, #2
 8004b3a:	68f8      	ldr	r0, [r7, #12]
 8004b3c:	f7ff ff6a 	bl	8004a14 <SPI_WaitFlagStateUntilTimeout>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d007      	beq.n	8004b56 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b4a:	f043 0220 	orr.w	r2, r3, #32
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e013      	b.n	8004b7e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	9300      	str	r3, [sp, #0]
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	2180      	movs	r1, #128	@ 0x80
 8004b60:	68f8      	ldr	r0, [r7, #12]
 8004b62:	f7ff ff57 	bl	8004a14 <SPI_WaitFlagStateUntilTimeout>
 8004b66:	4603      	mov	r3, r0
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d007      	beq.n	8004b7c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b70:	f043 0220 	orr.w	r2, r3, #32
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004b78:	2303      	movs	r3, #3
 8004b7a:	e000      	b.n	8004b7e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3710      	adds	r7, #16
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}

08004b86 <memset>:
 8004b86:	4603      	mov	r3, r0
 8004b88:	4402      	add	r2, r0
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d100      	bne.n	8004b90 <memset+0xa>
 8004b8e:	4770      	bx	lr
 8004b90:	f803 1b01 	strb.w	r1, [r3], #1
 8004b94:	e7f9      	b.n	8004b8a <memset+0x4>
	...

08004b98 <__errno>:
 8004b98:	4b01      	ldr	r3, [pc, #4]	@ (8004ba0 <__errno+0x8>)
 8004b9a:	6818      	ldr	r0, [r3, #0]
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	20000428 	.word	0x20000428

08004ba4 <__libc_init_array>:
 8004ba4:	b570      	push	{r4, r5, r6, lr}
 8004ba6:	2600      	movs	r6, #0
 8004ba8:	4d0c      	ldr	r5, [pc, #48]	@ (8004bdc <__libc_init_array+0x38>)
 8004baa:	4c0d      	ldr	r4, [pc, #52]	@ (8004be0 <__libc_init_array+0x3c>)
 8004bac:	1b64      	subs	r4, r4, r5
 8004bae:	10a4      	asrs	r4, r4, #2
 8004bb0:	42a6      	cmp	r6, r4
 8004bb2:	d109      	bne.n	8004bc8 <__libc_init_array+0x24>
 8004bb4:	f000 f974 	bl	8004ea0 <_init>
 8004bb8:	2600      	movs	r6, #0
 8004bba:	4d0a      	ldr	r5, [pc, #40]	@ (8004be4 <__libc_init_array+0x40>)
 8004bbc:	4c0a      	ldr	r4, [pc, #40]	@ (8004be8 <__libc_init_array+0x44>)
 8004bbe:	1b64      	subs	r4, r4, r5
 8004bc0:	10a4      	asrs	r4, r4, #2
 8004bc2:	42a6      	cmp	r6, r4
 8004bc4:	d105      	bne.n	8004bd2 <__libc_init_array+0x2e>
 8004bc6:	bd70      	pop	{r4, r5, r6, pc}
 8004bc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bcc:	4798      	blx	r3
 8004bce:	3601      	adds	r6, #1
 8004bd0:	e7ee      	b.n	8004bb0 <__libc_init_array+0xc>
 8004bd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bd6:	4798      	blx	r3
 8004bd8:	3601      	adds	r6, #1
 8004bda:	e7f2      	b.n	8004bc2 <__libc_init_array+0x1e>
 8004bdc:	08004f18 	.word	0x08004f18
 8004be0:	08004f18 	.word	0x08004f18
 8004be4:	08004f18 	.word	0x08004f18
 8004be8:	08004f1c 	.word	0x08004f1c

08004bec <logf>:
 8004bec:	b538      	push	{r3, r4, r5, lr}
 8004bee:	4604      	mov	r4, r0
 8004bf0:	f000 f828 	bl	8004c44 <__ieee754_logf>
 8004bf4:	4621      	mov	r1, r4
 8004bf6:	4605      	mov	r5, r0
 8004bf8:	4620      	mov	r0, r4
 8004bfa:	f7fb fd7b 	bl	80006f4 <__aeabi_fcmpun>
 8004bfe:	b970      	cbnz	r0, 8004c1e <logf+0x32>
 8004c00:	2100      	movs	r1, #0
 8004c02:	4620      	mov	r0, r4
 8004c04:	f7fb fd6c 	bl	80006e0 <__aeabi_fcmpgt>
 8004c08:	b948      	cbnz	r0, 8004c1e <logf+0x32>
 8004c0a:	2100      	movs	r1, #0
 8004c0c:	4620      	mov	r0, r4
 8004c0e:	f7fb fd3f 	bl	8000690 <__aeabi_fcmpeq>
 8004c12:	b130      	cbz	r0, 8004c22 <logf+0x36>
 8004c14:	f7ff ffc0 	bl	8004b98 <__errno>
 8004c18:	2322      	movs	r3, #34	@ 0x22
 8004c1a:	4d06      	ldr	r5, [pc, #24]	@ (8004c34 <logf+0x48>)
 8004c1c:	6003      	str	r3, [r0, #0]
 8004c1e:	4628      	mov	r0, r5
 8004c20:	bd38      	pop	{r3, r4, r5, pc}
 8004c22:	f7ff ffb9 	bl	8004b98 <__errno>
 8004c26:	2321      	movs	r3, #33	@ 0x21
 8004c28:	6003      	str	r3, [r0, #0]
 8004c2a:	4803      	ldr	r0, [pc, #12]	@ (8004c38 <logf+0x4c>)
 8004c2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c30:	f000 b804 	b.w	8004c3c <nanf>
 8004c34:	ff800000 	.word	0xff800000
 8004c38:	08004f16 	.word	0x08004f16

08004c3c <nanf>:
 8004c3c:	4800      	ldr	r0, [pc, #0]	@ (8004c40 <nanf+0x4>)
 8004c3e:	4770      	bx	lr
 8004c40:	7fc00000 	.word	0x7fc00000

08004c44 <__ieee754_logf>:
 8004c44:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8004c48:	4601      	mov	r1, r0
 8004c4a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c4e:	d106      	bne.n	8004c5e <__ieee754_logf+0x1a>
 8004c50:	2100      	movs	r1, #0
 8004c52:	f04f 404c 	mov.w	r0, #3422552064	@ 0xcc000000
 8004c56:	f7fb fc3b 	bl	80004d0 <__aeabi_fdiv>
 8004c5a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c5e:	2800      	cmp	r0, #0
 8004c60:	4604      	mov	r4, r0
 8004c62:	da03      	bge.n	8004c6c <__ieee754_logf+0x28>
 8004c64:	f7fb fa76 	bl	8000154 <__aeabi_fsub>
 8004c68:	2100      	movs	r1, #0
 8004c6a:	e7f4      	b.n	8004c56 <__ieee754_logf+0x12>
 8004c6c:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8004c70:	db02      	blt.n	8004c78 <__ieee754_logf+0x34>
 8004c72:	f7fb fa71 	bl	8000158 <__addsf3>
 8004c76:	e7f0      	b.n	8004c5a <__ieee754_logf+0x16>
 8004c78:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8004c7c:	da35      	bge.n	8004cea <__ieee754_logf+0xa6>
 8004c7e:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8004c82:	f7fb fb71 	bl	8000368 <__aeabi_fmul>
 8004c86:	f06f 0318 	mvn.w	r3, #24
 8004c8a:	4604      	mov	r4, r0
 8004c8c:	15e7      	asrs	r7, r4, #23
 8004c8e:	3f7f      	subs	r7, #127	@ 0x7f
 8004c90:	441f      	add	r7, r3
 8004c92:	4b76      	ldr	r3, [pc, #472]	@ (8004e6c <__ieee754_logf+0x228>)
 8004c94:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8004c98:	4423      	add	r3, r4
 8004c9a:	f403 0000 	and.w	r0, r3, #8388608	@ 0x800000
 8004c9e:	f080 507e 	eor.w	r0, r0, #1065353216	@ 0x3f800000
 8004ca2:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004ca6:	4320      	orrs	r0, r4
 8004ca8:	eb07 57d3 	add.w	r7, r7, r3, lsr #23
 8004cac:	f7fb fa52 	bl	8000154 <__aeabi_fsub>
 8004cb0:	4b6f      	ldr	r3, [pc, #444]	@ (8004e70 <__ieee754_logf+0x22c>)
 8004cb2:	f104 020f 	add.w	r2, r4, #15
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	4606      	mov	r6, r0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d143      	bne.n	8004d46 <__ieee754_logf+0x102>
 8004cbe:	2100      	movs	r1, #0
 8004cc0:	f7fb fce6 	bl	8000690 <__aeabi_fcmpeq>
 8004cc4:	b198      	cbz	r0, 8004cee <__ieee754_logf+0xaa>
 8004cc6:	2f00      	cmp	r7, #0
 8004cc8:	f000 80cd 	beq.w	8004e66 <__ieee754_logf+0x222>
 8004ccc:	4638      	mov	r0, r7
 8004cce:	f7fb faf7 	bl	80002c0 <__aeabi_i2f>
 8004cd2:	4968      	ldr	r1, [pc, #416]	@ (8004e74 <__ieee754_logf+0x230>)
 8004cd4:	4605      	mov	r5, r0
 8004cd6:	f7fb fb47 	bl	8000368 <__aeabi_fmul>
 8004cda:	4967      	ldr	r1, [pc, #412]	@ (8004e78 <__ieee754_logf+0x234>)
 8004cdc:	4604      	mov	r4, r0
 8004cde:	4628      	mov	r0, r5
 8004ce0:	f7fb fb42 	bl	8000368 <__aeabi_fmul>
 8004ce4:	4601      	mov	r1, r0
 8004ce6:	4620      	mov	r0, r4
 8004ce8:	e7c3      	b.n	8004c72 <__ieee754_logf+0x2e>
 8004cea:	2300      	movs	r3, #0
 8004cec:	e7ce      	b.n	8004c8c <__ieee754_logf+0x48>
 8004cee:	4963      	ldr	r1, [pc, #396]	@ (8004e7c <__ieee754_logf+0x238>)
 8004cf0:	4630      	mov	r0, r6
 8004cf2:	f7fb fb39 	bl	8000368 <__aeabi_fmul>
 8004cf6:	4601      	mov	r1, r0
 8004cf8:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 8004cfc:	f7fb fa2a 	bl	8000154 <__aeabi_fsub>
 8004d00:	4631      	mov	r1, r6
 8004d02:	4604      	mov	r4, r0
 8004d04:	4630      	mov	r0, r6
 8004d06:	f7fb fb2f 	bl	8000368 <__aeabi_fmul>
 8004d0a:	4601      	mov	r1, r0
 8004d0c:	4620      	mov	r0, r4
 8004d0e:	f7fb fb2b 	bl	8000368 <__aeabi_fmul>
 8004d12:	4604      	mov	r4, r0
 8004d14:	b90f      	cbnz	r7, 8004d1a <__ieee754_logf+0xd6>
 8004d16:	4621      	mov	r1, r4
 8004d18:	e078      	b.n	8004e0c <__ieee754_logf+0x1c8>
 8004d1a:	4638      	mov	r0, r7
 8004d1c:	f7fb fad0 	bl	80002c0 <__aeabi_i2f>
 8004d20:	4954      	ldr	r1, [pc, #336]	@ (8004e74 <__ieee754_logf+0x230>)
 8004d22:	4607      	mov	r7, r0
 8004d24:	f7fb fb20 	bl	8000368 <__aeabi_fmul>
 8004d28:	4605      	mov	r5, r0
 8004d2a:	4638      	mov	r0, r7
 8004d2c:	4952      	ldr	r1, [pc, #328]	@ (8004e78 <__ieee754_logf+0x234>)
 8004d2e:	f7fb fb1b 	bl	8000368 <__aeabi_fmul>
 8004d32:	4601      	mov	r1, r0
 8004d34:	4620      	mov	r0, r4
 8004d36:	f7fb fa0d 	bl	8000154 <__aeabi_fsub>
 8004d3a:	4631      	mov	r1, r6
 8004d3c:	f7fb fa0a 	bl	8000154 <__aeabi_fsub>
 8004d40:	4601      	mov	r1, r0
 8004d42:	4628      	mov	r0, r5
 8004d44:	e079      	b.n	8004e3a <__ieee754_logf+0x1f6>
 8004d46:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8004d4a:	f7fb fa05 	bl	8000158 <__addsf3>
 8004d4e:	4601      	mov	r1, r0
 8004d50:	4630      	mov	r0, r6
 8004d52:	f7fb fbbd 	bl	80004d0 <__aeabi_fdiv>
 8004d56:	4681      	mov	r9, r0
 8004d58:	4638      	mov	r0, r7
 8004d5a:	f7fb fab1 	bl	80002c0 <__aeabi_i2f>
 8004d5e:	4649      	mov	r1, r9
 8004d60:	4680      	mov	r8, r0
 8004d62:	4648      	mov	r0, r9
 8004d64:	f7fb fb00 	bl	8000368 <__aeabi_fmul>
 8004d68:	4601      	mov	r1, r0
 8004d6a:	4682      	mov	sl, r0
 8004d6c:	f7fb fafc 	bl	8000368 <__aeabi_fmul>
 8004d70:	4605      	mov	r5, r0
 8004d72:	4943      	ldr	r1, [pc, #268]	@ (8004e80 <__ieee754_logf+0x23c>)
 8004d74:	f7fb faf8 	bl	8000368 <__aeabi_fmul>
 8004d78:	4942      	ldr	r1, [pc, #264]	@ (8004e84 <__ieee754_logf+0x240>)
 8004d7a:	f7fb f9ed 	bl	8000158 <__addsf3>
 8004d7e:	4629      	mov	r1, r5
 8004d80:	f7fb faf2 	bl	8000368 <__aeabi_fmul>
 8004d84:	4940      	ldr	r1, [pc, #256]	@ (8004e88 <__ieee754_logf+0x244>)
 8004d86:	f7fb f9e7 	bl	8000158 <__addsf3>
 8004d8a:	4629      	mov	r1, r5
 8004d8c:	f7fb faec 	bl	8000368 <__aeabi_fmul>
 8004d90:	493e      	ldr	r1, [pc, #248]	@ (8004e8c <__ieee754_logf+0x248>)
 8004d92:	f7fb f9e1 	bl	8000158 <__addsf3>
 8004d96:	4651      	mov	r1, sl
 8004d98:	f7fb fae6 	bl	8000368 <__aeabi_fmul>
 8004d9c:	493c      	ldr	r1, [pc, #240]	@ (8004e90 <__ieee754_logf+0x24c>)
 8004d9e:	4682      	mov	sl, r0
 8004da0:	4628      	mov	r0, r5
 8004da2:	f7fb fae1 	bl	8000368 <__aeabi_fmul>
 8004da6:	493b      	ldr	r1, [pc, #236]	@ (8004e94 <__ieee754_logf+0x250>)
 8004da8:	f7fb f9d6 	bl	8000158 <__addsf3>
 8004dac:	4629      	mov	r1, r5
 8004dae:	f7fb fadb 	bl	8000368 <__aeabi_fmul>
 8004db2:	4939      	ldr	r1, [pc, #228]	@ (8004e98 <__ieee754_logf+0x254>)
 8004db4:	f7fb f9d0 	bl	8000158 <__addsf3>
 8004db8:	4629      	mov	r1, r5
 8004dba:	f7fb fad5 	bl	8000368 <__aeabi_fmul>
 8004dbe:	4601      	mov	r1, r0
 8004dc0:	4650      	mov	r0, sl
 8004dc2:	f7fb f9c9 	bl	8000158 <__addsf3>
 8004dc6:	f8df b0d4 	ldr.w	fp, [pc, #212]	@ 8004e9c <__ieee754_logf+0x258>
 8004dca:	4605      	mov	r5, r0
 8004dcc:	44a3      	add	fp, r4
 8004dce:	f5c4 1457 	rsb	r4, r4, #3522560	@ 0x35c000
 8004dd2:	f504 7422 	add.w	r4, r4, #648	@ 0x288
 8004dd6:	ea44 040b 	orr.w	r4, r4, fp
 8004dda:	2c00      	cmp	r4, #0
 8004ddc:	dd30      	ble.n	8004e40 <__ieee754_logf+0x1fc>
 8004dde:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8004de2:	4630      	mov	r0, r6
 8004de4:	f7fb fac0 	bl	8000368 <__aeabi_fmul>
 8004de8:	4631      	mov	r1, r6
 8004dea:	f7fb fabd 	bl	8000368 <__aeabi_fmul>
 8004dee:	4601      	mov	r1, r0
 8004df0:	4604      	mov	r4, r0
 8004df2:	4628      	mov	r0, r5
 8004df4:	f7fb f9b0 	bl	8000158 <__addsf3>
 8004df8:	4649      	mov	r1, r9
 8004dfa:	f7fb fab5 	bl	8000368 <__aeabi_fmul>
 8004dfe:	4605      	mov	r5, r0
 8004e00:	b937      	cbnz	r7, 8004e10 <__ieee754_logf+0x1cc>
 8004e02:	4601      	mov	r1, r0
 8004e04:	4620      	mov	r0, r4
 8004e06:	f7fb f9a5 	bl	8000154 <__aeabi_fsub>
 8004e0a:	4601      	mov	r1, r0
 8004e0c:	4630      	mov	r0, r6
 8004e0e:	e014      	b.n	8004e3a <__ieee754_logf+0x1f6>
 8004e10:	4918      	ldr	r1, [pc, #96]	@ (8004e74 <__ieee754_logf+0x230>)
 8004e12:	4640      	mov	r0, r8
 8004e14:	f7fb faa8 	bl	8000368 <__aeabi_fmul>
 8004e18:	4917      	ldr	r1, [pc, #92]	@ (8004e78 <__ieee754_logf+0x234>)
 8004e1a:	4607      	mov	r7, r0
 8004e1c:	4640      	mov	r0, r8
 8004e1e:	f7fb faa3 	bl	8000368 <__aeabi_fmul>
 8004e22:	4629      	mov	r1, r5
 8004e24:	f7fb f998 	bl	8000158 <__addsf3>
 8004e28:	4601      	mov	r1, r0
 8004e2a:	4620      	mov	r0, r4
 8004e2c:	f7fb f992 	bl	8000154 <__aeabi_fsub>
 8004e30:	4631      	mov	r1, r6
 8004e32:	f7fb f98f 	bl	8000154 <__aeabi_fsub>
 8004e36:	4601      	mov	r1, r0
 8004e38:	4638      	mov	r0, r7
 8004e3a:	f7fb f98b 	bl	8000154 <__aeabi_fsub>
 8004e3e:	e70c      	b.n	8004c5a <__ieee754_logf+0x16>
 8004e40:	4601      	mov	r1, r0
 8004e42:	4630      	mov	r0, r6
 8004e44:	f7fb f986 	bl	8000154 <__aeabi_fsub>
 8004e48:	4649      	mov	r1, r9
 8004e4a:	f7fb fa8d 	bl	8000368 <__aeabi_fmul>
 8004e4e:	4604      	mov	r4, r0
 8004e50:	2f00      	cmp	r7, #0
 8004e52:	f43f af60 	beq.w	8004d16 <__ieee754_logf+0xd2>
 8004e56:	4907      	ldr	r1, [pc, #28]	@ (8004e74 <__ieee754_logf+0x230>)
 8004e58:	4640      	mov	r0, r8
 8004e5a:	f7fb fa85 	bl	8000368 <__aeabi_fmul>
 8004e5e:	4906      	ldr	r1, [pc, #24]	@ (8004e78 <__ieee754_logf+0x234>)
 8004e60:	4605      	mov	r5, r0
 8004e62:	4640      	mov	r0, r8
 8004e64:	e763      	b.n	8004d2e <__ieee754_logf+0xea>
 8004e66:	2000      	movs	r0, #0
 8004e68:	e6f7      	b.n	8004c5a <__ieee754_logf+0x16>
 8004e6a:	bf00      	nop
 8004e6c:	004afb20 	.word	0x004afb20
 8004e70:	007ffff0 	.word	0x007ffff0
 8004e74:	3f317180 	.word	0x3f317180
 8004e78:	3717f7d1 	.word	0x3717f7d1
 8004e7c:	3eaaaaab 	.word	0x3eaaaaab
 8004e80:	3e178897 	.word	0x3e178897
 8004e84:	3e3a3325 	.word	0x3e3a3325
 8004e88:	3e924925 	.word	0x3e924925
 8004e8c:	3f2aaaab 	.word	0x3f2aaaab
 8004e90:	3e1cd04f 	.word	0x3e1cd04f
 8004e94:	3e638e29 	.word	0x3e638e29
 8004e98:	3ecccccd 	.word	0x3ecccccd
 8004e9c:	ffcf5c30 	.word	0xffcf5c30

08004ea0 <_init>:
 8004ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ea2:	bf00      	nop
 8004ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ea6:	bc08      	pop	{r3}
 8004ea8:	469e      	mov	lr, r3
 8004eaa:	4770      	bx	lr

08004eac <_fini>:
 8004eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eae:	bf00      	nop
 8004eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004eb2:	bc08      	pop	{r3}
 8004eb4:	469e      	mov	lr, r3
 8004eb6:	4770      	bx	lr
