library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity opto_regs is
   generic (
      C_DWIDTH             : integer   := 32;
      C_NUM_REG            : integer   := 6
   );
   port (
      clk                  : in    std_logic;
      reset_n              : in    std_logic;
      read_n               : in    std_logic;
      write_n              : in    std_logic;
      address              : in    std_logic_vector(13 downto 0);
      readdata             : out   std_logic_vector(31 downto 0);
      writedata            : in    std_logic_vector(31 downto 0);
      cpu_DIN              : in    std_logic_vector(31 downto 0);
      cpu_DOUT             : out   std_logic_vector(31 downto 0);
      cpu_ADDR             : out   std_logic_vector(13 downto 0);
      cpu_WE               : out   std_logic;
      cpu_RE               : out   std_logic_vector(1 downto 0);
      opto_CONTROL         : out   std_logic_vector(31 downto 0);
      opto_INT_REQ         : in    std_logic_vector(1 downto 0);
      opto_INT_ACK         : out   std_logic_vector(1 downto 0);
      opto_STATUS          : in    std_logic_vector(31 downto 0);
      opto_ADR_BEG         : out   std_logic_vector(31 downto 0);
      opto_ADR_END         : out   std_logic_vector(31 downto 0);
      opto_TEST_BIT        : out   std_logic
   );
end opto_regs;

architecture rtl of opto_regs is

--
-- CONSTANTS
--
constant C_OPTO_VERSION    : std_logic_vector(7 downto 0)  := X"09";
constant C_OPTO_CONTROL    : std_logic_vector(31 downto 0) := X"00000000";

--
-- SIGNAL DECLARATIONS
--

signal wrCE                : std_logic_vector(C_NUM_REG-1 downto 0);
signal rdCE                : std_logic_vector(C_NUM_REG-1 downto 0);

--
-- MAIN CODE
--
begin

   --
   -- COMBINATORIAL OUTPUTS
   --

   -- Read/Write BlockRAM
   cpu_DOUT             <= writedata;
   cpu_ADDR             <= address;
   cpu_WE               <= '1' when (address(10) = '1' and write_n = '0') else '0';
   cpu_RE(0)            <= '1' when (address(10) = '1' and read_n  = '0') else '0';
   cpu_RE(1)            <= '1' when (address(13) = '1' and read_n  = '0') else '0';
   
   --
   -- READ/WRITE REGISTER STROBES
   --
   process (all) begin
      for i in 0 to wrCE'length-1 loop
         if (address(4 downto 0) = std_logic_vector(to_unsigned(i, 5)) and 
               address(10) = '0' and address(13) = '0' and write_n = '0') then
            wrCE(i) <= '1';
         else
            wrCE(i) <= '0';
         end if;
      end loop;
      for i in 0 to rdCE'length-1 loop
         if (address(4 downto 0) = std_logic_vector(to_unsigned(i, 5)) and 
               address(10) = '0' and address(13) = '0' and read_n = '0') then
            rdCE(i) <= '1';
         else
            rdCE(i) <= '0';
         end if;
      end loop;
    end process;

   --
   -- WRITE REGISTERS
   --
   process (all) begin
      if (reset_n = '0') then
         opto_CONTROL         <= C_OPTO_CONTROL;
         opto_INT_ACK         <= (others => '0');
         opto_ADR_BEG         <= (others => '0');
         opto_ADR_END         <= (others => '0');
         opto_TEST_BIT        <= '0';
      elsif (rising_edge(clk)) then
         if (wrCE(0) = '1') then
            opto_CONTROL      <= writedata;
         elsif (wrCE(2) = '1') then
            opto_TEST_BIT     <= writedata(0);
         elsif (wrCE(3) = '1') then
            opto_INT_ACK      <= writedata(1 downto 0);
         elsif (wrCE(5) = '1') then
            opto_ADR_BEG      <= writedata;
         elsif (wrCE(6) = '1') then
            opto_ADR_END      <= writedata;
         else
            opto_CONTROL      <= opto_CONTROL;
            opto_TEST_BIT     <= opto_TEST_BIT;
            opto_INT_ACK      <= (others => '0');
            opto_ADR_BEG      <= opto_ADR_BEG;
            opto_ADR_END      <= opto_ADR_END;
         end if;
      end if;
   end process;

   --
   -- READ REGISTERS AND BLOCKRAM
   --
   process (all) begin
      if (rdCE(0) = '1') then
         readdata             <= opto_CONTROL;
      elsif (rdCE(1) = '1') then
         readdata             <= X"000000" & C_OPTO_VERSION;
      elsif (rdCE(2) = '1') then
         readdata             <= X"0000000" & "000" & opto_TEST_BIT;
      elsif (rdCE(3) = '1') then
         readdata             <= X"0000000" & "00" & opto_INT_REQ;
      elsif (rdCE(4) = '1') then
         readdata             <= opto_STATUS;
      elsif (rdCE(5) = '1') then
         readdata             <= opto_ADR_BEG;
      elsif (rdCE(6) = '1') then
         readdata             <= opto_ADR_END;
      --
      -- READ BLOCKRAM
      --
      elsif (address(10) = '1' and read_n = '0') then
         readdata             <= cpu_DIN;
      elsif (address(13) = '1' and read_n = '0') then
         readdata             <= cpu_DIN;
      else
         readdata             <= (others => '0');
      end if;
   end process;


end rtl;
