m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/github/adamShiau_FPGA/Intel Project/mySMA/simulation/modelsim
vmySMA_tb
Z1 !s110 1710385162
!i10b 1
!s100 HjfhXMEDdR<ULLhBE2b390
IMCkZNbgBR1MZn`LD<g@NB0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1710385156
8D:/github/adamShiau_FPGA/intel_IP/fog/PIG/testbench/mySMA_tb.v
FD:/github/adamShiau_FPGA/intel_IP/fog/PIG/testbench/mySMA_tb.v
L0 2
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1710385162.000000
!s107 D:/github/adamShiau_FPGA/intel_IP/fog/PIG/testbench/mySMA_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/github/adamShiau_FPGA/Intel Project/mySMA/../../intel_IP/fog/PIG/testbench|D:/github/adamShiau_FPGA/intel_IP/fog/PIG/testbench/mySMA_tb.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work {+incdir+D:/github/adamShiau_FPGA/Intel Project/mySMA/../../intel_IP/fog/PIG/testbench}
Z6 tCvgOpt 0
nmy@s@m@a_tb
vSMA_v1
R1
!i10b 1
!s100 VT>1SP>0ONM8NeaYi;M]k2
IYnllHAJTZokKFhN<XGjXZ1
R2
R0
w1710384785
8D:/github/adamShiau_FPGA/intel_IP/fog/PIG/SMA_v1.v
FD:/github/adamShiau_FPGA/intel_IP/fog/PIG/SMA_v1.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/github/adamShiau_FPGA/intel_IP/fog/PIG/SMA_v1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/github/adamShiau_FPGA/intel_IP/fog/PIG|D:/github/adamShiau_FPGA/intel_IP/fog/PIG/SMA_v1.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/github/adamShiau_FPGA/intel_IP/fog/PIG
R6
n@s@m@a_v1
