AMDGCNAssembly API 使用示範

檔案: attn_bkwd_non_causal-hip-amdgcn-amd-amdhsa-gfx950.s

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
1. Metadata 資訊
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━

Kernel Symbol: _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.kd
Kernel Name:   _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
SGPR Count:    85
AGPR Count:    256
VGPR Count:    512

Arguments (1 個):
  [0] offset=0, size=440, value_kind=by_value,

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
2. Labels
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━

總共有 4 個 Labels:

  [0] Line 8: _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
  [1] Line 5153: .LBB0_1
  [2] Line 13920: .Lfunc_end0
  [3] Line 13971: __hip_cuid_d4519934d15c1d39

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
3. 前 30 行的 Instructions
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━

總共有 4885 個指令
顯示前 30 個:

[0] Line 10:
  指令: s_load_dwordx2
  操作數 (3 個): s[50:51], s[0:1], 0x0
[1] Line 11:
  指令: s_load_dwordx4
  操作數 (3 個): s[20:23], s[0:1], 0x10
[2] Line 12:
  指令: s_load_dword
  操作數 (3 個): s33, s[0:1], 0x20
[3] Line 13:
  指令: s_load_dwordx2
  操作數 (3 個): s[6:7], s[0:1], 0x30
[4] Line 14:
  指令: s_load_dwordx4
  操作數 (3 個): s[28:31], s[0:1], 0x40
[5] Line 15:
  指令: s_lshl_b32
  操作數 (3 個): s61, s2, 3
[6] Line 16:
  指令: s_waitcnt
  操作數 (1 個): lgkmcnt(0)
[7] Line 17:
  指令: s_load_dword
  操作數 (3 個): s21, s[0:1], 0x50
[8] Line 18:
  指令: s_load_dwordx8
  操作數 (3 個): s[8:15], s[0:1], 0x60
[9] Line 19:
  指令: s_cmp_lg_u32
  操作數 (2 個): 0, -1
[10] Line 20:
  指令: s_mov_b64
  操作數 (2 個): s[34:35], src_shared_base
[11] Line 21:
  指令: s_waitcnt
  操作數 (1 個): lgkmcnt(0)
[12] Line 22:
  指令: s_cselect_b32
  操作數 (3 個): s13, 0, 0
[13] Line 23:
  指令: s_cselect_b32
  操作數 (3 個): s5, s35, 0
[14] Line 24:
  指令: s_and_b32
  操作數 (3 個): s58, s13, 15
[15] Line 25:
  指令: s_and_b32
  操作數 (3 個): s15, s13, -16
[16] Line 26:
  指令: s_load_dword
  操作數 (3 個): s11, s[0:1], 0x80
[17] Line 27:
  指令: s_load_dwordx2
  操作數 (3 個): s[52:53], s[0:1], 0x90
[18] Line 28:
  指令: s_load_dwordx4
  操作數 (3 個): s[24:27], s[0:1], 0xa0
[19] Line 29:
  指令: s_load_dword
  操作數 (3 個): s60, s[0:1], 0xb0
[20] Line 30:
  指令: s_load_dwordx2
  操作數 (3 個): s[54:55], s[0:1], 0x150
[21] Line 31:
  指令: s_load_dword
  操作數 (3 個): s63, s[0:1], 0x170
[22] Line 32:
  指令: s_load_dwordx4
  操作數 (3 個): s[36:39], s[0:1], 0x160
[23] Line 33:
  指令: s_load_dword
  操作數 (3 個): s65, s[0:1], 0x1a0
[24] Line 34:
  指令: s_load_dwordx2
  操作數 (3 個): s[56:57], s[0:1], 0x180
[25] Line 35:
  指令: s_load_dwordx4
  操作數 (3 個): s[16:19], s[0:1], 0x190
[26] Line 36:
  指令: s_add_u32
  操作數 (3 個): s15, s15, 16
[27] Line 37:
  指令: s_mov_b32
  操作數 (2 個): s59, 0
[28] Line 38:
  指令: s_waitcnt
  操作數 (1 個): lgkmcnt(0)
[29] Line 39:
  指令: s_addc_u32
  操作數 (3 個): s17, s5, 0

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
4. Label Blocks（Label 和 Instructions 的關係）
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━

總共有 4 個 Label Blocks

Label Block [0]: _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
  範圍: Line 8 - 5152 (5145 行)
  指令數: 1724
  前 5 個指令:
    [0] Line 10: s_load_dwordx2 "s[50:51]":reg, "s[0:1]":reg, "0x0":imm
    [1] Line 11: s_load_dwordx4 "s[20:23]":reg, "s[0:1]":reg, "0x10":imm
    [2] Line 12: s_load_dword "s33":reg, "s[0:1]":reg, "0x20":imm
    [3] Line 13: s_load_dwordx2 "s[6:7]":reg, "s[0:1]":reg, "0x30":imm
    [4] Line 14: s_load_dwordx4 "s[28:31]":reg, "s[0:1]":reg, "0x40":imm
    ... 還有 1719 個指令

Label Block [1]: .LBB0_1
  範圍: Line 5153 - 13919 (8767 行)
  指令數: 3161
  前 5 個指令:
    [0] Line 5154: s_add_i32 "s1":reg, "s37":reg, "-1":imm
    [1] Line 5155: s_and_b32 "s8":reg, "s1":reg, "0xffff":imm
    [2] Line 5156: s_and_b32 "s36":reg, "s17":reg, "0x1fc0":imm
    [3] Line 5157: s_add_i32 "s8":reg, "s8":reg, "0xffff":imm
    [4] Line 5158: s_lshr_b32 "s39":reg, "s37":reg, "7":imm
    ... 還有 3156 個指令

Label Block [2]: .Lfunc_end0
  範圍: Line 13920 - 13970 (51 行)
  指令數: 0

Label Block [3]: __hip_cuid_d4519934d15c1d39
  範圍: Line 13971 - 14013 (43 行)
  指令數: 0

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
5. 逐行遍歷（Line-by-Line Iteration）
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━

Line 1: [AmdgcnTarget] "amdgcn-amd-amdhsa--gfx950"
Line 2: [AmdhsaCodeObjectVersion] 6
Line 3: [Directive] .section .text._Z23attend_bwd_combined_...
Line 4: [Directive] .protected _Z23attend_bwd_combined_kerILi...
Line 5: [KernelName] _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
Line 6: [Directive] .p2align 8
Line 7: [Directive] .type _Z23attend_bwd_combined_kerILi...
Line 8: [Label] _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE: ; @_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
Line 9: [Comment] ; %bb.0:
Line 10: [Instruction] s_load_dwordx2 (with 3 operands) "s[50:51]":reg, "s[0:1]":reg, "0x0":imm

Line 11: [Instruction] s_load_dwordx4 (with 3 operands) "s[20:23]":reg, "s[0:1]":reg, "0x10":imm

Line 12: [Instruction] s_load_dword (with 3 operands) "s33":reg, "s[0:1]":reg, "0x20":imm

Line 13: [Instruction] s_load_dwordx2 (with 3 operands) "s[6:7]":reg, "s[0:1]":reg, "0x30":imm

Line 14: [Instruction] s_load_dwordx4 (with 3 operands) "s[28:31]":reg, "s[0:1]":reg, "0x40":imm

Line 15: [Instruction] s_lshl_b32 (with 3 operands) "s61":reg, "s2":reg, "3":imm

Line 16: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(0)":expr

Line 17: [Instruction] s_load_dword (with 3 operands) "s21":reg, "s[0:1]":reg, "0x50":imm

Line 18: [Instruction] s_load_dwordx8 (with 3 operands) "s[8:15]":reg, "s[0:1]":reg, "0x60":imm

Line 19: [Instruction] s_cmp_lg_u32 (with 2 operands) "0":imm, "-1":imm

Line 20: [Instruction] s_mov_b64 (with 2 operands) "s[34:35]":reg, "src_shared_base":label

Line 21: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(0)":expr

Line 22: [Instruction] s_cselect_b32 (with 3 operands) "s13":reg, "0":imm, "0":imm

Line 23: [Instruction] s_cselect_b32 (with 3 operands) "s5":reg, "s35":reg, "0":imm

Line 24: [Instruction] s_and_b32 (with 3 operands) "s58":reg, "s13":reg, "15":imm

Line 25: [Instruction] s_and_b32 (with 3 operands) "s15":reg, "s13":reg, "-16":imm

Line 26: [Instruction] s_load_dword (with 3 operands) "s11":reg, "s[0:1]":reg, "0x80":imm

Line 27: [Instruction] s_load_dwordx2 (with 3 operands) "s[52:53]":reg, "s[0:1]":reg, "0x90":imm

Line 28: [Instruction] s_load_dwordx4 (with 3 operands) "s[24:27]":reg, "s[0:1]":reg, "0xa0":imm

Line 29: [Instruction] s_load_dword (with 3 operands) "s60":reg, "s[0:1]":reg, "0xb0":imm

Line 30: [Instruction] s_load_dwordx2 (with 3 operands) "s[54:55]":reg, "s[0:1]":reg, "0x150":imm

Line 31: [Instruction] s_load_dword (with 3 operands) "s63":reg, "s[0:1]":reg, "0x170":imm

Line 32: [Instruction] s_load_dwordx4 (with 3 operands) "s[36:39]":reg, "s[0:1]":reg, "0x160":imm

Line 33: [Instruction] s_load_dword (with 3 operands) "s65":reg, "s[0:1]":reg, "0x1a0":imm

Line 34: [Instruction] s_load_dwordx2 (with 3 operands) "s[56:57]":reg, "s[0:1]":reg, "0x180":imm

Line 35: [Instruction] s_load_dwordx4 (with 3 operands) "s[16:19]":reg, "s[0:1]":reg, "0x190":imm

Line 36: [Instruction] s_add_u32 (with 3 operands) "s15":reg, "s15":reg, "16":imm

Line 37: [Instruction] s_mov_b32 (with 2 operands) "s59":reg, "0":imm

Line 38: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(0)":expr

Line 39: [Instruction] s_addc_u32 (with 3 operands) "s17":reg, "s5":reg, "0":imm

Line 40: [Instruction] s_cmp_eq_u64 (with 2 operands) "s[58:59]":reg, "0":imm

Line 41: [Instruction] s_cselect_b32 (with 3 operands) "s68":reg, "s13":reg, "s15":reg

Line 42: [Instruction] s_cselect_b32 (with 3 operands) "s5":reg, "s5":reg, "s17":reg

Line 43: [Instruction] s_add_u32 (with 3 operands) "s13":reg, "s68":reg, "0x10000":imm

Line 44: [Instruction] s_addc_u32 (with 3 operands) "s5":reg, "s5":reg, "0":imm

Line 45: [Instruction] s_and_b32 (with 3 operands) "s58":reg, "s13":reg, "15":imm

Line 46: [Instruction] s_and_b32 (with 3 operands) "s15":reg, "s13":reg, "-16":imm

Line 47: [Instruction] s_add_u32 (with 3 operands) "s15":reg, "s15":reg, "16":imm

Line 48: [Instruction] s_addc_u32 (with 3 operands) "s17":reg, "s5":reg, "0":imm

Line 49: [Instruction] s_cmp_eq_u64 (with 2 operands) "s[58:59]":reg, "0":imm

Line 50: [Instruction] s_cselect_b32 (with 3 operands) "s27":reg, "s13":reg, "s15":reg

Line 51: [Instruction] s_cselect_b32 (with 3 operands) "s5":reg, "s5":reg, "s17":reg

Line 52: [Instruction] s_add_u32 (with 3 operands) "s13":reg, "s27":reg, "0x8000":imm

Line 53: [Instruction] s_addc_u32 (with 3 operands) "s5":reg, "s5":reg, "0":imm

Line 54: [Instruction] s_and_b32 (with 3 operands) "s58":reg, "s13":reg, "15":imm

Line 55: [Instruction] s_and_b32 (with 3 operands) "s15":reg, "s13":reg, "-16":imm

Line 56: [Instruction] s_add_u32 (with 3 operands) "s15":reg, "s15":reg, "16":imm

Line 57: [Instruction] s_addc_u32 (with 3 operands) "s17":reg, "s5":reg, "0":imm

Line 58: [Instruction] s_cmp_eq_u64 (with 2 operands) "s[58:59]":reg, "0":imm

Line 59: [Instruction] s_cselect_b32 (with 3 operands) "s62":reg, "s13":reg, "s15":reg

Line 60: [Instruction] s_cselect_b32 (with 3 operands) "s5":reg, "s5":reg, "s17":reg

Line 61: [Instruction] s_add_u32 (with 3 operands) "s13":reg, "s62":reg, "0x8000":imm

Line 62: [Instruction] s_addc_u32 (with 3 operands) "s5":reg, "s5":reg, "0":imm

Line 63: [Instruction] s_and_b32 (with 3 operands) "s58":reg, "s13":reg, "15":imm

Line 64: [Instruction] s_and_b32 (with 3 operands) "s15":reg, "s13":reg, "-16":imm

Line 65: [Instruction] s_add_u32 (with 3 operands) "s15":reg, "s15":reg, "16":imm

Line 66: [Instruction] s_addc_u32 (with 3 operands) "s17":reg, "s5":reg, "0":imm

Line 67: [Instruction] s_cmp_eq_u64 (with 2 operands) "s[58:59]":reg, "0":imm

Line 68: [Instruction] s_cselect_b32 (with 3 operands) "s69":reg, "s13":reg, "s15":reg

Line 69: [Instruction] s_cselect_b32 (with 3 operands) "s5":reg, "s5":reg, "s17":reg

Line 70: [Instruction] s_add_u32 (with 3 operands) "s13":reg, "s69":reg, "0x2000":imm

Line 71: [Instruction] s_addc_u32 (with 3 operands) "s5":reg, "s5":reg, "0":imm

Line 72: [Instruction] s_and_b32 (with 3 operands) "s58":reg, "s13":reg, "15":imm

Line 73: [Instruction] s_and_b32 (with 3 operands) "s15":reg, "s13":reg, "-16":imm

Line 74: [Instruction] s_add_u32 (with 3 operands) "s15":reg, "s15":reg, "16":imm

Line 75: [Instruction] s_addc_u32 (with 3 operands) "s17":reg, "s5":reg, "0":imm

Line 76: [Instruction] s_cmp_eq_u64 (with 2 operands) "s[58:59]":reg, "0":imm

Line 77: [Instruction] s_cselect_b32 (with 3 operands) "s5":reg, "s5":reg, "s17":reg

Line 78: [Instruction] s_cselect_b32 (with 3 operands) "s5":reg, "s13":reg, "s15":reg

Line 79: [Instruction] s_add_u32 (with 3 operands) "s13":reg, "s5":reg, "0x200":imm

Line 80: [Instruction] s_and_b32 (with 3 operands) "s15":reg, "s13":reg, "-16":imm

Line 81: [Instruction] s_and_b32 (with 3 operands) "s58":reg, "s13":reg, "15":imm

Line 82: [Instruction] s_add_u32 (with 3 operands) "s15":reg, "s15":reg, "16":imm

Line 83: [Instruction] s_cmp_eq_u64 (with 2 operands) "s[58:59]":reg, "0":imm

Line 84: [Instruction] s_cselect_b32 (with 3 operands) "s23":reg, "s13":reg, "s15":reg

Line 85: [Instruction] s_lshl_b32 (with 3 operands) "s3":reg, "s3":reg, "8":imm

Line 86: [Instruction] s_mul_i32 (with 3 operands) "s17":reg, "s4":reg, "s28":reg

Line 87: [Instruction] s_add_i32 (with 3 operands) "s17":reg, "s17":reg, "s3":reg

Line 88: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v6":reg, "4":imm, "v0":reg

Line 89: [Instruction] s_mul_i32 (with 3 operands) "s17":reg, "s17":reg, "s30":reg

Line 90: [Instruction] v_bitop3_b32 (with 4 operands) "v1":reg, "v0":reg, "v6":reg, "32 bitop3:0x6c":expr

Line 91: [Instruction] v_lshrrev_b32_e32 (with 3 operands) "v2":reg, "1":imm, "v0":reg

Line 92: [Instruction] s_add_i32 (with 3 operands) "s17":reg, "s17":reg, "s2":reg

Line 93: [Instruction] v_lshrrev_b32_e32 (with 3 operands) "v1":reg, "1":imm, "v1":reg

Line 94: [Instruction] v_and_b32_e32 (with 3 operands) "v4":reg, "0x60":imm, "v2":reg

Line 95: [Instruction] s_mul_i32 (with 3 operands) "s28":reg, "s17":reg, "s21":reg

Line 96: [Instruction] s_mul_i32 (with 3 operands) "s13":reg, "s22":reg, "s33":reg

Line 97: [Instruction] v_bfe_u32 (with 4 operands) "v3":reg, "v0":reg, "2":imm, "4":imm

Line 98: [Instruction] v_and_or_b32 (with 4 operands) "v4":reg, "v1":reg, "24":imm, "v4":reg

Line 99: [Instruction] s_ashr_i32 (with 3 operands) "s29":reg, "s28":reg, "31":imm

Line 100: [Instruction] v_mad_u64_u32 (with 5 operands) "v[4:5]":reg, "s[34:35]":reg, "v3":reg, "s13":reg, "v[4:5]":reg

Line 101: [Instruction] s_lshl_b32 (with 3 operands) "s15":reg, "s13":reg, "4":imm

Line 102: [Instruction] s_lshl_b64 (with 3 operands) "s[28:29]":reg, "s[28:29]":reg, "1":imm

Line 103: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v1":reg, "3":imm, "v0":reg

Line 104: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v14":reg, "1":imm, "v4":reg

Line 105: [Instruction] v_add_lshl_u32 (with 4 operands) "v15":reg, "v4":reg, "s15":reg, "1":imm

Line 106: [Instruction] s_add_u32 (with 3 operands) "s28":reg, "s6":reg, "s28":reg

Line 107: [Instruction] v_and_b32_e32 (with 3 operands) "v4":reg, "8":imm, "v1":reg

Line 108: [Instruction] s_movk_i32 (with 2 operands) "s6":reg, "0x70":imm

Line 109: [Instruction] s_mul_i32 (with 3 operands) "s15":reg, "s30":reg, "s21":reg

Line 110: [Instruction] v_and_b32_e32 (with 3 operands) "v3":reg, "0xc00":imm, "v6":reg

Line 111: [Instruction] v_bfe_u32 (with 4 operands) "v5":reg, "v0":reg, "1":imm, "4":imm

Line 112: [Instruction] v_and_or_b32 (with 4 operands) "v4":reg, "v2":reg, "s6":reg, "v4":reg

Line 113: [Instruction] s_addc_u32 (with 3 operands) "s29":reg, "s7":reg, "s29":reg

Line 114: [Instruction] v_add_u32_e32 (with 3 operands) "v3":reg, "s68":reg, "v3":reg

Line 115: [Instruction] v_mad_u64_u32 (with 5 operands) "v[4:5]":reg, "s[6:7]":reg, "v5":reg, "s15":reg, "v[4:5]":reg

Line 116: [Instruction] v_readfirstlane_b32 (with 2 operands) "s6":reg, "v3":reg

Line 117: [Comment] 	;;#ASMSTART
Line 118: [Comment] 	;;#ASMEND
Line 119: [Comment] 	;;#ASMSTART
Line 120: [Comment] 	;;#ASMEND
Line 121: [Comment] 	;;#ASMSTART
Line 122: [Comment] 	;;#ASMEND
Line 123: [Comment] 	;;#ASMSTART
Line 124: [Comment] 	;;#ASMEND
Line 125: [Comment] 	;;#ASMSTART
Line 126: [Comment] 	;;#ASMEND
Line 127: [Comment] 	;;#ASMSTART
Line 128: [Comment] 	;;#ASMEND
Line 129: [Comment] 	;;#ASMSTART
Line 130: [Comment] 	;;#ASMEND
Line 131: [Comment] 	;;#ASMSTART
Line 132: [Comment] 	;;#ASMEND
Line 133: [Comment] 	;;#ASMSTART
Line 134: [Comment] 	;;#ASMEND
Line 135: [Comment] 	;;#ASMSTART
Line 136: [Comment] 	;;#ASMEND
Line 137: [Comment] 	;;#ASMSTART
Line 138: [Comment] 	;;#ASMEND
Line 139: [Comment] 	;;#ASMSTART
Line 140: [Comment] 	;;#ASMEND
Line 141: [Comment] 	;;#ASMSTART
Line 142: [Comment] 	;;#ASMEND
Line 143: [Comment] 	;;#ASMSTART
Line 144: [Comment] 	;;#ASMEND
Line 145: [Comment] 	;;#ASMSTART
Line 146: [Comment] 	;;#ASMEND
Line 147: [Comment] 	;;#ASMSTART
Line 148: [Comment] 	;;#ASMEND
Line 149: [Comment] 	;;#ASMSTART
Line 150: [Comment] 	;;#ASMEND
Line 151: [Comment] 	;;#ASMSTART
Line 152: [Comment] 	;;#ASMEND
Line 153: [Comment] 	;;#ASMSTART
Line 154: [Comment] 	;;#ASMEND
Line 155: [Comment] 	;;#ASMSTART
Line 156: [Comment] 	;;#ASMEND
Line 157: [Comment] 	;;#ASMSTART
Line 158: [Comment] 	;;#ASMEND
Line 159: [Comment] 	;;#ASMSTART
Line 160: [Comment] 	;;#ASMEND
Line 161: [Comment] 	;;#ASMSTART
Line 162: [Comment] 	;;#ASMEND
Line 163: [Comment] 	;;#ASMSTART
Line 164: [Comment] 	;;#ASMEND
Line 165: [Comment] 	;;#ASMSTART
Line 166: [Comment] 	;;#ASMEND
Line 167: [Comment] 	;;#ASMSTART
Line 168: [Comment] 	;;#ASMEND
Line 169: [Comment] 	;;#ASMSTART
Line 170: [Comment] 	;;#ASMEND
Line 171: [Comment] 	;;#ASMSTART
Line 172: [Comment] 	;;#ASMEND
Line 173: [Comment] 	;;#ASMSTART
Line 174: [Comment] 	;;#ASMEND
Line 175: [Comment] 	;;#ASMSTART
Line 176: [Comment] 	;;#ASMEND
Line 177: [Comment] 	;;#ASMSTART
Line 178: [Comment] 	;;#ASMEND
Line 179: [Comment] 	;;#ASMSTART
Line 180: [Comment] 	;;#ASMEND
Line 181: [Comment] 	;;#ASMSTART
Line 182: [Comment] 	;;#ASMEND
Line 183: [Comment] 	;;#ASMSTART
Line 184: [Comment] 	;;#ASMEND
Line 185: [Comment] 	;;#ASMSTART
Line 186: [Comment] 	;;#ASMEND
Line 187: [Comment] 	;;#ASMSTART
Line 188: [Comment] 	;;#ASMEND
Line 189: [Comment] 	;;#ASMSTART
Line 190: [Comment] 	;;#ASMEND
Line 191: [Comment] 	;;#ASMSTART
Line 192: [Comment] 	;;#ASMEND
Line 193: [Comment] 	;;#ASMSTART
Line 194: [Comment] 	;;#ASMEND
Line 195: [Comment] 	;;#ASMSTART
Line 196: [Comment] 	;;#ASMEND
Line 197: [Comment] 	;;#ASMSTART
Line 198: [Comment] 	;;#ASMEND
Line 199: [Comment] 	;;#ASMSTART
Line 200: [Comment] 	;;#ASMEND
Line 201: [Comment] 	;;#ASMSTART
Line 202: [Comment] 	;;#ASMEND
Line 203: [Comment] 	;;#ASMSTART
Line 204: [Comment] 	;;#ASMEND
Line 205: [Comment] 	;;#ASMSTART
Line 206: [Comment] 	;;#ASMEND
Line 207: [Comment] 	;;#ASMSTART
Line 208: [Comment] 	;;#ASMEND
Line 209: [Comment] 	;;#ASMSTART
Line 210: [Comment] 	;;#ASMEND
Line 211: [Comment] 	;;#ASMSTART
Line 212: [Comment] 	;;#ASMEND
Line 213: [Comment] 	;;#ASMSTART
Line 214: [Comment] 	;;#ASMEND
Line 215: [Comment] 	;;#ASMSTART
Line 216: [Comment] 	;;#ASMEND
Line 217: [Comment] 	;;#ASMSTART
Line 218: [Comment] 	;;#ASMEND
Line 219: [Comment] 	;;#ASMSTART
Line 220: [Comment] 	;;#ASMEND
Line 221: [Comment] 	;;#ASMSTART
Line 222: [Comment] 	;;#ASMEND
Line 223: [Comment] 	;;#ASMSTART
Line 224: [Comment] 	;;#ASMEND
Line 225: [Comment] 	;;#ASMSTART
Line 226: [Comment] 	;;#ASMEND
Line 227: [Comment] 	;;#ASMSTART
Line 228: [Comment] 	;;#ASMEND
Line 229: [Comment] 	;;#ASMSTART
Line 230: [Comment] 	;;#ASMEND
Line 231: [Comment] 	;;#ASMSTART
Line 232: [Comment] 	;;#ASMEND
Line 233: [Comment] 	;;#ASMSTART
Line 234: [Comment] 	;;#ASMEND
Line 235: [Comment] 	;;#ASMSTART
Line 236: [Comment] 	;;#ASMEND
Line 237: [Comment] 	;;#ASMSTART
Line 238: [Comment] 	;;#ASMEND
Line 239: [Comment] 	;;#ASMSTART
Line 240: [Comment] 	;;#ASMEND
Line 241: [Comment] 	;;#ASMSTART
Line 242: [Comment] 	;;#ASMEND
Line 243: [Comment] 	;;#ASMSTART
Line 244: [Comment] 	;;#ASMEND
Line 245: [Comment] 	;;#ASMSTART
Line 246: [Comment] 	;;#ASMEND
Line 247: [Comment] 	;;#ASMSTART
Line 248: [Comment] 	;;#ASMEND
Line 249: [Comment] 	;;#ASMSTART
Line 250: [Comment] 	;;#ASMEND
Line 251: [Comment] 	;;#ASMSTART
Line 252: [Comment] 	;;#ASMEND
Line 253: [Comment] 	;;#ASMSTART
Line 254: [Comment] 	;;#ASMEND
Line 255: [Comment] 	;;#ASMSTART
Line 256: [Comment] 	;;#ASMEND
Line 257: [Comment] 	;;#ASMSTART
Line 258: [Comment] 	;;#ASMEND
Line 259: [Comment] 	;;#ASMSTART
Line 260: [Comment] 	;;#ASMEND
Line 261: [Comment] 	;;#ASMSTART
Line 262: [Comment] 	;;#ASMEND
Line 263: [Comment] 	;;#ASMSTART
Line 264: [Comment] 	;;#ASMEND
Line 265: [Comment] 	;;#ASMSTART
Line 266: [Comment] 	;;#ASMEND
Line 267: [Comment] 	;;#ASMSTART
Line 268: [Comment] 	;;#ASMEND
Line 269: [Comment] 	;;#ASMSTART
Line 270: [Comment] 	;;#ASMEND
Line 271: [Comment] 	;;#ASMSTART
Line 272: [Comment] 	;;#ASMEND
Line 273: [Comment] 	;;#ASMSTART
Line 274: [Comment] 	;;#ASMEND
Line 275: [Comment] 	;;#ASMSTART
Line 276: [Comment] 	;;#ASMEND
Line 277: [Comment] 	;;#ASMSTART
Line 278: [Comment] 	;;#ASMEND
Line 279: [Comment] 	;;#ASMSTART
Line 280: [Comment] 	;;#ASMEND
Line 281: [Comment] 	;;#ASMSTART
Line 282: [Comment] 	;;#ASMEND
Line 283: [Comment] 	;;#ASMSTART
Line 284: [Comment] 	;;#ASMEND
Line 285: [Comment] 	;;#ASMSTART
Line 286: [Comment] 	;;#ASMEND
Line 287: [Comment] 	;;#ASMSTART
Line 288: [Comment] 	;;#ASMEND
Line 289: [Comment] 	;;#ASMSTART
Line 290: [Comment] 	;;#ASMEND
Line 291: [Comment] 	;;#ASMSTART
Line 292: [Comment] 	;;#ASMEND
Line 293: [Comment] 	;;#ASMSTART
Line 294: [Comment] 	;;#ASMEND
Line 295: [Comment] 	;;#ASMSTART
Line 296: [Comment] 	;;#ASMEND
Line 297: [Comment] 	;;#ASMSTART
Line 298: [Comment] 	;;#ASMEND
Line 299: [Comment] 	;;#ASMSTART
Line 300: [Comment] 	;;#ASMEND
Line 301: [Comment] 	;;#ASMSTART
Line 302: [Comment] 	;;#ASMEND
Line 303: [Comment] 	;;#ASMSTART
Line 304: [Comment] 	;;#ASMEND
Line 305: [Comment] 	;;#ASMSTART
Line 306: [Comment] 	;;#ASMEND
Line 307: [Comment] 	;;#ASMSTART
Line 308: [Comment] 	;;#ASMEND
Line 309: [Comment] 	;;#ASMSTART
Line 310: [Comment] 	;;#ASMEND
Line 311: [Comment] 	;;#ASMSTART
Line 312: [Comment] 	;;#ASMEND
Line 313: [Comment] 	;;#ASMSTART
Line 314: [Comment] 	;;#ASMEND
Line 315: [Comment] 	;;#ASMSTART
Line 316: [Comment] 	;;#ASMEND
Line 317: [Comment] 	;;#ASMSTART
Line 318: [Comment] 	;;#ASMEND
Line 319: [Comment] 	;;#ASMSTART
Line 320: [Comment] 	;;#ASMEND
Line 321: [Comment] 	;;#ASMSTART
Line 322: [Comment] 	;;#ASMEND
Line 323: [Comment] 	;;#ASMSTART
Line 324: [Comment] 	;;#ASMEND
Line 325: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s6":reg

Line 326: [Instruction] s_lshl_b32 (with 3 operands) "s6":reg, "s15":reg, "4":imm

Line 327: [Instruction] v_add_u32_e32 (with 3 operands) "v7":reg, "0x1000":imm, "v3":reg

Line 328: [Comment] 	;;#ASMSTART
Line 329: [Comment] 	;;#ASMEND
Line 330: [Comment] 	;;#ASMSTART
Line 331: [Comment] 	;;#ASMEND
Line 332: [Comment] 	;;#ASMSTART
Line 333: [Comment] 	;;#ASMEND
Line 334: [Comment] 	;;#ASMSTART
Line 335: [Comment] 	;;#ASMEND
Line 336: [Comment] 	;;#ASMSTART
Line 337: [Comment] 	;;#ASMEND
Line 338: [Comment] 	;;#ASMSTART
Line 339: [Comment] 	;;#ASMEND
Line 340: [Comment] 	;;#ASMSTART
Line 341: [Comment] 	;;#ASMEND
Line 342: [Comment] 	;;#ASMSTART
Line 343: [Comment] 	;;#ASMEND
Line 344: [Comment] 	;;#ASMSTART
Line 345: [Comment] 	;;#ASMEND
Line 346: [Comment] 	;;#ASMSTART
Line 347: [Comment] 	;;#ASMEND
Line 348: [Comment] 	;;#ASMSTART
Line 349: [Comment] 	;;#ASMEND
Line 350: [Comment] 	;;#ASMSTART
Line 351: [Comment] 	;;#ASMEND
Line 352: [Comment] 	;;#ASMSTART
Line 353: [Comment] 	;;#ASMEND
Line 354: [Comment] 	;;#ASMSTART
Line 355: [Comment] 	;;#ASMEND
Line 356: [Comment] 	;;#ASMSTART
Line 357: [Comment] 	;;#ASMEND
Line 358: [Comment] 	;;#ASMSTART
Line 359: [Comment] 	;;#ASMEND
Line 360: [Comment] 	;;#ASMSTART
Line 361: [Comment] 	;;#ASMEND
Line 362: [Comment] 	;;#ASMSTART
Line 363: [Comment] 	;;#ASMEND
Line 364: [Comment] 	;;#ASMSTART
Line 365: [Comment] 	;;#ASMEND
Line 366: [Comment] 	;;#ASMSTART
Line 367: [Comment] 	;;#ASMEND
Line 368: [Comment] 	;;#ASMSTART
Line 369: [Comment] 	;;#ASMEND
Line 370: [Comment] 	;;#ASMSTART
Line 371: [Comment] 	;;#ASMEND
Line 372: [Comment] 	;;#ASMSTART
Line 373: [Comment] 	;;#ASMEND
Line 374: [Comment] 	;;#ASMSTART
Line 375: [Comment] 	;;#ASMEND
Line 376: [Comment] 	;;#ASMSTART
Line 377: [Comment] 	;;#ASMEND
Line 378: [Comment] 	;;#ASMSTART
Line 379: [Comment] 	;;#ASMEND
Line 380: [Comment] 	;;#ASMSTART
Line 381: [Comment] 	;;#ASMEND
Line 382: [Comment] 	;;#ASMSTART
Line 383: [Comment] 	;;#ASMEND
Line 384: [Comment] 	;;#ASMSTART
Line 385: [Comment] 	;;#ASMEND
Line 386: [Comment] 	;;#ASMSTART
Line 387: [Comment] 	;;#ASMEND
Line 388: [Comment] 	;;#ASMSTART
Line 389: [Comment] 	;;#ASMEND
Line 390: [Comment] 	;;#ASMSTART
Line 391: [Comment] 	;;#ASMEND
Line 392: [Comment] 	;;#ASMSTART
Line 393: [Comment] 	;;#ASMEND
Line 394: [Comment] 	;;#ASMSTART
Line 395: [Comment] 	;;#ASMEND
Line 396: [Comment] 	;;#ASMSTART
Line 397: [Comment] 	;;#ASMEND
Line 398: [Comment] 	;;#ASMSTART
Line 399: [Comment] 	;;#ASMEND
Line 400: [Comment] 	;;#ASMSTART
Line 401: [Comment] 	;;#ASMEND
Line 402: [Comment] 	;;#ASMSTART
Line 403: [Comment] 	;;#ASMEND
Line 404: [Comment] 	;;#ASMSTART
Line 405: [Comment] 	;;#ASMEND
Line 406: [Comment] 	;;#ASMSTART
Line 407: [Comment] 	;;#ASMEND
Line 408: [Comment] 	;;#ASMSTART
Line 409: [Comment] 	;;#ASMEND
Line 410: [Comment] 	;;#ASMSTART
Line 411: [Comment] 	;;#ASMEND
Line 412: [Comment] 	;;#ASMSTART
Line 413: [Comment] 	;;#ASMEND
Line 414: [Comment] 	;;#ASMSTART
Line 415: [Comment] 	;;#ASMEND
Line 416: [Comment] 	;;#ASMSTART
Line 417: [Comment] 	;;#ASMEND
Line 418: [Comment] 	;;#ASMSTART
Line 419: [Comment] 	;;#ASMEND
Line 420: [Comment] 	;;#ASMSTART
Line 421: [Comment] 	;;#ASMEND
Line 422: [Comment] 	;;#ASMSTART
Line 423: [Comment] 	;;#ASMEND
Line 424: [Comment] 	;;#ASMSTART
Line 425: [Comment] 	;;#ASMEND
Line 426: [Comment] 	;;#ASMSTART
Line 427: [Comment] 	;;#ASMEND
Line 428: [Comment] 	;;#ASMSTART
Line 429: [Comment] 	;;#ASMEND
Line 430: [Comment] 	;;#ASMSTART
Line 431: [Comment] 	;;#ASMEND
Line 432: [Comment] 	;;#ASMSTART
Line 433: [Comment] 	;;#ASMEND
Line 434: [Comment] 	;;#ASMSTART
Line 435: [Comment] 	;;#ASMEND
Line 436: [Comment] 	;;#ASMSTART
Line 437: [Comment] 	;;#ASMEND
Line 438: [Comment] 	;;#ASMSTART
Line 439: [Comment] 	;;#ASMEND
Line 440: [Comment] 	;;#ASMSTART
Line 441: [Comment] 	;;#ASMEND
Line 442: [Comment] 	;;#ASMSTART
Line 443: [Comment] 	;;#ASMEND
Line 444: [Comment] 	;;#ASMSTART
Line 445: [Comment] 	;;#ASMEND
Line 446: [Comment] 	;;#ASMSTART
Line 447: [Comment] 	;;#ASMEND
Line 448: [Comment] 	;;#ASMSTART
Line 449: [Comment] 	;;#ASMEND
Line 450: [Comment] 	;;#ASMSTART
Line 451: [Comment] 	;;#ASMEND
Line 452: [Comment] 	;;#ASMSTART
Line 453: [Comment] 	;;#ASMEND
Line 454: [Comment] 	;;#ASMSTART
Line 455: [Comment] 	;;#ASMEND
Line 456: [Comment] 	;;#ASMSTART
Line 457: [Comment] 	;;#ASMEND
Line 458: [Comment] 	;;#ASMSTART
Line 459: [Comment] 	;;#ASMEND
Line 460: [Comment] 	;;#ASMSTART
Line 461: [Comment] 	;;#ASMEND
Line 462: [Comment] 	;;#ASMSTART
Line 463: [Comment] 	;;#ASMEND
Line 464: [Comment] 	;;#ASMSTART
Line 465: [Comment] 	;;#ASMEND
Line 466: [Comment] 	;;#ASMSTART
Line 467: [Comment] 	;;#ASMEND
Line 468: [Comment] 	;;#ASMSTART
Line 469: [Comment] 	;;#ASMEND
Line 470: [Comment] 	;;#ASMSTART
Line 471: [Comment] 	;;#ASMEND
Line 472: [Comment] 	;;#ASMSTART
Line 473: [Comment] 	;;#ASMEND
Line 474: [Comment] 	;;#ASMSTART
Line 475: [Comment] 	;;#ASMEND
Line 476: [Comment] 	;;#ASMSTART
Line 477: [Comment] 	;;#ASMEND
Line 478: [Comment] 	;;#ASMSTART
Line 479: [Comment] 	;;#ASMEND
Line 480: [Comment] 	;;#ASMSTART
Line 481: [Comment] 	;;#ASMEND
Line 482: [Comment] 	;;#ASMSTART
Line 483: [Comment] 	;;#ASMEND
Line 484: [Comment] 	;;#ASMSTART
Line 485: [Comment] 	;;#ASMEND
Line 486: [Comment] 	;;#ASMSTART
Line 487: [Comment] 	;;#ASMEND
Line 488: [Comment] 	;;#ASMSTART
Line 489: [Comment] 	;;#ASMEND
Line 490: [Comment] 	;;#ASMSTART
Line 491: [Comment] 	;;#ASMEND
Line 492: [Comment] 	;;#ASMSTART
Line 493: [Comment] 	;;#ASMEND
Line 494: [Comment] 	;;#ASMSTART
Line 495: [Comment] 	;;#ASMEND
Line 496: [Comment] 	;;#ASMSTART
Line 497: [Comment] 	;;#ASMEND
Line 498: [Comment] 	;;#ASMSTART
Line 499: [Comment] 	;;#ASMEND
Line 500: [Comment] 	;;#ASMSTART
Line 501: [Comment] 	;;#ASMEND
Line 502: [Comment] 	;;#ASMSTART
Line 503: [Comment] 	;;#ASMEND
Line 504: [Comment] 	;;#ASMSTART
Line 505: [Comment] 	;;#ASMEND
Line 506: [Comment] 	;;#ASMSTART
Line 507: [Comment] 	;;#ASMEND
Line 508: [Comment] 	;;#ASMSTART
Line 509: [Comment] 	;;#ASMEND
Line 510: [Comment] 	;;#ASMSTART
Line 511: [Comment] 	;;#ASMEND
Line 512: [Comment] 	;;#ASMSTART
Line 513: [Comment] 	;;#ASMEND
Line 514: [Comment] 	;;#ASMSTART
Line 515: [Comment] 	;;#ASMEND
Line 516: [Comment] 	;;#ASMSTART
Line 517: [Comment] 	;;#ASMEND
Line 518: [Comment] 	;;#ASMSTART
Line 519: [Comment] 	;;#ASMEND
Line 520: [Instruction] s_lshl_b32 (with 3 operands) "s30":reg, "s15":reg, "9":imm

Line 521: [Instruction] s_mov_b32 (with 2 operands) "s31":reg, "0x110000":imm

Line 522: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v5":reg, "1":imm, "v4":reg

Line 523: [Instruction] v_add_u32_e32 (with 3 operands) "v4":reg, "s6":reg, "v4":reg

Line 524: [Instruction] v_readfirstlane_b32 (with 2 operands) "s7":reg, "v7":reg

Line 525: [Instruction] v_add_u32_e32 (with 3 operands) "v7":reg, "0x2000":imm, "v3":reg

Line 526: [Comment] 	;;#ASMSTART
Line 527: [Comment] 	;;#ASMEND
Line 528: [Comment] 	;;#ASMSTART
Line 529: [Comment] 	;;#ASMEND
Line 530: [Comment] 	;;#ASMSTART
Line 531: [Comment] 	;;#ASMEND
Line 532: [Comment] 	;;#ASMSTART
Line 533: [Comment] 	;;#ASMEND
Line 534: [Comment] 	;;#ASMSTART
Line 535: [Comment] 	;;#ASMEND
Line 536: [Comment] 	;;#ASMSTART
Line 537: [Comment] 	;;#ASMEND
Line 538: [Comment] 	;;#ASMSTART
Line 539: [Comment] 	;;#ASMEND
Line 540: [Comment] 	;;#ASMSTART
Line 541: [Comment] 	;;#ASMEND
Line 542: [Comment] 	;;#ASMSTART
Line 543: [Comment] 	;;#ASMEND
Line 544: [Comment] 	;;#ASMSTART
Line 545: [Comment] 	;;#ASMEND
Line 546: [Comment] 	;;#ASMSTART
Line 547: [Comment] 	;;#ASMEND
Line 548: [Comment] 	;;#ASMSTART
Line 549: [Comment] 	;;#ASMEND
Line 550: [Comment] 	;;#ASMSTART
Line 551: [Comment] 	;;#ASMEND
Line 552: [Comment] 	;;#ASMSTART
Line 553: [Comment] 	;;#ASMEND
Line 554: [Comment] 	;;#ASMSTART
Line 555: [Comment] 	;;#ASMEND
Line 556: [Comment] 	;;#ASMSTART
Line 557: [Comment] 	;;#ASMEND
Line 558: [Comment] 	;;#ASMSTART
Line 559: [Comment] 	;;#ASMEND
Line 560: [Comment] 	;;#ASMSTART
Line 561: [Comment] 	;;#ASMEND
Line 562: [Comment] 	;;#ASMSTART
Line 563: [Comment] 	;;#ASMEND
Line 564: [Comment] 	;;#ASMSTART
Line 565: [Comment] 	;;#ASMEND
Line 566: [Comment] 	;;#ASMSTART
Line 567: [Comment] 	;;#ASMEND
Line 568: [Comment] 	;;#ASMSTART
Line 569: [Comment] 	;;#ASMEND
Line 570: [Comment] 	;;#ASMSTART
Line 571: [Comment] 	;;#ASMEND
Line 572: [Comment] 	;;#ASMSTART
Line 573: [Comment] 	;;#ASMEND
Line 574: [Comment] 	;;#ASMSTART
Line 575: [Comment] 	;;#ASMEND
Line 576: [Comment] 	;;#ASMSTART
Line 577: [Comment] 	;;#ASMEND
Line 578: [Comment] 	;;#ASMSTART
Line 579: [Comment] 	;;#ASMEND
Line 580: [Comment] 	;;#ASMSTART
Line 581: [Comment] 	;;#ASMEND
Line 582: [Comment] 	;;#ASMSTART
Line 583: [Comment] 	;;#ASMEND
Line 584: [Comment] 	;;#ASMSTART
Line 585: [Comment] 	;;#ASMEND
Line 586: [Comment] 	;;#ASMSTART
Line 587: [Comment] 	;;#ASMEND
Line 588: [Comment] 	;;#ASMSTART
Line 589: [Comment] 	;;#ASMEND
Line 590: [Comment] 	;;#ASMSTART
Line 591: [Comment] 	;;#ASMEND
Line 592: [Comment] 	;;#ASMSTART
Line 593: [Comment] 	;;#ASMEND
Line 594: [Comment] 	;;#ASMSTART
Line 595: [Comment] 	;;#ASMEND
Line 596: [Comment] 	;;#ASMSTART
Line 597: [Comment] 	;;#ASMEND
Line 598: [Comment] 	;;#ASMSTART
Line 599: [Comment] 	;;#ASMEND
Line 600: [Comment] 	;;#ASMSTART
Line 601: [Comment] 	;;#ASMEND
Line 602: [Comment] 	;;#ASMSTART
Line 603: [Comment] 	;;#ASMEND
Line 604: [Comment] 	;;#ASMSTART
Line 605: [Comment] 	;;#ASMEND
Line 606: [Comment] 	;;#ASMSTART
Line 607: [Comment] 	;;#ASMEND
Line 608: [Comment] 	;;#ASMSTART
Line 609: [Comment] 	;;#ASMEND
Line 610: [Comment] 	;;#ASMSTART
Line 611: [Comment] 	;;#ASMEND
Line 612: [Comment] 	;;#ASMSTART
Line 613: [Comment] 	;;#ASMEND
Line 614: [Comment] 	;;#ASMSTART
Line 615: [Comment] 	;;#ASMEND
Line 616: [Comment] 	;;#ASMSTART
Line 617: [Comment] 	;;#ASMEND
Line 618: [Comment] 	;;#ASMSTART
Line 619: [Comment] 	;;#ASMEND
Line 620: [Comment] 	;;#ASMSTART
Line 621: [Comment] 	;;#ASMEND
Line 622: [Comment] 	;;#ASMSTART
Line 623: [Comment] 	;;#ASMEND
Line 624: [Comment] 	;;#ASMSTART
Line 625: [Comment] 	;;#ASMEND
Line 626: [Comment] 	;;#ASMSTART
Line 627: [Comment] 	;;#ASMEND
Line 628: [Comment] 	;;#ASMSTART
Line 629: [Comment] 	;;#ASMEND
Line 630: [Comment] 	;;#ASMSTART
Line 631: [Comment] 	;;#ASMEND
Line 632: [Comment] 	;;#ASMSTART
Line 633: [Comment] 	;;#ASMEND
Line 634: [Comment] 	;;#ASMSTART
Line 635: [Comment] 	;;#ASMEND
Line 636: [Comment] 	;;#ASMSTART
Line 637: [Comment] 	;;#ASMEND
Line 638: [Comment] 	;;#ASMSTART
Line 639: [Comment] 	;;#ASMEND
Line 640: [Comment] 	;;#ASMSTART
Line 641: [Comment] 	;;#ASMEND
Line 642: [Comment] 	;;#ASMSTART
Line 643: [Comment] 	;;#ASMEND
Line 644: [Comment] 	;;#ASMSTART
Line 645: [Comment] 	;;#ASMEND
Line 646: [Comment] 	;;#ASMSTART
Line 647: [Comment] 	;;#ASMEND
Line 648: [Comment] 	;;#ASMSTART
Line 649: [Comment] 	;;#ASMEND
Line 650: [Comment] 	;;#ASMSTART
Line 651: [Comment] 	;;#ASMEND
Line 652: [Comment] 	;;#ASMSTART
Line 653: [Comment] 	;;#ASMEND
Line 654: [Comment] 	;;#ASMSTART
Line 655: [Comment] 	;;#ASMEND
Line 656: [Comment] 	;;#ASMSTART
Line 657: [Comment] 	;;#ASMEND
Line 658: [Comment] 	;;#ASMSTART
Line 659: [Comment] 	;;#ASMEND
Line 660: [Comment] 	;;#ASMSTART
Line 661: [Comment] 	;;#ASMEND
Line 662: [Comment] 	;;#ASMSTART
Line 663: [Comment] 	;;#ASMEND
Line 664: [Comment] 	;;#ASMSTART
Line 665: [Comment] 	;;#ASMEND
Line 666: [Comment] 	;;#ASMSTART
Line 667: [Comment] 	;;#ASMEND
Line 668: [Comment] 	;;#ASMSTART
Line 669: [Comment] 	;;#ASMEND
Line 670: [Comment] 	;;#ASMSTART
Line 671: [Comment] 	;;#ASMEND
Line 672: [Comment] 	;;#ASMSTART
Line 673: [Comment] 	;;#ASMEND
Line 674: [Comment] 	;;#ASMSTART
Line 675: [Comment] 	;;#ASMEND
Line 676: [Comment] 	;;#ASMSTART
Line 677: [Comment] 	;;#ASMEND
Line 678: [Comment] 	;;#ASMSTART
Line 679: [Comment] 	;;#ASMEND
Line 680: [Comment] 	;;#ASMSTART
Line 681: [Comment] 	;;#ASMEND
Line 682: [Comment] 	;;#ASMSTART
Line 683: [Comment] 	;;#ASMEND
Line 684: [Comment] 	;;#ASMSTART
Line 685: [Comment] 	;;#ASMEND
Line 686: [Comment] 	;;#ASMSTART
Line 687: [Comment] 	;;#ASMEND
Line 688: [Comment] 	;;#ASMSTART
Line 689: [Comment] 	;;#ASMEND
Line 690: [Comment] 	;;#ASMSTART
Line 691: [Comment] 	;;#ASMEND
Line 692: [Comment] 	;;#ASMSTART
Line 693: [Comment] 	;;#ASMEND
Line 694: [Comment] 	;;#ASMSTART
Line 695: [Comment] 	;;#ASMEND
Line 696: [Comment] 	;;#ASMSTART
Line 697: [Comment] 	;;#ASMEND
Line 698: [Comment] 	;;#ASMSTART
Line 699: [Comment] 	;;#ASMEND
Line 700: [Comment] 	;;#ASMSTART
Line 701: [Comment] 	;;#ASMEND
Line 702: [Comment] 	;;#ASMSTART
Line 703: [Comment] 	;;#ASMEND
Line 704: [Comment] 	;;#ASMSTART
Line 705: [Comment] 	;;#ASMEND
Line 706: [Comment] 	;;#ASMSTART
Line 707: [Comment] 	;;#ASMEND
Line 708: [Comment] 	;;#ASMSTART
Line 709: [Comment] 	;;#ASMEND
Line 710: [Comment] 	;;#ASMSTART
Line 711: [Comment] 	;;#ASMEND
Line 712: [Comment] 	;;#ASMSTART
Line 713: [Comment] 	;;#ASMEND
Line 714: [Comment] 	;;#ASMSTART
Line 715: [Comment] 	;;#ASMEND
Line 716: [Comment] 	;;#ASMSTART
Line 717: [Comment] 	;;#ASMEND
Line 718: [Comment] 	;;#ASMSTART
Line 719: [Comment] 	;;#ASMEND
Line 720: [Comment] 	;;#ASMSTART
Line 721: [Comment] 	;;#ASMEND
Line 722: [Comment] 	;;#ASMSTART
Line 723: [Comment] 	;;#ASMEND
Line 724: [Comment] 	;;#ASMSTART
Line 725: [Comment] 	;;#ASMEND
Line 726: [Comment] 	;;#ASMSTART
Line 727: [Comment] 	;;#ASMEND
Line 728: [Comment] 	;;#ASMSTART
Line 729: [Comment] 	;;#ASMEND
Line 730: [Comment] 	;;#ASMSTART
Line 731: [Comment] 	;;#ASMEND
Line 732: [Comment] 	;;#ASMSTART
Line 733: [Comment] 	;;#ASMEND
Line 734: [Comment] 	;;#ASMSTART
Line 735: [Comment] 	;;#ASMEND
Line 736: [Comment] 	;;#ASMSTART
Line 737: [Comment] 	;;#ASMEND
Line 738: [Comment] 	;;#ASMSTART
Line 739: [Comment] 	;;#ASMEND
Line 740: [Comment] 	;;#ASMSTART
Line 741: [Comment] 	;;#ASMEND
Line 742: [Comment] 	;;#ASMSTART
Line 743: [Comment] 	;;#ASMEND
Line 744: [Comment] 	;;#ASMSTART
Line 745: [Comment] 	;;#ASMEND
Line 746: [Comment] 	;;#ASMSTART
Line 747: [Comment] 	;;#ASMEND
Line 748: [Comment] 	;;#ASMSTART
Line 749: [Comment] 	;;#ASMEND
Line 750: [Comment] 	;;#ASMSTART
Line 751: [Comment] 	;;#ASMEND
Line 752: [Comment] 	;;#ASMSTART
Line 753: [Comment] 	;;#ASMEND
Line 754: [Comment] 	;;#ASMSTART
Line 755: [Comment] 	;;#ASMEND
Line 756: [Comment] 	;;#ASMSTART
Line 757: [Comment] 	;;#ASMEND
Line 758: [Comment] 	;;#ASMSTART
Line 759: [Comment] 	;;#ASMEND
Line 760: [Comment] 	;;#ASMSTART
Line 761: [Comment] 	;;#ASMEND
Line 762: [Comment] 	;;#ASMSTART
Line 763: [Comment] 	;;#ASMEND
Line 764: [Comment] 	;;#ASMSTART
Line 765: [Comment] 	;;#ASMEND
Line 766: [Comment] 	;;#ASMSTART
Line 767: [Comment] 	;;#ASMEND
Line 768: [Comment] 	;;#ASMSTART
Line 769: [Comment] 	;;#ASMEND
Line 770: [Comment] 	;;#ASMSTART
Line 771: [Comment] 	;;#ASMEND
Line 772: [Comment] 	;;#ASMSTART
Line 773: [Comment] 	;;#ASMEND
Line 774: [Comment] 	;;#ASMSTART
Line 775: [Comment] 	;;#ASMEND
Line 776: [Comment] 	;;#ASMSTART
Line 777: [Comment] 	;;#ASMEND
Line 778: [Comment] 	;;#ASMSTART
Line 779: [Comment] 	;;#ASMEND
Line 780: [Comment] 	;;#ASMSTART
Line 781: [Comment] 	;;#ASMEND
Line 782: [Comment] 	;;#ASMSTART
Line 783: [Comment] 	;;#ASMEND
Line 784: [Comment] 	;;#ASMSTART
Line 785: [Comment] 	;;#ASMEND
Line 786: [Comment] 	;;#ASMSTART
Line 787: [Comment] 	;;#ASMEND
Line 788: [Comment] 	;;#ASMSTART
Line 789: [Comment] 	;;#ASMEND
Line 790: [Comment] 	;;#ASMSTART
Line 791: [Comment] 	;;#ASMEND
Line 792: [Comment] 	;;#ASMSTART
Line 793: [Comment] 	;;#ASMEND
Line 794: [Comment] 	;;#ASMSTART
Line 795: [Comment] 	;;#ASMEND
Line 796: [Comment] 	;;#ASMSTART
Line 797: [Comment] 	;;#ASMEND
Line 798: [Comment] 	;;#ASMSTART
Line 799: [Comment] 	;;#ASMEND
Line 800: [Comment] 	;;#ASMSTART
Line 801: [Comment] 	;;#ASMEND
Line 802: [Comment] 	;;#ASMSTART
Line 803: [Comment] 	;;#ASMEND
Line 804: [Comment] 	;;#ASMSTART
Line 805: [Comment] 	;;#ASMEND
Line 806: [Comment] 	;;#ASMSTART
Line 807: [Comment] 	;;#ASMEND
Line 808: [Comment] 	;;#ASMSTART
Line 809: [Comment] 	;;#ASMEND
Line 810: [Comment] 	;;#ASMSTART
Line 811: [Comment] 	;;#ASMEND
Line 812: [Comment] 	;;#ASMSTART
Line 813: [Comment] 	;;#ASMEND
Line 814: [Comment] 	;;#ASMSTART
Line 815: [Comment] 	;;#ASMEND
Line 816: [Comment] 	;;#ASMSTART
Line 817: [Comment] 	;;#ASMEND
Line 818: [Comment] 	;;#ASMSTART
Line 819: [Comment] 	;;#ASMEND
Line 820: [Comment] 	;;#ASMSTART
Line 821: [Comment] 	;;#ASMEND
Line 822: [Comment] 	;;#ASMSTART
Line 823: [Comment] 	;;#ASMEND
Line 824: [Comment] 	;;#ASMSTART
Line 825: [Comment] 	;;#ASMEND
Line 826: [Comment] 	;;#ASMSTART
Line 827: [Comment] 	;;#ASMEND
Line 828: [Comment] 	;;#ASMSTART
Line 829: [Comment] 	;;#ASMEND
Line 830: [Comment] 	;;#ASMSTART
Line 831: [Comment] 	;;#ASMEND
Line 832: [Comment] 	;;#ASMSTART
Line 833: [Comment] 	;;#ASMEND
Line 834: [Comment] 	;;#ASMSTART
Line 835: [Comment] 	;;#ASMEND
Line 836: [Comment] 	;;#ASMSTART
Line 837: [Comment] 	;;#ASMEND
Line 838: [Comment] 	;;#ASMSTART
Line 839: [Comment] 	;;#ASMEND
Line 840: [Comment] 	;;#ASMSTART
Line 841: [Comment] 	;;#ASMEND
Line 842: [Comment] 	;;#ASMSTART
Line 843: [Comment] 	;;#ASMEND
Line 844: [Comment] 	;;#ASMSTART
Line 845: [Comment] 	;;#ASMEND
Line 846: [Comment] 	;;#ASMSTART
Line 847: [Comment] 	;;#ASMEND
Line 848: [Comment] 	;;#ASMSTART
Line 849: [Comment] 	;;#ASMEND
Line 850: [Comment] 	;;#ASMSTART
Line 851: [Comment] 	;;#ASMEND
Line 852: [Comment] 	;;#ASMSTART
Line 853: [Comment] 	;;#ASMEND
Line 854: [Comment] 	;;#ASMSTART
Line 855: [Comment] 	;;#ASMEND
Line 856: [Comment] 	;;#ASMSTART
Line 857: [Comment] 	;;#ASMEND
Line 858: [Comment] 	;;#ASMSTART
Line 859: [Comment] 	;;#ASMEND
Line 860: [Comment] 	;;#ASMSTART
Line 861: [Comment] 	;;#ASMEND
Line 862: [Comment] 	;;#ASMSTART
Line 863: [Comment] 	;;#ASMEND
Line 864: [Comment] 	;;#ASMSTART
Line 865: [Comment] 	;;#ASMEND
Line 866: [Comment] 	;;#ASMSTART
Line 867: [Comment] 	;;#ASMEND
Line 868: [Comment] 	;;#ASMSTART
Line 869: [Comment] 	;;#ASMEND
Line 870: [Comment] 	;;#ASMSTART
Line 871: [Comment] 	;;#ASMEND
Line 872: [Comment] 	;;#ASMSTART
Line 873: [Comment] 	;;#ASMEND
Line 874: [Comment] 	;;#ASMSTART
Line 875: [Comment] 	;;#ASMEND
Line 876: [Comment] 	;;#ASMSTART
Line 877: [Comment] 	;;#ASMEND
Line 878: [Comment] 	;;#ASMSTART
Line 879: [Comment] 	;;#ASMEND
Line 880: [Comment] 	;;#ASMSTART
Line 881: [Comment] 	;;#ASMEND
Line 882: [Comment] 	;;#ASMSTART
Line 883: [Comment] 	;;#ASMEND
Line 884: [Comment] 	;;#ASMSTART
Line 885: [Comment] 	;;#ASMEND
Line 886: [Comment] 	;;#ASMSTART
Line 887: [Comment] 	;;#ASMEND
Line 888: [Comment] 	;;#ASMSTART
Line 889: [Comment] 	;;#ASMEND
Line 890: [Comment] 	;;#ASMSTART
Line 891: [Comment] 	;;#ASMEND
Line 892: [Comment] 	;;#ASMSTART
Line 893: [Comment] 	;;#ASMEND
Line 894: [Comment] 	;;#ASMSTART
Line 895: [Comment] 	;;#ASMEND
Line 896: [Comment] 	;;#ASMSTART
Line 897: [Comment] 	;;#ASMEND
Line 898: [Comment] 	;;#ASMSTART
Line 899: [Comment] 	;;#ASMEND
Line 900: [Comment] 	;;#ASMSTART
Line 901: [Comment] 	;;#ASMEND
Line 902: [Comment] 	;;#ASMSTART
Line 903: [Comment] 	;;#ASMEND
Line 904: [Comment] 	;;#ASMSTART
Line 905: [Comment] 	;;#ASMEND
Line 906: [Comment] 	;;#ASMSTART
Line 907: [Comment] 	;;#ASMEND
Line 908: [Comment] 	;;#ASMSTART
Line 909: [Comment] 	;;#ASMEND
Line 910: [Comment] 	;;#ASMSTART
Line 911: [Comment] 	;;#ASMEND
Line 912: [Comment] 	;;#ASMSTART
Line 913: [Comment] 	;;#ASMEND
Line 914: [Comment] 	;;#ASMSTART
Line 915: [Comment] 	;;#ASMEND
Line 916: [Comment] 	;;#ASMSTART
Line 917: [Comment] 	;;#ASMEND
Line 918: [Comment] 	;;#ASMSTART
Line 919: [Comment] 	;;#ASMEND
Line 920: [Comment] 	;;#ASMSTART
Line 921: [Comment] 	;;#ASMEND
Line 922: [Comment] 	;;#ASMSTART
Line 923: [Comment] 	;;#ASMEND
Line 924: [Comment] 	;;#ASMSTART
Line 925: [Comment] 	;;#ASMEND
Line 926: [Comment] 	;;#ASMSTART
Line 927: [Comment] 	;;#ASMEND
Line 928: [Comment] 	;;#ASMSTART
Line 929: [Comment] 	;;#ASMEND
Line 930: [Comment] 	;;#ASMSTART
Line 931: [Comment] 	;;#ASMEND
Line 932: [Comment] 	;;#ASMSTART
Line 933: [Comment] 	;;#ASMEND
Line 934: [Comment] 	;;#ASMSTART
Line 935: [Comment] 	;;#ASMEND
Line 936: [Comment] 	;;#ASMSTART
Line 937: [Comment] 	;;#ASMEND
Line 938: [Comment] 	;;#ASMSTART
Line 939: [Comment] 	;;#ASMEND
Line 940: [Comment] 	;;#ASMSTART
Line 941: [Comment] 	;;#ASMEND
Line 942: [Comment] 	;;#ASMSTART
Line 943: [Comment] 	;;#ASMEND
Line 944: [Comment] 	;;#ASMSTART
Line 945: [Comment] 	;;#ASMEND
Line 946: [Comment] 	;;#ASMSTART
Line 947: [Comment] 	;;#ASMEND
Line 948: [Comment] 	;;#ASMSTART
Line 949: [Comment] 	;;#ASMEND
Line 950: [Comment] 	;;#ASMSTART
Line 951: [Comment] 	;;#ASMEND
Line 952: [Comment] 	;;#ASMSTART
Line 953: [Comment] 	;;#ASMEND
Line 954: [Comment] 	;;#ASMSTART
Line 955: [Comment] 	;;#ASMEND
Line 956: [Comment] 	;;#ASMSTART
Line 957: [Comment] 	;;#ASMEND
Line 958: [Comment] 	;;#ASMSTART
Line 959: [Comment] 	;;#ASMEND
Line 960: [Comment] 	;;#ASMSTART
Line 961: [Comment] 	;;#ASMEND
Line 962: [Comment] 	;;#ASMSTART
Line 963: [Comment] 	;;#ASMEND
Line 964: [Comment] 	;;#ASMSTART
Line 965: [Comment] 	;;#ASMEND
Line 966: [Comment] 	;;#ASMSTART
Line 967: [Comment] 	;;#ASMEND
Line 968: [Comment] 	;;#ASMSTART
Line 969: [Comment] 	;;#ASMEND
Line 970: [Comment] 	;;#ASMSTART
Line 971: [Comment] 	;;#ASMEND
Line 972: [Comment] 	;;#ASMSTART
Line 973: [Comment] 	;;#ASMEND
Line 974: [Comment] 	;;#ASMSTART
Line 975: [Comment] 	;;#ASMEND
Line 976: [Comment] 	;;#ASMSTART
Line 977: [Comment] 	;;#ASMEND
Line 978: [Comment] 	;;#ASMSTART
Line 979: [Comment] 	;;#ASMEND
Line 980: [Comment] 	;;#ASMSTART
Line 981: [Comment] 	;;#ASMEND
Line 982: [Comment] 	;;#ASMSTART
Line 983: [Comment] 	;;#ASMEND
Line 984: [Comment] 	;;#ASMSTART
Line 985: [Comment] 	;;#ASMEND
Line 986: [Comment] 	;;#ASMSTART
Line 987: [Comment] 	;;#ASMEND
Line 988: [Comment] 	;;#ASMSTART
Line 989: [Comment] 	;;#ASMEND
Line 990: [Comment] 	;;#ASMSTART
Line 991: [Comment] 	;;#ASMEND
Line 992: [Comment] 	;;#ASMSTART
Line 993: [Comment] 	;;#ASMEND
Line 994: [Comment] 	;;#ASMSTART
Line 995: [Comment] 	;;#ASMEND
Line 996: [Comment] 	;;#ASMSTART
Line 997: [Comment] 	;;#ASMEND
Line 998: [Comment] 	;;#ASMSTART
Line 999: [Comment] 	;;#ASMEND
Line 1000: [Comment] 	;;#ASMSTART
Line 1001: [Comment] 	;;#ASMEND
Line 1002: [Comment] 	;;#ASMSTART
Line 1003: [Comment] 	;;#ASMEND
Line 1004: [Comment] 	;;#ASMSTART
Line 1005: [Comment] 	;;#ASMEND
Line 1006: [Comment] 	;;#ASMSTART
Line 1007: [Comment] 	;;#ASMEND
Line 1008: [Comment] 	;;#ASMSTART
Line 1009: [Comment] 	;;#ASMEND
Line 1010: [Comment] 	;;#ASMSTART
Line 1011: [Comment] 	;;#ASMEND
Line 1012: [Comment] 	;;#ASMSTART
Line 1013: [Comment] 	;;#ASMEND
Line 1014: [Comment] 	;;#ASMSTART
Line 1015: [Comment] 	;;#ASMEND
Line 1016: [Comment] 	;;#ASMSTART
Line 1017: [Comment] 	;;#ASMEND
Line 1018: [Comment] 	;;#ASMSTART
Line 1019: [Comment] 	;;#ASMEND
Line 1020: [Comment] 	;;#ASMSTART
Line 1021: [Comment] 	;;#ASMEND
Line 1022: [Comment] 	;;#ASMSTART
Line 1023: [Comment] 	;;#ASMEND
Line 1024: [Comment] 	;;#ASMSTART
Line 1025: [Comment] 	;;#ASMEND
Line 1026: [Comment] 	;;#ASMSTART
Line 1027: [Comment] 	;;#ASMEND
Line 1028: [Comment] 	;;#ASMSTART
Line 1029: [Comment] 	;;#ASMEND
Line 1030: [Comment] 	;;#ASMSTART
Line 1031: [Comment] 	;;#ASMEND
Line 1032: [Comment] 	;;#ASMSTART
Line 1033: [Comment] 	;;#ASMEND
Line 1034: [Comment] 	;;#ASMSTART
Line 1035: [Comment] 	;;#ASMEND
Line 1036: [Comment] 	;;#ASMSTART
Line 1037: [Comment] 	;;#ASMEND
Line 1038: [Comment] 	;;#ASMSTART
Line 1039: [Comment] 	;;#ASMEND
Line 1040: [Comment] 	;;#ASMSTART
Line 1041: [Comment] 	;;#ASMEND
Line 1042: [Comment] 	;;#ASMSTART
Line 1043: [Comment] 	;;#ASMEND
Line 1044: [Comment] 	;;#ASMSTART
Line 1045: [Comment] 	;;#ASMEND
Line 1046: [Comment] 	;;#ASMSTART
Line 1047: [Comment] 	;;#ASMEND
Line 1048: [Comment] 	;;#ASMSTART
Line 1049: [Comment] 	;;#ASMEND
Line 1050: [Comment] 	;;#ASMSTART
Line 1051: [Comment] 	;;#ASMEND
Line 1052: [Comment] 	;;#ASMSTART
Line 1053: [Comment] 	;;#ASMEND
Line 1054: [Comment] 	;;#ASMSTART
Line 1055: [Comment] 	;;#ASMEND
Line 1056: [Comment] 	;;#ASMSTART
Line 1057: [Comment] 	;;#ASMEND
Line 1058: [Comment] 	;;#ASMSTART
Line 1059: [Comment] 	;;#ASMEND
Line 1060: [Comment] 	;;#ASMSTART
Line 1061: [Comment] 	;;#ASMEND
Line 1062: [Comment] 	;;#ASMSTART
Line 1063: [Comment] 	;;#ASMEND
Line 1064: [Comment] 	;;#ASMSTART
Line 1065: [Comment] 	;;#ASMEND
Line 1066: [Comment] 	;;#ASMSTART
Line 1067: [Comment] 	;;#ASMEND
Line 1068: [Comment] 	;;#ASMSTART
Line 1069: [Comment] 	;;#ASMEND
Line 1070: [Comment] 	;;#ASMSTART
Line 1071: [Comment] 	;;#ASMEND
Line 1072: [Comment] 	;;#ASMSTART
Line 1073: [Comment] 	;;#ASMEND
Line 1074: [Comment] 	;;#ASMSTART
Line 1075: [Comment] 	;;#ASMEND
Line 1076: [Comment] 	;;#ASMSTART
Line 1077: [Comment] 	;;#ASMEND
Line 1078: [Comment] 	;;#ASMSTART
Line 1079: [Comment] 	;;#ASMEND
Line 1080: [Comment] 	;;#ASMSTART
Line 1081: [Comment] 	;;#ASMEND
Line 1082: [Comment] 	;;#ASMSTART
Line 1083: [Comment] 	;;#ASMEND
Line 1084: [Comment] 	;;#ASMSTART
Line 1085: [Comment] 	;;#ASMEND
Line 1086: [Comment] 	;;#ASMSTART
Line 1087: [Comment] 	;;#ASMEND
Line 1088: [Comment] 	;;#ASMSTART
Line 1089: [Comment] 	;;#ASMEND
Line 1090: [Comment] 	;;#ASMSTART
Line 1091: [Comment] 	;;#ASMEND
Line 1092: [Comment] 	;;#ASMSTART
Line 1093: [Comment] 	;;#ASMEND
Line 1094: [Comment] 	;;#ASMSTART
Line 1095: [Comment] 	;;#ASMEND
Line 1096: [Comment] 	;;#ASMSTART
Line 1097: [Comment] 	;;#ASMEND
Line 1098: [Comment] 	;;#ASMSTART
Line 1099: [Comment] 	;;#ASMEND
Line 1100: [Comment] 	;;#ASMSTART
Line 1101: [Comment] 	;;#ASMEND
Line 1102: [Comment] 	;;#ASMSTART
Line 1103: [Comment] 	;;#ASMEND
Line 1104: [Comment] 	;;#ASMSTART
Line 1105: [Comment] 	;;#ASMEND
Line 1106: [Comment] 	;;#ASMSTART
Line 1107: [Comment] 	;;#ASMEND
Line 1108: [Comment] 	;;#ASMSTART
Line 1109: [Comment] 	;;#ASMEND
Line 1110: [Comment] 	;;#ASMSTART
Line 1111: [Comment] 	;;#ASMEND
Line 1112: [Comment] 	;;#ASMSTART
Line 1113: [Comment] 	;;#ASMEND
Line 1114: [Comment] 	;;#ASMSTART
Line 1115: [Comment] 	;;#ASMEND
Line 1116: [Comment] 	;;#ASMSTART
Line 1117: [Comment] 	;;#ASMEND
Line 1118: [Comment] 	;;#ASMSTART
Line 1119: [Comment] 	;;#ASMEND
Line 1120: [Comment] 	;;#ASMSTART
Line 1121: [Comment] 	;;#ASMEND
Line 1122: [Comment] 	;;#ASMSTART
Line 1123: [Comment] 	;;#ASMEND
Line 1124: [Comment] 	;;#ASMSTART
Line 1125: [Comment] 	;;#ASMEND
Line 1126: [Comment] 	;;#ASMSTART
Line 1127: [Comment] 	;;#ASMEND
Line 1128: [Comment] 	;;#ASMSTART
Line 1129: [Comment] 	;;#ASMEND
Line 1130: [Comment] 	;;#ASMSTART
Line 1131: [Comment] 	;;#ASMEND
Line 1132: [Comment] 	;;#ASMSTART
Line 1133: [Comment] 	;;#ASMEND
Line 1134: [Comment] 	;;#ASMSTART
Line 1135: [Comment] 	;;#ASMEND
Line 1136: [Comment] 	;;#ASMSTART
Line 1137: [Comment] 	;;#ASMEND
Line 1138: [Comment] 	;;#ASMSTART
Line 1139: [Comment] 	;;#ASMEND
Line 1140: [Comment] 	;;#ASMSTART
Line 1141: [Comment] 	;;#ASMEND
Line 1142: [Comment] 	;;#ASMSTART
Line 1143: [Comment] 	;;#ASMEND
Line 1144: [Comment] 	;;#ASMSTART
Line 1145: [Comment] 	;;#ASMEND
Line 1146: [Comment] 	;;#ASMSTART
Line 1147: [Comment] 	;;#ASMEND
Line 1148: [Comment] 	;;#ASMSTART
Line 1149: [Comment] 	;;#ASMEND
Line 1150: [Comment] 	;;#ASMSTART
Line 1151: [Comment] 	;;#ASMEND
Line 1152: [Comment] 	;;#ASMSTART
Line 1153: [Comment] 	;;#ASMEND
Line 1154: [Comment] 	;;#ASMSTART
Line 1155: [Comment] 	;;#ASMEND
Line 1156: [Comment] 	;;#ASMSTART
Line 1157: [Comment] 	;;#ASMEND
Line 1158: [Comment] 	;;#ASMSTART
Line 1159: [Comment] 	;;#ASMEND
Line 1160: [Comment] 	;;#ASMSTART
Line 1161: [Comment] 	;;#ASMEND
Line 1162: [Comment] 	;;#ASMSTART
Line 1163: [Comment] 	;;#ASMEND
Line 1164: [Comment] 	;;#ASMSTART
Line 1165: [Comment] 	;;#ASMEND
Line 1166: [Instruction] buffer_load_dwordx4 (with 3 operands) "v5":reg, "s[28:31]":reg, "0 offen lds":label

Line 1167: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v5":reg, "1":imm, "v4":reg

Line 1168: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s7":reg

Line 1169: [Instruction] v_add_u32_e32 (with 3 operands) "v4":reg, "s6":reg, "v4":reg

Line 1170: [Instruction] v_readfirstlane_b32 (with 2 operands) "s7":reg, "v7":reg

Line 1171: [Instruction] v_add_u32_e32 (with 3 operands) "v7":reg, "0x3000":imm, "v3":reg

Line 1172: [Instruction] buffer_load_dwordx4 (with 3 operands) "v5":reg, "s[28:31]":reg, "0 offen lds":label

Line 1173: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v5":reg, "1":imm, "v4":reg

Line 1174: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s7":reg

Line 1175: [Instruction] v_add_u32_e32 (with 3 operands) "v4":reg, "s6":reg, "v4":reg

Line 1176: [Instruction] v_readfirstlane_b32 (with 2 operands) "s7":reg, "v7":reg

Line 1177: [Instruction] v_add_u32_e32 (with 3 operands) "v7":reg, "0x4000":imm, "v3":reg

Line 1178: [Instruction] buffer_load_dwordx4 (with 3 operands) "v5":reg, "s[28:31]":reg, "0 offen lds":label

Line 1179: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v5":reg, "1":imm, "v4":reg

Line 1180: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s7":reg

Line 1181: [Instruction] v_add_u32_e32 (with 3 operands) "v4":reg, "s6":reg, "v4":reg

Line 1182: [Instruction] v_readfirstlane_b32 (with 2 operands) "s7":reg, "v7":reg

Line 1183: [Instruction] v_add_u32_e32 (with 3 operands) "v7":reg, "0x5000":imm, "v3":reg

Line 1184: [Instruction] buffer_load_dwordx4 (with 3 operands) "v5":reg, "s[28:31]":reg, "0 offen lds":label

Line 1185: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v5":reg, "1":imm, "v4":reg

Line 1186: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s7":reg

Line 1187: [Instruction] v_add_u32_e32 (with 3 operands) "v4":reg, "s6":reg, "v4":reg

Line 1188: [Instruction] v_readfirstlane_b32 (with 2 operands) "s7":reg, "v7":reg

Line 1189: [Instruction] v_add_u32_e32 (with 3 operands) "v7":reg, "0x6000":imm, "v3":reg

Line 1190: [Instruction] buffer_load_dwordx4 (with 3 operands) "v5":reg, "s[28:31]":reg, "0 offen lds":label

Line 1191: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v5":reg, "1":imm, "v4":reg

Line 1192: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s7":reg

Line 1193: [Instruction] v_add_u32_e32 (with 3 operands) "v4":reg, "s6":reg, "v4":reg

Line 1194: [Instruction] v_readfirstlane_b32 (with 2 operands) "s7":reg, "v7":reg

Line 1195: [Instruction] v_add_u32_e32 (with 3 operands) "v7":reg, "0x7000":imm, "v3":reg

Line 1196: [Instruction] buffer_load_dwordx4 (with 3 operands) "v5":reg, "s[28:31]":reg, "0 offen lds":label

Line 1197: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v5":reg, "1":imm, "v4":reg

Line 1198: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s7":reg

Line 1199: [Instruction] v_add_u32_e32 (with 3 operands) "v4":reg, "s6":reg, "v4":reg

Line 1200: [Instruction] v_readfirstlane_b32 (with 2 operands) "s7":reg, "v7":reg

Line 1201: [Instruction] v_add_u32_e32 (with 3 operands) "v7":reg, "0x8000":imm, "v3":reg

Line 1202: [Instruction] buffer_load_dwordx4 (with 3 operands) "v5":reg, "s[28:31]":reg, "0 offen lds":label

Line 1203: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v5":reg, "1":imm, "v4":reg

Line 1204: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s7":reg

Line 1205: [Instruction] v_add_u32_e32 (with 3 operands) "v4":reg, "s6":reg, "v4":reg

Line 1206: [Instruction] v_readfirstlane_b32 (with 2 operands) "s7":reg, "v7":reg

Line 1207: [Instruction] v_add_u32_e32 (with 3 operands) "v7":reg, "0x9000":imm, "v3":reg

Line 1208: [Instruction] buffer_load_dwordx4 (with 3 operands) "v5":reg, "s[28:31]":reg, "0 offen lds":label

Line 1209: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v5":reg, "1":imm, "v4":reg

Line 1210: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s7":reg

Line 1211: [Instruction] v_add_u32_e32 (with 3 operands) "v4":reg, "s6":reg, "v4":reg

Line 1212: [Instruction] v_readfirstlane_b32 (with 2 operands) "s7":reg, "v7":reg

Line 1213: [Instruction] v_add_u32_e32 (with 3 operands) "v7":reg, "0xa000":imm, "v3":reg

Line 1214: [Instruction] buffer_load_dwordx4 (with 3 operands) "v5":reg, "s[28:31]":reg, "0 offen lds":label

Line 1215: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v5":reg, "1":imm, "v4":reg

Line 1216: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s7":reg

Line 1217: [Instruction] v_add_u32_e32 (with 3 operands) "v4":reg, "s6":reg, "v4":reg

Line 1218: [Instruction] v_readfirstlane_b32 (with 2 operands) "s7":reg, "v7":reg

Line 1219: [Instruction] v_add_u32_e32 (with 3 operands) "v7":reg, "0xb000":imm, "v3":reg

Line 1220: [Instruction] buffer_load_dwordx4 (with 3 operands) "v5":reg, "s[28:31]":reg, "0 offen lds":label

Line 1221: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v5":reg, "1":imm, "v4":reg

Line 1222: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s7":reg

Line 1223: [Instruction] v_add_u32_e32 (with 3 operands) "v4":reg, "s6":reg, "v4":reg

Line 1224: [Instruction] v_readfirstlane_b32 (with 2 operands) "s7":reg, "v7":reg

Line 1225: [Instruction] v_add_u32_e32 (with 3 operands) "v7":reg, "0xc000":imm, "v3":reg

Line 1226: [Instruction] buffer_load_dwordx4 (with 3 operands) "v5":reg, "s[28:31]":reg, "0 offen lds":label

Line 1227: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v5":reg, "1":imm, "v4":reg

Line 1228: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s7":reg

Line 1229: [Instruction] v_add_u32_e32 (with 3 operands) "v4":reg, "s6":reg, "v4":reg

Line 1230: [Instruction] v_readfirstlane_b32 (with 2 operands) "s7":reg, "v7":reg

Line 1231: [Instruction] v_add_u32_e32 (with 3 operands) "v7":reg, "0xd000":imm, "v3":reg

Line 1232: [Instruction] buffer_load_dwordx4 (with 3 operands) "v5":reg, "s[28:31]":reg, "0 offen lds":label

Line 1233: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v5":reg, "1":imm, "v4":reg

Line 1234: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s7":reg

Line 1235: [Instruction] v_add_u32_e32 (with 3 operands) "v4":reg, "s6":reg, "v4":reg

Line 1236: [Instruction] v_readfirstlane_b32 (with 2 operands) "s7":reg, "v7":reg

Line 1237: [Instruction] v_add_u32_e32 (with 3 operands) "v7":reg, "0xe000":imm, "v3":reg

Line 1238: [Instruction] buffer_load_dwordx4 (with 3 operands) "v5":reg, "s[28:31]":reg, "0 offen lds":label

Line 1239: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v5":reg, "1":imm, "v4":reg

Line 1240: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s7":reg

Line 1241: [Instruction] v_add_u32_e32 (with 3 operands) "v4":reg, "s6":reg, "v4":reg

Line 1242: [Instruction] v_readfirstlane_b32 (with 2 operands) "s7":reg, "v7":reg

Line 1243: [Instruction] v_add_u32_e32 (with 3 operands) "v3":reg, "0xf000":imm, "v3":reg

Line 1244: [Instruction] buffer_load_dwordx4 (with 3 operands) "v5":reg, "s[28:31]":reg, "0 offen lds":label

Line 1245: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v5":reg, "1":imm, "v4":reg

Line 1246: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s7":reg

Line 1247: [Instruction] v_add_lshl_u32 (with 4 operands) "v4":reg, "v4":reg, "s6":reg, "1":imm

Line 1248: [Instruction] v_readfirstlane_b32 (with 2 operands) "s6":reg, "v3":reg

Line 1249: [Instruction] buffer_load_dwordx4 (with 3 operands) "v5":reg, "s[28:31]":reg, "0 offen lds":label

Line 1250: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s6":reg

Line 1251: [Instruction] s_mul_i32 (with 3 operands) "s6":reg, "s4":reg, "s12":reg

Line 1252: [Instruction] s_mul_i32 (with 3 operands) "s6":reg, "s6":reg, "s14":reg

Line 1253: [Instruction] s_add_i32 (with 3 operands) "s6":reg, "s6":reg, "s2":reg

Line 1254: [Instruction] s_mul_i32 (with 3 operands) "s6":reg, "s6":reg, "s11":reg

Line 1255: [Instruction] s_ashr_i32 (with 3 operands) "s7":reg, "s6":reg, "31":imm

Line 1256: [Instruction] buffer_load_dwordx4 (with 3 operands) "v4":reg, "s[28:31]":reg, "0 offen lds":label

Line 1257: [Instruction] s_lshl_b64 (with 3 operands) "s[6:7]":reg, "s[6:7]":reg, "1":imm

Line 1258: [Instruction] v_and_b32_e32 (with 3 operands) "v4":reg, "24":imm, "v2":reg

Line 1259: [Instruction] v_and_b32_e32 (with 3 operands) "v2":reg, "0xc0":imm, "v0":reg

Line 1260: [Instruction] s_add_u32 (with 3 operands) "s8":reg, "s8":reg, "s6":reg

Line 1261: [Instruction] s_mul_i32 (with 3 operands) "s6":reg, "s11":reg, "s14":reg

Line 1262: [Instruction] v_or_b32_e32 (with 3 operands) "v3":reg, "s3":reg, "v2":reg

Line 1263: [Instruction] v_and_b32_e32 (with 3 operands) "v5":reg, "15":imm, "v0":reg

Line 1264: [Instruction] v_mul_lo_u32 (with 3 operands) "v2":reg, "s6":reg, "v3":reg

Line 1265: [Instruction] s_addc_u32 (with 3 operands) "s9":reg, "s9":reg, "s7":reg

Line 1266: [Instruction] s_mul_i32 (with 3 operands) "s7":reg, "s6":reg, "s10":reg

Line 1267: [Instruction] v_mul_lo_u32 (with 3 operands) "v5":reg, "v5":reg, "s6":reg

Line 1268: [Instruction] v_or_b32_e32 (with 3 operands) "v2":reg, "v2":reg, "v4":reg

Line 1269: [Instruction] s_mul_i32 (with 3 operands) "s7":reg, "s7":reg, "s12":reg

Line 1270: [Instruction] v_add_lshl_u32 (with 4 operands) "v7":reg, "v5":reg, "v2":reg, "1":imm

Line 1271: [Instruction] s_lshl_b32 (with 3 operands) "s10":reg, "s7":reg, "1":imm

Line 1272: [Instruction] s_mov_b32 (with 2 operands) "s11":reg, "0x20000":imm

Line 1273: [Comment] 	;;#ASMSTART
Line 1274: [Instruction] buffer_load_dwordx4 (with 4 operands) "a[48:51]":reg, "v7":reg, "s[8:11]":reg, "0 offen":label

Line 1275: [Comment] 	;;#ASMEND
Line 1276: [Instruction] v_or_b32_e32 (with 3 operands) "v7":reg, "32":imm, "v2":reg

Line 1277: [Instruction] v_add_lshl_u32 (with 4 operands) "v8":reg, "v5":reg, "v7":reg, "1":imm

Line 1278: [Comment] 	;;#ASMSTART
Line 1279: [Instruction] buffer_load_dwordx4 (with 4 operands) "a[52:55]":reg, "v8":reg, "s[8:11]":reg, "0 offen":label

Line 1280: [Comment] 	;;#ASMEND
Line 1281: [Instruction] v_add_u32_e32 (with 3 operands) "v8":reg, "64":imm, "v2":reg

Line 1282: [Instruction] v_add_lshl_u32 (with 4 operands) "v9":reg, "v5":reg, "v8":reg, "1":imm

Line 1283: [Comment] 	;;#ASMSTART
Line 1284: [Instruction] buffer_load_dwordx4 (with 4 operands) "a[56:59]":reg, "v9":reg, "s[8:11]":reg, "0 offen":label

Line 1285: [Comment] 	;;#ASMEND
Line 1286: [Instruction] v_add_u32_e32 (with 3 operands) "v9":reg, "0x60":imm, "v2":reg

Line 1287: [Instruction] s_lshl_b32 (with 3 operands) "s3":reg, "s6":reg, "4":imm

Line 1288: [Instruction] v_add_lshl_u32 (with 4 operands) "v10":reg, "v5":reg, "v9":reg, "1":imm

Line 1289: [Instruction] v_add_u32_e32 (with 3 operands) "v5":reg, "s3":reg, "v5":reg

Line 1290: [Comment] 	;;#ASMSTART
Line 1291: [Instruction] buffer_load_dwordx4 (with 4 operands) "a[60:63]":reg, "v10":reg, "s[8:11]":reg, "0 offen":label

Line 1292: [Comment] 	;;#ASMEND
Line 1293: [Instruction] v_add_lshl_u32 (with 4 operands) "v10":reg, "v5":reg, "v2":reg, "1":imm

Line 1294: [Comment] 	;;#ASMSTART
Line 1295: [Instruction] buffer_load_dwordx4 (with 4 operands) "a[64:67]":reg, "v10":reg, "s[8:11]":reg, "0 offen":label

Line 1296: [Comment] 	;;#ASMEND
Line 1297: [Instruction] v_add_lshl_u32 (with 4 operands) "v10":reg, "v5":reg, "v7":reg, "1":imm

Line 1298: [Comment] 	;;#ASMSTART
Line 1299: [Instruction] buffer_load_dwordx4 (with 4 operands) "a[68:71]":reg, "v10":reg, "s[8:11]":reg, "0 offen":label

Line 1300: [Comment] 	;;#ASMEND
Line 1301: [Instruction] v_add_lshl_u32 (with 4 operands) "v10":reg, "v5":reg, "v8":reg, "1":imm

Line 1302: [Comment] 	;;#ASMSTART
Line 1303: [Instruction] buffer_load_dwordx4 (with 4 operands) "a[72:75]":reg, "v10":reg, "s[8:11]":reg, "0 offen":label

Line 1304: [Comment] 	;;#ASMEND
Line 1305: [Instruction] v_add_lshl_u32 (with 4 operands) "v10":reg, "v5":reg, "v9":reg, "1":imm

Line 1306: [Instruction] v_add_u32_e32 (with 3 operands) "v5":reg, "s3":reg, "v5":reg

Line 1307: [Comment] 	;;#ASMSTART
Line 1308: [Instruction] buffer_load_dwordx4 (with 4 operands) "a[76:79]":reg, "v10":reg, "s[8:11]":reg, "0 offen":label

Line 1309: [Comment] 	;;#ASMEND
Line 1310: [Instruction] v_add_lshl_u32 (with 4 operands) "v10":reg, "v5":reg, "v2":reg, "1":imm

Line 1311: [Comment] 	;;#ASMSTART
Line 1312: [Instruction] buffer_load_dwordx4 (with 4 operands) "a[80:83]":reg, "v10":reg, "s[8:11]":reg, "0 offen":label

Line 1313: [Comment] 	;;#ASMEND
Line 1314: [Instruction] v_add_lshl_u32 (with 4 operands) "v10":reg, "v5":reg, "v7":reg, "1":imm

Line 1315: [Comment] 	;;#ASMSTART
Line 1316: [Instruction] buffer_load_dwordx4 (with 4 operands) "a[84:87]":reg, "v10":reg, "s[8:11]":reg, "0 offen":label

Line 1317: [Comment] 	;;#ASMEND
Line 1318: [Instruction] v_add_lshl_u32 (with 4 operands) "v10":reg, "v5":reg, "v8":reg, "1":imm

Line 1319: [Instruction] s_mul_i32 (with 3 operands) "s58":reg, "s4":reg, "s36":reg

Line 1320: [Comment] 	;;#ASMSTART
Line 1321: [Instruction] buffer_load_dwordx4 (with 4 operands) "a[88:91]":reg, "v10":reg, "s[8:11]":reg, "0 offen":label

Line 1322: [Comment] 	;;#ASMEND
Line 1323: [Instruction] v_add_lshl_u32 (with 4 operands) "v10":reg, "v5":reg, "v9":reg, "1":imm

Line 1324: [Instruction] v_add_u32_e32 (with 3 operands) "v5":reg, "s3":reg, "v5":reg

Line 1325: [Instruction] s_add_i32 (with 3 operands) "s3":reg, "s58":reg, "s61":reg

Line 1326: [Instruction] s_mul_i32 (with 3 operands) "s63":reg, "s63":reg, "s38":reg

Line 1327: [Instruction] s_mul_i32 (with 3 operands) "s6":reg, "s63":reg, "s3":reg

Line 1328: [Instruction] s_ashr_i32 (with 3 operands) "s7":reg, "s6":reg, "31":imm

Line 1329: [Instruction] s_lshl_b64 (with 3 operands) "s[6:7]":reg, "s[6:7]":reg, "2":imm

Line 1330: [Instruction] s_add_u32 (with 3 operands) "s40":reg, "s54":reg, "s6":reg

Line 1331: [Instruction] s_mul_i32 (with 3 operands) "s64":reg, "s4":reg, "s16":reg

Line 1332: [Comment] 	;;#ASMSTART
Line 1333: [Instruction] buffer_load_dwordx4 (with 4 operands) "a[92:95]":reg, "v10":reg, "s[8:11]":reg, "0 offen":label

Line 1334: [Comment] 	;;#ASMEND
Line 1335: [Instruction] s_addc_u32 (with 3 operands) "s41":reg, "s55":reg, "s7":reg

Line 1336: [Instruction] s_add_i32 (with 3 operands) "s3":reg, "s64":reg, "s61":reg

Line 1337: [Instruction] s_mul_i32 (with 3 operands) "s65":reg, "s65":reg, "s18":reg

Line 1338: [Instruction] v_add_lshl_u32 (with 4 operands) "v2":reg, "v5":reg, "v2":reg, "1":imm

Line 1339: [Comment] 	;;#ASMSTART
Line 1340: [Instruction] buffer_load_dwordx4 (with 4 operands) "a[96:99]":reg, "v2":reg, "s[8:11]":reg, "0 offen":label

Line 1341: [Comment] 	;;#ASMEND
Line 1342: [Instruction] s_mul_i32 (with 3 operands) "s6":reg, "s65":reg, "s3":reg

Line 1343: [Instruction] v_add_lshl_u32 (with 4 operands) "v2":reg, "v5":reg, "v7":reg, "1":imm

Line 1344: [Comment] 	;;#ASMSTART
Line 1345: [Instruction] buffer_load_dwordx4 (with 4 operands) "a[100:103]":reg, "v2":reg, "s[8:11]":reg, "0 offen":label

Line 1346: [Comment] 	;;#ASMEND
Line 1347: [Instruction] s_ashr_i32 (with 3 operands) "s7":reg, "s6":reg, "31":imm

Line 1348: [Instruction] v_add_lshl_u32 (with 4 operands) "v2":reg, "v5":reg, "v8":reg, "1":imm

Line 1349: [Comment] 	;;#ASMSTART
Line 1350: [Instruction] buffer_load_dwordx4 (with 4 operands) "a[104:107]":reg, "v2":reg, "s[8:11]":reg, "0 offen":label

Line 1351: [Comment] 	;;#ASMEND
Line 1352: [Instruction] s_lshl_b64 (with 3 operands) "s[6:7]":reg, "s[6:7]":reg, "2":imm

Line 1353: [Instruction] s_mul_i32 (with 3 operands) "s66":reg, "s4":reg, "s20":reg

Line 1354: [Instruction] v_add_lshl_u32 (with 4 operands) "v2":reg, "v5":reg, "v9":reg, "1":imm

Line 1355: [Comment] 	;;#ASMSTART
Line 1356: [Instruction] buffer_load_dwordx4 (with 4 operands) "a[108:111]":reg, "v2":reg, "s[8:11]":reg, "0 offen":label

Line 1357: [Comment] 	;;#ASMEND
Line 1358: [Instruction] s_add_u32 (with 3 operands) "s8":reg, "s56":reg, "s6":reg

Line 1359: [Instruction] s_mul_i32 (with 3 operands) "s3":reg, "s66":reg, "s22":reg

Line 1360: [Instruction] s_addc_u32 (with 3 operands) "s9":reg, "s57":reg, "s7":reg

Line 1361: [Instruction] s_add_i32 (with 3 operands) "s3":reg, "s3":reg, "s61":reg

Line 1362: [Instruction] s_mul_i32 (with 3 operands) "s6":reg, "s3":reg, "s33":reg

Line 1363: [Instruction] v_and_b32_e32 (with 3 operands) "v2":reg, "0x600":imm, "v1":reg

Line 1364: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v7":reg, "2":imm, "v0":reg

Line 1365: [Instruction] s_ashr_i32 (with 3 operands) "s7":reg, "s6":reg, "31":imm

Line 1366: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v17":reg, "1":imm, "v2":reg

Line 1367: [Instruction] s_movk_i32 (with 2 operands) "s42":reg, "0x100":imm

Line 1368: [Instruction] s_mov_b32 (with 2 operands) "s43":reg, "s31":reg

Line 1369: [Instruction] v_and_b32_e32 (with 3 operands) "v16":reg, "0xfc":imm, "v7":reg

Line 1370: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s5":reg

Line 1371: [Instruction] s_mov_b64 (with 2 operands) "s[16:17]":reg, "s[40:41]":reg

Line 1372: [Instruction] s_lshl_b64 (with 3 operands) "s[6:7]":reg, "s[6:7]":reg, "1":imm

Line 1373: [Instruction] v_add_u32_e32 (with 3 operands) "v5":reg, "s27":reg, "v17":reg

Line 1374: [Instruction] buffer_load_dword (with 3 operands) "v16":reg, "s[40:43]":reg, "0 offen lds":label

Line 1375: [Instruction] s_mov_b64 (with 2 operands) "s[18:19]":reg, "s[42:43]":reg

Line 1376: [Instruction] s_mov_b32 (with 2 operands) "s16":reg, "s8":reg

Line 1377: [Instruction] s_mov_b32 (with 2 operands) "s17":reg, "s9":reg

Line 1378: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s23":reg

Line 1379: [Instruction] s_add_u32 (with 3 operands) "s28":reg, "s50":reg, "s6":reg

Line 1380: [Instruction] v_readfirstlane_b32 (with 2 operands) "s6":reg, "v5":reg

Line 1381: [Instruction] v_add_u32_e32 (with 3 operands) "v5":reg, "0x1000":imm, "v5":reg

Line 1382: [Instruction] buffer_load_dword (with 3 operands) "v16":reg, "s[16:19]":reg, "0 offen lds":label

Line 1383: [Instruction] s_addc_u32 (with 3 operands) "s29":reg, "s51":reg, "s7":reg

Line 1384: [Instruction] s_lshl_b32 (with 3 operands) "s30":reg, "s13":reg, "6":imm

Line 1385: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s6":reg

Line 1386: [Instruction] v_readfirstlane_b32 (with 2 operands) "s6":reg, "v5":reg

Line 1387: [Instruction] s_mul_i32 (with 3 operands) "s67":reg, "s4":reg, "s24":reg

Line 1388: [Instruction] buffer_load_dwordx4 (with 3 operands) "v14":reg, "s[28:31]":reg, "0 offen lds":label

Line 1389: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s6":reg

Line 1390: [Instruction] s_mul_i32 (with 3 operands) "s6":reg, "s67":reg, "s26":reg

Line 1391: [Instruction] s_add_i32 (with 3 operands) "s12":reg, "s6":reg, "s61":reg

Line 1392: [Instruction] s_mul_i32 (with 3 operands) "s6":reg, "s12":reg, "s60":reg

Line 1393: [Instruction] s_ashr_i32 (with 3 operands) "s7":reg, "s6":reg, "31":imm

Line 1394: [Instruction] s_lshl_b64 (with 3 operands) "s[6:7]":reg, "s[6:7]":reg, "1":imm

Line 1395: [Instruction] s_mul_i32 (with 3 operands) "s10":reg, "s26":reg, "s60":reg

Line 1396: [Instruction] s_add_u32 (with 3 operands) "s44":reg, "s52":reg, "s6":reg

Line 1397: [Instruction] v_add_u32_e32 (with 3 operands) "v5":reg, "s62":reg, "v17":reg

Line 1398: [Instruction] s_addc_u32 (with 3 operands) "s45":reg, "s53":reg, "s7":reg

Line 1399: [Instruction] s_lshl_b32 (with 3 operands) "s46":reg, "s10":reg, "6":imm

Line 1400: [Instruction] v_readfirstlane_b32 (with 2 operands) "s6":reg, "v5":reg

Line 1401: [Instruction] v_add_u32_e32 (with 3 operands) "v5":reg, "0x1000":imm, "v5":reg

Line 1402: [Instruction] s_lshl_b32 (with 3 operands) "s10":reg, "s22":reg, "5":imm

Line 1403: [Instruction] buffer_load_dwordx4 (with 3 operands) "v15":reg, "s[28:31]":reg, "0 offen lds":label

Line 1404: [Instruction] s_mov_b32 (with 2 operands) "s47":reg, "s31":reg

Line 1405: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s6":reg

Line 1406: [Instruction] v_readfirstlane_b32 (with 2 operands) "s6":reg, "v5":reg

Line 1407: [Instruction] s_add_i32 (with 3 operands) "s72":reg, "s3":reg, "s10":reg

Line 1408: [Instruction] buffer_load_dwordx4 (with 3 operands) "v14":reg, "s[44:47]":reg, "0 offen lds":label

Line 1409: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s6":reg

Line 1410: [Instruction] s_mul_i32 (with 3 operands) "s6":reg, "s72":reg, "s33":reg

Line 1411: [Instruction] s_add_i32 (with 3 operands) "s70":reg, "s27":reg, "0x2000":imm

Line 1412: [Instruction] s_ashr_i32 (with 3 operands) "s7":reg, "s6":reg, "31":imm

Line 1413: [Instruction] s_lshl_b64 (with 3 operands) "s[6:7]":reg, "s[6:7]":reg, "1":imm

Line 1414: [Instruction] v_add_u32_e32 (with 3 operands) "v5":reg, "s70":reg, "v17":reg

Line 1415: [Instruction] s_add_u32 (with 3 operands) "s28":reg, "s50":reg, "s6":reg

Line 1416: [Instruction] v_readfirstlane_b32 (with 2 operands) "s3":reg, "v5":reg

Line 1417: [Instruction] v_add_u32_e32 (with 3 operands) "v5":reg, "0x1000":imm, "v5":reg

Line 1418: [Instruction] buffer_load_dwordx4 (with 3 operands) "v15":reg, "s[44:47]":reg, "0 offen lds":label

Line 1419: [Instruction] s_addc_u32 (with 3 operands) "s29":reg, "s51":reg, "s7":reg

Line 1420: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s3":reg

Line 1421: [Instruction] v_readfirstlane_b32 (with 2 operands) "s3":reg, "v5":reg

Line 1422: [Instruction] buffer_load_dwordx4 (with 3 operands) "v14":reg, "s[28:31]":reg, "0 offen lds":label

Line 1423: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s3":reg

Line 1424: [Instruction] s_lshl_b32 (with 3 operands) "s3":reg, "s26":reg, "5":imm

Line 1425: [Instruction] s_add_i32 (with 3 operands) "s3":reg, "s12":reg, "s3":reg

Line 1426: [Instruction] s_mul_i32 (with 3 operands) "s6":reg, "s3":reg, "s60":reg

Line 1427: [Instruction] s_add_i32 (with 3 operands) "s71":reg, "s62":reg, "0x2000":imm

Line 1428: [Instruction] s_ashr_i32 (with 3 operands) "s7":reg, "s6":reg, "31":imm

Line 1429: [Instruction] s_lshl_b64 (with 3 operands) "s[6:7]":reg, "s[6:7]":reg, "1":imm

Line 1430: [Instruction] v_add_u32_e32 (with 3 operands) "v5":reg, "s71":reg, "v17":reg

Line 1431: [Instruction] s_add_u32 (with 3 operands) "s44":reg, "s52":reg, "s6":reg

Line 1432: [Instruction] v_readfirstlane_b32 (with 2 operands) "s3":reg, "v5":reg

Line 1433: [Instruction] v_add_u32_e32 (with 3 operands) "v5":reg, "0x1000":imm, "v5":reg

Line 1434: [Instruction] buffer_load_dwordx4 (with 3 operands) "v15":reg, "s[28:31]":reg, "0 offen lds":label

Line 1435: [Instruction] s_addc_u32 (with 3 operands) "s45":reg, "s53":reg, "s7":reg

Line 1436: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s3":reg

Line 1437: [Instruction] v_readfirstlane_b32 (with 2 operands) "s3":reg, "v5":reg

Line 1438: [Instruction] buffer_load_dwordx4 (with 3 operands) "v14":reg, "s[44:47]":reg, "0 offen lds":label

Line 1439: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s3":reg

Line 1440: [Instruction] v_lshrrev_b32_e32 (with 3 operands) "v9":reg, "6":imm, "v0":reg

Line 1441: [Instruction] buffer_load_dwordx4 (with 3 operands) "v15":reg, "s[44:47]":reg, "0 offen lds":label

Line 1442: [Instruction] s_load_dwordx2 (with 3 operands) "s[34:35]":reg, "s[0:1]":reg, "0x140":imm

Line 1443: [Instruction] s_load_dwordx2 (with 3 operands) "s[6:7]":reg, "s[0:1]":reg, "0xc0":imm

Line 1444: [Instruction] s_load_dwordx4 (with 3 operands) "s[36:39]":reg, "s[0:1]":reg, "0xd0":imm

Line 1445: [Instruction] s_load_dword (with 3 operands) "s3":reg, "s[0:1]":reg, "0xe0":imm

Line 1446: [Instruction] s_load_dwordx2 (with 3 operands) "s[20:21]":reg, "s[0:1]":reg, "0xf0":imm

Line 1447: [Instruction] s_load_dwordx2 (with 3 operands) "s[48:49]":reg, "s[0:1]":reg, "0x120":imm

Line 1448: [Instruction] s_waitcnt (with 1 operands) "vmcnt(0) expcnt(0) lgkmcnt(0)":expr

Line 1449: [Instruction] s_barrier (with 0 operands)

Line 1450: [Instruction] s_load_dwordx2 (with 3 operands) "s[24:25]":reg, "s[0:1]":reg, "0x110":imm

Line 1451: [Instruction] s_load_dwordx4 (with 3 operands) "s[12:15]":reg, "s[0:1]":reg, "0x100":imm

Line 1452: [Instruction] s_load_dwordx4 (with 3 operands) "s[16:19]":reg, "s[0:1]":reg, "0x130":imm

Line 1453: [Instruction] v_and_b32_e32 (with 3 operands) "v8":reg, "32":imm, "v0":reg

Line 1454: [Instruction] s_mov_b32 (with 2 operands) "s37":reg, "2":imm

Line 1455: [Instruction] v_lshrrev_b32_e32 (with 3 operands) "v11":reg, "2":imm, "v0":reg

Line 1456: [Instruction] s_mov_b32 (with 2 operands) "s35":reg, "1":imm

Line 1457: [Comment] 	; sched_barrier mask(0x00000000)
Line 1458: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(0)":expr

Line 1459: [Instruction] s_add_i32 (with 3 operands) "s25":reg, "s5":reg, "0x100":imm

Line 1460: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v13":reg, "5":imm, "v0":reg

Line 1461: [Instruction] s_add_u32 (with 3 operands) "s40":reg, "s40":reg, "0x100":imm

Line 1462: [Instruction] v_and_b32_e32 (with 3 operands) "v10":reg, "0x200":imm, "v6":reg

Line 1463: [Instruction] v_and_b32_e32 (with 3 operands) "v12":reg, "16":imm, "v0":reg

Line 1464: [Instruction] v_and_b32_e32 (with 3 operands) "v13":reg, "0x1e0":imm, "v13":reg

Line 1465: [Instruction] s_addc_u32 (with 3 operands) "s41":reg, "s41":reg, "0":imm

Line 1466: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s72":reg, "s10":reg

Line 1467: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v5":reg, "14":imm, "v9":reg

Line 1468: [Instruction] v_or3_b32 (with 4 operands) "v10":reg, "v10":reg, "v13":reg, "v12":reg

Line 1469: [Instruction] v_and_b32_e32 (with 3 operands) "v11":reg, "12":imm, "v11":reg

Line 1470: [Instruction] v_and_b32_e32 (with 3 operands) "v18":reg, "0xf0":imm, "v6":reg

Line 1471: [Instruction] v_and_b32_e32 (with 3 operands) "v19":reg, "12":imm, "v0":reg

Line 1472: [Instruction] s_mul_i32 (with 3 operands) "s0":reg, "s0":reg, "s33":reg

Line 1473: [Instruction] v_add3_u32 (with 4 operands) "v10":reg, "s68":reg, "v5":reg, "v10":reg

Line 1474: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v5":reg, "10":imm, "v9":reg

Line 1475: [Instruction] v_lshl_add_u32 (with 4 operands) "v9":reg, "v9":reg, "11":imm, "s69":reg

Line 1476: [Instruction] v_bitop3_b32 (with 4 operands) "v11":reg, "v18":reg, "v19":reg, "v11 bitop3:0x36":expr

Line 1477: [Instruction] s_add_i32 (with 3 operands) "s19":reg, "s27":reg, "0x4000":imm

Line 1478: [Instruction] s_ashr_i32 (with 3 operands) "s1":reg, "s0":reg, "31":imm

Line 1479: [Instruction] v_lshl_add_u32 (with 4 operands) "v9":reg, "v11":reg, "1":imm, "v9":reg

Line 1480: [Instruction] s_lshl_b64 (with 3 operands) "s[0:1]":reg, "s[0:1]":reg, "1":imm

Line 1481: [Instruction] v_add_u32_e32 (with 3 operands) "v11":reg, "s19":reg, "v17":reg

Line 1482: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s25":reg

Line 1483: [Instruction] s_add_u32 (with 3 operands) "s28":reg, "s50":reg, "s0":reg

Line 1484: [Instruction] v_readfirstlane_b32 (with 2 operands) "s0":reg, "v11":reg

Line 1485: [Instruction] v_add_u32_e32 (with 3 operands) "v11":reg, "0x1000":imm, "v11":reg

Line 1486: [Instruction] v_and_b32_e32 (with 3 operands) "v13":reg, "0x1f8":imm, "v1":reg

Line 1487: [Instruction] buffer_load_dword (with 3 operands) "v16":reg, "s[40:43]":reg, "0 offen lds":label

Line 1488: [Instruction] s_addc_u32 (with 3 operands) "s29":reg, "s51":reg, "s1":reg

Line 1489: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s0":reg

Line 1490: [Instruction] v_readfirstlane_b32 (with 2 operands) "s0":reg, "v11":reg

Line 1491: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v11":reg, "6":imm, "v0":reg

Line 1492: [Instruction] v_add3_u32 (with 4 operands) "v1":reg, "s68":reg, "v5":reg, "v13":reg

Line 1493: [Instruction] v_xad_u32 (with 4 operands) "v4":reg, "v13":reg, "v4":reg, "s69":reg

Line 1494: [Instruction] buffer_load_dwordx4 (with 3 operands) "v14":reg, "s[28:31]":reg, "0 offen lds":label

Line 1495: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s0":reg

Line 1496: [Instruction] v_and_b32_e32 (with 3 operands) "v13":reg, "48":imm, "v0":reg

Line 1497: [Instruction] v_and_b32_e32 (with 3 operands) "v11":reg, "0x3c0":imm, "v11":reg

Line 1498: [Instruction] v_and_b32_e32 (with 3 operands) "v18":reg, "32":imm, "v7":reg

Line 1499: [Instruction] buffer_load_dwordx4 (with 3 operands) "v15":reg, "s[28:31]":reg, "0 offen lds":label

Line 1500: [Instruction] v_bitop3_b32 (with 4 operands) "v11":reg, "v11":reg, "v18":reg, "v13 bitop3:0x36":expr

Line 1501: [Instruction] v_add_u32_e32 (with 3 operands) "v18":reg, "s27":reg, "v11":reg

Line 1502: [Comment] 	;;#ASMSTART
Line 1503: [Instruction] ds_read_b128 (with 2 operands) "a[112:115]":reg, "v18":reg

Line 1504: [Comment] 	;;#ASMEND
Line 1505: [Comment] 	;;#ASMSTART
Line 1506: [Instruction] ds_read_b128 (with 2 operands) "a[116:119]":reg, "v18 offset:1024":expr

Line 1507: [Comment] 	;;#ASMEND
Line 1508: [Comment] 	;;#ASMSTART
Line 1509: [Instruction] ds_read_b128 (with 2 operands) "a[120:123]":reg, "v18 offset:2048":expr

Line 1510: [Comment] 	;;#ASMEND
Line 1511: [Instruction] v_and_b32_e32 (with 3 operands) "v7":reg, "12":imm, "v7":reg

Line 1512: [Comment] 	;;#ASMSTART
Line 1513: [Instruction] ds_read_b128 (with 2 operands) "a[124:127]":reg, "v18 offset:3072":expr

Line 1514: [Comment] 	;;#ASMEND
Line 1515: [Instruction] v_or_b32_e32 (with 3 operands) "v13":reg, "v7":reg, "v13":reg

Line 1516: [Instruction] v_add_u32_e32 (with 3 operands) "v18":reg, "s5":reg, "v13":reg

Line 1517: [Comment] 	;;#ASMSTART
Line 1518: [Instruction] ds_read_b32 (with 2 operands) "v126":reg, "v18":reg

Line 1519: [Unknown]
Line 1520: [Comment] 	;;#ASMEND
Line 1521: [Instruction] v_add_u32_e32 (with 3 operands) "v18":reg, "s23":reg, "v13":reg

Line 1522: [Comment] 	;;#ASMSTART
Line 1523: [Instruction] ds_read_b32 (with 2 operands) "v127":reg, "v18":reg

Line 1524: [Unknown]
Line 1525: [Comment] 	;;#ASMEND
Line 1526: [Comment] 	;;#ASMSTART
Line 1527: [Instruction] ds_read_b128 (with 2 operands) "a[0:3]":reg, "v10":reg

Line 1528: [Comment] 	;;#ASMEND
Line 1529: [Comment] 	;;#ASMSTART
Line 1530: [Instruction] ds_read_b128 (with 2 operands) "a[4:7]":reg, "v10 offset:1024":expr

Line 1531: [Comment] 	;;#ASMEND
Line 1532: [Comment] 	;;#ASMSTART
Line 1533: [Instruction] ds_read_b128 (with 2 operands) "a[8:11]":reg, "v10 offset:2048":expr

Line 1534: [Comment] 	;;#ASMEND
Line 1535: [Comment] 	;;#ASMSTART
Line 1536: [Instruction] ds_read_b128 (with 2 operands) "a[12:15]":reg, "v10 offset:3072":expr

Line 1537: [Comment] 	;;#ASMEND
Line 1538: [Comment] 	;;#ASMSTART
Line 1539: [Instruction] ds_read_b128 (with 2 operands) "a[16:19]":reg, "v10 offset:4096":expr

Line 1540: [Comment] 	;;#ASMEND
Line 1541: [Comment] 	;;#ASMSTART
Line 1542: [Instruction] ds_read_b128 (with 2 operands) "a[20:23]":reg, "v10 offset:5120":expr

Line 1543: [Comment] 	;;#ASMEND
Line 1544: [Comment] 	;;#ASMSTART
Line 1545: [Instruction] ds_read_b128 (with 2 operands) "a[24:27]":reg, "v10 offset:6144":expr

Line 1546: [Comment] 	;;#ASMEND
Line 1547: [Comment] 	;;#ASMSTART
Line 1548: [Instruction] ds_read_b128 (with 2 operands) "a[28:31]":reg, "v10 offset:7168":expr

Line 1549: [Comment] 	;;#ASMEND
Line 1550: [Comment] 	;;#ASMSTART
Line 1551: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(0)":expr

Line 1552: [Comment] 	;;#ASMEND
Line 1553: [Instruction] s_barrier (with 0 operands)

Line 1554: [Comment] 	;;#ASMSTART
Line 1555: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm

Line 1556: [Comment] 	;;#ASMEND
Line 1557: [Comment] 	;;#ASMSTART
Line 1558: [Instruction] ds_read_b128 (with 2 operands) "a[32:35]":reg, "v10 offset:8192":expr

Line 1559: [Comment] 	;;#ASMEND
Line 1560: [Comment] 	;;#ASMSTART
Line 1561: [Instruction] ds_read_b128 (with 2 operands) "a[36:39]":reg, "v10 offset:9216":expr

Line 1562: [Comment] 	;;#ASMEND
Line 1563: [Comment] 	;;#ASMSTART
Line 1564: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg

Line 1565: [Comment] 	;;#ASMEND
Line 1566: [Comment] 	;;#ASMSTART
Line 1567: [Instruction] v_mul_f32_e32 (with 3 operands) "v126":reg, "0x3fb8aa3b":imm, "v126":reg

Line 1568: [Comment] 	;;#ASMEND
Line 1569: [Comment] 	;;#ASMSTART
Line 1570: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg

Line 1571: [Comment] 	;;#ASMEND
Line 1572: [Comment] 	;;#ASMSTART
Line 1573: [Instruction] ds_read_b128 (with 2 operands) "a[40:43]":reg, "v10 offset:10240":expr

Line 1574: [Comment] 	;;#ASMEND
Line 1575: [Comment] 	;;#ASMSTART
Line 1576: [Instruction] ds_read_b128 (with 2 operands) "a[44:47]":reg, "v10 offset:11264":expr

Line 1577: [Comment] 	;;#ASMEND
Line 1578: [Comment] 	;;#ASMSTART
Line 1579: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg

Line 1580: [Comment] 	;;#ASMEND
Line 1581: [Comment] 	;;#ASMSTART
Line 1582: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm

Line 1583: [Comment] 	;;#ASMEND
Line 1584: [Comment] 	;;#ASMSTART
Line 1585: [Instruction] ds_read_b128 (with 2 operands) "v[62:65]":reg, "v10 offset:12288":expr

Line 1586: [Comment] 	;;#ASMEND
Line 1587: [Comment] 	;;#ASMSTART
Line 1588: [Instruction] ds_read_b128 (with 2 operands) "v[66:69]":reg, "v10 offset:13312":expr

Line 1589: [Comment] 	;;#ASMEND
Line 1590: [Comment] 	;;#ASMSTART
Line 1591: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg

Line 1592: [Comment] 	;;#ASMEND
Line 1593: [Comment] 	;;#ASMSTART
Line 1594: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg

Line 1595: [Comment] 	;;#ASMEND
Line 1596: [Comment] 	;;#ASMSTART
Line 1597: [Instruction] ds_read_b128 (with 2 operands) "v[70:73]":reg, "v10 offset:14336":expr

Line 1598: [Comment] 	;;#ASMEND
Line 1599: [Instruction] v_or_b32_e32 (with 3 operands) "v7":reg, "v7":reg, "v12":reg

Line 1600: [Comment] 	;;#ASMSTART
Line 1601: [Instruction] ds_read_b128 (with 2 operands) "v[74:77]":reg, "v10 offset:15360":expr

Line 1602: [Comment] 	;;#ASMEND
Line 1603: [Comment] 	;;#ASMSTART
Line 1604: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg

Line 1605: [Comment] 	;;#ASMEND
Line 1606: [Comment] 	;;#ASMSTART
Line 1607: [Instruction] v_mul_f32_e32 (with 3 operands) "v46":reg, "0x3e0293ee":imm, "v46":reg

Line 1608: [Comment] 	;;#ASMEND
Line 1609: [Comment] 	;;#ASMSTART
Line 1610: [Instruction] v_mul_f32_e32 (with 3 operands) "v47":reg, "0x3e0293ee":imm, "v47":reg

Line 1611: [Comment] 	;;#ASMEND
Line 1612: [Comment] 	;;#ASMSTART
Line 1613: [Instruction] v_mul_f32_e32 (with 3 operands) "v48":reg, "0x3e0293ee":imm, "v48":reg

Line 1614: [Comment] 	;;#ASMEND
Line 1615: [Comment] 	;;#ASMSTART
Line 1616: [Instruction] v_mul_f32_e32 (with 3 operands) "v49":reg, "0x3e0293ee":imm, "v49":reg

Line 1617: [Comment] 	;;#ASMEND
Line 1618: [Comment] 	;;#ASMSTART
Line 1619: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 1620: [Comment] 	;;#ASMEND
Line 1621: [Comment] 	;;#ASMSTART
Line 1622: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm

Line 1623: [Comment] 	;;#ASMEND
Line 1624: [Instruction] v_add_u32_e32 (with 3 operands) "v18":reg, "s62":reg, "v11":reg

Line 1625: [Comment] 	;;#ASMSTART
Line 1626: [Instruction] ds_read_b128 (with 2 operands) "v[78:81]":reg, "v18":reg

Line 1627: [Comment] 	;;#ASMEND
Line 1628: [Instruction] v_and_b32_e32 (with 3 operands) "v6":reg, "0x2c0":imm, "v6":reg

Line 1629: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v7":reg, "1":imm, "v7":reg

Line 1630: [Comment] 	;;#ASMSTART
Line 1631: [Instruction] ds_read_b128 (with 2 operands) "v[82:85]":reg, "v18 offset:1024":expr

Line 1632: [Comment] 	;;#ASMEND
Line 1633: [Comment] 	;;#ASMSTART
Line 1634: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg

Line 1635: [Comment] 	;;#ASMEND
Line 1636: [Comment] 	;;#ASMSTART
Line 1637: [Instruction] v_subrev_f32_dpp (with 6 operands) "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 1638: [Comment] 	;;#ASMEND
Line 1639: [Comment] 	;;#ASMSTART
Line 1640: [Instruction] v_subrev_f32_dpp (with 6 operands) "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 1641: [Comment] 	;;#ASMEND
Line 1642: [Comment] 	;;#ASMSTART
Line 1643: [Instruction] v_subrev_f32_dpp (with 6 operands) "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 1644: [Comment] 	;;#ASMEND
Line 1645: [Comment] 	;;#ASMSTART
Line 1646: [Instruction] v_subrev_f32_dpp (with 6 operands) "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 1647: [Comment] 	;;#ASMEND
Line 1648: [Comment] 	;;#ASMSTART
Line 1649: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 1650: [Comment] 	;;#ASMEND
Line 1651: [Comment] 	;;#ASMSTART
Line 1652: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg

Line 1653: [Comment] 	;;#ASMEND
Line 1654: [Comment] 	;;#ASMSTART
Line 1655: [Instruction] ds_read_b128 (with 2 operands) "v[86:89]":reg, "v18 offset:2048":expr

Line 1656: [Comment] 	;;#ASMEND
Line 1657: [Instruction] v_bitop3_b32 (with 4 operands) "v12":reg, "v7":reg, "v8":reg, "v6 bitop3:0x36":expr

Line 1658: [Comment] 	;;#ASMSTART
Line 1659: [Instruction] ds_read_b128 (with 2 operands) "v[90:93]":reg, "v18 offset:3072":expr

Line 1660: [Comment] 	;;#ASMEND
Line 1661: [Comment] 	;;#ASMSTART
Line 1662: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg

Line 1663: [Comment] 	;;#ASMEND
Line 1664: [Comment] 	;;#ASMSTART
Line 1665: [Instruction] v_mul_f32_e32 (with 3 operands) "v50":reg, "0x3e0293ee":imm, "v50":reg

Line 1666: [Comment] 	;;#ASMEND
Line 1667: [Comment] 	;;#ASMSTART
Line 1668: [Instruction] v_mul_f32_e32 (with 3 operands) "v51":reg, "0x3e0293ee":imm, "v51":reg

Line 1669: [Comment] 	;;#ASMEND
Line 1670: [Comment] 	;;#ASMSTART
Line 1671: [Instruction] v_mul_f32_e32 (with 3 operands) "v52":reg, "0x3e0293ee":imm, "v52":reg

Line 1672: [Comment] 	;;#ASMEND
Line 1673: [Comment] 	;;#ASMSTART
Line 1674: [Instruction] v_mul_f32_e32 (with 3 operands) "v53":reg, "0x3e0293ee":imm, "v53":reg

Line 1675: [Comment] 	;;#ASMEND
Line 1676: [Comment] 	;;#ASMSTART
Line 1677: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 1678: [Comment] 	;;#ASMEND
Line 1679: [Comment] 	;;#ASMSTART
Line 1680: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm

Line 1681: [Comment] 	;;#ASMEND
Line 1682: [Instruction] v_add_u32_e32 (with 3 operands) "v6":reg, "s62":reg, "v12":reg

Line 1683: [Comment] 	;;#ASMSTART
Line 1684: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[94:95]":reg, "v6":reg

Line 1685: [Comment] 	;;#ASMEND
Line 1686: [Comment] 	;;#ASMSTART
Line 1687: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[96:97]":reg, "v6 offset:256":expr

Line 1688: [Comment] 	;;#ASMEND
Line 1689: [Comment] 	;;#ASMSTART
Line 1690: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[98:99]":reg, "v6 offset:1024":expr

Line 1691: [Comment] 	;;#ASMEND
Line 1692: [Comment] 	;;#ASMSTART
Line 1693: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[100:101]":reg, "v6 offset:1280":expr

Line 1694: [Comment] 	;;#ASMEND
Line 1695: [Comment] 	;;#ASMSTART
Line 1696: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg

Line 1697: [Comment] 	;;#ASMEND
Line 1698: [Comment] 	;;#ASMSTART
Line 1699: [Instruction] v_subrev_f32_dpp (with 6 operands) "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 1700: [Comment] 	;;#ASMEND
Line 1701: [Comment] 	;;#ASMSTART
Line 1702: [Instruction] v_subrev_f32_dpp (with 6 operands) "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 1703: [Comment] 	;;#ASMEND
Line 1704: [Comment] 	;;#ASMSTART
Line 1705: [Instruction] v_subrev_f32_dpp (with 6 operands) "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 1706: [Comment] 	;;#ASMEND
Line 1707: [Comment] 	;;#ASMSTART
Line 1708: [Instruction] v_subrev_f32_dpp (with 6 operands) "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 1709: [Comment] 	;;#ASMEND
Line 1710: [Comment] 	;;#ASMSTART
Line 1711: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 1712: [Comment] 	;;#ASMEND
Line 1713: [Comment] 	;;#ASMSTART
Line 1714: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg

Line 1715: [Comment] 	;;#ASMEND
Line 1716: [Comment] 	;;#ASMSTART
Line 1717: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[102:103]":reg, "v6 offset:2048":expr

Line 1718: [Comment] 	;;#ASMEND
Line 1719: [Comment] 	;;#ASMSTART
Line 1720: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[104:105]":reg, "v6 offset:2304":expr

Line 1721: [Comment] 	;;#ASMEND
Line 1722: [Comment] 	;;#ASMSTART
Line 1723: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[106:107]":reg, "v6 offset:3072":expr

Line 1724: [Comment] 	;;#ASMEND
Line 1725: [Comment] 	;;#ASMSTART
Line 1726: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[108:109]":reg, "v6 offset:3328":expr

Line 1727: [Comment] 	;;#ASMEND
Line 1728: [Comment] 	;;#ASMSTART
Line 1729: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg

Line 1730: [Comment] 	;;#ASMEND
Line 1731: [Comment] 	;;#ASMSTART
Line 1732: [Instruction] v_mul_f32_e32 (with 3 operands) "v54":reg, "0x3e0293ee":imm, "v54":reg

Line 1733: [Comment] 	;;#ASMEND
Line 1734: [Comment] 	;;#ASMSTART
Line 1735: [Instruction] v_mul_f32_e32 (with 3 operands) "v55":reg, "0x3e0293ee":imm, "v55":reg

Line 1736: [Comment] 	;;#ASMEND
Line 1737: [Comment] 	;;#ASMSTART
Line 1738: [Instruction] v_mul_f32_e32 (with 3 operands) "v56":reg, "0x3e0293ee":imm, "v56":reg

Line 1739: [Comment] 	;;#ASMEND
Line 1740: [Comment] 	;;#ASMSTART
Line 1741: [Instruction] v_mul_f32_e32 (with 3 operands) "v57":reg, "0x3e0293ee":imm, "v57":reg

Line 1742: [Comment] 	;;#ASMEND
Line 1743: [Comment] 	;;#ASMSTART
Line 1744: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 1745: [Comment] 	;;#ASMEND
Line 1746: [Comment] 	;;#ASMSTART
Line 1747: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm

Line 1748: [Comment] 	;;#ASMEND
Line 1749: [Comment] 	;;#ASMSTART
Line 1750: [Instruction] v_subrev_f32_dpp (with 6 operands) "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 1751: [Comment] 	;;#ASMEND
Line 1752: [Comment] 	;;#ASMSTART
Line 1753: [Instruction] v_subrev_f32_dpp (with 6 operands) "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 1754: [Comment] 	;;#ASMEND
Line 1755: [Comment] 	;;#ASMSTART
Line 1756: [Instruction] v_subrev_f32_dpp (with 6 operands) "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 1757: [Comment] 	;;#ASMEND
Line 1758: [Comment] 	;;#ASMSTART
Line 1759: [Instruction] v_subrev_f32_dpp (with 6 operands) "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 1760: [Comment] 	;;#ASMEND
Line 1761: [Comment] 	;;#ASMSTART
Line 1762: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg

Line 1763: [Comment] 	;;#ASMEND
Line 1764: [Comment] 	;;#ASMSTART
Line 1765: [Instruction] v_exp_f32_e32 (with 2 operands) "v46":reg, "v46":reg

Line 1766: [Comment] 	;;#ASMEND
Line 1767: [Comment] 	;;#ASMSTART
Line 1768: [Instruction] v_exp_f32_e32 (with 2 operands) "v47":reg, "v47":reg

Line 1769: [Comment] 	;;#ASMEND
Line 1770: [Comment] 	;;#ASMSTART
Line 1771: [Instruction] v_exp_f32_e32 (with 2 operands) "v48":reg, "v48":reg

Line 1772: [Comment] 	;;#ASMEND
Line 1773: [Comment] 	;;#ASMSTART
Line 1774: [Instruction] v_exp_f32_e32 (with 2 operands) "v49":reg, "v49":reg

Line 1775: [Comment] 	;;#ASMEND
Line 1776: [Comment] 	;;#ASMSTART
Line 1777: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg

Line 1778: [Comment] 	;;#ASMEND
Line 1779: [Instruction] v_add_u32_e32 (with 3 operands) "v6":reg, "s27":reg, "v12":reg

Line 1780: [Comment] 	;;#ASMSTART
Line 1781: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[112:113]":reg, "v6":reg

Line 1782: [Comment] 	;;#ASMEND
Line 1783: [Comment] 	;;#ASMSTART
Line 1784: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[114:115]":reg, "v6 offset:256":expr

Line 1785: [Comment] 	;;#ASMEND
Line 1786: [Comment] 	;;#ASMSTART
Line 1787: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg

Line 1788: [Comment] 	;;#ASMEND
Line 1789: [Comment] 	;;#ASMSTART
Line 1790: [Instruction] v_exp_f32_e32 (with 2 operands) "v50":reg, "v50":reg

Line 1791: [Comment] 	;;#ASMEND
Line 1792: [Comment] 	;;#ASMSTART
Line 1793: [Instruction] v_exp_f32_e32 (with 2 operands) "v51":reg, "v51":reg

Line 1794: [Comment] 	;;#ASMEND
Line 1795: [Comment] 	;;#ASMSTART
Line 1796: [Instruction] v_exp_f32_e32 (with 2 operands) "v52":reg, "v52":reg

Line 1797: [Comment] 	;;#ASMEND
Line 1798: [Comment] 	;;#ASMSTART
Line 1799: [Instruction] v_exp_f32_e32 (with 2 operands) "v53":reg, "v53":reg

Line 1800: [Comment] 	;;#ASMEND
Line 1801: [Comment] 	;;#ASMSTART
Line 1802: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm

Line 1803: [Comment] 	;;#ASMEND
Line 1804: [Comment] 	;;#ASMSTART
Line 1805: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[116:117]":reg, "v6 offset:1024":expr

Line 1806: [Comment] 	;;#ASMEND
Line 1807: [Comment] 	;;#ASMSTART
Line 1808: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[118:119]":reg, "v6 offset:1280":expr

Line 1809: [Comment] 	;;#ASMEND
Line 1810: [Comment] 	;;#ASMSTART
Line 1811: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg

Line 1812: [Comment] 	;;#ASMEND
Line 1813: [Comment] 	;;#ASMSTART
Line 1814: [Instruction] v_mul_f32_e32 (with 3 operands) "v58":reg, "0x3e0293ee":imm, "v58":reg

Line 1815: [Comment] 	;;#ASMEND
Line 1816: [Comment] 	;;#ASMSTART
Line 1817: [Instruction] v_mul_f32_e32 (with 3 operands) "v59":reg, "0x3e0293ee":imm, "v59":reg

Line 1818: [Comment] 	;;#ASMEND
Line 1819: [Comment] 	;;#ASMSTART
Line 1820: [Instruction] v_mul_f32_e32 (with 3 operands) "v60":reg, "0x3e0293ee":imm, "v60":reg

Line 1821: [Comment] 	;;#ASMEND
Line 1822: [Comment] 	;;#ASMSTART
Line 1823: [Instruction] v_mul_f32_e32 (with 3 operands) "v61":reg, "0x3e0293ee":imm, "v61":reg

Line 1824: [Comment] 	;;#ASMEND
Line 1825: [Comment] 	;;#ASMSTART
Line 1826: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg

Line 1827: [Comment] 	;;#ASMEND
Line 1828: [Comment] 	;;#ASMSTART
Line 1829: [Instruction] v_subrev_f32_dpp (with 6 operands) "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 1830: [Comment] 	;;#ASMEND
Line 1831: [Comment] 	;;#ASMSTART
Line 1832: [Instruction] v_subrev_f32_dpp (with 6 operands) "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 1833: [Comment] 	;;#ASMEND
Line 1834: [Comment] 	;;#ASMSTART
Line 1835: [Instruction] v_subrev_f32_dpp (with 6 operands) "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 1836: [Comment] 	;;#ASMEND
Line 1837: [Comment] 	;;#ASMSTART
Line 1838: [Instruction] v_subrev_f32_dpp (with 6 operands) "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 1839: [Comment] 	;;#ASMEND
Line 1840: [Comment] 	;;#ASMSTART
Line 1841: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg

Line 1842: [Comment] 	;;#ASMEND
Line 1843: [Comment] 	;;#ASMSTART
Line 1844: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v118":reg, "v46":reg, "v47":reg

Line 1845: [Comment] 	;;#ASMEND
Line 1846: [Comment] 	;;#ASMSTART
Line 1847: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v119":reg, "v48":reg, "v49":reg

Line 1848: [Comment] 	;;#ASMEND
Line 1849: [Comment] 	;;#ASMSTART
Line 1850: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm

Line 1851: [Comment] 	;;#ASMEND
Line 1852: [Comment] 	;;#ASMSTART
Line 1853: [Instruction] v_exp_f32_e32 (with 2 operands) "v54":reg, "v54":reg

Line 1854: [Comment] 	;;#ASMEND
Line 1855: [Comment] 	;;#ASMSTART
Line 1856: [Instruction] v_exp_f32_e32 (with 2 operands) "v55":reg, "v55":reg

Line 1857: [Comment] 	;;#ASMEND
Line 1858: [Comment] 	;;#ASMSTART
Line 1859: [Instruction] v_exp_f32_e32 (with 2 operands) "v56":reg, "v56":reg

Line 1860: [Comment] 	;;#ASMEND
Line 1861: [Comment] 	;;#ASMSTART
Line 1862: [Instruction] v_exp_f32_e32 (with 2 operands) "v57":reg, "v57":reg

Line 1863: [Comment] 	;;#ASMEND
Line 1864: [Comment] 	;;#ASMSTART
Line 1865: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg

Line 1866: [Comment] 	;;#ASMEND
Line 1867: [Comment] 	;;#ASMSTART
Line 1868: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v120":reg, "v50":reg, "v51":reg

Line 1869: [Comment] 	;;#ASMEND
Line 1870: [Comment] 	;;#ASMSTART
Line 1871: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v121":reg, "v52":reg, "v53":reg

Line 1872: [Comment] 	;;#ASMEND
Line 1873: [Comment] 	;;#ASMSTART
Line 1874: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg

Line 1875: [Comment] 	;;#ASMEND
Line 1876: [Comment] 	;;#ASMSTART
Line 1877: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[120:121]":reg, "v6 offset:2048":expr

Line 1878: [Comment] 	;;#ASMEND
Line 1879: [Comment] 	;;#ASMSTART
Line 1880: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[122:123]":reg, "v6 offset:2304":expr

Line 1881: [Comment] 	;;#ASMEND
Line 1882: [Comment] 	;;#ASMSTART
Line 1883: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg

Line 1884: [Comment] 	;;#ASMEND
Line 1885: [Comment] 	;;#ASMSTART
Line 1886: [Instruction] v_exp_f32_e32 (with 2 operands) "v58":reg, "v58":reg

Line 1887: [Comment] 	;;#ASMEND
Line 1888: [Comment] 	;;#ASMSTART
Line 1889: [Instruction] v_exp_f32_e32 (with 2 operands) "v59":reg, "v59":reg

Line 1890: [Comment] 	;;#ASMEND
Line 1891: [Comment] 	;;#ASMSTART
Line 1892: [Instruction] v_exp_f32_e32 (with 2 operands) "v60":reg, "v60":reg

Line 1893: [Comment] 	;;#ASMEND
Line 1894: [Comment] 	;;#ASMSTART
Line 1895: [Instruction] v_exp_f32_e32 (with 2 operands) "v61":reg, "v61":reg

Line 1896: [Comment] 	;;#ASMEND
Line 1897: [Comment] 	;;#ASMSTART
Line 1898: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm

Line 1899: [Comment] 	;;#ASMEND
Line 1900: [Comment] 	;;#ASMSTART
Line 1901: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[124:125]":reg, "v6 offset:3072":expr

Line 1902: [Comment] 	;;#ASMEND
Line 1903: [Comment] 	;;#ASMSTART
Line 1904: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[126:127]":reg, "v6 offset:3328":expr

Line 1905: [Comment] 	;;#ASMEND
Line 1906: [Comment] 	;;#ASMSTART
Line 1907: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg

Line 1908: [Comment] 	;;#ASMEND
Line 1909: [Comment] 	;;#ASMSTART
Line 1910: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v122":reg, "v54":reg, "v55":reg

Line 1911: [Comment] 	;;#ASMEND
Line 1912: [Comment] 	;;#ASMSTART
Line 1913: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v123":reg, "v56":reg, "v57":reg

Line 1914: [Comment] 	;;#ASMEND
Line 1915: [Comment] 	;;#ASMSTART
Line 1916: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v124":reg, "v58":reg, "v59":reg

Line 1917: [Comment] 	;;#ASMEND
Line 1918: [Comment] 	;;#ASMSTART
Line 1919: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v125":reg, "v60":reg, "v61":reg

Line 1920: [Comment] 	;;#ASMEND
Line 1921: [Comment] 	;;#ASMSTART
Line 1922: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg

Line 1923: [Comment] 	;;#ASMEND
Line 1924: [Comment] 	;;#ASMSTART
Line 1925: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v118":reg, "v120":reg

Line 1926: [Comment] 	;;#ASMEND
Line 1927: [Comment] 	;;#ASMSTART
Line 1928: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v119":reg, "v121":reg

Line 1929: [Comment] 	;;#ASMEND
Line 1930: [Comment] 	;;#ASMSTART
Line 1931: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v122":reg, "v124":reg

Line 1932: [Comment] 	;;#ASMEND
Line 1933: [Comment] 	;;#ASMSTART
Line 1934: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v123":reg, "v125":reg

Line 1935: [Comment] 	;;#ASMEND
Line 1936: [Comment] 	;;#ASMSTART
Line 1937: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg

Line 1938: [Comment] 	;;#ASMEND
Line 1939: [Comment] 	;;#ASMSTART
Line 1940: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 1941: [Comment] 	;;#ASMEND
Line 1942: [Comment] 	;;#ASMSTART
Line 1943: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "0":imm

Line 1944: [Comment] 	;;#ASMEND
Line 1945: [Comment] 	;;#ASMSTART
Line 1946: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[0:1]":reg, "v1":reg

Line 1947: [Comment] 	;;#ASMEND
Line 1948: [Comment] 	;;#ASMSTART
Line 1949: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[2:3]":reg, "v1 offset:4096":expr

Line 1950: [Comment] 	;;#ASMEND
Line 1951: [Comment] 	;;#ASMSTART
Line 1952: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[4:5]":reg, "v1 offset:512":expr

Line 1953: [Comment] 	;;#ASMEND
Line 1954: [Comment] 	;;#ASMSTART
Line 1955: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[6:7]":reg, "v1 offset:4608":expr

Line 1956: [Comment] 	;;#ASMEND
Line 1957: [Comment] 	;;#ASMSTART
Line 1958: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "0":imm

Line 1959: [Comment] 	;;#ASMEND
Line 1960: [Comment] 	;;#ASMSTART
Line 1961: [Instruction] v_subrev_f32_dpp (with 6 operands) "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 1962: [Comment] 	;;#ASMEND
Line 1963: [Comment] 	;;#ASMSTART
Line 1964: [Instruction] v_subrev_f32_dpp (with 6 operands) "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 1965: [Comment] 	;;#ASMEND
Line 1966: [Comment] 	;;#ASMSTART
Line 1967: [Instruction] v_subrev_f32_dpp (with 6 operands) "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 1968: [Comment] 	;;#ASMEND
Line 1969: [Comment] 	;;#ASMSTART
Line 1970: [Instruction] v_subrev_f32_dpp (with 6 operands) "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 1971: [Comment] 	;;#ASMEND
Line 1972: [Comment] 	;;#ASMSTART
Line 1973: [Instruction] v_subrev_f32_dpp (with 6 operands) "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 1974: [Comment] 	;;#ASMEND
Line 1975: [Comment] 	;;#ASMSTART
Line 1976: [Instruction] v_subrev_f32_dpp (with 6 operands) "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 1977: [Comment] 	;;#ASMEND
Line 1978: [Comment] 	;;#ASMSTART
Line 1979: [Instruction] v_subrev_f32_dpp (with 6 operands) "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 1980: [Comment] 	;;#ASMEND
Line 1981: [Comment] 	;;#ASMSTART
Line 1982: [Instruction] v_subrev_f32_dpp (with 6 operands) "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 1983: [Comment] 	;;#ASMEND
Line 1984: [Comment] 	;;#ASMSTART
Line 1985: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "0":imm

Line 1986: [Comment] 	;;#ASMEND
Line 1987: [Comment] 	;;#ASMSTART
Line 1988: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[8:9]":reg, "v1 offset:8192":expr

Line 1989: [Comment] 	;;#ASMEND
Line 1990: [Comment] 	;;#ASMSTART
Line 1991: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[10:11]":reg, "v1 offset:12288":expr

Line 1992: [Comment] 	;;#ASMEND
Line 1993: [Comment] 	;;#ASMSTART
Line 1994: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[12:13]":reg, "v1 offset:8704":expr

Line 1995: [Comment] 	;;#ASMEND
Line 1996: [Comment] 	;;#ASMSTART
Line 1997: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[14:15]":reg, "v1 offset:12800":expr

Line 1998: [Comment] 	;;#ASMEND
Line 1999: [Comment] 	;;#ASMSTART
Line 2000: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "0":imm

Line 2001: [Comment] 	;;#ASMEND
Line 2002: [Comment] 	;;#ASMSTART
Line 2003: [Instruction] v_mul_f32_e32 (with 3 operands) "v62":reg, "v46":reg, "v62":reg

Line 2004: [Comment] 	;;#ASMEND
Line 2005: [Comment] 	;;#ASMSTART
Line 2006: [Instruction] v_mul_f32_e32 (with 3 operands) "v63":reg, "v47":reg, "v63":reg

Line 2007: [Comment] 	;;#ASMEND
Line 2008: [Comment] 	;;#ASMSTART
Line 2009: [Instruction] v_mul_f32_e32 (with 3 operands) "v64":reg, "v48":reg, "v64":reg

Line 2010: [Comment] 	;;#ASMEND
Line 2011: [Comment] 	;;#ASMSTART
Line 2012: [Instruction] v_mul_f32_e32 (with 3 operands) "v65":reg, "v49":reg, "v65":reg

Line 2013: [Comment] 	;;#ASMEND
Line 2014: [Comment] 	;;#ASMSTART
Line 2015: [Instruction] v_mul_f32_e32 (with 3 operands) "v66":reg, "v50":reg, "v66":reg

Line 2016: [Comment] 	;;#ASMEND
Line 2017: [Comment] 	;;#ASMSTART
Line 2018: [Instruction] v_mul_f32_e32 (with 3 operands) "v67":reg, "v51":reg, "v67":reg

Line 2019: [Comment] 	;;#ASMEND
Line 2020: [Comment] 	;;#ASMSTART
Line 2021: [Instruction] v_mul_f32_e32 (with 3 operands) "v68":reg, "v52":reg, "v68":reg

Line 2022: [Comment] 	;;#ASMEND
Line 2023: [Comment] 	;;#ASMSTART
Line 2024: [Instruction] v_mul_f32_e32 (with 3 operands) "v69":reg, "v53":reg, "v69":reg

Line 2025: [Comment] 	;;#ASMEND
Line 2026: [Comment] 	;;#ASMSTART
Line 2027: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v62":reg, "v62":reg, "v63":reg

Line 2028: [Comment] 	;;#ASMEND
Line 2029: [Comment] 	;;#ASMSTART
Line 2030: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v63":reg, "v64":reg, "v65":reg

Line 2031: [Comment] 	;;#ASMEND
Line 2032: [Comment] 	;;#ASMSTART
Line 2033: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v64":reg, "v66":reg, "v67":reg

Line 2034: [Comment] 	;;#ASMEND
Line 2035: [Comment] 	;;#ASMSTART
Line 2036: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v65":reg, "v68":reg, "v69":reg

Line 2037: [Comment] 	;;#ASMEND
Line 2038: [Comment] 	;;#ASMSTART
Line 2039: [Instruction] v_subrev_f32_dpp (with 6 operands) "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 2040: [Comment] 	;;#ASMEND
Line 2041: [Comment] 	;;#ASMSTART
Line 2042: [Instruction] v_subrev_f32_dpp (with 6 operands) "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 2043: [Comment] 	;;#ASMEND
Line 2044: [Comment] 	;;#ASMSTART
Line 2045: [Instruction] v_subrev_f32_dpp (with 6 operands) "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 2046: [Comment] 	;;#ASMEND
Line 2047: [Comment] 	;;#ASMSTART
Line 2048: [Instruction] v_subrev_f32_dpp (with 6 operands) "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 2049: [Comment] 	;;#ASMEND
Line 2050: [Comment] 	;;#ASMSTART
Line 2051: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "0":imm

Line 2052: [Comment] 	;;#ASMEND
Line 2053: [Comment] 	;;#ASMSTART
Line 2054: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[16:17]":reg, "v1 offset:16384":expr

Line 2055: [Comment] 	;;#ASMEND
Line 2056: [Comment] 	;;#ASMSTART
Line 2057: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[18:19]":reg, "v1 offset:20480":expr

Line 2058: [Comment] 	;;#ASMEND
Line 2059: [Comment] 	;;#ASMSTART
Line 2060: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[62:63]":reg

Line 2061: [Comment] 	;;#ASMEND
Line 2062: [Comment] 	;;#ASMSTART
Line 2063: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[64:65] offset:512":reg

Line 2064: [Comment] 	;;#ASMEND
Line 2065: [Comment] 	;;#ASMSTART
Line 2066: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "0":imm

Line 2067: [Comment] 	;;#ASMEND
Line 2068: [Comment] 	;;#ASMSTART
Line 2069: [Instruction] v_subrev_f32_dpp (with 6 operands) "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 2070: [Comment] 	;;#ASMEND
Line 2071: [Comment] 	;;#ASMSTART
Line 2072: [Instruction] v_subrev_f32_dpp (with 6 operands) "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 2073: [Comment] 	;;#ASMEND
Line 2074: [Comment] 	;;#ASMSTART
Line 2075: [Instruction] v_subrev_f32_dpp (with 6 operands) "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 2076: [Comment] 	;;#ASMEND
Line 2077: [Comment] 	;;#ASMSTART
Line 2078: [Instruction] v_subrev_f32_dpp (with 6 operands) "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 2079: [Comment] 	;;#ASMEND
Line 2080: [Comment] 	;;#ASMSTART
Line 2081: [Instruction] v_mul_f32_e32 (with 3 operands) "v70":reg, "v54":reg, "v70":reg

Line 2082: [Comment] 	;;#ASMEND
Line 2083: [Comment] 	;;#ASMSTART
Line 2084: [Instruction] v_mul_f32_e32 (with 3 operands) "v71":reg, "v55":reg, "v71":reg

Line 2085: [Comment] 	;;#ASMEND
Line 2086: [Comment] 	;;#ASMSTART
Line 2087: [Instruction] v_mul_f32_e32 (with 3 operands) "v72":reg, "v56":reg, "v72":reg

Line 2088: [Comment] 	;;#ASMEND
Line 2089: [Comment] 	;;#ASMSTART
Line 2090: [Instruction] v_mul_f32_e32 (with 3 operands) "v73":reg, "v57":reg, "v73":reg

Line 2091: [Comment] 	;;#ASMEND
Line 2092: [Comment] 	;;#ASMSTART
Line 2093: [Instruction] v_mul_f32_e32 (with 3 operands) "v74":reg, "v58":reg, "v74":reg

Line 2094: [Comment] 	;;#ASMEND
Line 2095: [Comment] 	;;#ASMSTART
Line 2096: [Instruction] v_mul_f32_e32 (with 3 operands) "v75":reg, "v59":reg, "v75":reg

Line 2097: [Comment] 	;;#ASMEND
Line 2098: [Comment] 	;;#ASMSTART
Line 2099: [Instruction] v_mul_f32_e32 (with 3 operands) "v76":reg, "v60":reg, "v76":reg

Line 2100: [Comment] 	;;#ASMEND
Line 2101: [Comment] 	;;#ASMSTART
Line 2102: [Instruction] v_mul_f32_e32 (with 3 operands) "v77":reg, "v61":reg, "v77":reg

Line 2103: [Comment] 	;;#ASMEND
Line 2104: [Comment] 	;;#ASMSTART
Line 2105: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v66":reg, "v70":reg, "v71":reg

Line 2106: [Comment] 	;;#ASMEND
Line 2107: [Comment] 	;;#ASMSTART
Line 2108: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v67":reg, "v72":reg, "v73":reg

Line 2109: [Comment] 	;;#ASMEND
Line 2110: [Comment] 	;;#ASMSTART
Line 2111: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v68":reg, "v74":reg, "v75":reg

Line 2112: [Comment] 	;;#ASMEND
Line 2113: [Comment] 	;;#ASMSTART
Line 2114: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v69":reg, "v76":reg, "v77":reg

Line 2115: [Comment] 	;;#ASMEND
Line 2116: [Comment] 	;;#ASMSTART
Line 2117: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "0":imm

Line 2118: [Comment] 	;;#ASMEND
Line 2119: [Instruction] v_add3_u32 (with 4 operands) "v6":reg, "s5":reg, "64":imm, "v13":reg

Line 2120: [Comment] 	;;#ASMSTART
Line 2121: [Instruction] ds_read_b32 (with 2 operands) "v126":reg, "v6":reg

Line 2122: [Unknown]
Line 2123: [Comment] 	;;#ASMEND
Line 2124: [Instruction] v_add3_u32 (with 4 operands) "v6":reg, "s23":reg, "64":imm, "v13":reg

Line 2125: [Comment] 	;;#ASMSTART
Line 2126: [Instruction] ds_read_b32 (with 2 operands) "v127":reg, "v6":reg

Line 2127: [Unknown]
Line 2128: [Comment] 	;;#ASMEND
Line 2129: [Comment] 	;;#ASMSTART
Line 2130: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[66:67] offset:1024":reg

Line 2131: [Comment] 	;;#ASMEND
Line 2132: [Comment] 	;;#ASMSTART
Line 2133: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[68:69] offset:1536":reg

Line 2134: [Comment] 	;;#ASMEND
Line 2135: [Comment] 	;;#ASMSTART
Line 2136: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "0":imm

Line 2137: [Comment] 	;;#ASMEND
Line 2138: [Comment] 	;;#ASMSTART
Line 2139: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v62":reg, "v64":reg

Line 2140: [Comment] 	;;#ASMEND
Line 2141: [Comment] 	;;#ASMSTART
Line 2142: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v63":reg, "v65":reg

Line 2143: [Comment] 	;;#ASMEND
Line 2144: [Comment] 	;;#ASMSTART
Line 2145: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v66":reg, "v68":reg

Line 2146: [Comment] 	;;#ASMEND
Line 2147: [Comment] 	;;#ASMSTART
Line 2148: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v67":reg, "v69":reg

Line 2149: [Comment] 	;;#ASMEND
Line 2150: [Comment] 	;;#ASMSTART
Line 2151: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(12)":expr

Line 2152: [Comment] 	;;#ASMEND
Line 2153: [Comment] 	;;#ASMSTART
Line 2154: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm

Line 2155: [Comment] 	;;#ASMEND
Line 2156: [Comment] 	;;#ASMSTART
Line 2157: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[20:21]":reg, "v1 offset:16896":expr

Line 2158: [Comment] 	;;#ASMEND
Line 2159: [Comment] 	;;#ASMSTART
Line 2160: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[22:23]":reg, "v1 offset:20992":expr

Line 2161: [Comment] 	;;#ASMEND
Line 2162: [Comment] 	;;#ASMSTART
Line 2163: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[24:25]":reg, "v1 offset:24576":expr

Line 2164: [Comment] 	;;#ASMEND
Line 2165: [Comment] 	;;#ASMSTART
Line 2166: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[26:27]":reg, "v1 offset:28672":expr

Line 2167: [Comment] 	;;#ASMEND
Line 2168: [Comment] 	;;#ASMSTART
Line 2169: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[28:29]":reg, "v1 offset:25088":expr

Line 2170: [Comment] 	;;#ASMEND
Line 2171: [Comment] 	;;#ASMSTART
Line 2172: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[30:31]":reg, "v1 offset:29184":expr

Line 2173: [Comment] 	;;#ASMEND
Line 2174: [Comment] 	;;#ASMSTART
Line 2175: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[32:33]":reg, "v1 offset:32768":expr

Line 2176: [Comment] 	;;#ASMEND
Line 2177: [Comment] 	;;#ASMSTART
Line 2178: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[34:35]":reg, "v1 offset:36864":expr

Line 2179: [Comment] 	;;#ASMEND
Line 2180: [Comment] 	;;#ASMSTART
Line 2181: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "0":imm

Line 2182: [Comment] 	;;#ASMEND
Line 2183: [Comment] 	;;#ASMSTART
Line 2184: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 2185: [Comment] 	;;#ASMEND
Line 2186: [Instruction] s_barrier (with 0 operands)

Line 2187: [Comment] 	;;#ASMSTART
Line 2188: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "0":imm

Line 2189: [Comment] 	;;#ASMEND
Line 2190: [Comment] 	;;#ASMSTART
Line 2191: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[30:31]":reg, "v4":reg

Line 2192: [Comment] 	;;#ASMEND
Line 2193: [Comment] 	;;#ASMSTART
Line 2194: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[32:33]":reg, "v4 offset:512":expr

Line 2195: [Comment] 	;;#ASMEND
Line 2196: [Comment] 	;;#ASMSTART
Line 2197: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[34:35]":reg, "v4 offset:1024":expr

Line 2198: [Comment] 	;;#ASMEND
Line 2199: [Comment] 	;;#ASMSTART
Line 2200: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[36:37]":reg, "v4 offset:1536":expr

Line 2201: [Comment] 	;;#ASMEND
Line 2202: [Comment] 	;;#ASMSTART
Line 2203: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[38:39]":reg, "v4 offset:2048":expr

Line 2204: [Comment] 	;;#ASMEND
Line 2205: [Comment] 	;;#ASMSTART
Line 2206: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[40:41]":reg, "v4 offset:2560":expr

Line 2207: [Comment] 	;;#ASMEND
Line 2208: [Comment] 	;;#ASMSTART
Line 2209: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[42:43]":reg, "v4 offset:3072":expr

Line 2210: [Comment] 	;;#ASMEND
Line 2211: [Comment] 	;;#ASMSTART
Line 2212: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[44:45]":reg, "v4 offset:3584":expr

Line 2213: [Comment] 	;;#ASMEND
Line 2214: [Comment] 	;;#ASMSTART
Line 2215: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "0":imm

Line 2216: [Comment] 	;;#ASMEND
Line 2217: [Comment] 	;;#ASMSTART
Line 2218: [Instruction] v_mul_f32_e32 (with 3 operands) "v126":reg, "0x3fb8aa3b":imm, "v126":reg

Line 2219: [Comment] 	;;#ASMEND
Line 2220: [Comment] 	;;#ASMSTART
Line 2221: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "0":imm

Line 2222: [Comment] 	;;#ASMEND
Line 2223: [Comment] 	;;#ASMSTART
Line 2224: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[46:47]":reg, "v4 offset:4096":expr

Line 2225: [Comment] 	;;#ASMEND
Line 2226: [Comment] 	;;#ASMSTART
Line 2227: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[48:49]":reg, "v4 offset:4608":expr

Line 2228: [Comment] 	;;#ASMEND
Line 2229: [Comment] 	;;#ASMSTART
Line 2230: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[50:51]":reg, "v4 offset:5120":expr

Line 2231: [Comment] 	;;#ASMEND
Line 2232: [Comment] 	;;#ASMSTART
Line 2233: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[52:53]":reg, "v4 offset:5632":expr

Line 2234: [Comment] 	;;#ASMEND
Line 2235: [Comment] 	;;#ASMSTART
Line 2236: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[36:37]":reg, "v1 offset:33280":expr

Line 2237: [Comment] 	;;#ASMEND
Line 2238: [Comment] 	;;#ASMSTART
Line 2239: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[38:39]":reg, "v1 offset:37376":expr

Line 2240: [Comment] 	;;#ASMEND
Line 2241: [Comment] 	;;#ASMSTART
Line 2242: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[40:41]":reg, "v1 offset:40960":expr

Line 2243: [Comment] 	;;#ASMEND
Line 2244: [Comment] 	;;#ASMSTART
Line 2245: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[42:43]":reg, "v1 offset:45056":expr

Line 2246: [Comment] 	;;#ASMEND
Line 2247: [Comment] 	;;#ASMSTART
Line 2248: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "0":imm

Line 2249: [Comment] 	;;#ASMEND
Line 2250: [Comment] 	;;#ASMSTART
Line 2251: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "0":imm

Line 2252: [Comment] 	;;#ASMEND
Line 2253: [Comment] 	;;#ASMSTART
Line 2254: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[54:55]":reg, "v4 offset:6144":expr

Line 2255: [Comment] 	;;#ASMEND
Line 2256: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s67":reg, "64":imm

Line 2257: [Comment] 	;;#ASMSTART
Line 2258: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[56:57]":reg, "v4 offset:6656":expr

Line 2259: [Comment] 	;;#ASMEND
Line 2260: [Instruction] s_mul_i32 (with 3 operands) "s0":reg, "s0":reg, "s26":reg

Line 2261: [Comment] 	;;#ASMSTART
Line 2262: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[58:59]":reg, "v4 offset:7168":expr

Line 2263: [Comment] 	;;#ASMEND
Line 2264: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s0":reg, "s61":reg

Line 2265: [Comment] 	;;#ASMSTART
Line 2266: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[60:61]":reg, "v4 offset:7680":expr

Line 2267: [Comment] 	;;#ASMEND
Line 2268: [Instruction] s_mul_i32 (with 3 operands) "s0":reg, "s0":reg, "s60":reg

Line 2269: [Comment] 	;;#ASMSTART
Line 2270: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[44:45]":reg, "v1 offset:41472":expr

Line 2271: [Comment] 	;;#ASMEND
Line 2272: [Instruction] s_add_i32 (with 3 operands) "s10":reg, "s62":reg, "0x4000":imm

Line 2273: [Instruction] s_ashr_i32 (with 3 operands) "s1":reg, "s0":reg, "31":imm

Line 2274: [Comment] 	;;#ASMSTART
Line 2275: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[46:47]":reg, "v1 offset:45568":expr

Line 2276: [Comment] 	;;#ASMEND
Line 2277: [Comment] 	;;#ASMSTART
Line 2278: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "0":imm

Line 2279: [Comment] 	;;#ASMEND
Line 2280: [Comment] 	;;#ASMSTART
Line 2281: [Instruction] s_waitcnt (with 1 operands) "vmcnt(0) lgkmcnt(6)":expr

Line 2282: [Comment] 	;;#ASMEND
Line 2283: [Instruction] s_barrier (with 0 operands)

Line 2284: [Comment] 	;;#ASMSTART
Line 2285: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm

Line 2286: [Comment] 	;;#ASMEND
Line 2287: [Comment] 	;;#ASMSTART
Line 2288: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[62:63]":reg, "v1 offset:49152":expr

Line 2289: [Comment] 	;;#ASMEND
Line 2290: [Instruction] s_lshl_b64 (with 3 operands) "s[0:1]":reg, "s[0:1]":reg, "1":imm

Line 2291: [Instruction] v_add_u32_e32 (with 3 operands) "v6":reg, "s10":reg, "v17":reg

Line 2292: [Comment] 	;;#ASMSTART
Line 2293: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[64:65]":reg, "v1 offset:53248":expr

Line 2294: [Comment] 	;;#ASMEND
Line 2295: [Instruction] s_add_u32 (with 3 operands) "s44":reg, "s52":reg, "s0":reg

Line 2296: [Instruction] v_readfirstlane_b32 (with 2 operands) "s0":reg, "v6":reg

Line 2297: [Instruction] v_add_u32_e32 (with 3 operands) "v6":reg, "0x1000":imm, "v6":reg

Line 2298: [Comment] 	;;#ASMSTART
Line 2299: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[66:67]":reg, "v1 offset:49664":expr

Line 2300: [Comment] 	;;#ASMEND
Line 2301: [Instruction] s_addc_u32 (with 3 operands) "s45":reg, "s53":reg, "s1":reg

Line 2302: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s0":reg

Line 2303: [Instruction] v_readfirstlane_b32 (with 2 operands) "s0":reg, "v6":reg

Line 2304: [Comment] 	;;#ASMSTART
Line 2305: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[68:69]":reg, "v1 offset:53760":expr

Line 2306: [Comment] 	;;#ASMEND
Line 2307: [Comment] 	;;#ASMSTART
Line 2308: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg

Line 2309: [Comment] 	;;#ASMEND
Line 2310: [Instruction] buffer_load_dwordx4 (with 3 operands) "v14":reg, "s[44:47]":reg, "0 offen lds":label

Line 2311: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s0":reg

Line 2312: [Instruction] s_add_i32 (with 3 operands) "s39":reg, "s23":reg, "0x100":imm

Line 2313: [Instruction] buffer_load_dwordx4 (with 3 operands) "v15":reg, "s[44:47]":reg, "0 offen lds":label

Line 2314: [Comment] 	;;#ASMSTART
Line 2315: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg

Line 2316: [Comment] 	;;#ASMEND
Line 2317: [Comment] 	;;#ASMSTART
Line 2318: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[70:71]":reg, "v1 offset:57344":expr

Line 2319: [Comment] 	;;#ASMEND
Line 2320: [Comment] 	;;#ASMSTART
Line 2321: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[72:73]":reg, "v1 offset:61440":expr

Line 2322: [Comment] 	;;#ASMEND
Line 2323: [Instruction] s_add_u32 (with 3 operands) "s40":reg, "s8":reg, "0x100":imm

Line 2324: [Comment] 	;;#ASMSTART
Line 2325: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[74:75]":reg, "v1 offset:57856":expr

Line 2326: [Comment] 	;;#ASMEND
Line 2327: [Instruction] s_addc_u32 (with 3 operands) "s41":reg, "s9":reg, "0":imm

Line 2328: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s39":reg

Line 2329: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s27":reg, "0x1000":imm

Line 2330: [Comment] 	;;#ASMSTART
Line 2331: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[76:77]":reg, "v1 offset:61952":expr

Line 2332: [Comment] 	;;#ASMEND
Line 2333: [Comment] 	;;#ASMSTART
Line 2334: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg

Line 2335: [Comment] 	;;#ASMEND
Line 2336: [Instruction] buffer_load_dword (with 3 operands) "v16":reg, "s[40:43]":reg, "0 offen lds":label

Line 2337: [Comment] 	;;#ASMSTART
Line 2338: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg

Line 2339: [Comment] 	;;#ASMEND
Line 2340: [Instruction] v_add_u32_e32 (with 3 operands) "v6":reg, "s0":reg, "v11":reg

Line 2341: [Comment] 	;;#ASMSTART
Line 2342: [Instruction] ds_read_b128 (with 2 operands) "a[112:115]":reg, "v6":reg

Line 2343: [Comment] 	;;#ASMEND
Line 2344: [Comment] 	;;#ASMSTART
Line 2345: [Instruction] ds_read_b128 (with 2 operands) "a[116:119]":reg, "v6 offset:1024":expr

Line 2346: [Comment] 	;;#ASMEND
Line 2347: [Comment] 	;;#ASMSTART
Line 2348: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg

Line 2349: [Comment] 	;;#ASMEND
Line 2350: [Comment] 	;;#ASMSTART
Line 2351: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(4)":expr

Line 2352: [Comment] 	;;#ASMEND
Line 2353: [Instruction] s_barrier (with 0 operands)

Line 2354: [Comment] 	;;#ASMSTART
Line 2355: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg

Line 2356: [Comment] 	;;#ASMEND
Line 2357: [Comment] 	;;#ASMSTART
Line 2358: [Instruction] ds_read_b128 (with 2 operands) "a[120:123]":reg, "v6 offset:2048":expr

Line 2359: [Comment] 	;;#ASMEND
Line 2360: [Comment] 	;;#ASMSTART
Line 2361: [Instruction] ds_read_b128 (with 2 operands) "a[124:127]":reg, "v6 offset:3072":expr

Line 2362: [Comment] 	;;#ASMEND
Line 2363: [Comment] 	;;#ASMSTART
Line 2364: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg

Line 2365: [Comment] 	;;#ASMEND
Line 2366: [Comment] 	;;#ASMSTART
Line 2367: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm

Line 2368: [Comment] 	;;#ASMEND
Line 2369: [Comment] 	;;#ASMSTART
Line 2370: [Instruction] ds_read_b128 (with 2 operands) "a[0:3]":reg, "v10":reg

Line 2371: [Comment] 	;;#ASMEND
Line 2372: [Comment] 	;;#ASMSTART
Line 2373: [Instruction] ds_read_b128 (with 2 operands) "a[4:7]":reg, "v10 offset:1024":expr

Line 2374: [Comment] 	;;#ASMEND
Line 2375: [Comment] 	;;#ASMSTART
Line 2376: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg

Line 2377: [Comment] 	;;#ASMEND
Line 2378: [Comment] 	;;#ASMSTART
Line 2379: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg

Line 2380: [Comment] 	;;#ASMEND
Line 2381: [Comment] 	;;#ASMSTART
Line 2382: [Instruction] ds_read_b128 (with 2 operands) "a[8:11]":reg, "v10 offset:2048":expr

Line 2383: [Comment] 	;;#ASMEND
Line 2384: [Comment] 	;;#ASMSTART
Line 2385: [Instruction] ds_read_b128 (with 2 operands) "a[12:15]":reg, "v10 offset:3072":expr

Line 2386: [Comment] 	;;#ASMEND
Line 2387: [Comment] 	;;#ASMSTART
Line 2388: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg

Line 2389: [Comment] 	;;#ASMEND
Line 2390: [Comment] 	;;#ASMSTART
Line 2391: [Instruction] v_mul_f32_e32 (with 3 operands) "v110":reg, "0x3db504f3":imm, "v110":reg

Line 2392: [Comment] 	;;#ASMEND
Line 2393: [Comment] 	;;#ASMSTART
Line 2394: [Instruction] v_mul_f32_e32 (with 3 operands) "v111":reg, "0x3db504f3":imm, "v111":reg

Line 2395: [Comment] 	;;#ASMEND
Line 2396: [Comment] 	;;#ASMSTART
Line 2397: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg

Line 2398: [Comment] 	;;#ASMEND
Line 2399: [Comment] 	;;#ASMSTART
Line 2400: [Instruction] ds_read_b128 (with 2 operands) "a[16:19]":reg, "v10 offset:4096":expr

Line 2401: [Comment] 	;;#ASMEND
Line 2402: [Comment] 	;;#ASMSTART
Line 2403: [Instruction] ds_read_b128 (with 2 operands) "a[20:23]":reg, "v10 offset:5120":expr

Line 2404: [Comment] 	;;#ASMEND
Line 2405: [Comment] 	;;#ASMSTART
Line 2406: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg

Line 2407: [Comment] 	;;#ASMEND
Line 2408: [Comment] 	;;#ASMSTART
Line 2409: [Instruction] v_mul_f32_e32 (with 3 operands) "v112":reg, "0x3db504f3":imm, "v112":reg

Line 2410: [Comment] 	;;#ASMEND
Line 2411: [Comment] 	;;#ASMSTART
Line 2412: [Instruction] v_mul_f32_e32 (with 3 operands) "v113":reg, "0x3db504f3":imm, "v113":reg

Line 2413: [Comment] 	;;#ASMEND
Line 2414: [Comment] 	;;#ASMSTART
Line 2415: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(10)":expr

Line 2416: [Comment] 	;;#ASMEND
Line 2417: [Comment] 	;;#ASMSTART
Line 2418: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg

Line 2419: [Comment] 	;;#ASMEND
Line 2420: [Comment] 	;;#ASMSTART
Line 2421: [Instruction] ds_read_b128 (with 2 operands) "a[24:27]":reg, "v10 offset:6144":expr

Line 2422: [Comment] 	;;#ASMEND
Line 2423: [Comment] 	;;#ASMSTART
Line 2424: [Instruction] ds_read_b128 (with 2 operands) "a[28:31]":reg, "v10 offset:7168":expr

Line 2425: [Comment] 	;;#ASMEND
Line 2426: [Comment] 	;;#ASMSTART
Line 2427: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg

Line 2428: [Comment] 	;;#ASMEND
Line 2429: [Comment] 	;;#ASMSTART
Line 2430: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(2)":expr

Line 2431: [Comment] 	;;#ASMEND
Line 2432: [Comment] 	;;#ASMSTART
Line 2433: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm

Line 2434: [Comment] 	;;#ASMEND
Line 2435: [Comment] 	;;#ASMSTART
Line 2436: [Instruction] ds_read_b128 (with 2 operands) "a[32:35]":reg, "v10 offset:8192":expr

Line 2437: [Comment] 	;;#ASMEND
Line 2438: [Comment] 	;;#ASMSTART
Line 2439: [Instruction] ds_read_b128 (with 2 operands) "a[36:39]":reg, "v10 offset:9216":expr

Line 2440: [Comment] 	;;#ASMEND
Line 2441: [Comment] 	;;#ASMSTART
Line 2442: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg

Line 2443: [Comment] 	;;#ASMEND
Line 2444: [Comment] 	;;#ASMSTART
Line 2445: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg

Line 2446: [Comment] 	;;#ASMEND
Line 2447: [Comment] 	;;#ASMSTART
Line 2448: [Instruction] ds_read_b128 (with 2 operands) "a[40:43]":reg, "v10 offset:10240":expr

Line 2449: [Comment] 	;;#ASMEND
Line 2450: [Comment] 	;;#ASMSTART
Line 2451: [Instruction] ds_read_b128 (with 2 operands) "a[44:47]":reg, "v10 offset:11264":expr

Line 2452: [Comment] 	;;#ASMEND
Line 2453: [Comment] 	;;#ASMSTART
Line 2454: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg

Line 2455: [Comment] 	;;#ASMEND
Line 2456: [Comment] 	;;#ASMSTART
Line 2457: [Instruction] v_mul_f32_e32 (with 3 operands) "v114":reg, "0x3db504f3":imm, "v114":reg

Line 2458: [Comment] 	;;#ASMEND
Line 2459: [Comment] 	;;#ASMSTART
Line 2460: [Instruction] v_mul_f32_e32 (with 3 operands) "v115":reg, "0x3db504f3":imm, "v115":reg

Line 2461: [Comment] 	;;#ASMEND
Line 2462: [Comment] 	;;#ASMSTART
Line 2463: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm

Line 2464: [Comment] 	;;#ASMEND
Line 2465: [Comment] 	;;#ASMSTART
Line 2466: [Instruction] ds_read_b128 (with 2 operands) "v[62:65]":reg, "v10 offset:12288":expr

Line 2467: [Comment] 	;;#ASMEND
Line 2468: [Comment] 	;;#ASMSTART
Line 2469: [Instruction] ds_read_b128 (with 2 operands) "v[66:69]":reg, "v10 offset:13312":expr

Line 2470: [Comment] 	;;#ASMEND
Line 2471: [Comment] 	;;#ASMSTART
Line 2472: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg

Line 2473: [Comment] 	;;#ASMEND
Line 2474: [Comment] 	;;#ASMSTART
Line 2475: [Instruction] v_mul_f32_e32 (with 3 operands) "v116":reg, "0x3db504f3":imm, "v116":reg

Line 2476: [Comment] 	;;#ASMEND
Line 2477: [Comment] 	;;#ASMSTART
Line 2478: [Instruction] v_mul_f32_e32 (with 3 operands) "v117":reg, "0x3db504f3":imm, "v117":reg

Line 2479: [Comment] 	;;#ASMEND
Line 2480: [Comment] 	;;#ASMSTART
Line 2481: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg

Line 2482: [Comment] 	;;#ASMEND
Line 2483: [Comment] 	;;#ASMSTART
Line 2484: [Instruction] ds_read_b128 (with 2 operands) "v[70:73]":reg, "v10 offset:14336":expr

Line 2485: [Comment] 	;;#ASMEND
Line 2486: [Instruction] s_add_i32 (with 3 operands) "s1":reg, "s62":reg, "0x1000":imm

Line 2487: [Comment] 	;;#ASMSTART
Line 2488: [Instruction] ds_read_b128 (with 2 operands) "v[74:77]":reg, "v10 offset:15360":expr

Line 2489: [Comment] 	;;#ASMEND
Line 2490: [Comment] 	;;#ASMSTART
Line 2491: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg

Line 2492: [Comment] 	;;#ASMEND
Line 2493: [Comment] 	;;#ASMSTART
Line 2494: [Instruction] v_mul_f32_e32 (with 3 operands) "v46":reg, "0x3e0293ee":imm, "v46":reg

Line 2495: [Comment] 	;;#ASMEND
Line 2496: [Comment] 	;;#ASMSTART
Line 2497: [Instruction] v_mul_f32_e32 (with 3 operands) "v47":reg, "0x3e0293ee":imm, "v47":reg

Line 2498: [Comment] 	;;#ASMEND
Line 2499: [Comment] 	;;#ASMSTART
Line 2500: [Instruction] v_mul_f32_e32 (with 3 operands) "v48":reg, "0x3e0293ee":imm, "v48":reg

Line 2501: [Comment] 	;;#ASMEND
Line 2502: [Comment] 	;;#ASMSTART
Line 2503: [Instruction] v_mul_f32_e32 (with 3 operands) "v49":reg, "0x3e0293ee":imm, "v49":reg

Line 2504: [Comment] 	;;#ASMEND
Line 2505: [Comment] 	;;#ASMSTART
Line 2506: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 2507: [Comment] 	;;#ASMEND
Line 2508: [Comment] 	;;#ASMSTART
Line 2509: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm

Line 2510: [Comment] 	;;#ASMEND
Line 2511: [Instruction] v_add_u32_e32 (with 3 operands) "v6":reg, "s1":reg, "v11":reg

Line 2512: [Comment] 	;;#ASMSTART
Line 2513: [Instruction] ds_read_b128 (with 2 operands) "v[78:81]":reg, "v6":reg

Line 2514: [Comment] 	;;#ASMEND
Line 2515: [Comment] 	;;#ASMSTART
Line 2516: [Instruction] ds_read_b128 (with 2 operands) "v[82:85]":reg, "v6 offset:1024":expr

Line 2517: [Comment] 	;;#ASMEND
Line 2518: [Comment] 	;;#ASMSTART
Line 2519: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg

Line 2520: [Comment] 	;;#ASMEND
Line 2521: [Comment] 	;;#ASMSTART
Line 2522: [Instruction] v_subrev_f32_dpp (with 6 operands) "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 2523: [Comment] 	;;#ASMEND
Line 2524: [Comment] 	;;#ASMSTART
Line 2525: [Instruction] v_subrev_f32_dpp (with 6 operands) "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 2526: [Comment] 	;;#ASMEND
Line 2527: [Comment] 	;;#ASMSTART
Line 2528: [Instruction] v_subrev_f32_dpp (with 6 operands) "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 2529: [Comment] 	;;#ASMEND
Line 2530: [Comment] 	;;#ASMSTART
Line 2531: [Instruction] v_subrev_f32_dpp (with 6 operands) "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 2532: [Comment] 	;;#ASMEND
Line 2533: [Comment] 	;;#ASMSTART
Line 2534: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 2535: [Comment] 	;;#ASMEND
Line 2536: [Comment] 	;;#ASMSTART
Line 2537: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg

Line 2538: [Comment] 	;;#ASMEND
Line 2539: [Comment] 	;;#ASMSTART
Line 2540: [Instruction] ds_read_b128 (with 2 operands) "v[86:89]":reg, "v6 offset:2048":expr

Line 2541: [Comment] 	;;#ASMEND
Line 2542: [Comment] 	;;#ASMSTART
Line 2543: [Instruction] ds_read_b128 (with 2 operands) "v[90:93]":reg, "v6 offset:3072":expr

Line 2544: [Comment] 	;;#ASMEND
Line 2545: [Comment] 	;;#ASMSTART
Line 2546: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg

Line 2547: [Comment] 	;;#ASMEND
Line 2548: [Comment] 	;;#ASMSTART
Line 2549: [Instruction] v_mul_f32_e32 (with 3 operands) "v50":reg, "0x3e0293ee":imm, "v50":reg

Line 2550: [Comment] 	;;#ASMEND
Line 2551: [Comment] 	;;#ASMSTART
Line 2552: [Instruction] v_mul_f32_e32 (with 3 operands) "v51":reg, "0x3e0293ee":imm, "v51":reg

Line 2553: [Comment] 	;;#ASMEND
Line 2554: [Comment] 	;;#ASMSTART
Line 2555: [Instruction] v_mul_f32_e32 (with 3 operands) "v52":reg, "0x3e0293ee":imm, "v52":reg

Line 2556: [Comment] 	;;#ASMEND
Line 2557: [Comment] 	;;#ASMSTART
Line 2558: [Instruction] v_mul_f32_e32 (with 3 operands) "v53":reg, "0x3e0293ee":imm, "v53":reg

Line 2559: [Comment] 	;;#ASMEND
Line 2560: [Comment] 	;;#ASMSTART
Line 2561: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 2562: [Comment] 	;;#ASMEND
Line 2563: [Comment] 	;;#ASMSTART
Line 2564: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm

Line 2565: [Comment] 	;;#ASMEND
Line 2566: [Instruction] v_add_u32_e32 (with 3 operands) "v6":reg, "s1":reg, "v12":reg

Line 2567: [Comment] 	;;#ASMSTART
Line 2568: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[94:95]":reg, "v6":reg

Line 2569: [Comment] 	;;#ASMEND
Line 2570: [Comment] 	;;#ASMSTART
Line 2571: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[96:97]":reg, "v6 offset:256":expr

Line 2572: [Comment] 	;;#ASMEND
Line 2573: [Comment] 	;;#ASMSTART
Line 2574: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[98:99]":reg, "v6 offset:1024":expr

Line 2575: [Comment] 	;;#ASMEND
Line 2576: [Comment] 	;;#ASMSTART
Line 2577: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[100:101]":reg, "v6 offset:1280":expr

Line 2578: [Comment] 	;;#ASMEND
Line 2579: [Comment] 	;;#ASMSTART
Line 2580: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg

Line 2581: [Comment] 	;;#ASMEND
Line 2582: [Comment] 	;;#ASMSTART
Line 2583: [Instruction] v_subrev_f32_dpp (with 6 operands) "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 2584: [Comment] 	;;#ASMEND
Line 2585: [Comment] 	;;#ASMSTART
Line 2586: [Instruction] v_subrev_f32_dpp (with 6 operands) "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 2587: [Comment] 	;;#ASMEND
Line 2588: [Comment] 	;;#ASMSTART
Line 2589: [Instruction] v_subrev_f32_dpp (with 6 operands) "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 2590: [Comment] 	;;#ASMEND
Line 2591: [Comment] 	;;#ASMSTART
Line 2592: [Instruction] v_subrev_f32_dpp (with 6 operands) "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 2593: [Comment] 	;;#ASMEND
Line 2594: [Comment] 	;;#ASMSTART
Line 2595: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 2596: [Comment] 	;;#ASMEND
Line 2597: [Comment] 	;;#ASMSTART
Line 2598: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg

Line 2599: [Comment] 	;;#ASMEND
Line 2600: [Comment] 	;;#ASMSTART
Line 2601: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[102:103]":reg, "v6 offset:2048":expr

Line 2602: [Comment] 	;;#ASMEND
Line 2603: [Comment] 	;;#ASMSTART
Line 2604: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[104:105]":reg, "v6 offset:2304":expr

Line 2605: [Comment] 	;;#ASMEND
Line 2606: [Comment] 	;;#ASMSTART
Line 2607: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[106:107]":reg, "v6 offset:3072":expr

Line 2608: [Comment] 	;;#ASMEND
Line 2609: [Comment] 	;;#ASMSTART
Line 2610: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[108:109]":reg, "v6 offset:3328":expr

Line 2611: [Comment] 	;;#ASMEND
Line 2612: [Comment] 	;;#ASMSTART
Line 2613: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg

Line 2614: [Comment] 	;;#ASMEND
Line 2615: [Comment] 	;;#ASMSTART
Line 2616: [Instruction] v_mul_f32_e32 (with 3 operands) "v54":reg, "0x3e0293ee":imm, "v54":reg

Line 2617: [Comment] 	;;#ASMEND
Line 2618: [Comment] 	;;#ASMSTART
Line 2619: [Instruction] v_mul_f32_e32 (with 3 operands) "v55":reg, "0x3e0293ee":imm, "v55":reg

Line 2620: [Comment] 	;;#ASMEND
Line 2621: [Comment] 	;;#ASMSTART
Line 2622: [Instruction] v_mul_f32_e32 (with 3 operands) "v56":reg, "0x3e0293ee":imm, "v56":reg

Line 2623: [Comment] 	;;#ASMEND
Line 2624: [Comment] 	;;#ASMSTART
Line 2625: [Instruction] v_mul_f32_e32 (with 3 operands) "v57":reg, "0x3e0293ee":imm, "v57":reg

Line 2626: [Comment] 	;;#ASMEND
Line 2627: [Comment] 	;;#ASMSTART
Line 2628: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 2629: [Comment] 	;;#ASMEND
Line 2630: [Comment] 	;;#ASMSTART
Line 2631: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm

Line 2632: [Comment] 	;;#ASMEND
Line 2633: [Comment] 	;;#ASMSTART
Line 2634: [Instruction] v_subrev_f32_dpp (with 6 operands) "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 2635: [Comment] 	;;#ASMEND
Line 2636: [Comment] 	;;#ASMSTART
Line 2637: [Instruction] v_subrev_f32_dpp (with 6 operands) "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 2638: [Comment] 	;;#ASMEND
Line 2639: [Comment] 	;;#ASMSTART
Line 2640: [Instruction] v_subrev_f32_dpp (with 6 operands) "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 2641: [Comment] 	;;#ASMEND
Line 2642: [Comment] 	;;#ASMSTART
Line 2643: [Instruction] v_subrev_f32_dpp (with 6 operands) "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 2644: [Comment] 	;;#ASMEND
Line 2645: [Comment] 	;;#ASMSTART
Line 2646: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg

Line 2647: [Comment] 	;;#ASMEND
Line 2648: [Comment] 	;;#ASMSTART
Line 2649: [Instruction] v_exp_f32_e32 (with 2 operands) "v46":reg, "v46":reg

Line 2650: [Comment] 	;;#ASMEND
Line 2651: [Comment] 	;;#ASMSTART
Line 2652: [Instruction] v_exp_f32_e32 (with 2 operands) "v47":reg, "v47":reg

Line 2653: [Comment] 	;;#ASMEND
Line 2654: [Comment] 	;;#ASMSTART
Line 2655: [Instruction] v_exp_f32_e32 (with 2 operands) "v48":reg, "v48":reg

Line 2656: [Comment] 	;;#ASMEND
Line 2657: [Comment] 	;;#ASMSTART
Line 2658: [Instruction] v_exp_f32_e32 (with 2 operands) "v49":reg, "v49":reg

Line 2659: [Comment] 	;;#ASMEND
Line 2660: [Comment] 	;;#ASMSTART
Line 2661: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg

Line 2662: [Comment] 	;;#ASMEND
Line 2663: [Instruction] v_add_u32_e32 (with 3 operands) "v6":reg, "s0":reg, "v12":reg

Line 2664: [Comment] 	;;#ASMSTART
Line 2665: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[112:113]":reg, "v6":reg

Line 2666: [Comment] 	;;#ASMEND
Line 2667: [Comment] 	;;#ASMSTART
Line 2668: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[114:115]":reg, "v6 offset:256":expr

Line 2669: [Comment] 	;;#ASMEND
Line 2670: [Comment] 	;;#ASMSTART
Line 2671: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg

Line 2672: [Comment] 	;;#ASMEND
Line 2673: [Comment] 	;;#ASMSTART
Line 2674: [Instruction] v_exp_f32_e32 (with 2 operands) "v50":reg, "v50":reg

Line 2675: [Comment] 	;;#ASMEND
Line 2676: [Comment] 	;;#ASMSTART
Line 2677: [Instruction] v_exp_f32_e32 (with 2 operands) "v51":reg, "v51":reg

Line 2678: [Comment] 	;;#ASMEND
Line 2679: [Comment] 	;;#ASMSTART
Line 2680: [Instruction] v_exp_f32_e32 (with 2 operands) "v52":reg, "v52":reg

Line 2681: [Comment] 	;;#ASMEND
Line 2682: [Comment] 	;;#ASMSTART
Line 2683: [Instruction] v_exp_f32_e32 (with 2 operands) "v53":reg, "v53":reg

Line 2684: [Comment] 	;;#ASMEND
Line 2685: [Comment] 	;;#ASMSTART
Line 2686: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm

Line 2687: [Comment] 	;;#ASMEND
Line 2688: [Comment] 	;;#ASMSTART
Line 2689: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[116:117]":reg, "v6 offset:1024":expr

Line 2690: [Comment] 	;;#ASMEND
Line 2691: [Comment] 	;;#ASMSTART
Line 2692: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[118:119]":reg, "v6 offset:1280":expr

Line 2693: [Comment] 	;;#ASMEND
Line 2694: [Comment] 	;;#ASMSTART
Line 2695: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg

Line 2696: [Comment] 	;;#ASMEND
Line 2697: [Comment] 	;;#ASMSTART
Line 2698: [Instruction] v_mul_f32_e32 (with 3 operands) "v58":reg, "0x3e0293ee":imm, "v58":reg

Line 2699: [Comment] 	;;#ASMEND
Line 2700: [Comment] 	;;#ASMSTART
Line 2701: [Instruction] v_mul_f32_e32 (with 3 operands) "v59":reg, "0x3e0293ee":imm, "v59":reg

Line 2702: [Comment] 	;;#ASMEND
Line 2703: [Comment] 	;;#ASMSTART
Line 2704: [Instruction] v_mul_f32_e32 (with 3 operands) "v60":reg, "0x3e0293ee":imm, "v60":reg

Line 2705: [Comment] 	;;#ASMEND
Line 2706: [Comment] 	;;#ASMSTART
Line 2707: [Instruction] v_mul_f32_e32 (with 3 operands) "v61":reg, "0x3e0293ee":imm, "v61":reg

Line 2708: [Comment] 	;;#ASMEND
Line 2709: [Comment] 	;;#ASMSTART
Line 2710: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg

Line 2711: [Comment] 	;;#ASMEND
Line 2712: [Comment] 	;;#ASMSTART
Line 2713: [Instruction] v_subrev_f32_dpp (with 6 operands) "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 2714: [Comment] 	;;#ASMEND
Line 2715: [Comment] 	;;#ASMSTART
Line 2716: [Instruction] v_subrev_f32_dpp (with 6 operands) "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 2717: [Comment] 	;;#ASMEND
Line 2718: [Comment] 	;;#ASMSTART
Line 2719: [Instruction] v_subrev_f32_dpp (with 6 operands) "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 2720: [Comment] 	;;#ASMEND
Line 2721: [Comment] 	;;#ASMSTART
Line 2722: [Instruction] v_subrev_f32_dpp (with 6 operands) "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 2723: [Comment] 	;;#ASMEND
Line 2724: [Comment] 	;;#ASMSTART
Line 2725: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg

Line 2726: [Comment] 	;;#ASMEND
Line 2727: [Comment] 	;;#ASMSTART
Line 2728: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v118":reg, "v46":reg, "v47":reg

Line 2729: [Comment] 	;;#ASMEND
Line 2730: [Comment] 	;;#ASMSTART
Line 2731: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v119":reg, "v48":reg, "v49":reg

Line 2732: [Comment] 	;;#ASMEND
Line 2733: [Comment] 	;;#ASMSTART
Line 2734: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm

Line 2735: [Comment] 	;;#ASMEND
Line 2736: [Comment] 	;;#ASMSTART
Line 2737: [Instruction] v_exp_f32_e32 (with 2 operands) "v54":reg, "v54":reg

Line 2738: [Comment] 	;;#ASMEND
Line 2739: [Comment] 	;;#ASMSTART
Line 2740: [Instruction] v_exp_f32_e32 (with 2 operands) "v55":reg, "v55":reg

Line 2741: [Comment] 	;;#ASMEND
Line 2742: [Comment] 	;;#ASMSTART
Line 2743: [Instruction] v_exp_f32_e32 (with 2 operands) "v56":reg, "v56":reg

Line 2744: [Comment] 	;;#ASMEND
Line 2745: [Comment] 	;;#ASMSTART
Line 2746: [Instruction] v_exp_f32_e32 (with 2 operands) "v57":reg, "v57":reg

Line 2747: [Comment] 	;;#ASMEND
Line 2748: [Comment] 	;;#ASMSTART
Line 2749: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg

Line 2750: [Comment] 	;;#ASMEND
Line 2751: [Comment] 	;;#ASMSTART
Line 2752: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v120":reg, "v50":reg, "v51":reg

Line 2753: [Comment] 	;;#ASMEND
Line 2754: [Comment] 	;;#ASMSTART
Line 2755: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v121":reg, "v52":reg, "v53":reg

Line 2756: [Comment] 	;;#ASMEND
Line 2757: [Comment] 	;;#ASMSTART
Line 2758: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg

Line 2759: [Comment] 	;;#ASMEND
Line 2760: [Comment] 	;;#ASMSTART
Line 2761: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[120:121]":reg, "v6 offset:2048":expr

Line 2762: [Comment] 	;;#ASMEND
Line 2763: [Comment] 	;;#ASMSTART
Line 2764: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[122:123]":reg, "v6 offset:2304":expr

Line 2765: [Comment] 	;;#ASMEND
Line 2766: [Comment] 	;;#ASMSTART
Line 2767: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg

Line 2768: [Comment] 	;;#ASMEND
Line 2769: [Comment] 	;;#ASMSTART
Line 2770: [Instruction] v_exp_f32_e32 (with 2 operands) "v58":reg, "v58":reg

Line 2771: [Comment] 	;;#ASMEND
Line 2772: [Comment] 	;;#ASMSTART
Line 2773: [Instruction] v_exp_f32_e32 (with 2 operands) "v59":reg, "v59":reg

Line 2774: [Comment] 	;;#ASMEND
Line 2775: [Comment] 	;;#ASMSTART
Line 2776: [Instruction] v_exp_f32_e32 (with 2 operands) "v60":reg, "v60":reg

Line 2777: [Comment] 	;;#ASMEND
Line 2778: [Comment] 	;;#ASMSTART
Line 2779: [Instruction] v_exp_f32_e32 (with 2 operands) "v61":reg, "v61":reg

Line 2780: [Comment] 	;;#ASMEND
Line 2781: [Comment] 	;;#ASMSTART
Line 2782: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm

Line 2783: [Comment] 	;;#ASMEND
Line 2784: [Comment] 	;;#ASMSTART
Line 2785: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[124:125]":reg, "v6 offset:3072":expr

Line 2786: [Comment] 	;;#ASMEND
Line 2787: [Comment] 	;;#ASMSTART
Line 2788: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[126:127]":reg, "v6 offset:3328":expr

Line 2789: [Comment] 	;;#ASMEND
Line 2790: [Comment] 	;;#ASMSTART
Line 2791: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg

Line 2792: [Comment] 	;;#ASMEND
Line 2793: [Comment] 	;;#ASMSTART
Line 2794: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v122":reg, "v54":reg, "v55":reg

Line 2795: [Comment] 	;;#ASMEND
Line 2796: [Comment] 	;;#ASMSTART
Line 2797: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v123":reg, "v56":reg, "v57":reg

Line 2798: [Comment] 	;;#ASMEND
Line 2799: [Comment] 	;;#ASMSTART
Line 2800: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v124":reg, "v58":reg, "v59":reg

Line 2801: [Comment] 	;;#ASMEND
Line 2802: [Comment] 	;;#ASMSTART
Line 2803: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v125":reg, "v60":reg, "v61":reg

Line 2804: [Comment] 	;;#ASMEND
Line 2805: [Comment] 	;;#ASMSTART
Line 2806: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg

Line 2807: [Comment] 	;;#ASMEND
Line 2808: [Comment] 	;;#ASMSTART
Line 2809: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v118":reg, "v120":reg

Line 2810: [Comment] 	;;#ASMEND
Line 2811: [Comment] 	;;#ASMSTART
Line 2812: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v119":reg, "v121":reg

Line 2813: [Comment] 	;;#ASMEND
Line 2814: [Comment] 	;;#ASMSTART
Line 2815: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v122":reg, "v124":reg

Line 2816: [Comment] 	;;#ASMEND
Line 2817: [Comment] 	;;#ASMSTART
Line 2818: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v123":reg, "v125":reg

Line 2819: [Comment] 	;;#ASMEND
Line 2820: [Comment] 	;;#ASMSTART
Line 2821: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg

Line 2822: [Comment] 	;;#ASMEND
Line 2823: [Comment] 	;;#ASMSTART
Line 2824: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 2825: [Comment] 	;;#ASMEND
Line 2826: [Comment] 	;;#ASMSTART
Line 2827: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg

Line 2828: [Comment] 	;;#ASMEND
Line 2829: [Comment] 	;;#ASMSTART
Line 2830: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[0:1]":reg, "v1":reg

Line 2831: [Comment] 	;;#ASMEND
Line 2832: [Comment] 	;;#ASMSTART
Line 2833: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[2:3]":reg, "v1 offset:4096":expr

Line 2834: [Comment] 	;;#ASMEND
Line 2835: [Comment] 	;;#ASMSTART
Line 2836: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[4:5]":reg, "v1 offset:512":expr

Line 2837: [Comment] 	;;#ASMEND
Line 2838: [Comment] 	;;#ASMSTART
Line 2839: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[6:7]":reg, "v1 offset:4608":expr

Line 2840: [Comment] 	;;#ASMEND
Line 2841: [Comment] 	;;#ASMSTART
Line 2842: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg

Line 2843: [Comment] 	;;#ASMEND
Line 2844: [Comment] 	;;#ASMSTART
Line 2845: [Instruction] v_subrev_f32_dpp (with 6 operands) "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 2846: [Comment] 	;;#ASMEND
Line 2847: [Comment] 	;;#ASMSTART
Line 2848: [Instruction] v_subrev_f32_dpp (with 6 operands) "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 2849: [Comment] 	;;#ASMEND
Line 2850: [Comment] 	;;#ASMSTART
Line 2851: [Instruction] v_subrev_f32_dpp (with 6 operands) "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 2852: [Comment] 	;;#ASMEND
Line 2853: [Comment] 	;;#ASMSTART
Line 2854: [Instruction] v_subrev_f32_dpp (with 6 operands) "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 2855: [Comment] 	;;#ASMEND
Line 2856: [Comment] 	;;#ASMSTART
Line 2857: [Instruction] v_subrev_f32_dpp (with 6 operands) "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 2858: [Comment] 	;;#ASMEND
Line 2859: [Comment] 	;;#ASMSTART
Line 2860: [Instruction] v_subrev_f32_dpp (with 6 operands) "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 2861: [Comment] 	;;#ASMEND
Line 2862: [Comment] 	;;#ASMSTART
Line 2863: [Instruction] v_subrev_f32_dpp (with 6 operands) "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 2864: [Comment] 	;;#ASMEND
Line 2865: [Comment] 	;;#ASMSTART
Line 2866: [Instruction] v_subrev_f32_dpp (with 6 operands) "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 2867: [Comment] 	;;#ASMEND
Line 2868: [Comment] 	;;#ASMSTART
Line 2869: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg

Line 2870: [Comment] 	;;#ASMEND
Line 2871: [Comment] 	;;#ASMSTART
Line 2872: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[8:9]":reg, "v1 offset:8192":expr

Line 2873: [Comment] 	;;#ASMEND
Line 2874: [Comment] 	;;#ASMSTART
Line 2875: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[10:11]":reg, "v1 offset:12288":expr

Line 2876: [Comment] 	;;#ASMEND
Line 2877: [Comment] 	;;#ASMSTART
Line 2878: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[12:13]":reg, "v1 offset:8704":expr

Line 2879: [Comment] 	;;#ASMEND
Line 2880: [Comment] 	;;#ASMSTART
Line 2881: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[14:15]":reg, "v1 offset:12800":expr

Line 2882: [Comment] 	;;#ASMEND
Line 2883: [Comment] 	;;#ASMSTART
Line 2884: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg

Line 2885: [Comment] 	;;#ASMEND
Line 2886: [Comment] 	;;#ASMSTART
Line 2887: [Instruction] v_mul_f32_e32 (with 3 operands) "v62":reg, "v46":reg, "v62":reg

Line 2888: [Comment] 	;;#ASMEND
Line 2889: [Comment] 	;;#ASMSTART
Line 2890: [Instruction] v_mul_f32_e32 (with 3 operands) "v63":reg, "v47":reg, "v63":reg

Line 2891: [Comment] 	;;#ASMEND
Line 2892: [Comment] 	;;#ASMSTART
Line 2893: [Instruction] v_mul_f32_e32 (with 3 operands) "v64":reg, "v48":reg, "v64":reg

Line 2894: [Comment] 	;;#ASMEND
Line 2895: [Comment] 	;;#ASMSTART
Line 2896: [Instruction] v_mul_f32_e32 (with 3 operands) "v65":reg, "v49":reg, "v65":reg

Line 2897: [Comment] 	;;#ASMEND
Line 2898: [Comment] 	;;#ASMSTART
Line 2899: [Instruction] v_mul_f32_e32 (with 3 operands) "v66":reg, "v50":reg, "v66":reg

Line 2900: [Comment] 	;;#ASMEND
Line 2901: [Comment] 	;;#ASMSTART
Line 2902: [Instruction] v_mul_f32_e32 (with 3 operands) "v67":reg, "v51":reg, "v67":reg

Line 2903: [Comment] 	;;#ASMEND
Line 2904: [Comment] 	;;#ASMSTART
Line 2905: [Instruction] v_mul_f32_e32 (with 3 operands) "v68":reg, "v52":reg, "v68":reg

Line 2906: [Comment] 	;;#ASMEND
Line 2907: [Comment] 	;;#ASMSTART
Line 2908: [Instruction] v_mul_f32_e32 (with 3 operands) "v69":reg, "v53":reg, "v69":reg

Line 2909: [Comment] 	;;#ASMEND
Line 2910: [Comment] 	;;#ASMSTART
Line 2911: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v62":reg, "v62":reg, "v63":reg

Line 2912: [Comment] 	;;#ASMEND
Line 2913: [Comment] 	;;#ASMSTART
Line 2914: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v63":reg, "v64":reg, "v65":reg

Line 2915: [Comment] 	;;#ASMEND
Line 2916: [Comment] 	;;#ASMSTART
Line 2917: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v64":reg, "v66":reg, "v67":reg

Line 2918: [Comment] 	;;#ASMEND
Line 2919: [Comment] 	;;#ASMSTART
Line 2920: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v65":reg, "v68":reg, "v69":reg

Line 2921: [Comment] 	;;#ASMEND
Line 2922: [Comment] 	;;#ASMSTART
Line 2923: [Instruction] v_subrev_f32_dpp (with 6 operands) "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 2924: [Comment] 	;;#ASMEND
Line 2925: [Comment] 	;;#ASMSTART
Line 2926: [Instruction] v_subrev_f32_dpp (with 6 operands) "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 2927: [Comment] 	;;#ASMEND
Line 2928: [Comment] 	;;#ASMSTART
Line 2929: [Instruction] v_subrev_f32_dpp (with 6 operands) "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 2930: [Comment] 	;;#ASMEND
Line 2931: [Comment] 	;;#ASMSTART
Line 2932: [Instruction] v_subrev_f32_dpp (with 6 operands) "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 2933: [Comment] 	;;#ASMEND
Line 2934: [Comment] 	;;#ASMSTART
Line 2935: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg

Line 2936: [Comment] 	;;#ASMEND
Line 2937: [Comment] 	;;#ASMSTART
Line 2938: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[16:17]":reg, "v1 offset:16384":expr

Line 2939: [Comment] 	;;#ASMEND
Line 2940: [Comment] 	;;#ASMSTART
Line 2941: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[18:19]":reg, "v1 offset:20480":expr

Line 2942: [Comment] 	;;#ASMEND
Line 2943: [Comment] 	;;#ASMSTART
Line 2944: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[62:63]":reg

Line 2945: [Comment] 	;;#ASMEND
Line 2946: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s5":reg, "0x80":imm

Line 2947: [Comment] 	;;#ASMSTART
Line 2948: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[64:65] offset:512":reg

Line 2949: [Comment] 	;;#ASMEND
Line 2950: [Comment] 	;;#ASMSTART
Line 2951: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg

Line 2952: [Comment] 	;;#ASMEND
Line 2953: [Comment] 	;;#ASMSTART
Line 2954: [Instruction] v_subrev_f32_dpp (with 6 operands) "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 2955: [Comment] 	;;#ASMEND
Line 2956: [Comment] 	;;#ASMSTART
Line 2957: [Instruction] v_subrev_f32_dpp (with 6 operands) "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 2958: [Comment] 	;;#ASMEND
Line 2959: [Comment] 	;;#ASMSTART
Line 2960: [Instruction] v_subrev_f32_dpp (with 6 operands) "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 2961: [Comment] 	;;#ASMEND
Line 2962: [Comment] 	;;#ASMSTART
Line 2963: [Instruction] v_subrev_f32_dpp (with 6 operands) "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 2964: [Comment] 	;;#ASMEND
Line 2965: [Comment] 	;;#ASMSTART
Line 2966: [Instruction] v_mul_f32_e32 (with 3 operands) "v70":reg, "v54":reg, "v70":reg

Line 2967: [Comment] 	;;#ASMEND
Line 2968: [Comment] 	;;#ASMSTART
Line 2969: [Instruction] v_mul_f32_e32 (with 3 operands) "v71":reg, "v55":reg, "v71":reg

Line 2970: [Comment] 	;;#ASMEND
Line 2971: [Comment] 	;;#ASMSTART
Line 2972: [Instruction] v_mul_f32_e32 (with 3 operands) "v72":reg, "v56":reg, "v72":reg

Line 2973: [Comment] 	;;#ASMEND
Line 2974: [Comment] 	;;#ASMSTART
Line 2975: [Instruction] v_mul_f32_e32 (with 3 operands) "v73":reg, "v57":reg, "v73":reg

Line 2976: [Comment] 	;;#ASMEND
Line 2977: [Comment] 	;;#ASMSTART
Line 2978: [Instruction] v_mul_f32_e32 (with 3 operands) "v74":reg, "v58":reg, "v74":reg

Line 2979: [Comment] 	;;#ASMEND
Line 2980: [Comment] 	;;#ASMSTART
Line 2981: [Instruction] v_mul_f32_e32 (with 3 operands) "v75":reg, "v59":reg, "v75":reg

Line 2982: [Comment] 	;;#ASMEND
Line 2983: [Comment] 	;;#ASMSTART
Line 2984: [Instruction] v_mul_f32_e32 (with 3 operands) "v76":reg, "v60":reg, "v76":reg

Line 2985: [Comment] 	;;#ASMEND
Line 2986: [Comment] 	;;#ASMSTART
Line 2987: [Instruction] v_mul_f32_e32 (with 3 operands) "v77":reg, "v61":reg, "v77":reg

Line 2988: [Comment] 	;;#ASMEND
Line 2989: [Comment] 	;;#ASMSTART
Line 2990: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v66":reg, "v70":reg, "v71":reg

Line 2991: [Comment] 	;;#ASMEND
Line 2992: [Comment] 	;;#ASMSTART
Line 2993: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v67":reg, "v72":reg, "v73":reg

Line 2994: [Comment] 	;;#ASMEND
Line 2995: [Comment] 	;;#ASMSTART
Line 2996: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v68":reg, "v74":reg, "v75":reg

Line 2997: [Comment] 	;;#ASMEND
Line 2998: [Comment] 	;;#ASMSTART
Line 2999: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v69":reg, "v76":reg, "v77":reg

Line 3000: [Comment] 	;;#ASMEND
Line 3001: [Comment] 	;;#ASMSTART
Line 3002: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg

Line 3003: [Comment] 	;;#ASMEND
Line 3004: [Instruction] v_add_u32_e32 (with 3 operands) "v6":reg, "s0":reg, "v13":reg

Line 3005: [Comment] 	;;#ASMSTART
Line 3006: [Instruction] ds_read_b32 (with 2 operands) "v126":reg, "v6":reg

Line 3007: [Unknown]
Line 3008: [Comment] 	;;#ASMEND
Line 3009: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s23":reg, "0x80":imm

Line 3010: [Instruction] v_add_u32_e32 (with 3 operands) "v6":reg, "s0":reg, "v13":reg

Line 3011: [Comment] 	;;#ASMSTART
Line 3012: [Instruction] ds_read_b32 (with 2 operands) "v127":reg, "v6":reg

Line 3013: [Unknown]
Line 3014: [Comment] 	;;#ASMEND
Line 3015: [Comment] 	;;#ASMSTART
Line 3016: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[66:67] offset:1024":reg

Line 3017: [Comment] 	;;#ASMEND
Line 3018: [Comment] 	;;#ASMSTART
Line 3019: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[68:69] offset:1536":reg

Line 3020: [Comment] 	;;#ASMEND
Line 3021: [Comment] 	;;#ASMSTART
Line 3022: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg

Line 3023: [Comment] 	;;#ASMEND
Line 3024: [Comment] 	;;#ASMSTART
Line 3025: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v62":reg, "v64":reg

Line 3026: [Comment] 	;;#ASMEND
Line 3027: [Comment] 	;;#ASMSTART
Line 3028: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v63":reg, "v65":reg

Line 3029: [Comment] 	;;#ASMEND
Line 3030: [Comment] 	;;#ASMSTART
Line 3031: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v66":reg, "v68":reg

Line 3032: [Comment] 	;;#ASMEND
Line 3033: [Comment] 	;;#ASMSTART
Line 3034: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v67":reg, "v69":reg

Line 3035: [Comment] 	;;#ASMEND
Line 3036: [Comment] 	;;#ASMSTART
Line 3037: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(12)":expr

Line 3038: [Comment] 	;;#ASMEND
Line 3039: [Comment] 	;;#ASMSTART
Line 3040: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg

Line 3041: [Comment] 	;;#ASMEND
Line 3042: [Comment] 	;;#ASMSTART
Line 3043: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[20:21]":reg, "v1 offset:16896":expr

Line 3044: [Comment] 	;;#ASMEND
Line 3045: [Comment] 	;;#ASMSTART
Line 3046: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[22:23]":reg, "v1 offset:20992":expr

Line 3047: [Comment] 	;;#ASMEND
Line 3048: [Comment] 	;;#ASMSTART
Line 3049: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[24:25]":reg, "v1 offset:24576":expr

Line 3050: [Comment] 	;;#ASMEND
Line 3051: [Comment] 	;;#ASMSTART
Line 3052: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[26:27]":reg, "v1 offset:28672":expr

Line 3053: [Comment] 	;;#ASMEND
Line 3054: [Comment] 	;;#ASMSTART
Line 3055: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[28:29]":reg, "v1 offset:25088":expr

Line 3056: [Comment] 	;;#ASMEND
Line 3057: [Comment] 	;;#ASMSTART
Line 3058: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[30:31]":reg, "v1 offset:29184":expr

Line 3059: [Comment] 	;;#ASMEND
Line 3060: [Comment] 	;;#ASMSTART
Line 3061: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[32:33]":reg, "v1 offset:32768":expr

Line 3062: [Comment] 	;;#ASMEND
Line 3063: [Comment] 	;;#ASMSTART
Line 3064: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[34:35]":reg, "v1 offset:36864":expr

Line 3065: [Comment] 	;;#ASMEND
Line 3066: [Comment] 	;;#ASMSTART
Line 3067: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg

Line 3068: [Comment] 	;;#ASMEND
Line 3069: [Comment] 	;;#ASMSTART
Line 3070: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 3071: [Comment] 	;;#ASMEND
Line 3072: [Instruction] s_barrier (with 0 operands)

Line 3073: [Comment] 	;;#ASMSTART
Line 3074: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg

Line 3075: [Comment] 	;;#ASMEND
Line 3076: [Comment] 	;;#ASMSTART
Line 3077: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[30:31]":reg, "v4":reg

Line 3078: [Comment] 	;;#ASMEND
Line 3079: [Instruction] s_mul_i32 (with 3 operands) "s15":reg, "s4":reg, "s36":reg

Line 3080: [Comment] 	;;#ASMSTART
Line 3081: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[32:33]":reg, "v4 offset:512":expr

Line 3082: [Comment] 	;;#ASMEND
Line 3083: [Instruction] s_add_i32 (with 3 operands) "s15":reg, "s15":reg, "s61":reg

Line 3084: [Comment] 	;;#ASMSTART
Line 3085: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[34:35]":reg, "v4 offset:1024":expr

Line 3086: [Comment] 	;;#ASMEND
Line 3087: [Instruction] s_mul_i32 (with 3 operands) "s0":reg, "s15":reg, "s38":reg

Line 3088: [Comment] 	;;#ASMSTART
Line 3089: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[36:37]":reg, "v4 offset:1536":expr

Line 3090: [Comment] 	;;#ASMEND
Line 3091: [Instruction] s_mul_i32 (with 3 operands) "s0":reg, "s0":reg, "s3":reg

Line 3092: [Comment] 	;;#ASMSTART
Line 3093: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[38:39]":reg, "v4 offset:2048":expr

Line 3094: [Comment] 	;;#ASMEND
Line 3095: [Instruction] s_ashr_i32 (with 3 operands) "s1":reg, "s0":reg, "31":imm

Line 3096: [Comment] 	;;#ASMSTART
Line 3097: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[40:41]":reg, "v4 offset:2560":expr

Line 3098: [Comment] 	;;#ASMEND
Line 3099: [Instruction] s_lshl_b64 (with 3 operands) "s[8:9]":reg, "s[0:1]":reg, "1":imm

Line 3100: [Comment] 	;;#ASMSTART
Line 3101: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[42:43]":reg, "v4 offset:3072":expr

Line 3102: [Comment] 	;;#ASMEND
Line 3103: [Instruction] s_add_u32 (with 3 operands) "s8":reg, "s6":reg, "s8":reg

Line 3104: [Comment] 	;;#ASMSTART
Line 3105: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[44:45]":reg, "v4 offset:3584":expr

Line 3106: [Comment] 	;;#ASMEND
Line 3107: [Comment] 	;;#ASMSTART
Line 3108: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg

Line 3109: [Comment] 	;;#ASMEND
Line 3110: [Comment] 	;;#ASMSTART
Line 3111: [Instruction] v_mul_f32_e32 (with 3 operands) "v126":reg, "0x3fb8aa3b":imm, "v126":reg

Line 3112: [Comment] 	;;#ASMEND
Line 3113: [Instruction] s_addc_u32 (with 3 operands) "s9":reg, "s7":reg, "s9":reg

Line 3114: [Instruction] s_lshl_b32 (with 3 operands) "s10":reg, "s3":reg, "5":imm

Line 3115: [Instruction] v_or_b32_e32 (with 3 operands) "v5":reg, "v5":reg, "v16":reg

Line 3116: [Comment] 	;;#ASMSTART
Line 3117: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v110":reg, "v110":reg, "v111":reg

Line 3118: [Comment] 	;;#ASMEND
Line 3119: [Comment] 	;;#ASMSTART
Line 3120: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v111":reg, "v112":reg, "v113":reg

Line 3121: [Comment] 	;;#ASMEND
Line 3122: [Comment] 	;;#ASMSTART
Line 3123: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label

Line 3124: [Comment] 	;;#ASMEND
Line 3125: [Instruction] v_or_b32_e32 (with 3 operands) "v6":reg, "0x100":imm, "v5":reg

Line 3126: [Comment] 	;;#ASMSTART
Line 3127: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label

Line 3128: [Comment] 	;;#ASMEND
Line 3129: [Comment] 	;;#ASMSTART
Line 3130: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg

Line 3131: [Comment] 	;;#ASMEND
Line 3132: [Comment] 	;;#ASMSTART
Line 3133: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[46:47]":reg, "v4 offset:4096":expr

Line 3134: [Comment] 	;;#ASMEND
Line 3135: [Comment] 	;;#ASMSTART
Line 3136: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[48:49]":reg, "v4 offset:4608":expr

Line 3137: [Comment] 	;;#ASMEND
Line 3138: [Comment] 	;;#ASMSTART
Line 3139: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[50:51]":reg, "v4 offset:5120":expr

Line 3140: [Comment] 	;;#ASMEND
Line 3141: [Comment] 	;;#ASMSTART
Line 3142: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[52:53]":reg, "v4 offset:5632":expr

Line 3143: [Comment] 	;;#ASMEND
Line 3144: [Comment] 	;;#ASMSTART
Line 3145: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[36:37]":reg, "v1 offset:33280":expr

Line 3146: [Comment] 	;;#ASMEND
Line 3147: [Comment] 	;;#ASMSTART
Line 3148: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[38:39]":reg, "v1 offset:37376":expr

Line 3149: [Comment] 	;;#ASMEND
Line 3150: [Comment] 	;;#ASMSTART
Line 3151: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[40:41]":reg, "v1 offset:40960":expr

Line 3152: [Comment] 	;;#ASMEND
Line 3153: [Comment] 	;;#ASMSTART
Line 3154: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[42:43]":reg, "v1 offset:45056":expr

Line 3155: [Comment] 	;;#ASMEND
Line 3156: [Comment] 	;;#ASMSTART
Line 3157: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg

Line 3158: [Comment] 	;;#ASMEND
Line 3159: [Comment] 	;;#ASMSTART
Line 3160: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v114":reg, "v114":reg, "v115":reg

Line 3161: [Comment] 	;;#ASMEND
Line 3162: [Comment] 	;;#ASMSTART
Line 3163: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v115":reg, "v116":reg, "v117":reg

Line 3164: [Comment] 	;;#ASMEND
Line 3165: [Instruction] v_or_b32_e32 (with 3 operands) "v7":reg, "0x200":imm, "v5":reg

Line 3166: [Comment] 	;;#ASMSTART
Line 3167: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label

Line 3168: [Comment] 	;;#ASMEND
Line 3169: [Instruction] v_or_b32_e32 (with 3 operands) "v8":reg, "0x300":imm, "v5":reg

Line 3170: [Comment] 	;;#ASMSTART
Line 3171: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label

Line 3172: [Comment] 	;;#ASMEND
Line 3173: [Comment] 	;;#ASMSTART
Line 3174: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg

Line 3175: [Comment] 	;;#ASMEND
Line 3176: [Comment] 	;;#ASMSTART
Line 3177: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[54:55]":reg, "v4 offset:6144":expr

Line 3178: [Comment] 	;;#ASMEND
Line 3179: [Instruction] s_add_i32 (with 3 operands) "s8":reg, "s66":reg, "0x60":imm

Line 3180: [Comment] 	;;#ASMSTART
Line 3181: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[56:57]":reg, "v4 offset:6656":expr

Line 3182: [Comment] 	;;#ASMEND
Line 3183: [Instruction] s_mul_i32 (with 3 operands) "s8":reg, "s8":reg, "s22":reg

Line 3184: [Comment] 	;;#ASMSTART
Line 3185: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[58:59]":reg, "v4 offset:7168":expr

Line 3186: [Comment] 	;;#ASMEND
Line 3187: [Instruction] s_add_i32 (with 3 operands) "s8":reg, "s8":reg, "s61":reg

Line 3188: [Comment] 	;;#ASMSTART
Line 3189: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[60:61]":reg, "v4 offset:7680":expr

Line 3190: [Comment] 	;;#ASMEND
Line 3191: [Instruction] s_mul_i32 (with 3 operands) "s8":reg, "s8":reg, "s33":reg

Line 3192: [Comment] 	;;#ASMSTART
Line 3193: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[44:45]":reg, "v1 offset:41472":expr

Line 3194: [Comment] 	;;#ASMEND
Line 3195: [Instruction] s_add_i32 (with 3 operands) "s1":reg, "s27":reg, "0x6000":imm

Line 3196: [Instruction] s_ashr_i32 (with 3 operands) "s9":reg, "s8":reg, "31":imm

Line 3197: [Comment] 	;;#ASMSTART
Line 3198: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[46:47]":reg, "v1 offset:45568":expr

Line 3199: [Comment] 	;;#ASMEND
Line 3200: [Comment] 	;;#ASMSTART
Line 3201: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg

Line 3202: [Comment] 	;;#ASMEND
Line 3203: [Comment] 	;;#ASMSTART
Line 3204: [Instruction] s_waitcnt (with 1 operands) "vmcnt(4) lgkmcnt(6)":expr

Line 3205: [Comment] 	;;#ASMEND
Line 3206: [Instruction] s_barrier (with 0 operands)

Line 3207: [Comment] 	;;#ASMSTART
Line 3208: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm

Line 3209: [Comment] 	;;#ASMEND
Line 3210: [Comment] 	;;#ASMSTART
Line 3211: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[62:63]":reg, "v1 offset:49152":expr

Line 3212: [Comment] 	;;#ASMEND
Line 3213: [Instruction] s_lshl_b64 (with 3 operands) "s[8:9]":reg, "s[8:9]":reg, "1":imm

Line 3214: [Instruction] v_add_u32_e32 (with 3 operands) "v18":reg, "s1":reg, "v17":reg

Line 3215: [Comment] 	;;#ASMSTART
Line 3216: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[64:65]":reg, "v1 offset:53248":expr

Line 3217: [Comment] 	;;#ASMEND
Line 3218: [Instruction] s_add_u32 (with 3 operands) "s28":reg, "s50":reg, "s8":reg

Line 3219: [Instruction] v_readfirstlane_b32 (with 2 operands) "s1":reg, "v18":reg

Line 3220: [Instruction] v_add_u32_e32 (with 3 operands) "v18":reg, "0x1000":imm, "v18":reg

Line 3221: [Comment] 	;;#ASMSTART
Line 3222: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[66:67]":reg, "v1 offset:49664":expr

Line 3223: [Comment] 	;;#ASMEND
Line 3224: [Instruction] s_addc_u32 (with 3 operands) "s29":reg, "s51":reg, "s9":reg

Line 3225: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s1":reg

Line 3226: [Instruction] v_readfirstlane_b32 (with 2 operands) "s1":reg, "v18":reg

Line 3227: [Comment] 	;;#ASMSTART
Line 3228: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[68:69]":reg, "v1 offset:53760":expr

Line 3229: [Comment] 	;;#ASMEND
Line 3230: [Comment] 	;;#ASMSTART
Line 3231: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg

Line 3232: [Comment] 	;;#ASMEND
Line 3233: [Instruction] buffer_load_dwordx4 (with 3 operands) "v14":reg, "s[28:31]":reg, "0 offen lds":label

Line 3234: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s1":reg

Line 3235: [Instruction] v_add_u32_e32 (with 3 operands) "v18":reg, "s70":reg, "v11":reg

Line 3236: [Instruction] buffer_load_dwordx4 (with 3 operands) "v15":reg, "s[28:31]":reg, "0 offen lds":label

Line 3237: [Comment] 	;;#ASMSTART
Line 3238: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg

Line 3239: [Comment] 	;;#ASMEND
Line 3240: [Comment] 	;;#ASMSTART
Line 3241: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[70:71]":reg, "v1 offset:57344":expr

Line 3242: [Comment] 	;;#ASMEND
Line 3243: [Comment] 	;;#ASMSTART
Line 3244: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[72:73]":reg, "v1 offset:61440":expr

Line 3245: [Comment] 	;;#ASMEND
Line 3246: [Comment] 	;;#ASMSTART
Line 3247: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[74:75]":reg, "v1 offset:57856":expr

Line 3248: [Comment] 	;;#ASMEND
Line 3249: [Comment] 	;;#ASMSTART
Line 3250: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[76:77]":reg, "v1 offset:61952":expr

Line 3251: [Comment] 	;;#ASMEND
Line 3252: [Comment] 	;;#ASMSTART
Line 3253: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg

Line 3254: [Comment] 	;;#ASMEND
Line 3255: [Comment] 	;;#ASMSTART
Line 3256: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg

Line 3257: [Comment] 	;;#ASMEND
Line 3258: [Comment] 	;;#ASMSTART
Line 3259: [Instruction] ds_read_b128 (with 2 operands) "a[112:115]":reg, "v18":reg

Line 3260: [Comment] 	;;#ASMEND
Line 3261: [Comment] 	;;#ASMSTART
Line 3262: [Instruction] ds_read_b128 (with 2 operands) "a[116:119]":reg, "v18 offset:1024":expr

Line 3263: [Comment] 	;;#ASMEND
Line 3264: [Comment] 	;;#ASMSTART
Line 3265: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg

Line 3266: [Comment] 	;;#ASMEND
Line 3267: [Comment] 	;;#ASMSTART
Line 3268: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(4)":expr

Line 3269: [Comment] 	;;#ASMEND
Line 3270: [Instruction] s_barrier (with 0 operands)

Line 3271: [Comment] 	;;#ASMSTART
Line 3272: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg

Line 3273: [Comment] 	;;#ASMEND
Line 3274: [Comment] 	;;#ASMSTART
Line 3275: [Instruction] ds_read_b128 (with 2 operands) "a[120:123]":reg, "v18 offset:2048":expr

Line 3276: [Comment] 	;;#ASMEND
Line 3277: [Comment] 	;;#ASMSTART
Line 3278: [Instruction] ds_read_b128 (with 2 operands) "a[124:127]":reg, "v18 offset:3072":expr

Line 3279: [Comment] 	;;#ASMEND
Line 3280: [Comment] 	;;#ASMSTART
Line 3281: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg

Line 3282: [Comment] 	;;#ASMEND
Line 3283: [Comment] 	;;#ASMSTART
Line 3284: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm

Line 3285: [Comment] 	;;#ASMEND
Line 3286: [Comment] 	;;#ASMSTART
Line 3287: [Instruction] ds_read_b128 (with 2 operands) "a[0:3]":reg, "v10":reg

Line 3288: [Comment] 	;;#ASMEND
Line 3289: [Comment] 	;;#ASMSTART
Line 3290: [Instruction] ds_read_b128 (with 2 operands) "a[4:7]":reg, "v10 offset:1024":expr

Line 3291: [Comment] 	;;#ASMEND
Line 3292: [Comment] 	;;#ASMSTART
Line 3293: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg

Line 3294: [Comment] 	;;#ASMEND
Line 3295: [Comment] 	;;#ASMSTART
Line 3296: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg

Line 3297: [Comment] 	;;#ASMEND
Line 3298: [Comment] 	;;#ASMSTART
Line 3299: [Instruction] ds_read_b128 (with 2 operands) "a[8:11]":reg, "v10 offset:2048":expr

Line 3300: [Comment] 	;;#ASMEND
Line 3301: [Comment] 	;;#ASMSTART
Line 3302: [Instruction] ds_read_b128 (with 2 operands) "a[12:15]":reg, "v10 offset:3072":expr

Line 3303: [Comment] 	;;#ASMEND
Line 3304: [Comment] 	;;#ASMSTART
Line 3305: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg

Line 3306: [Comment] 	;;#ASMEND
Line 3307: [Comment] 	;;#ASMSTART
Line 3308: [Instruction] v_mul_f32_e32 (with 3 operands) "v110":reg, "0x3db504f3":imm, "v110":reg

Line 3309: [Comment] 	;;#ASMEND
Line 3310: [Comment] 	;;#ASMSTART
Line 3311: [Instruction] v_mul_f32_e32 (with 3 operands) "v111":reg, "0x3db504f3":imm, "v111":reg

Line 3312: [Comment] 	;;#ASMEND
Line 3313: [Comment] 	;;#ASMSTART
Line 3314: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg

Line 3315: [Comment] 	;;#ASMEND
Line 3316: [Comment] 	;;#ASMSTART
Line 3317: [Instruction] ds_read_b128 (with 2 operands) "a[16:19]":reg, "v10 offset:4096":expr

Line 3318: [Comment] 	;;#ASMEND
Line 3319: [Comment] 	;;#ASMSTART
Line 3320: [Instruction] ds_read_b128 (with 2 operands) "a[20:23]":reg, "v10 offset:5120":expr

Line 3321: [Comment] 	;;#ASMEND
Line 3322: [Comment] 	;;#ASMSTART
Line 3323: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg

Line 3324: [Comment] 	;;#ASMEND
Line 3325: [Comment] 	;;#ASMSTART
Line 3326: [Instruction] v_mul_f32_e32 (with 3 operands) "v112":reg, "0x3db504f3":imm, "v112":reg

Line 3327: [Comment] 	;;#ASMEND
Line 3328: [Comment] 	;;#ASMSTART
Line 3329: [Instruction] v_mul_f32_e32 (with 3 operands) "v113":reg, "0x3db504f3":imm, "v113":reg

Line 3330: [Comment] 	;;#ASMEND
Line 3331: [Comment] 	;;#ASMSTART
Line 3332: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(10)":expr

Line 3333: [Comment] 	;;#ASMEND
Line 3334: [Comment] 	;;#ASMSTART
Line 3335: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg

Line 3336: [Comment] 	;;#ASMEND
Line 3337: [Comment] 	;;#ASMSTART
Line 3338: [Instruction] ds_read_b128 (with 2 operands) "a[24:27]":reg, "v10 offset:6144":expr

Line 3339: [Comment] 	;;#ASMEND
Line 3340: [Comment] 	;;#ASMSTART
Line 3341: [Instruction] ds_read_b128 (with 2 operands) "a[28:31]":reg, "v10 offset:7168":expr

Line 3342: [Comment] 	;;#ASMEND
Line 3343: [Comment] 	;;#ASMSTART
Line 3344: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg

Line 3345: [Comment] 	;;#ASMEND
Line 3346: [Comment] 	;;#ASMSTART
Line 3347: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(2)":expr

Line 3348: [Comment] 	;;#ASMEND
Line 3349: [Comment] 	;;#ASMSTART
Line 3350: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm

Line 3351: [Comment] 	;;#ASMEND
Line 3352: [Comment] 	;;#ASMSTART
Line 3353: [Instruction] ds_read_b128 (with 2 operands) "a[32:35]":reg, "v10 offset:8192":expr

Line 3354: [Comment] 	;;#ASMEND
Line 3355: [Comment] 	;;#ASMSTART
Line 3356: [Instruction] ds_read_b128 (with 2 operands) "a[36:39]":reg, "v10 offset:9216":expr

Line 3357: [Comment] 	;;#ASMEND
Line 3358: [Comment] 	;;#ASMSTART
Line 3359: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg

Line 3360: [Comment] 	;;#ASMEND
Line 3361: [Comment] 	;;#ASMSTART
Line 3362: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg

Line 3363: [Comment] 	;;#ASMEND
Line 3364: [Comment] 	;;#ASMSTART
Line 3365: [Instruction] ds_read_b128 (with 2 operands) "a[40:43]":reg, "v10 offset:10240":expr

Line 3366: [Comment] 	;;#ASMEND
Line 3367: [Comment] 	;;#ASMSTART
Line 3368: [Instruction] ds_read_b128 (with 2 operands) "a[44:47]":reg, "v10 offset:11264":expr

Line 3369: [Comment] 	;;#ASMEND
Line 3370: [Comment] 	;;#ASMSTART
Line 3371: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg

Line 3372: [Comment] 	;;#ASMEND
Line 3373: [Comment] 	;;#ASMSTART
Line 3374: [Instruction] v_mul_f32_e32 (with 3 operands) "v114":reg, "0x3db504f3":imm, "v114":reg

Line 3375: [Comment] 	;;#ASMEND
Line 3376: [Comment] 	;;#ASMSTART
Line 3377: [Instruction] v_mul_f32_e32 (with 3 operands) "v115":reg, "0x3db504f3":imm, "v115":reg

Line 3378: [Comment] 	;;#ASMEND
Line 3379: [Comment] 	;;#ASMSTART
Line 3380: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm

Line 3381: [Comment] 	;;#ASMEND
Line 3382: [Comment] 	;;#ASMSTART
Line 3383: [Instruction] ds_read_b128 (with 2 operands) "v[62:65]":reg, "v10 offset:12288":expr

Line 3384: [Comment] 	;;#ASMEND
Line 3385: [Comment] 	;;#ASMSTART
Line 3386: [Instruction] ds_read_b128 (with 2 operands) "v[66:69]":reg, "v10 offset:13312":expr

Line 3387: [Comment] 	;;#ASMEND
Line 3388: [Comment] 	;;#ASMSTART
Line 3389: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg

Line 3390: [Comment] 	;;#ASMEND
Line 3391: [Comment] 	;;#ASMSTART
Line 3392: [Instruction] v_mul_f32_e32 (with 3 operands) "v116":reg, "0x3db504f3":imm, "v116":reg

Line 3393: [Comment] 	;;#ASMEND
Line 3394: [Comment] 	;;#ASMSTART
Line 3395: [Instruction] v_mul_f32_e32 (with 3 operands) "v117":reg, "0x3db504f3":imm, "v117":reg

Line 3396: [Comment] 	;;#ASMEND
Line 3397: [Comment] 	;;#ASMSTART
Line 3398: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg

Line 3399: [Comment] 	;;#ASMEND
Line 3400: [Comment] 	;;#ASMSTART
Line 3401: [Instruction] ds_read_b128 (with 2 operands) "v[70:73]":reg, "v10 offset:14336":expr

Line 3402: [Comment] 	;;#ASMEND
Line 3403: [Comment] 	;;#ASMSTART
Line 3404: [Instruction] ds_read_b128 (with 2 operands) "v[74:77]":reg, "v10 offset:15360":expr

Line 3405: [Comment] 	;;#ASMEND
Line 3406: [Comment] 	;;#ASMSTART
Line 3407: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg

Line 3408: [Comment] 	;;#ASMEND
Line 3409: [Comment] 	;;#ASMSTART
Line 3410: [Instruction] v_mul_f32_e32 (with 3 operands) "v46":reg, "0x3e0293ee":imm, "v46":reg

Line 3411: [Comment] 	;;#ASMEND
Line 3412: [Comment] 	;;#ASMSTART
Line 3413: [Instruction] v_mul_f32_e32 (with 3 operands) "v47":reg, "0x3e0293ee":imm, "v47":reg

Line 3414: [Comment] 	;;#ASMEND
Line 3415: [Comment] 	;;#ASMSTART
Line 3416: [Instruction] v_mul_f32_e32 (with 3 operands) "v48":reg, "0x3e0293ee":imm, "v48":reg

Line 3417: [Comment] 	;;#ASMEND
Line 3418: [Comment] 	;;#ASMSTART
Line 3419: [Instruction] v_mul_f32_e32 (with 3 operands) "v49":reg, "0x3e0293ee":imm, "v49":reg

Line 3420: [Comment] 	;;#ASMEND
Line 3421: [Comment] 	;;#ASMSTART
Line 3422: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 3423: [Comment] 	;;#ASMEND
Line 3424: [Comment] 	;;#ASMSTART
Line 3425: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm

Line 3426: [Comment] 	;;#ASMEND
Line 3427: [Instruction] v_add_u32_e32 (with 3 operands) "v18":reg, "s71":reg, "v11":reg

Line 3428: [Comment] 	;;#ASMSTART
Line 3429: [Instruction] ds_read_b128 (with 2 operands) "v[78:81]":reg, "v18":reg

Line 3430: [Comment] 	;;#ASMEND
Line 3431: [Comment] 	;;#ASMSTART
Line 3432: [Instruction] ds_read_b128 (with 2 operands) "v[82:85]":reg, "v18 offset:1024":expr

Line 3433: [Comment] 	;;#ASMEND
Line 3434: [Comment] 	;;#ASMSTART
Line 3435: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg

Line 3436: [Comment] 	;;#ASMEND
Line 3437: [Comment] 	;;#ASMSTART
Line 3438: [Instruction] v_subrev_f32_dpp (with 6 operands) "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 3439: [Comment] 	;;#ASMEND
Line 3440: [Comment] 	;;#ASMSTART
Line 3441: [Instruction] v_subrev_f32_dpp (with 6 operands) "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 3442: [Comment] 	;;#ASMEND
Line 3443: [Comment] 	;;#ASMSTART
Line 3444: [Instruction] v_subrev_f32_dpp (with 6 operands) "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 3445: [Comment] 	;;#ASMEND
Line 3446: [Comment] 	;;#ASMSTART
Line 3447: [Instruction] v_subrev_f32_dpp (with 6 operands) "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 3448: [Comment] 	;;#ASMEND
Line 3449: [Comment] 	;;#ASMSTART
Line 3450: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 3451: [Comment] 	;;#ASMEND
Line 3452: [Comment] 	;;#ASMSTART
Line 3453: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg

Line 3454: [Comment] 	;;#ASMEND
Line 3455: [Comment] 	;;#ASMSTART
Line 3456: [Instruction] ds_read_b128 (with 2 operands) "v[86:89]":reg, "v18 offset:2048":expr

Line 3457: [Comment] 	;;#ASMEND
Line 3458: [Comment] 	;;#ASMSTART
Line 3459: [Instruction] ds_read_b128 (with 2 operands) "v[90:93]":reg, "v18 offset:3072":expr

Line 3460: [Comment] 	;;#ASMEND
Line 3461: [Comment] 	;;#ASMSTART
Line 3462: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg

Line 3463: [Comment] 	;;#ASMEND
Line 3464: [Comment] 	;;#ASMSTART
Line 3465: [Instruction] v_mul_f32_e32 (with 3 operands) "v50":reg, "0x3e0293ee":imm, "v50":reg

Line 3466: [Comment] 	;;#ASMEND
Line 3467: [Comment] 	;;#ASMSTART
Line 3468: [Instruction] v_mul_f32_e32 (with 3 operands) "v51":reg, "0x3e0293ee":imm, "v51":reg

Line 3469: [Comment] 	;;#ASMEND
Line 3470: [Comment] 	;;#ASMSTART
Line 3471: [Instruction] v_mul_f32_e32 (with 3 operands) "v52":reg, "0x3e0293ee":imm, "v52":reg

Line 3472: [Comment] 	;;#ASMEND
Line 3473: [Comment] 	;;#ASMSTART
Line 3474: [Instruction] v_mul_f32_e32 (with 3 operands) "v53":reg, "0x3e0293ee":imm, "v53":reg

Line 3475: [Comment] 	;;#ASMEND
Line 3476: [Comment] 	;;#ASMSTART
Line 3477: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 3478: [Comment] 	;;#ASMEND
Line 3479: [Comment] 	;;#ASMSTART
Line 3480: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm

Line 3481: [Comment] 	;;#ASMEND
Line 3482: [Instruction] v_add_u32_e32 (with 3 operands) "v18":reg, "s71":reg, "v12":reg

Line 3483: [Comment] 	;;#ASMSTART
Line 3484: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[94:95]":reg, "v18":reg

Line 3485: [Comment] 	;;#ASMEND
Line 3486: [Comment] 	;;#ASMSTART
Line 3487: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[96:97]":reg, "v18 offset:256":expr

Line 3488: [Comment] 	;;#ASMEND
Line 3489: [Comment] 	;;#ASMSTART
Line 3490: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[98:99]":reg, "v18 offset:1024":expr

Line 3491: [Comment] 	;;#ASMEND
Line 3492: [Comment] 	;;#ASMSTART
Line 3493: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[100:101]":reg, "v18 offset:1280":expr

Line 3494: [Comment] 	;;#ASMEND
Line 3495: [Comment] 	;;#ASMSTART
Line 3496: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg

Line 3497: [Comment] 	;;#ASMEND
Line 3498: [Comment] 	;;#ASMSTART
Line 3499: [Instruction] v_subrev_f32_dpp (with 6 operands) "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 3500: [Comment] 	;;#ASMEND
Line 3501: [Comment] 	;;#ASMSTART
Line 3502: [Instruction] v_subrev_f32_dpp (with 6 operands) "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 3503: [Comment] 	;;#ASMEND
Line 3504: [Comment] 	;;#ASMSTART
Line 3505: [Instruction] v_subrev_f32_dpp (with 6 operands) "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 3506: [Comment] 	;;#ASMEND
Line 3507: [Comment] 	;;#ASMSTART
Line 3508: [Instruction] v_subrev_f32_dpp (with 6 operands) "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 3509: [Comment] 	;;#ASMEND
Line 3510: [Comment] 	;;#ASMSTART
Line 3511: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 3512: [Comment] 	;;#ASMEND
Line 3513: [Comment] 	;;#ASMSTART
Line 3514: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg

Line 3515: [Comment] 	;;#ASMEND
Line 3516: [Comment] 	;;#ASMSTART
Line 3517: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[102:103]":reg, "v18 offset:2048":expr

Line 3518: [Comment] 	;;#ASMEND
Line 3519: [Comment] 	;;#ASMSTART
Line 3520: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[104:105]":reg, "v18 offset:2304":expr

Line 3521: [Comment] 	;;#ASMEND
Line 3522: [Comment] 	;;#ASMSTART
Line 3523: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[106:107]":reg, "v18 offset:3072":expr

Line 3524: [Comment] 	;;#ASMEND
Line 3525: [Comment] 	;;#ASMSTART
Line 3526: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[108:109]":reg, "v18 offset:3328":expr

Line 3527: [Comment] 	;;#ASMEND
Line 3528: [Comment] 	;;#ASMSTART
Line 3529: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg

Line 3530: [Comment] 	;;#ASMEND
Line 3531: [Comment] 	;;#ASMSTART
Line 3532: [Instruction] v_mul_f32_e32 (with 3 operands) "v54":reg, "0x3e0293ee":imm, "v54":reg

Line 3533: [Comment] 	;;#ASMEND
Line 3534: [Comment] 	;;#ASMSTART
Line 3535: [Instruction] v_mul_f32_e32 (with 3 operands) "v55":reg, "0x3e0293ee":imm, "v55":reg

Line 3536: [Comment] 	;;#ASMEND
Line 3537: [Comment] 	;;#ASMSTART
Line 3538: [Instruction] v_mul_f32_e32 (with 3 operands) "v56":reg, "0x3e0293ee":imm, "v56":reg

Line 3539: [Comment] 	;;#ASMEND
Line 3540: [Comment] 	;;#ASMSTART
Line 3541: [Instruction] v_mul_f32_e32 (with 3 operands) "v57":reg, "0x3e0293ee":imm, "v57":reg

Line 3542: [Comment] 	;;#ASMEND
Line 3543: [Comment] 	;;#ASMSTART
Line 3544: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 3545: [Comment] 	;;#ASMEND
Line 3546: [Comment] 	;;#ASMSTART
Line 3547: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm

Line 3548: [Comment] 	;;#ASMEND
Line 3549: [Comment] 	;;#ASMSTART
Line 3550: [Instruction] v_subrev_f32_dpp (with 6 operands) "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 3551: [Comment] 	;;#ASMEND
Line 3552: [Comment] 	;;#ASMSTART
Line 3553: [Instruction] v_subrev_f32_dpp (with 6 operands) "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 3554: [Comment] 	;;#ASMEND
Line 3555: [Comment] 	;;#ASMSTART
Line 3556: [Instruction] v_subrev_f32_dpp (with 6 operands) "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 3557: [Comment] 	;;#ASMEND
Line 3558: [Comment] 	;;#ASMSTART
Line 3559: [Instruction] v_subrev_f32_dpp (with 6 operands) "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 3560: [Comment] 	;;#ASMEND
Line 3561: [Comment] 	;;#ASMSTART
Line 3562: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg

Line 3563: [Comment] 	;;#ASMEND
Line 3564: [Comment] 	;;#ASMSTART
Line 3565: [Instruction] v_exp_f32_e32 (with 2 operands) "v46":reg, "v46":reg

Line 3566: [Comment] 	;;#ASMEND
Line 3567: [Comment] 	;;#ASMSTART
Line 3568: [Instruction] v_exp_f32_e32 (with 2 operands) "v47":reg, "v47":reg

Line 3569: [Comment] 	;;#ASMEND
Line 3570: [Comment] 	;;#ASMSTART
Line 3571: [Instruction] v_exp_f32_e32 (with 2 operands) "v48":reg, "v48":reg

Line 3572: [Comment] 	;;#ASMEND
Line 3573: [Comment] 	;;#ASMSTART
Line 3574: [Instruction] v_exp_f32_e32 (with 2 operands) "v49":reg, "v49":reg

Line 3575: [Comment] 	;;#ASMEND
Line 3576: [Comment] 	;;#ASMSTART
Line 3577: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg

Line 3578: [Comment] 	;;#ASMEND
Line 3579: [Instruction] v_add_u32_e32 (with 3 operands) "v18":reg, "s70":reg, "v12":reg

Line 3580: [Comment] 	;;#ASMSTART
Line 3581: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[112:113]":reg, "v18":reg

Line 3582: [Comment] 	;;#ASMEND
Line 3583: [Comment] 	;;#ASMSTART
Line 3584: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[114:115]":reg, "v18 offset:256":expr

Line 3585: [Comment] 	;;#ASMEND
Line 3586: [Comment] 	;;#ASMSTART
Line 3587: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg

Line 3588: [Comment] 	;;#ASMEND
Line 3589: [Comment] 	;;#ASMSTART
Line 3590: [Instruction] v_exp_f32_e32 (with 2 operands) "v50":reg, "v50":reg

Line 3591: [Comment] 	;;#ASMEND
Line 3592: [Comment] 	;;#ASMSTART
Line 3593: [Instruction] v_exp_f32_e32 (with 2 operands) "v51":reg, "v51":reg

Line 3594: [Comment] 	;;#ASMEND
Line 3595: [Comment] 	;;#ASMSTART
Line 3596: [Instruction] v_exp_f32_e32 (with 2 operands) "v52":reg, "v52":reg

Line 3597: [Comment] 	;;#ASMEND
Line 3598: [Comment] 	;;#ASMSTART
Line 3599: [Instruction] v_exp_f32_e32 (with 2 operands) "v53":reg, "v53":reg

Line 3600: [Comment] 	;;#ASMEND
Line 3601: [Comment] 	;;#ASMSTART
Line 3602: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm

Line 3603: [Comment] 	;;#ASMEND
Line 3604: [Comment] 	;;#ASMSTART
Line 3605: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[116:117]":reg, "v18 offset:1024":expr

Line 3606: [Comment] 	;;#ASMEND
Line 3607: [Comment] 	;;#ASMSTART
Line 3608: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[118:119]":reg, "v18 offset:1280":expr

Line 3609: [Comment] 	;;#ASMEND
Line 3610: [Comment] 	;;#ASMSTART
Line 3611: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg

Line 3612: [Comment] 	;;#ASMEND
Line 3613: [Comment] 	;;#ASMSTART
Line 3614: [Instruction] v_mul_f32_e32 (with 3 operands) "v58":reg, "0x3e0293ee":imm, "v58":reg

Line 3615: [Comment] 	;;#ASMEND
Line 3616: [Comment] 	;;#ASMSTART
Line 3617: [Instruction] v_mul_f32_e32 (with 3 operands) "v59":reg, "0x3e0293ee":imm, "v59":reg

Line 3618: [Comment] 	;;#ASMEND
Line 3619: [Comment] 	;;#ASMSTART
Line 3620: [Instruction] v_mul_f32_e32 (with 3 operands) "v60":reg, "0x3e0293ee":imm, "v60":reg

Line 3621: [Comment] 	;;#ASMEND
Line 3622: [Comment] 	;;#ASMSTART
Line 3623: [Instruction] v_mul_f32_e32 (with 3 operands) "v61":reg, "0x3e0293ee":imm, "v61":reg

Line 3624: [Comment] 	;;#ASMEND
Line 3625: [Comment] 	;;#ASMSTART
Line 3626: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg

Line 3627: [Comment] 	;;#ASMEND
Line 3628: [Comment] 	;;#ASMSTART
Line 3629: [Instruction] v_subrev_f32_dpp (with 6 operands) "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 3630: [Comment] 	;;#ASMEND
Line 3631: [Comment] 	;;#ASMSTART
Line 3632: [Instruction] v_subrev_f32_dpp (with 6 operands) "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 3633: [Comment] 	;;#ASMEND
Line 3634: [Comment] 	;;#ASMSTART
Line 3635: [Instruction] v_subrev_f32_dpp (with 6 operands) "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 3636: [Comment] 	;;#ASMEND
Line 3637: [Comment] 	;;#ASMSTART
Line 3638: [Instruction] v_subrev_f32_dpp (with 6 operands) "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 3639: [Comment] 	;;#ASMEND
Line 3640: [Comment] 	;;#ASMSTART
Line 3641: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg

Line 3642: [Comment] 	;;#ASMEND
Line 3643: [Comment] 	;;#ASMSTART
Line 3644: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v118":reg, "v46":reg, "v47":reg

Line 3645: [Comment] 	;;#ASMEND
Line 3646: [Comment] 	;;#ASMSTART
Line 3647: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v119":reg, "v48":reg, "v49":reg

Line 3648: [Comment] 	;;#ASMEND
Line 3649: [Comment] 	;;#ASMSTART
Line 3650: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm

Line 3651: [Comment] 	;;#ASMEND
Line 3652: [Comment] 	;;#ASMSTART
Line 3653: [Instruction] v_exp_f32_e32 (with 2 operands) "v54":reg, "v54":reg

Line 3654: [Comment] 	;;#ASMEND
Line 3655: [Comment] 	;;#ASMSTART
Line 3656: [Instruction] v_exp_f32_e32 (with 2 operands) "v55":reg, "v55":reg

Line 3657: [Comment] 	;;#ASMEND
Line 3658: [Comment] 	;;#ASMSTART
Line 3659: [Instruction] v_exp_f32_e32 (with 2 operands) "v56":reg, "v56":reg

Line 3660: [Comment] 	;;#ASMEND
Line 3661: [Comment] 	;;#ASMSTART
Line 3662: [Instruction] v_exp_f32_e32 (with 2 operands) "v57":reg, "v57":reg

Line 3663: [Comment] 	;;#ASMEND
Line 3664: [Comment] 	;;#ASMSTART
Line 3665: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg

Line 3666: [Comment] 	;;#ASMEND
Line 3667: [Comment] 	;;#ASMSTART
Line 3668: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v120":reg, "v50":reg, "v51":reg

Line 3669: [Comment] 	;;#ASMEND
Line 3670: [Comment] 	;;#ASMSTART
Line 3671: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v121":reg, "v52":reg, "v53":reg

Line 3672: [Comment] 	;;#ASMEND
Line 3673: [Comment] 	;;#ASMSTART
Line 3674: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg

Line 3675: [Comment] 	;;#ASMEND
Line 3676: [Comment] 	;;#ASMSTART
Line 3677: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[120:121]":reg, "v18 offset:2048":expr

Line 3678: [Comment] 	;;#ASMEND
Line 3679: [Comment] 	;;#ASMSTART
Line 3680: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[122:123]":reg, "v18 offset:2304":expr

Line 3681: [Comment] 	;;#ASMEND
Line 3682: [Comment] 	;;#ASMSTART
Line 3683: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg

Line 3684: [Comment] 	;;#ASMEND
Line 3685: [Comment] 	;;#ASMSTART
Line 3686: [Instruction] v_exp_f32_e32 (with 2 operands) "v58":reg, "v58":reg

Line 3687: [Comment] 	;;#ASMEND
Line 3688: [Comment] 	;;#ASMSTART
Line 3689: [Instruction] v_exp_f32_e32 (with 2 operands) "v59":reg, "v59":reg

Line 3690: [Comment] 	;;#ASMEND
Line 3691: [Comment] 	;;#ASMSTART
Line 3692: [Instruction] v_exp_f32_e32 (with 2 operands) "v60":reg, "v60":reg

Line 3693: [Comment] 	;;#ASMEND
Line 3694: [Comment] 	;;#ASMSTART
Line 3695: [Instruction] v_exp_f32_e32 (with 2 operands) "v61":reg, "v61":reg

Line 3696: [Comment] 	;;#ASMEND
Line 3697: [Comment] 	;;#ASMSTART
Line 3698: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm

Line 3699: [Comment] 	;;#ASMEND
Line 3700: [Comment] 	;;#ASMSTART
Line 3701: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[124:125]":reg, "v18 offset:3072":expr

Line 3702: [Comment] 	;;#ASMEND
Line 3703: [Comment] 	;;#ASMSTART
Line 3704: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[126:127]":reg, "v18 offset:3328":expr

Line 3705: [Comment] 	;;#ASMEND
Line 3706: [Comment] 	;;#ASMSTART
Line 3707: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg

Line 3708: [Comment] 	;;#ASMEND
Line 3709: [Comment] 	;;#ASMSTART
Line 3710: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v122":reg, "v54":reg, "v55":reg

Line 3711: [Comment] 	;;#ASMEND
Line 3712: [Comment] 	;;#ASMSTART
Line 3713: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v123":reg, "v56":reg, "v57":reg

Line 3714: [Comment] 	;;#ASMEND
Line 3715: [Comment] 	;;#ASMSTART
Line 3716: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v124":reg, "v58":reg, "v59":reg

Line 3717: [Comment] 	;;#ASMEND
Line 3718: [Comment] 	;;#ASMSTART
Line 3719: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v125":reg, "v60":reg, "v61":reg

Line 3720: [Comment] 	;;#ASMEND
Line 3721: [Comment] 	;;#ASMSTART
Line 3722: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg

Line 3723: [Comment] 	;;#ASMEND
Line 3724: [Comment] 	;;#ASMSTART
Line 3725: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v118":reg, "v120":reg

Line 3726: [Comment] 	;;#ASMEND
Line 3727: [Comment] 	;;#ASMSTART
Line 3728: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v119":reg, "v121":reg

Line 3729: [Comment] 	;;#ASMEND
Line 3730: [Comment] 	;;#ASMSTART
Line 3731: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v122":reg, "v124":reg

Line 3732: [Comment] 	;;#ASMEND
Line 3733: [Comment] 	;;#ASMSTART
Line 3734: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v123":reg, "v125":reg

Line 3735: [Comment] 	;;#ASMEND
Line 3736: [Comment] 	;;#ASMSTART
Line 3737: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg

Line 3738: [Comment] 	;;#ASMEND
Line 3739: [Comment] 	;;#ASMSTART
Line 3740: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 3741: [Comment] 	;;#ASMEND
Line 3742: [Comment] 	;;#ASMSTART
Line 3743: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg

Line 3744: [Comment] 	;;#ASMEND
Line 3745: [Comment] 	;;#ASMSTART
Line 3746: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[0:1]":reg, "v1":reg

Line 3747: [Comment] 	;;#ASMEND
Line 3748: [Comment] 	;;#ASMSTART
Line 3749: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[2:3]":reg, "v1 offset:4096":expr

Line 3750: [Comment] 	;;#ASMEND
Line 3751: [Comment] 	;;#ASMSTART
Line 3752: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[4:5]":reg, "v1 offset:512":expr

Line 3753: [Comment] 	;;#ASMEND
Line 3754: [Comment] 	;;#ASMSTART
Line 3755: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[6:7]":reg, "v1 offset:4608":expr

Line 3756: [Comment] 	;;#ASMEND
Line 3757: [Comment] 	;;#ASMSTART
Line 3758: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg

Line 3759: [Comment] 	;;#ASMEND
Line 3760: [Comment] 	;;#ASMSTART
Line 3761: [Instruction] v_subrev_f32_dpp (with 6 operands) "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 3762: [Comment] 	;;#ASMEND
Line 3763: [Comment] 	;;#ASMSTART
Line 3764: [Instruction] v_subrev_f32_dpp (with 6 operands) "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 3765: [Comment] 	;;#ASMEND
Line 3766: [Comment] 	;;#ASMSTART
Line 3767: [Instruction] v_subrev_f32_dpp (with 6 operands) "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 3768: [Comment] 	;;#ASMEND
Line 3769: [Comment] 	;;#ASMSTART
Line 3770: [Instruction] v_subrev_f32_dpp (with 6 operands) "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 3771: [Comment] 	;;#ASMEND
Line 3772: [Comment] 	;;#ASMSTART
Line 3773: [Instruction] v_subrev_f32_dpp (with 6 operands) "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 3774: [Comment] 	;;#ASMEND
Line 3775: [Comment] 	;;#ASMSTART
Line 3776: [Instruction] v_subrev_f32_dpp (with 6 operands) "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 3777: [Comment] 	;;#ASMEND
Line 3778: [Comment] 	;;#ASMSTART
Line 3779: [Instruction] v_subrev_f32_dpp (with 6 operands) "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 3780: [Comment] 	;;#ASMEND
Line 3781: [Comment] 	;;#ASMSTART
Line 3782: [Instruction] v_subrev_f32_dpp (with 6 operands) "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 3783: [Comment] 	;;#ASMEND
Line 3784: [Comment] 	;;#ASMSTART
Line 3785: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg

Line 3786: [Comment] 	;;#ASMEND
Line 3787: [Comment] 	;;#ASMSTART
Line 3788: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[8:9]":reg, "v1 offset:8192":expr

Line 3789: [Comment] 	;;#ASMEND
Line 3790: [Comment] 	;;#ASMSTART
Line 3791: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[10:11]":reg, "v1 offset:12288":expr

Line 3792: [Comment] 	;;#ASMEND
Line 3793: [Comment] 	;;#ASMSTART
Line 3794: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[12:13]":reg, "v1 offset:8704":expr

Line 3795: [Comment] 	;;#ASMEND
Line 3796: [Comment] 	;;#ASMSTART
Line 3797: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[14:15]":reg, "v1 offset:12800":expr

Line 3798: [Comment] 	;;#ASMEND
Line 3799: [Comment] 	;;#ASMSTART
Line 3800: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg

Line 3801: [Comment] 	;;#ASMEND
Line 3802: [Comment] 	;;#ASMSTART
Line 3803: [Instruction] v_mul_f32_e32 (with 3 operands) "v62":reg, "v46":reg, "v62":reg

Line 3804: [Comment] 	;;#ASMEND
Line 3805: [Comment] 	;;#ASMSTART
Line 3806: [Instruction] v_mul_f32_e32 (with 3 operands) "v63":reg, "v47":reg, "v63":reg

Line 3807: [Comment] 	;;#ASMEND
Line 3808: [Comment] 	;;#ASMSTART
Line 3809: [Instruction] v_mul_f32_e32 (with 3 operands) "v64":reg, "v48":reg, "v64":reg

Line 3810: [Comment] 	;;#ASMEND
Line 3811: [Comment] 	;;#ASMSTART
Line 3812: [Instruction] v_mul_f32_e32 (with 3 operands) "v65":reg, "v49":reg, "v65":reg

Line 3813: [Comment] 	;;#ASMEND
Line 3814: [Comment] 	;;#ASMSTART
Line 3815: [Instruction] v_mul_f32_e32 (with 3 operands) "v66":reg, "v50":reg, "v66":reg

Line 3816: [Comment] 	;;#ASMEND
Line 3817: [Comment] 	;;#ASMSTART
Line 3818: [Instruction] v_mul_f32_e32 (with 3 operands) "v67":reg, "v51":reg, "v67":reg

Line 3819: [Comment] 	;;#ASMEND
Line 3820: [Comment] 	;;#ASMSTART
Line 3821: [Instruction] v_mul_f32_e32 (with 3 operands) "v68":reg, "v52":reg, "v68":reg

Line 3822: [Comment] 	;;#ASMEND
Line 3823: [Comment] 	;;#ASMSTART
Line 3824: [Instruction] v_mul_f32_e32 (with 3 operands) "v69":reg, "v53":reg, "v69":reg

Line 3825: [Comment] 	;;#ASMEND
Line 3826: [Comment] 	;;#ASMSTART
Line 3827: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v62":reg, "v62":reg, "v63":reg

Line 3828: [Comment] 	;;#ASMEND
Line 3829: [Comment] 	;;#ASMSTART
Line 3830: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v63":reg, "v64":reg, "v65":reg

Line 3831: [Comment] 	;;#ASMEND
Line 3832: [Comment] 	;;#ASMSTART
Line 3833: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v64":reg, "v66":reg, "v67":reg

Line 3834: [Comment] 	;;#ASMEND
Line 3835: [Comment] 	;;#ASMSTART
Line 3836: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v65":reg, "v68":reg, "v69":reg

Line 3837: [Comment] 	;;#ASMEND
Line 3838: [Comment] 	;;#ASMSTART
Line 3839: [Instruction] v_subrev_f32_dpp (with 6 operands) "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 3840: [Comment] 	;;#ASMEND
Line 3841: [Comment] 	;;#ASMSTART
Line 3842: [Instruction] v_subrev_f32_dpp (with 6 operands) "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 3843: [Comment] 	;;#ASMEND
Line 3844: [Comment] 	;;#ASMSTART
Line 3845: [Instruction] v_subrev_f32_dpp (with 6 operands) "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 3846: [Comment] 	;;#ASMEND
Line 3847: [Comment] 	;;#ASMSTART
Line 3848: [Instruction] v_subrev_f32_dpp (with 6 operands) "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 3849: [Comment] 	;;#ASMEND
Line 3850: [Comment] 	;;#ASMSTART
Line 3851: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg

Line 3852: [Comment] 	;;#ASMEND
Line 3853: [Comment] 	;;#ASMSTART
Line 3854: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[16:17]":reg, "v1 offset:16384":expr

Line 3855: [Comment] 	;;#ASMEND
Line 3856: [Comment] 	;;#ASMSTART
Line 3857: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[18:19]":reg, "v1 offset:20480":expr

Line 3858: [Comment] 	;;#ASMEND
Line 3859: [Comment] 	;;#ASMSTART
Line 3860: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[62:63]":reg

Line 3861: [Comment] 	;;#ASMEND
Line 3862: [Instruction] s_add_i32 (with 3 operands) "s1":reg, "s5":reg, "0xc0":imm

Line 3863: [Comment] 	;;#ASMSTART
Line 3864: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[64:65] offset:512":reg

Line 3865: [Comment] 	;;#ASMEND
Line 3866: [Comment] 	;;#ASMSTART
Line 3867: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg

Line 3868: [Comment] 	;;#ASMEND
Line 3869: [Comment] 	;;#ASMSTART
Line 3870: [Instruction] v_subrev_f32_dpp (with 6 operands) "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 3871: [Comment] 	;;#ASMEND
Line 3872: [Comment] 	;;#ASMSTART
Line 3873: [Instruction] v_subrev_f32_dpp (with 6 operands) "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 3874: [Comment] 	;;#ASMEND
Line 3875: [Comment] 	;;#ASMSTART
Line 3876: [Instruction] v_subrev_f32_dpp (with 6 operands) "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 3877: [Comment] 	;;#ASMEND
Line 3878: [Comment] 	;;#ASMSTART
Line 3879: [Instruction] v_subrev_f32_dpp (with 6 operands) "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 3880: [Comment] 	;;#ASMEND
Line 3881: [Comment] 	;;#ASMSTART
Line 3882: [Instruction] v_mul_f32_e32 (with 3 operands) "v70":reg, "v54":reg, "v70":reg

Line 3883: [Comment] 	;;#ASMEND
Line 3884: [Comment] 	;;#ASMSTART
Line 3885: [Instruction] v_mul_f32_e32 (with 3 operands) "v71":reg, "v55":reg, "v71":reg

Line 3886: [Comment] 	;;#ASMEND
Line 3887: [Comment] 	;;#ASMSTART
Line 3888: [Instruction] v_mul_f32_e32 (with 3 operands) "v72":reg, "v56":reg, "v72":reg

Line 3889: [Comment] 	;;#ASMEND
Line 3890: [Comment] 	;;#ASMSTART
Line 3891: [Instruction] v_mul_f32_e32 (with 3 operands) "v73":reg, "v57":reg, "v73":reg

Line 3892: [Comment] 	;;#ASMEND
Line 3893: [Comment] 	;;#ASMSTART
Line 3894: [Instruction] v_mul_f32_e32 (with 3 operands) "v74":reg, "v58":reg, "v74":reg

Line 3895: [Comment] 	;;#ASMEND
Line 3896: [Comment] 	;;#ASMSTART
Line 3897: [Instruction] v_mul_f32_e32 (with 3 operands) "v75":reg, "v59":reg, "v75":reg

Line 3898: [Comment] 	;;#ASMEND
Line 3899: [Comment] 	;;#ASMSTART
Line 3900: [Instruction] v_mul_f32_e32 (with 3 operands) "v76":reg, "v60":reg, "v76":reg

Line 3901: [Comment] 	;;#ASMEND
Line 3902: [Comment] 	;;#ASMSTART
Line 3903: [Instruction] v_mul_f32_e32 (with 3 operands) "v77":reg, "v61":reg, "v77":reg

Line 3904: [Comment] 	;;#ASMEND
Line 3905: [Comment] 	;;#ASMSTART
Line 3906: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v66":reg, "v70":reg, "v71":reg

Line 3907: [Comment] 	;;#ASMEND
Line 3908: [Comment] 	;;#ASMSTART
Line 3909: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v67":reg, "v72":reg, "v73":reg

Line 3910: [Comment] 	;;#ASMEND
Line 3911: [Comment] 	;;#ASMSTART
Line 3912: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v68":reg, "v74":reg, "v75":reg

Line 3913: [Comment] 	;;#ASMEND
Line 3914: [Comment] 	;;#ASMSTART
Line 3915: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v69":reg, "v76":reg, "v77":reg

Line 3916: [Comment] 	;;#ASMEND
Line 3917: [Comment] 	;;#ASMSTART
Line 3918: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg

Line 3919: [Comment] 	;;#ASMEND
Line 3920: [Instruction] v_add_u32_e32 (with 3 operands) "v18":reg, "s1":reg, "v13":reg

Line 3921: [Comment] 	;;#ASMSTART
Line 3922: [Instruction] ds_read_b32 (with 2 operands) "v126":reg, "v18":reg

Line 3923: [Unknown]
Line 3924: [Comment] 	;;#ASMEND
Line 3925: [Instruction] s_add_i32 (with 3 operands) "s1":reg, "s23":reg, "0xc0":imm

Line 3926: [Instruction] v_add_u32_e32 (with 3 operands) "v18":reg, "s1":reg, "v13":reg

Line 3927: [Comment] 	;;#ASMSTART
Line 3928: [Instruction] ds_read_b32 (with 2 operands) "v127":reg, "v18":reg

Line 3929: [Unknown]
Line 3930: [Comment] 	;;#ASMEND
Line 3931: [Comment] 	;;#ASMSTART
Line 3932: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[66:67] offset:1024":reg

Line 3933: [Comment] 	;;#ASMEND
Line 3934: [Comment] 	;;#ASMSTART
Line 3935: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[68:69] offset:1536":reg

Line 3936: [Comment] 	;;#ASMEND
Line 3937: [Comment] 	;;#ASMSTART
Line 3938: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg

Line 3939: [Comment] 	;;#ASMEND
Line 3940: [Comment] 	;;#ASMSTART
Line 3941: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v62":reg, "v64":reg

Line 3942: [Comment] 	;;#ASMEND
Line 3943: [Comment] 	;;#ASMSTART
Line 3944: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v63":reg, "v65":reg

Line 3945: [Comment] 	;;#ASMEND
Line 3946: [Comment] 	;;#ASMSTART
Line 3947: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v66":reg, "v68":reg

Line 3948: [Comment] 	;;#ASMEND
Line 3949: [Comment] 	;;#ASMSTART
Line 3950: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v67":reg, "v69":reg

Line 3951: [Comment] 	;;#ASMEND
Line 3952: [Comment] 	;;#ASMSTART
Line 3953: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(12)":expr

Line 3954: [Comment] 	;;#ASMEND
Line 3955: [Comment] 	;;#ASMSTART
Line 3956: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg

Line 3957: [Comment] 	;;#ASMEND
Line 3958: [Comment] 	;;#ASMSTART
Line 3959: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[20:21]":reg, "v1 offset:16896":expr

Line 3960: [Comment] 	;;#ASMEND
Line 3961: [Comment] 	;;#ASMSTART
Line 3962: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[22:23]":reg, "v1 offset:20992":expr

Line 3963: [Comment] 	;;#ASMEND
Line 3964: [Comment] 	;;#ASMSTART
Line 3965: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[24:25]":reg, "v1 offset:24576":expr

Line 3966: [Comment] 	;;#ASMEND
Line 3967: [Comment] 	;;#ASMSTART
Line 3968: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[26:27]":reg, "v1 offset:28672":expr

Line 3969: [Comment] 	;;#ASMEND
Line 3970: [Comment] 	;;#ASMSTART
Line 3971: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[28:29]":reg, "v1 offset:25088":expr

Line 3972: [Comment] 	;;#ASMEND
Line 3973: [Comment] 	;;#ASMSTART
Line 3974: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[30:31]":reg, "v1 offset:29184":expr

Line 3975: [Comment] 	;;#ASMEND
Line 3976: [Comment] 	;;#ASMSTART
Line 3977: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[32:33]":reg, "v1 offset:32768":expr

Line 3978: [Comment] 	;;#ASMEND
Line 3979: [Comment] 	;;#ASMSTART
Line 3980: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[34:35]":reg, "v1 offset:36864":expr

Line 3981: [Comment] 	;;#ASMEND
Line 3982: [Comment] 	;;#ASMSTART
Line 3983: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg

Line 3984: [Comment] 	;;#ASMEND
Line 3985: [Comment] 	;;#ASMSTART
Line 3986: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 3987: [Comment] 	;;#ASMEND
Line 3988: [Instruction] s_barrier (with 0 operands)

Line 3989: [Comment] 	;;#ASMSTART
Line 3990: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg

Line 3991: [Comment] 	;;#ASMEND
Line 3992: [Comment] 	;;#ASMSTART
Line 3993: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[30:31]":reg, "v4":reg

Line 3994: [Comment] 	;;#ASMEND
Line 3995: [Comment] 	;;#ASMSTART
Line 3996: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[32:33]":reg, "v4 offset:512":expr

Line 3997: [Comment] 	;;#ASMEND
Line 3998: [Comment] 	;;#ASMSTART
Line 3999: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[34:35]":reg, "v4 offset:1024":expr

Line 4000: [Comment] 	;;#ASMEND
Line 4001: [Instruction] s_lshl_b32 (with 3 operands) "s13":reg, "s3":reg, "4":imm

Line 4002: [Comment] 	;;#ASMSTART
Line 4003: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[36:37]":reg, "v4 offset:1536":expr

Line 4004: [Comment] 	;;#ASMEND
Line 4005: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s0":reg, "s13":reg

Line 4006: [Comment] 	;;#ASMSTART
Line 4007: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[38:39]":reg, "v4 offset:2048":expr

Line 4008: [Comment] 	;;#ASMEND
Line 4009: [Instruction] s_ashr_i32 (with 3 operands) "s1":reg, "s0":reg, "31":imm

Line 4010: [Comment] 	;;#ASMSTART
Line 4011: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[40:41]":reg, "v4 offset:2560":expr

Line 4012: [Comment] 	;;#ASMEND
Line 4013: [Instruction] s_lshl_b64 (with 3 operands) "s[8:9]":reg, "s[0:1]":reg, "1":imm

Line 4014: [Comment] 	;;#ASMSTART
Line 4015: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[42:43]":reg, "v4 offset:3072":expr

Line 4016: [Comment] 	;;#ASMEND
Line 4017: [Instruction] s_add_u32 (with 3 operands) "s8":reg, "s6":reg, "s8":reg

Line 4018: [Comment] 	;;#ASMSTART
Line 4019: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[44:45]":reg, "v4 offset:3584":expr

Line 4020: [Comment] 	;;#ASMEND
Line 4021: [Comment] 	;;#ASMSTART
Line 4022: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg

Line 4023: [Comment] 	;;#ASMEND
Line 4024: [Comment] 	;;#ASMSTART
Line 4025: [Instruction] v_mul_f32_e32 (with 3 operands) "v126":reg, "0x3fb8aa3b":imm, "v126":reg

Line 4026: [Comment] 	;;#ASMEND
Line 4027: [Instruction] s_addc_u32 (with 3 operands) "s9":reg, "s7":reg, "s9":reg

Line 4028: [Comment] 	;;#ASMSTART
Line 4029: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v110":reg, "v110":reg, "v111":reg

Line 4030: [Comment] 	;;#ASMEND
Line 4031: [Comment] 	;;#ASMSTART
Line 4032: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v111":reg, "v112":reg, "v113":reg

Line 4033: [Comment] 	;;#ASMEND
Line 4034: [Comment] 	;;#ASMSTART
Line 4035: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label

Line 4036: [Comment] 	;;#ASMEND
Line 4037: [Comment] 	;;#ASMSTART
Line 4038: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label

Line 4039: [Comment] 	;;#ASMEND
Line 4040: [Comment] 	;;#ASMSTART
Line 4041: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg

Line 4042: [Comment] 	;;#ASMEND
Line 4043: [Comment] 	;;#ASMSTART
Line 4044: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[46:47]":reg, "v4 offset:4096":expr

Line 4045: [Comment] 	;;#ASMEND
Line 4046: [Comment] 	;;#ASMSTART
Line 4047: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[48:49]":reg, "v4 offset:4608":expr

Line 4048: [Comment] 	;;#ASMEND
Line 4049: [Comment] 	;;#ASMSTART
Line 4050: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[50:51]":reg, "v4 offset:5120":expr

Line 4051: [Comment] 	;;#ASMEND
Line 4052: [Comment] 	;;#ASMSTART
Line 4053: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[52:53]":reg, "v4 offset:5632":expr

Line 4054: [Comment] 	;;#ASMEND
Line 4055: [Comment] 	;;#ASMSTART
Line 4056: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[36:37]":reg, "v1 offset:33280":expr

Line 4057: [Comment] 	;;#ASMEND
Line 4058: [Comment] 	;;#ASMSTART
Line 4059: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[38:39]":reg, "v1 offset:37376":expr

Line 4060: [Comment] 	;;#ASMEND
Line 4061: [Comment] 	;;#ASMSTART
Line 4062: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[40:41]":reg, "v1 offset:40960":expr

Line 4063: [Comment] 	;;#ASMEND
Line 4064: [Comment] 	;;#ASMSTART
Line 4065: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[42:43]":reg, "v1 offset:45056":expr

Line 4066: [Comment] 	;;#ASMEND
Line 4067: [Comment] 	;;#ASMSTART
Line 4068: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg

Line 4069: [Comment] 	;;#ASMEND
Line 4070: [Comment] 	;;#ASMSTART
Line 4071: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v114":reg, "v114":reg, "v115":reg

Line 4072: [Comment] 	;;#ASMEND
Line 4073: [Comment] 	;;#ASMSTART
Line 4074: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v115":reg, "v116":reg, "v117":reg

Line 4075: [Comment] 	;;#ASMEND
Line 4076: [Comment] 	;;#ASMSTART
Line 4077: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label

Line 4078: [Comment] 	;;#ASMEND
Line 4079: [Comment] 	;;#ASMSTART
Line 4080: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label

Line 4081: [Comment] 	;;#ASMEND
Line 4082: [Comment] 	;;#ASMSTART
Line 4083: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg

Line 4084: [Comment] 	;;#ASMEND
Line 4085: [Comment] 	;;#ASMSTART
Line 4086: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[54:55]":reg, "v4 offset:6144":expr

Line 4087: [Comment] 	;;#ASMEND
Line 4088: [Instruction] s_add_i32 (with 3 operands) "s8":reg, "s67":reg, "0x60":imm

Line 4089: [Comment] 	;;#ASMSTART
Line 4090: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[56:57]":reg, "v4 offset:6656":expr

Line 4091: [Comment] 	;;#ASMEND
Line 4092: [Instruction] s_mul_i32 (with 3 operands) "s8":reg, "s8":reg, "s26":reg

Line 4093: [Comment] 	;;#ASMSTART
Line 4094: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[58:59]":reg, "v4 offset:7168":expr

Line 4095: [Comment] 	;;#ASMEND
Line 4096: [Instruction] s_add_i32 (with 3 operands) "s8":reg, "s8":reg, "s61":reg

Line 4097: [Comment] 	;;#ASMSTART
Line 4098: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[60:61]":reg, "v4 offset:7680":expr

Line 4099: [Comment] 	;;#ASMEND
Line 4100: [Instruction] s_mul_i32 (with 3 operands) "s8":reg, "s8":reg, "s60":reg

Line 4101: [Comment] 	;;#ASMSTART
Line 4102: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[44:45]":reg, "v1 offset:41472":expr

Line 4103: [Comment] 	;;#ASMEND
Line 4104: [Instruction] s_add_i32 (with 3 operands) "s1":reg, "s62":reg, "0x6000":imm

Line 4105: [Instruction] s_ashr_i32 (with 3 operands) "s9":reg, "s8":reg, "31":imm

Line 4106: [Comment] 	;;#ASMSTART
Line 4107: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[46:47]":reg, "v1 offset:45568":expr

Line 4108: [Comment] 	;;#ASMEND
Line 4109: [Comment] 	;;#ASMSTART
Line 4110: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg

Line 4111: [Comment] 	;;#ASMEND
Line 4112: [Comment] 	;;#ASMSTART
Line 4113: [Instruction] s_waitcnt (with 1 operands) "vmcnt(4) lgkmcnt(6)":expr

Line 4114: [Comment] 	;;#ASMEND
Line 4115: [Instruction] s_barrier (with 0 operands)

Line 4116: [Comment] 	;;#ASMSTART
Line 4117: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm

Line 4118: [Comment] 	;;#ASMEND
Line 4119: [Comment] 	;;#ASMSTART
Line 4120: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[62:63]":reg, "v1 offset:49152":expr

Line 4121: [Comment] 	;;#ASMEND
Line 4122: [Instruction] s_lshl_b64 (with 3 operands) "s[8:9]":reg, "s[8:9]":reg, "1":imm

Line 4123: [Instruction] v_add_u32_e32 (with 3 operands) "v17":reg, "s1":reg, "v17":reg

Line 4124: [Comment] 	;;#ASMSTART
Line 4125: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[64:65]":reg, "v1 offset:53248":expr

Line 4126: [Comment] 	;;#ASMEND
Line 4127: [Instruction] s_add_u32 (with 3 operands) "s44":reg, "s52":reg, "s8":reg

Line 4128: [Instruction] v_readfirstlane_b32 (with 2 operands) "s1":reg, "v17":reg

Line 4129: [Instruction] v_add_u32_e32 (with 3 operands) "v17":reg, "0x1000":imm, "v17":reg

Line 4130: [Comment] 	;;#ASMSTART
Line 4131: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[66:67]":reg, "v1 offset:49664":expr

Line 4132: [Comment] 	;;#ASMEND
Line 4133: [Instruction] s_addc_u32 (with 3 operands) "s45":reg, "s53":reg, "s9":reg

Line 4134: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s1":reg

Line 4135: [Instruction] v_readfirstlane_b32 (with 2 operands) "s1":reg, "v17":reg

Line 4136: [Comment] 	;;#ASMSTART
Line 4137: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[68:69]":reg, "v1 offset:53760":expr

Line 4138: [Comment] 	;;#ASMEND
Line 4139: [Comment] 	;;#ASMSTART
Line 4140: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg

Line 4141: [Comment] 	;;#ASMEND
Line 4142: [Instruction] buffer_load_dwordx4 (with 3 operands) "v14":reg, "s[44:47]":reg, "0 offen lds":label

Line 4143: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s1":reg

Line 4144: [Instruction] s_add_i32 (with 3 operands) "s1":reg, "s27":reg, "0x3000":imm

Line 4145: [Instruction] buffer_load_dwordx4 (with 3 operands) "v15":reg, "s[44:47]":reg, "0 offen lds":label

Line 4146: [Comment] 	;;#ASMSTART
Line 4147: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg

Line 4148: [Comment] 	;;#ASMEND
Line 4149: [Comment] 	;;#ASMSTART
Line 4150: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[70:71]":reg, "v1 offset:57344":expr

Line 4151: [Comment] 	;;#ASMEND
Line 4152: [Comment] 	;;#ASMSTART
Line 4153: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[72:73]":reg, "v1 offset:61440":expr

Line 4154: [Comment] 	;;#ASMEND
Line 4155: [Comment] 	;;#ASMSTART
Line 4156: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[74:75]":reg, "v1 offset:57856":expr

Line 4157: [Comment] 	;;#ASMEND
Line 4158: [Comment] 	;;#ASMSTART
Line 4159: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[76:77]":reg, "v1 offset:61952":expr

Line 4160: [Comment] 	;;#ASMEND
Line 4161: [Comment] 	;;#ASMSTART
Line 4162: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg

Line 4163: [Comment] 	;;#ASMEND
Line 4164: [Comment] 	;;#ASMSTART
Line 4165: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg

Line 4166: [Comment] 	;;#ASMEND
Line 4167: [Instruction] v_add_u32_e32 (with 3 operands) "v17":reg, "s1":reg, "v11":reg

Line 4168: [Comment] 	;;#ASMSTART
Line 4169: [Instruction] ds_read_b128 (with 2 operands) "a[112:115]":reg, "v17":reg

Line 4170: [Comment] 	;;#ASMEND
Line 4171: [Comment] 	;;#ASMSTART
Line 4172: [Instruction] ds_read_b128 (with 2 operands) "a[116:119]":reg, "v17 offset:1024":expr

Line 4173: [Comment] 	;;#ASMEND
Line 4174: [Comment] 	;;#ASMSTART
Line 4175: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg

Line 4176: [Comment] 	;;#ASMEND
Line 4177: [Comment] 	;;#ASMSTART
Line 4178: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(4)":expr

Line 4179: [Comment] 	;;#ASMEND
Line 4180: [Instruction] s_barrier (with 0 operands)

Line 4181: [Comment] 	;;#ASMSTART
Line 4182: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg

Line 4183: [Comment] 	;;#ASMEND
Line 4184: [Comment] 	;;#ASMSTART
Line 4185: [Instruction] ds_read_b128 (with 2 operands) "a[120:123]":reg, "v17 offset:2048":expr

Line 4186: [Comment] 	;;#ASMEND
Line 4187: [Comment] 	;;#ASMSTART
Line 4188: [Instruction] ds_read_b128 (with 2 operands) "a[124:127]":reg, "v17 offset:3072":expr

Line 4189: [Comment] 	;;#ASMEND
Line 4190: [Comment] 	;;#ASMSTART
Line 4191: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg

Line 4192: [Comment] 	;;#ASMEND
Line 4193: [Comment] 	;;#ASMSTART
Line 4194: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm

Line 4195: [Comment] 	;;#ASMEND
Line 4196: [Comment] 	;;#ASMSTART
Line 4197: [Instruction] ds_read_b128 (with 2 operands) "a[0:3]":reg, "v10":reg

Line 4198: [Comment] 	;;#ASMEND
Line 4199: [Comment] 	;;#ASMSTART
Line 4200: [Instruction] ds_read_b128 (with 2 operands) "a[4:7]":reg, "v10 offset:1024":expr

Line 4201: [Comment] 	;;#ASMEND
Line 4202: [Comment] 	;;#ASMSTART
Line 4203: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg

Line 4204: [Comment] 	;;#ASMEND
Line 4205: [Comment] 	;;#ASMSTART
Line 4206: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg

Line 4207: [Comment] 	;;#ASMEND
Line 4208: [Comment] 	;;#ASMSTART
Line 4209: [Instruction] ds_read_b128 (with 2 operands) "a[8:11]":reg, "v10 offset:2048":expr

Line 4210: [Comment] 	;;#ASMEND
Line 4211: [Comment] 	;;#ASMSTART
Line 4212: [Instruction] ds_read_b128 (with 2 operands) "a[12:15]":reg, "v10 offset:3072":expr

Line 4213: [Comment] 	;;#ASMEND
Line 4214: [Comment] 	;;#ASMSTART
Line 4215: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg

Line 4216: [Comment] 	;;#ASMEND
Line 4217: [Comment] 	;;#ASMSTART
Line 4218: [Instruction] v_mul_f32_e32 (with 3 operands) "v110":reg, "0x3db504f3":imm, "v110":reg

Line 4219: [Comment] 	;;#ASMEND
Line 4220: [Comment] 	;;#ASMSTART
Line 4221: [Instruction] v_mul_f32_e32 (with 3 operands) "v111":reg, "0x3db504f3":imm, "v111":reg

Line 4222: [Comment] 	;;#ASMEND
Line 4223: [Comment] 	;;#ASMSTART
Line 4224: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg

Line 4225: [Comment] 	;;#ASMEND
Line 4226: [Comment] 	;;#ASMSTART
Line 4227: [Instruction] ds_read_b128 (with 2 operands) "a[16:19]":reg, "v10 offset:4096":expr

Line 4228: [Comment] 	;;#ASMEND
Line 4229: [Comment] 	;;#ASMSTART
Line 4230: [Instruction] ds_read_b128 (with 2 operands) "a[20:23]":reg, "v10 offset:5120":expr

Line 4231: [Comment] 	;;#ASMEND
Line 4232: [Comment] 	;;#ASMSTART
Line 4233: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg

Line 4234: [Comment] 	;;#ASMEND
Line 4235: [Comment] 	;;#ASMSTART
Line 4236: [Instruction] v_mul_f32_e32 (with 3 operands) "v112":reg, "0x3db504f3":imm, "v112":reg

Line 4237: [Comment] 	;;#ASMEND
Line 4238: [Comment] 	;;#ASMSTART
Line 4239: [Instruction] v_mul_f32_e32 (with 3 operands) "v113":reg, "0x3db504f3":imm, "v113":reg

Line 4240: [Comment] 	;;#ASMEND
Line 4241: [Comment] 	;;#ASMSTART
Line 4242: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(10)":expr

Line 4243: [Comment] 	;;#ASMEND
Line 4244: [Comment] 	;;#ASMSTART
Line 4245: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg

Line 4246: [Comment] 	;;#ASMEND
Line 4247: [Comment] 	;;#ASMSTART
Line 4248: [Instruction] ds_read_b128 (with 2 operands) "a[24:27]":reg, "v10 offset:6144":expr

Line 4249: [Comment] 	;;#ASMEND
Line 4250: [Comment] 	;;#ASMSTART
Line 4251: [Instruction] ds_read_b128 (with 2 operands) "a[28:31]":reg, "v10 offset:7168":expr

Line 4252: [Comment] 	;;#ASMEND
Line 4253: [Comment] 	;;#ASMSTART
Line 4254: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg

Line 4255: [Comment] 	;;#ASMEND
Line 4256: [Comment] 	;;#ASMSTART
Line 4257: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(2)":expr

Line 4258: [Comment] 	;;#ASMEND
Line 4259: [Comment] 	;;#ASMSTART
Line 4260: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm

Line 4261: [Comment] 	;;#ASMEND
Line 4262: [Comment] 	;;#ASMSTART
Line 4263: [Instruction] ds_read_b128 (with 2 operands) "a[32:35]":reg, "v10 offset:8192":expr

Line 4264: [Comment] 	;;#ASMEND
Line 4265: [Comment] 	;;#ASMSTART
Line 4266: [Instruction] ds_read_b128 (with 2 operands) "a[36:39]":reg, "v10 offset:9216":expr

Line 4267: [Comment] 	;;#ASMEND
Line 4268: [Comment] 	;;#ASMSTART
Line 4269: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg

Line 4270: [Comment] 	;;#ASMEND
Line 4271: [Comment] 	;;#ASMSTART
Line 4272: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg

Line 4273: [Comment] 	;;#ASMEND
Line 4274: [Comment] 	;;#ASMSTART
Line 4275: [Instruction] ds_read_b128 (with 2 operands) "a[40:43]":reg, "v10 offset:10240":expr

Line 4276: [Comment] 	;;#ASMEND
Line 4277: [Comment] 	;;#ASMSTART
Line 4278: [Instruction] ds_read_b128 (with 2 operands) "a[44:47]":reg, "v10 offset:11264":expr

Line 4279: [Comment] 	;;#ASMEND
Line 4280: [Comment] 	;;#ASMSTART
Line 4281: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg

Line 4282: [Comment] 	;;#ASMEND
Line 4283: [Comment] 	;;#ASMSTART
Line 4284: [Instruction] v_mul_f32_e32 (with 3 operands) "v114":reg, "0x3db504f3":imm, "v114":reg

Line 4285: [Comment] 	;;#ASMEND
Line 4286: [Comment] 	;;#ASMSTART
Line 4287: [Instruction] v_mul_f32_e32 (with 3 operands) "v115":reg, "0x3db504f3":imm, "v115":reg

Line 4288: [Comment] 	;;#ASMEND
Line 4289: [Comment] 	;;#ASMSTART
Line 4290: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm

Line 4291: [Comment] 	;;#ASMEND
Line 4292: [Comment] 	;;#ASMSTART
Line 4293: [Instruction] ds_read_b128 (with 2 operands) "v[62:65]":reg, "v10 offset:12288":expr

Line 4294: [Comment] 	;;#ASMEND
Line 4295: [Comment] 	;;#ASMSTART
Line 4296: [Instruction] ds_read_b128 (with 2 operands) "v[66:69]":reg, "v10 offset:13312":expr

Line 4297: [Comment] 	;;#ASMEND
Line 4298: [Comment] 	;;#ASMSTART
Line 4299: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg

Line 4300: [Comment] 	;;#ASMEND
Line 4301: [Comment] 	;;#ASMSTART
Line 4302: [Instruction] v_mul_f32_e32 (with 3 operands) "v116":reg, "0x3db504f3":imm, "v116":reg

Line 4303: [Comment] 	;;#ASMEND
Line 4304: [Comment] 	;;#ASMSTART
Line 4305: [Instruction] v_mul_f32_e32 (with 3 operands) "v117":reg, "0x3db504f3":imm, "v117":reg

Line 4306: [Comment] 	;;#ASMEND
Line 4307: [Comment] 	;;#ASMSTART
Line 4308: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg

Line 4309: [Comment] 	;;#ASMEND
Line 4310: [Comment] 	;;#ASMSTART
Line 4311: [Instruction] ds_read_b128 (with 2 operands) "v[70:73]":reg, "v10 offset:14336":expr

Line 4312: [Comment] 	;;#ASMEND
Line 4313: [Instruction] s_add_i32 (with 3 operands) "s8":reg, "s62":reg, "0x3000":imm

Line 4314: [Comment] 	;;#ASMSTART
Line 4315: [Instruction] ds_read_b128 (with 2 operands) "v[74:77]":reg, "v10 offset:15360":expr

Line 4316: [Comment] 	;;#ASMEND
Line 4317: [Comment] 	;;#ASMSTART
Line 4318: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg

Line 4319: [Comment] 	;;#ASMEND
Line 4320: [Comment] 	;;#ASMSTART
Line 4321: [Instruction] v_mul_f32_e32 (with 3 operands) "v46":reg, "0x3e0293ee":imm, "v46":reg

Line 4322: [Comment] 	;;#ASMEND
Line 4323: [Comment] 	;;#ASMSTART
Line 4324: [Instruction] v_mul_f32_e32 (with 3 operands) "v47":reg, "0x3e0293ee":imm, "v47":reg

Line 4325: [Comment] 	;;#ASMEND
Line 4326: [Comment] 	;;#ASMSTART
Line 4327: [Instruction] v_mul_f32_e32 (with 3 operands) "v48":reg, "0x3e0293ee":imm, "v48":reg

Line 4328: [Comment] 	;;#ASMEND
Line 4329: [Comment] 	;;#ASMSTART
Line 4330: [Instruction] v_mul_f32_e32 (with 3 operands) "v49":reg, "0x3e0293ee":imm, "v49":reg

Line 4331: [Comment] 	;;#ASMEND
Line 4332: [Comment] 	;;#ASMSTART
Line 4333: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 4334: [Comment] 	;;#ASMEND
Line 4335: [Comment] 	;;#ASMSTART
Line 4336: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm

Line 4337: [Comment] 	;;#ASMEND
Line 4338: [Instruction] v_add_u32_e32 (with 3 operands) "v17":reg, "s8":reg, "v11":reg

Line 4339: [Comment] 	;;#ASMSTART
Line 4340: [Instruction] ds_read_b128 (with 2 operands) "v[78:81]":reg, "v17":reg

Line 4341: [Comment] 	;;#ASMEND
Line 4342: [Comment] 	;;#ASMSTART
Line 4343: [Instruction] ds_read_b128 (with 2 operands) "v[82:85]":reg, "v17 offset:1024":expr

Line 4344: [Comment] 	;;#ASMEND
Line 4345: [Comment] 	;;#ASMSTART
Line 4346: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg

Line 4347: [Comment] 	;;#ASMEND
Line 4348: [Comment] 	;;#ASMSTART
Line 4349: [Instruction] v_subrev_f32_dpp (with 6 operands) "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 4350: [Comment] 	;;#ASMEND
Line 4351: [Comment] 	;;#ASMSTART
Line 4352: [Instruction] v_subrev_f32_dpp (with 6 operands) "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 4353: [Comment] 	;;#ASMEND
Line 4354: [Comment] 	;;#ASMSTART
Line 4355: [Instruction] v_subrev_f32_dpp (with 6 operands) "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 4356: [Comment] 	;;#ASMEND
Line 4357: [Comment] 	;;#ASMSTART
Line 4358: [Instruction] v_subrev_f32_dpp (with 6 operands) "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 4359: [Comment] 	;;#ASMEND
Line 4360: [Comment] 	;;#ASMSTART
Line 4361: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 4362: [Comment] 	;;#ASMEND
Line 4363: [Comment] 	;;#ASMSTART
Line 4364: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg

Line 4365: [Comment] 	;;#ASMEND
Line 4366: [Comment] 	;;#ASMSTART
Line 4367: [Instruction] ds_read_b128 (with 2 operands) "v[86:89]":reg, "v17 offset:2048":expr

Line 4368: [Comment] 	;;#ASMEND
Line 4369: [Comment] 	;;#ASMSTART
Line 4370: [Instruction] ds_read_b128 (with 2 operands) "v[90:93]":reg, "v17 offset:3072":expr

Line 4371: [Comment] 	;;#ASMEND
Line 4372: [Comment] 	;;#ASMSTART
Line 4373: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg

Line 4374: [Comment] 	;;#ASMEND
Line 4375: [Comment] 	;;#ASMSTART
Line 4376: [Instruction] v_mul_f32_e32 (with 3 operands) "v50":reg, "0x3e0293ee":imm, "v50":reg

Line 4377: [Comment] 	;;#ASMEND
Line 4378: [Comment] 	;;#ASMSTART
Line 4379: [Instruction] v_mul_f32_e32 (with 3 operands) "v51":reg, "0x3e0293ee":imm, "v51":reg

Line 4380: [Comment] 	;;#ASMEND
Line 4381: [Comment] 	;;#ASMSTART
Line 4382: [Instruction] v_mul_f32_e32 (with 3 operands) "v52":reg, "0x3e0293ee":imm, "v52":reg

Line 4383: [Comment] 	;;#ASMEND
Line 4384: [Comment] 	;;#ASMSTART
Line 4385: [Instruction] v_mul_f32_e32 (with 3 operands) "v53":reg, "0x3e0293ee":imm, "v53":reg

Line 4386: [Comment] 	;;#ASMEND
Line 4387: [Comment] 	;;#ASMSTART
Line 4388: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 4389: [Comment] 	;;#ASMEND
Line 4390: [Comment] 	;;#ASMSTART
Line 4391: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm

Line 4392: [Comment] 	;;#ASMEND
Line 4393: [Instruction] v_add_u32_e32 (with 3 operands) "v17":reg, "s8":reg, "v12":reg

Line 4394: [Comment] 	;;#ASMSTART
Line 4395: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[94:95]":reg, "v17":reg

Line 4396: [Comment] 	;;#ASMEND
Line 4397: [Comment] 	;;#ASMSTART
Line 4398: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[96:97]":reg, "v17 offset:256":expr

Line 4399: [Comment] 	;;#ASMEND
Line 4400: [Comment] 	;;#ASMSTART
Line 4401: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[98:99]":reg, "v17 offset:1024":expr

Line 4402: [Comment] 	;;#ASMEND
Line 4403: [Comment] 	;;#ASMSTART
Line 4404: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[100:101]":reg, "v17 offset:1280":expr

Line 4405: [Comment] 	;;#ASMEND
Line 4406: [Comment] 	;;#ASMSTART
Line 4407: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg

Line 4408: [Comment] 	;;#ASMEND
Line 4409: [Comment] 	;;#ASMSTART
Line 4410: [Instruction] v_subrev_f32_dpp (with 6 operands) "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 4411: [Comment] 	;;#ASMEND
Line 4412: [Comment] 	;;#ASMSTART
Line 4413: [Instruction] v_subrev_f32_dpp (with 6 operands) "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 4414: [Comment] 	;;#ASMEND
Line 4415: [Comment] 	;;#ASMSTART
Line 4416: [Instruction] v_subrev_f32_dpp (with 6 operands) "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 4417: [Comment] 	;;#ASMEND
Line 4418: [Comment] 	;;#ASMSTART
Line 4419: [Instruction] v_subrev_f32_dpp (with 6 operands) "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 4420: [Comment] 	;;#ASMEND
Line 4421: [Comment] 	;;#ASMSTART
Line 4422: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 4423: [Comment] 	;;#ASMEND
Line 4424: [Comment] 	;;#ASMSTART
Line 4425: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg

Line 4426: [Comment] 	;;#ASMEND
Line 4427: [Comment] 	;;#ASMSTART
Line 4428: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[102:103]":reg, "v17 offset:2048":expr

Line 4429: [Comment] 	;;#ASMEND
Line 4430: [Comment] 	;;#ASMSTART
Line 4431: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[104:105]":reg, "v17 offset:2304":expr

Line 4432: [Comment] 	;;#ASMEND
Line 4433: [Comment] 	;;#ASMSTART
Line 4434: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[106:107]":reg, "v17 offset:3072":expr

Line 4435: [Comment] 	;;#ASMEND
Line 4436: [Comment] 	;;#ASMSTART
Line 4437: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[108:109]":reg, "v17 offset:3328":expr

Line 4438: [Comment] 	;;#ASMEND
Line 4439: [Comment] 	;;#ASMSTART
Line 4440: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg

Line 4441: [Comment] 	;;#ASMEND
Line 4442: [Comment] 	;;#ASMSTART
Line 4443: [Instruction] v_mul_f32_e32 (with 3 operands) "v54":reg, "0x3e0293ee":imm, "v54":reg

Line 4444: [Comment] 	;;#ASMEND
Line 4445: [Comment] 	;;#ASMSTART
Line 4446: [Instruction] v_mul_f32_e32 (with 3 operands) "v55":reg, "0x3e0293ee":imm, "v55":reg

Line 4447: [Comment] 	;;#ASMEND
Line 4448: [Comment] 	;;#ASMSTART
Line 4449: [Instruction] v_mul_f32_e32 (with 3 operands) "v56":reg, "0x3e0293ee":imm, "v56":reg

Line 4450: [Comment] 	;;#ASMEND
Line 4451: [Comment] 	;;#ASMSTART
Line 4452: [Instruction] v_mul_f32_e32 (with 3 operands) "v57":reg, "0x3e0293ee":imm, "v57":reg

Line 4453: [Comment] 	;;#ASMEND
Line 4454: [Comment] 	;;#ASMSTART
Line 4455: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 4456: [Comment] 	;;#ASMEND
Line 4457: [Comment] 	;;#ASMSTART
Line 4458: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm

Line 4459: [Comment] 	;;#ASMEND
Line 4460: [Comment] 	;;#ASMSTART
Line 4461: [Instruction] v_subrev_f32_dpp (with 6 operands) "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 4462: [Comment] 	;;#ASMEND
Line 4463: [Comment] 	;;#ASMSTART
Line 4464: [Instruction] v_subrev_f32_dpp (with 6 operands) "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 4465: [Comment] 	;;#ASMEND
Line 4466: [Comment] 	;;#ASMSTART
Line 4467: [Instruction] v_subrev_f32_dpp (with 6 operands) "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 4468: [Comment] 	;;#ASMEND
Line 4469: [Comment] 	;;#ASMSTART
Line 4470: [Instruction] v_subrev_f32_dpp (with 6 operands) "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 4471: [Comment] 	;;#ASMEND
Line 4472: [Comment] 	;;#ASMSTART
Line 4473: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg

Line 4474: [Comment] 	;;#ASMEND
Line 4475: [Comment] 	;;#ASMSTART
Line 4476: [Instruction] v_exp_f32_e32 (with 2 operands) "v46":reg, "v46":reg

Line 4477: [Comment] 	;;#ASMEND
Line 4478: [Comment] 	;;#ASMSTART
Line 4479: [Instruction] v_exp_f32_e32 (with 2 operands) "v47":reg, "v47":reg

Line 4480: [Comment] 	;;#ASMEND
Line 4481: [Comment] 	;;#ASMSTART
Line 4482: [Instruction] v_exp_f32_e32 (with 2 operands) "v48":reg, "v48":reg

Line 4483: [Comment] 	;;#ASMEND
Line 4484: [Comment] 	;;#ASMSTART
Line 4485: [Instruction] v_exp_f32_e32 (with 2 operands) "v49":reg, "v49":reg

Line 4486: [Comment] 	;;#ASMEND
Line 4487: [Comment] 	;;#ASMSTART
Line 4488: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg

Line 4489: [Comment] 	;;#ASMEND
Line 4490: [Instruction] v_add_u32_e32 (with 3 operands) "v17":reg, "s1":reg, "v12":reg

Line 4491: [Comment] 	;;#ASMSTART
Line 4492: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[112:113]":reg, "v17":reg

Line 4493: [Comment] 	;;#ASMEND
Line 4494: [Comment] 	;;#ASMSTART
Line 4495: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[114:115]":reg, "v17 offset:256":expr

Line 4496: [Comment] 	;;#ASMEND
Line 4497: [Comment] 	;;#ASMSTART
Line 4498: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg

Line 4499: [Comment] 	;;#ASMEND
Line 4500: [Comment] 	;;#ASMSTART
Line 4501: [Instruction] v_exp_f32_e32 (with 2 operands) "v50":reg, "v50":reg

Line 4502: [Comment] 	;;#ASMEND
Line 4503: [Comment] 	;;#ASMSTART
Line 4504: [Instruction] v_exp_f32_e32 (with 2 operands) "v51":reg, "v51":reg

Line 4505: [Comment] 	;;#ASMEND
Line 4506: [Comment] 	;;#ASMSTART
Line 4507: [Instruction] v_exp_f32_e32 (with 2 operands) "v52":reg, "v52":reg

Line 4508: [Comment] 	;;#ASMEND
Line 4509: [Comment] 	;;#ASMSTART
Line 4510: [Instruction] v_exp_f32_e32 (with 2 operands) "v53":reg, "v53":reg

Line 4511: [Comment] 	;;#ASMEND
Line 4512: [Comment] 	;;#ASMSTART
Line 4513: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm

Line 4514: [Comment] 	;;#ASMEND
Line 4515: [Comment] 	;;#ASMSTART
Line 4516: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[116:117]":reg, "v17 offset:1024":expr

Line 4517: [Comment] 	;;#ASMEND
Line 4518: [Comment] 	;;#ASMSTART
Line 4519: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[118:119]":reg, "v17 offset:1280":expr

Line 4520: [Comment] 	;;#ASMEND
Line 4521: [Comment] 	;;#ASMSTART
Line 4522: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg

Line 4523: [Comment] 	;;#ASMEND
Line 4524: [Comment] 	;;#ASMSTART
Line 4525: [Instruction] v_mul_f32_e32 (with 3 operands) "v58":reg, "0x3e0293ee":imm, "v58":reg

Line 4526: [Comment] 	;;#ASMEND
Line 4527: [Comment] 	;;#ASMSTART
Line 4528: [Instruction] v_mul_f32_e32 (with 3 operands) "v59":reg, "0x3e0293ee":imm, "v59":reg

Line 4529: [Comment] 	;;#ASMEND
Line 4530: [Comment] 	;;#ASMSTART
Line 4531: [Instruction] v_mul_f32_e32 (with 3 operands) "v60":reg, "0x3e0293ee":imm, "v60":reg

Line 4532: [Comment] 	;;#ASMEND
Line 4533: [Comment] 	;;#ASMSTART
Line 4534: [Instruction] v_mul_f32_e32 (with 3 operands) "v61":reg, "0x3e0293ee":imm, "v61":reg

Line 4535: [Comment] 	;;#ASMEND
Line 4536: [Comment] 	;;#ASMSTART
Line 4537: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg

Line 4538: [Comment] 	;;#ASMEND
Line 4539: [Comment] 	;;#ASMSTART
Line 4540: [Instruction] v_subrev_f32_dpp (with 6 operands) "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 4541: [Comment] 	;;#ASMEND
Line 4542: [Comment] 	;;#ASMSTART
Line 4543: [Instruction] v_subrev_f32_dpp (with 6 operands) "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 4544: [Comment] 	;;#ASMEND
Line 4545: [Comment] 	;;#ASMSTART
Line 4546: [Instruction] v_subrev_f32_dpp (with 6 operands) "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 4547: [Comment] 	;;#ASMEND
Line 4548: [Comment] 	;;#ASMSTART
Line 4549: [Instruction] v_subrev_f32_dpp (with 6 operands) "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 4550: [Comment] 	;;#ASMEND
Line 4551: [Comment] 	;;#ASMSTART
Line 4552: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg

Line 4553: [Comment] 	;;#ASMEND
Line 4554: [Comment] 	;;#ASMSTART
Line 4555: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v118":reg, "v46":reg, "v47":reg

Line 4556: [Comment] 	;;#ASMEND
Line 4557: [Comment] 	;;#ASMSTART
Line 4558: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v119":reg, "v48":reg, "v49":reg

Line 4559: [Comment] 	;;#ASMEND
Line 4560: [Comment] 	;;#ASMSTART
Line 4561: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm

Line 4562: [Comment] 	;;#ASMEND
Line 4563: [Comment] 	;;#ASMSTART
Line 4564: [Instruction] v_exp_f32_e32 (with 2 operands) "v54":reg, "v54":reg

Line 4565: [Comment] 	;;#ASMEND
Line 4566: [Comment] 	;;#ASMSTART
Line 4567: [Instruction] v_exp_f32_e32 (with 2 operands) "v55":reg, "v55":reg

Line 4568: [Comment] 	;;#ASMEND
Line 4569: [Comment] 	;;#ASMSTART
Line 4570: [Instruction] v_exp_f32_e32 (with 2 operands) "v56":reg, "v56":reg

Line 4571: [Comment] 	;;#ASMEND
Line 4572: [Comment] 	;;#ASMSTART
Line 4573: [Instruction] v_exp_f32_e32 (with 2 operands) "v57":reg, "v57":reg

Line 4574: [Comment] 	;;#ASMEND
Line 4575: [Comment] 	;;#ASMSTART
Line 4576: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg

Line 4577: [Comment] 	;;#ASMEND
Line 4578: [Comment] 	;;#ASMSTART
Line 4579: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v120":reg, "v50":reg, "v51":reg

Line 4580: [Comment] 	;;#ASMEND
Line 4581: [Comment] 	;;#ASMSTART
Line 4582: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v121":reg, "v52":reg, "v53":reg

Line 4583: [Comment] 	;;#ASMEND
Line 4584: [Comment] 	;;#ASMSTART
Line 4585: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg

Line 4586: [Comment] 	;;#ASMEND
Line 4587: [Comment] 	;;#ASMSTART
Line 4588: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[120:121]":reg, "v17 offset:2048":expr

Line 4589: [Comment] 	;;#ASMEND
Line 4590: [Comment] 	;;#ASMSTART
Line 4591: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[122:123]":reg, "v17 offset:2304":expr

Line 4592: [Comment] 	;;#ASMEND
Line 4593: [Comment] 	;;#ASMSTART
Line 4594: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg

Line 4595: [Comment] 	;;#ASMEND
Line 4596: [Comment] 	;;#ASMSTART
Line 4597: [Instruction] v_exp_f32_e32 (with 2 operands) "v58":reg, "v58":reg

Line 4598: [Comment] 	;;#ASMEND
Line 4599: [Comment] 	;;#ASMSTART
Line 4600: [Instruction] v_exp_f32_e32 (with 2 operands) "v59":reg, "v59":reg

Line 4601: [Comment] 	;;#ASMEND
Line 4602: [Comment] 	;;#ASMSTART
Line 4603: [Instruction] v_exp_f32_e32 (with 2 operands) "v60":reg, "v60":reg

Line 4604: [Comment] 	;;#ASMEND
Line 4605: [Comment] 	;;#ASMSTART
Line 4606: [Instruction] v_exp_f32_e32 (with 2 operands) "v61":reg, "v61":reg

Line 4607: [Comment] 	;;#ASMEND
Line 4608: [Comment] 	;;#ASMSTART
Line 4609: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm

Line 4610: [Comment] 	;;#ASMEND
Line 4611: [Comment] 	;;#ASMSTART
Line 4612: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[124:125]":reg, "v17 offset:3072":expr

Line 4613: [Comment] 	;;#ASMEND
Line 4614: [Comment] 	;;#ASMSTART
Line 4615: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[126:127]":reg, "v17 offset:3328":expr

Line 4616: [Comment] 	;;#ASMEND
Line 4617: [Comment] 	;;#ASMSTART
Line 4618: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg

Line 4619: [Comment] 	;;#ASMEND
Line 4620: [Comment] 	;;#ASMSTART
Line 4621: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v122":reg, "v54":reg, "v55":reg

Line 4622: [Comment] 	;;#ASMEND
Line 4623: [Comment] 	;;#ASMSTART
Line 4624: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v123":reg, "v56":reg, "v57":reg

Line 4625: [Comment] 	;;#ASMEND
Line 4626: [Comment] 	;;#ASMSTART
Line 4627: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v124":reg, "v58":reg, "v59":reg

Line 4628: [Comment] 	;;#ASMEND
Line 4629: [Comment] 	;;#ASMSTART
Line 4630: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v125":reg, "v60":reg, "v61":reg

Line 4631: [Comment] 	;;#ASMEND
Line 4632: [Comment] 	;;#ASMSTART
Line 4633: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg

Line 4634: [Comment] 	;;#ASMEND
Line 4635: [Comment] 	;;#ASMSTART
Line 4636: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v118":reg, "v120":reg

Line 4637: [Comment] 	;;#ASMEND
Line 4638: [Comment] 	;;#ASMSTART
Line 4639: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v119":reg, "v121":reg

Line 4640: [Comment] 	;;#ASMEND
Line 4641: [Comment] 	;;#ASMSTART
Line 4642: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v122":reg, "v124":reg

Line 4643: [Comment] 	;;#ASMEND
Line 4644: [Comment] 	;;#ASMSTART
Line 4645: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v123":reg, "v125":reg

Line 4646: [Comment] 	;;#ASMEND
Line 4647: [Comment] 	;;#ASMSTART
Line 4648: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg

Line 4649: [Comment] 	;;#ASMEND
Line 4650: [Comment] 	;;#ASMSTART
Line 4651: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 4652: [Comment] 	;;#ASMEND
Line 4653: [Comment] 	;;#ASMSTART
Line 4654: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg

Line 4655: [Comment] 	;;#ASMEND
Line 4656: [Comment] 	;;#ASMSTART
Line 4657: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[0:1]":reg, "v1":reg

Line 4658: [Comment] 	;;#ASMEND
Line 4659: [Comment] 	;;#ASMSTART
Line 4660: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[2:3]":reg, "v1 offset:4096":expr

Line 4661: [Comment] 	;;#ASMEND
Line 4662: [Comment] 	;;#ASMSTART
Line 4663: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[4:5]":reg, "v1 offset:512":expr

Line 4664: [Comment] 	;;#ASMEND
Line 4665: [Comment] 	;;#ASMSTART
Line 4666: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[6:7]":reg, "v1 offset:4608":expr

Line 4667: [Comment] 	;;#ASMEND
Line 4668: [Comment] 	;;#ASMSTART
Line 4669: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg

Line 4670: [Comment] 	;;#ASMEND
Line 4671: [Comment] 	;;#ASMSTART
Line 4672: [Instruction] v_subrev_f32_dpp (with 6 operands) "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 4673: [Comment] 	;;#ASMEND
Line 4674: [Comment] 	;;#ASMSTART
Line 4675: [Instruction] v_subrev_f32_dpp (with 6 operands) "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 4676: [Comment] 	;;#ASMEND
Line 4677: [Comment] 	;;#ASMSTART
Line 4678: [Instruction] v_subrev_f32_dpp (with 6 operands) "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 4679: [Comment] 	;;#ASMEND
Line 4680: [Comment] 	;;#ASMSTART
Line 4681: [Instruction] v_subrev_f32_dpp (with 6 operands) "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 4682: [Comment] 	;;#ASMEND
Line 4683: [Comment] 	;;#ASMSTART
Line 4684: [Instruction] v_subrev_f32_dpp (with 6 operands) "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 4685: [Comment] 	;;#ASMEND
Line 4686: [Comment] 	;;#ASMSTART
Line 4687: [Instruction] v_subrev_f32_dpp (with 6 operands) "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 4688: [Comment] 	;;#ASMEND
Line 4689: [Comment] 	;;#ASMSTART
Line 4690: [Instruction] v_subrev_f32_dpp (with 6 operands) "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 4691: [Comment] 	;;#ASMEND
Line 4692: [Comment] 	;;#ASMSTART
Line 4693: [Instruction] v_subrev_f32_dpp (with 6 operands) "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 4694: [Comment] 	;;#ASMEND
Line 4695: [Comment] 	;;#ASMSTART
Line 4696: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg

Line 4697: [Comment] 	;;#ASMEND
Line 4698: [Comment] 	;;#ASMSTART
Line 4699: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[8:9]":reg, "v1 offset:8192":expr

Line 4700: [Comment] 	;;#ASMEND
Line 4701: [Comment] 	;;#ASMSTART
Line 4702: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[10:11]":reg, "v1 offset:12288":expr

Line 4703: [Comment] 	;;#ASMEND
Line 4704: [Comment] 	;;#ASMSTART
Line 4705: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[12:13]":reg, "v1 offset:8704":expr

Line 4706: [Comment] 	;;#ASMEND
Line 4707: [Comment] 	;;#ASMSTART
Line 4708: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[14:15]":reg, "v1 offset:12800":expr

Line 4709: [Comment] 	;;#ASMEND
Line 4710: [Comment] 	;;#ASMSTART
Line 4711: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg

Line 4712: [Comment] 	;;#ASMEND
Line 4713: [Comment] 	;;#ASMSTART
Line 4714: [Instruction] v_mul_f32_e32 (with 3 operands) "v62":reg, "v46":reg, "v62":reg

Line 4715: [Comment] 	;;#ASMEND
Line 4716: [Comment] 	;;#ASMSTART
Line 4717: [Instruction] v_mul_f32_e32 (with 3 operands) "v63":reg, "v47":reg, "v63":reg

Line 4718: [Comment] 	;;#ASMEND
Line 4719: [Comment] 	;;#ASMSTART
Line 4720: [Instruction] v_mul_f32_e32 (with 3 operands) "v64":reg, "v48":reg, "v64":reg

Line 4721: [Comment] 	;;#ASMEND
Line 4722: [Comment] 	;;#ASMSTART
Line 4723: [Instruction] v_mul_f32_e32 (with 3 operands) "v65":reg, "v49":reg, "v65":reg

Line 4724: [Comment] 	;;#ASMEND
Line 4725: [Comment] 	;;#ASMSTART
Line 4726: [Instruction] v_mul_f32_e32 (with 3 operands) "v66":reg, "v50":reg, "v66":reg

Line 4727: [Comment] 	;;#ASMEND
Line 4728: [Comment] 	;;#ASMSTART
Line 4729: [Instruction] v_mul_f32_e32 (with 3 operands) "v67":reg, "v51":reg, "v67":reg

Line 4730: [Comment] 	;;#ASMEND
Line 4731: [Comment] 	;;#ASMSTART
Line 4732: [Instruction] v_mul_f32_e32 (with 3 operands) "v68":reg, "v52":reg, "v68":reg

Line 4733: [Comment] 	;;#ASMEND
Line 4734: [Comment] 	;;#ASMSTART
Line 4735: [Instruction] v_mul_f32_e32 (with 3 operands) "v69":reg, "v53":reg, "v69":reg

Line 4736: [Comment] 	;;#ASMEND
Line 4737: [Comment] 	;;#ASMSTART
Line 4738: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v62":reg, "v62":reg, "v63":reg

Line 4739: [Comment] 	;;#ASMEND
Line 4740: [Comment] 	;;#ASMSTART
Line 4741: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v63":reg, "v64":reg, "v65":reg

Line 4742: [Comment] 	;;#ASMEND
Line 4743: [Comment] 	;;#ASMSTART
Line 4744: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v64":reg, "v66":reg, "v67":reg

Line 4745: [Comment] 	;;#ASMEND
Line 4746: [Comment] 	;;#ASMSTART
Line 4747: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v65":reg, "v68":reg, "v69":reg

Line 4748: [Comment] 	;;#ASMEND
Line 4749: [Comment] 	;;#ASMSTART
Line 4750: [Instruction] v_subrev_f32_dpp (with 6 operands) "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 4751: [Comment] 	;;#ASMEND
Line 4752: [Comment] 	;;#ASMSTART
Line 4753: [Instruction] v_subrev_f32_dpp (with 6 operands) "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 4754: [Comment] 	;;#ASMEND
Line 4755: [Comment] 	;;#ASMSTART
Line 4756: [Instruction] v_subrev_f32_dpp (with 6 operands) "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 4757: [Comment] 	;;#ASMEND
Line 4758: [Comment] 	;;#ASMSTART
Line 4759: [Instruction] v_subrev_f32_dpp (with 6 operands) "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 4760: [Comment] 	;;#ASMEND
Line 4761: [Comment] 	;;#ASMSTART
Line 4762: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg

Line 4763: [Comment] 	;;#ASMEND
Line 4764: [Comment] 	;;#ASMSTART
Line 4765: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[16:17]":reg, "v1 offset:16384":expr

Line 4766: [Comment] 	;;#ASMEND
Line 4767: [Comment] 	;;#ASMSTART
Line 4768: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[18:19]":reg, "v1 offset:20480":expr

Line 4769: [Comment] 	;;#ASMEND
Line 4770: [Comment] 	;;#ASMSTART
Line 4771: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[62:63]":reg

Line 4772: [Comment] 	;;#ASMEND
Line 4773: [Comment] 	;;#ASMSTART
Line 4774: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[64:65] offset:512":reg

Line 4775: [Comment] 	;;#ASMEND
Line 4776: [Comment] 	;;#ASMSTART
Line 4777: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg

Line 4778: [Comment] 	;;#ASMEND
Line 4779: [Comment] 	;;#ASMSTART
Line 4780: [Instruction] v_subrev_f32_dpp (with 6 operands) "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 4781: [Comment] 	;;#ASMEND
Line 4782: [Comment] 	;;#ASMSTART
Line 4783: [Instruction] v_subrev_f32_dpp (with 6 operands) "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 4784: [Comment] 	;;#ASMEND
Line 4785: [Comment] 	;;#ASMSTART
Line 4786: [Instruction] v_subrev_f32_dpp (with 6 operands) "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 4787: [Comment] 	;;#ASMEND
Line 4788: [Comment] 	;;#ASMSTART
Line 4789: [Instruction] v_subrev_f32_dpp (with 6 operands) "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 4790: [Comment] 	;;#ASMEND
Line 4791: [Comment] 	;;#ASMSTART
Line 4792: [Instruction] v_mul_f32_e32 (with 3 operands) "v70":reg, "v54":reg, "v70":reg

Line 4793: [Comment] 	;;#ASMEND
Line 4794: [Comment] 	;;#ASMSTART
Line 4795: [Instruction] v_mul_f32_e32 (with 3 operands) "v71":reg, "v55":reg, "v71":reg

Line 4796: [Comment] 	;;#ASMEND
Line 4797: [Comment] 	;;#ASMSTART
Line 4798: [Instruction] v_mul_f32_e32 (with 3 operands) "v72":reg, "v56":reg, "v72":reg

Line 4799: [Comment] 	;;#ASMEND
Line 4800: [Comment] 	;;#ASMSTART
Line 4801: [Instruction] v_mul_f32_e32 (with 3 operands) "v73":reg, "v57":reg, "v73":reg

Line 4802: [Comment] 	;;#ASMEND
Line 4803: [Comment] 	;;#ASMSTART
Line 4804: [Instruction] v_mul_f32_e32 (with 3 operands) "v74":reg, "v58":reg, "v74":reg

Line 4805: [Comment] 	;;#ASMEND
Line 4806: [Comment] 	;;#ASMSTART
Line 4807: [Instruction] v_mul_f32_e32 (with 3 operands) "v75":reg, "v59":reg, "v75":reg

Line 4808: [Comment] 	;;#ASMEND
Line 4809: [Comment] 	;;#ASMSTART
Line 4810: [Instruction] v_mul_f32_e32 (with 3 operands) "v76":reg, "v60":reg, "v76":reg

Line 4811: [Comment] 	;;#ASMEND
Line 4812: [Comment] 	;;#ASMSTART
Line 4813: [Instruction] v_mul_f32_e32 (with 3 operands) "v77":reg, "v61":reg, "v77":reg

Line 4814: [Comment] 	;;#ASMEND
Line 4815: [Comment] 	;;#ASMSTART
Line 4816: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v66":reg, "v70":reg, "v71":reg

Line 4817: [Comment] 	;;#ASMEND
Line 4818: [Comment] 	;;#ASMSTART
Line 4819: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v67":reg, "v72":reg, "v73":reg

Line 4820: [Comment] 	;;#ASMEND
Line 4821: [Comment] 	;;#ASMSTART
Line 4822: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v68":reg, "v74":reg, "v75":reg

Line 4823: [Comment] 	;;#ASMEND
Line 4824: [Comment] 	;;#ASMSTART
Line 4825: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v69":reg, "v76":reg, "v77":reg

Line 4826: [Comment] 	;;#ASMEND
Line 4827: [Comment] 	;;#ASMSTART
Line 4828: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg

Line 4829: [Comment] 	;;#ASMEND
Line 4830: [Instruction] v_add_u32_e32 (with 3 operands) "v17":reg, "s25":reg, "v13":reg

Line 4831: [Comment] 	;;#ASMSTART
Line 4832: [Instruction] ds_read_b32 (with 2 operands) "v126":reg, "v17":reg

Line 4833: [Unknown]
Line 4834: [Comment] 	;;#ASMEND
Line 4835: [Instruction] v_add_u32_e32 (with 3 operands) "v17":reg, "s39":reg, "v13":reg

Line 4836: [Comment] 	;;#ASMSTART
Line 4837: [Instruction] ds_read_b32 (with 2 operands) "v127":reg, "v17":reg

Line 4838: [Unknown]
Line 4839: [Comment] 	;;#ASMEND
Line 4840: [Comment] 	;;#ASMSTART
Line 4841: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[66:67] offset:1024":reg

Line 4842: [Comment] 	;;#ASMEND
Line 4843: [Comment] 	;;#ASMSTART
Line 4844: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[68:69] offset:1536":reg

Line 4845: [Comment] 	;;#ASMEND
Line 4846: [Comment] 	;;#ASMSTART
Line 4847: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg

Line 4848: [Comment] 	;;#ASMEND
Line 4849: [Comment] 	;;#ASMSTART
Line 4850: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v62":reg, "v64":reg

Line 4851: [Comment] 	;;#ASMEND
Line 4852: [Comment] 	;;#ASMSTART
Line 4853: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v63":reg, "v65":reg

Line 4854: [Comment] 	;;#ASMEND
Line 4855: [Comment] 	;;#ASMSTART
Line 4856: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v66":reg, "v68":reg

Line 4857: [Comment] 	;;#ASMEND
Line 4858: [Comment] 	;;#ASMSTART
Line 4859: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v67":reg, "v69":reg

Line 4860: [Comment] 	;;#ASMEND
Line 4861: [Comment] 	;;#ASMSTART
Line 4862: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(12)":expr

Line 4863: [Comment] 	;;#ASMEND
Line 4864: [Comment] 	;;#ASMSTART
Line 4865: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg

Line 4866: [Comment] 	;;#ASMEND
Line 4867: [Comment] 	;;#ASMSTART
Line 4868: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[20:21]":reg, "v1 offset:16896":expr

Line 4869: [Comment] 	;;#ASMEND
Line 4870: [Comment] 	;;#ASMSTART
Line 4871: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[22:23]":reg, "v1 offset:20992":expr

Line 4872: [Comment] 	;;#ASMEND
Line 4873: [Comment] 	;;#ASMSTART
Line 4874: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[24:25]":reg, "v1 offset:24576":expr

Line 4875: [Comment] 	;;#ASMEND
Line 4876: [Comment] 	;;#ASMSTART
Line 4877: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[26:27]":reg, "v1 offset:28672":expr

Line 4878: [Comment] 	;;#ASMEND
Line 4879: [Comment] 	;;#ASMSTART
Line 4880: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[28:29]":reg, "v1 offset:25088":expr

Line 4881: [Comment] 	;;#ASMEND
Line 4882: [Comment] 	;;#ASMSTART
Line 4883: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[30:31]":reg, "v1 offset:29184":expr

Line 4884: [Comment] 	;;#ASMEND
Line 4885: [Comment] 	;;#ASMSTART
Line 4886: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[32:33]":reg, "v1 offset:32768":expr

Line 4887: [Comment] 	;;#ASMEND
Line 4888: [Comment] 	;;#ASMSTART
Line 4889: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[34:35]":reg, "v1 offset:36864":expr

Line 4890: [Comment] 	;;#ASMEND
Line 4891: [Comment] 	;;#ASMSTART
Line 4892: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg

Line 4893: [Comment] 	;;#ASMEND
Line 4894: [Comment] 	;;#ASMSTART
Line 4895: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 4896: [Comment] 	;;#ASMEND
Line 4897: [Instruction] s_barrier (with 0 operands)

Line 4898: [Comment] 	;;#ASMSTART
Line 4899: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg

Line 4900: [Comment] 	;;#ASMEND
Line 4901: [Comment] 	;;#ASMSTART
Line 4902: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[30:31]":reg, "v4":reg

Line 4903: [Comment] 	;;#ASMEND
Line 4904: [Comment] 	;;#ASMSTART
Line 4905: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[32:33]":reg, "v4 offset:512":expr

Line 4906: [Comment] 	;;#ASMEND
Line 4907: [Comment] 	;;#ASMSTART
Line 4908: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[34:35]":reg, "v4 offset:1024":expr

Line 4909: [Comment] 	;;#ASMEND
Line 4910: [Comment] 	;;#ASMSTART
Line 4911: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[36:37]":reg, "v4 offset:1536":expr

Line 4912: [Comment] 	;;#ASMEND
Line 4913: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s0":reg, "s13":reg

Line 4914: [Comment] 	;;#ASMSTART
Line 4915: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[38:39]":reg, "v4 offset:2048":expr

Line 4916: [Comment] 	;;#ASMEND
Line 4917: [Instruction] s_ashr_i32 (with 3 operands) "s1":reg, "s0":reg, "31":imm

Line 4918: [Comment] 	;;#ASMSTART
Line 4919: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[40:41]":reg, "v4 offset:2560":expr

Line 4920: [Comment] 	;;#ASMEND
Line 4921: [Instruction] s_lshl_b64 (with 3 operands) "s[0:1]":reg, "s[0:1]":reg, "1":imm

Line 4922: [Comment] 	;;#ASMSTART
Line 4923: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[42:43]":reg, "v4 offset:3072":expr

Line 4924: [Comment] 	;;#ASMEND
Line 4925: [Instruction] s_add_u32 (with 3 operands) "s8":reg, "s6":reg, "s0":reg

Line 4926: [Comment] 	;;#ASMSTART
Line 4927: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[44:45]":reg, "v4 offset:3584":expr

Line 4928: [Comment] 	;;#ASMEND
Line 4929: [Comment] 	;;#ASMSTART
Line 4930: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg

Line 4931: [Comment] 	;;#ASMEND
Line 4932: [Comment] 	;;#ASMSTART
Line 4933: [Instruction] v_mul_f32_e32 (with 3 operands) "v126":reg, "0x3fb8aa3b":imm, "v126":reg

Line 4934: [Comment] 	;;#ASMEND
Line 4935: [Instruction] s_addc_u32 (with 3 operands) "s9":reg, "s7":reg, "s1":reg

Line 4936: [Comment] 	;;#ASMSTART
Line 4937: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v110":reg, "v110":reg, "v111":reg

Line 4938: [Comment] 	;;#ASMEND
Line 4939: [Comment] 	;;#ASMSTART
Line 4940: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v111":reg, "v112":reg, "v113":reg

Line 4941: [Comment] 	;;#ASMEND
Line 4942: [Comment] 	;;#ASMSTART
Line 4943: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label

Line 4944: [Comment] 	;;#ASMEND
Line 4945: [Comment] 	;;#ASMSTART
Line 4946: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label

Line 4947: [Comment] 	;;#ASMEND
Line 4948: [Comment] 	;;#ASMSTART
Line 4949: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg

Line 4950: [Comment] 	;;#ASMEND
Line 4951: [Comment] 	;;#ASMSTART
Line 4952: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[46:47]":reg, "v4 offset:4096":expr

Line 4953: [Comment] 	;;#ASMEND
Line 4954: [Comment] 	;;#ASMSTART
Line 4955: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[48:49]":reg, "v4 offset:4608":expr

Line 4956: [Comment] 	;;#ASMEND
Line 4957: [Comment] 	;;#ASMSTART
Line 4958: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[50:51]":reg, "v4 offset:5120":expr

Line 4959: [Comment] 	;;#ASMEND
Line 4960: [Comment] 	;;#ASMSTART
Line 4961: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[52:53]":reg, "v4 offset:5632":expr

Line 4962: [Comment] 	;;#ASMEND
Line 4963: [Comment] 	;;#ASMSTART
Line 4964: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[36:37]":reg, "v1 offset:33280":expr

Line 4965: [Comment] 	;;#ASMEND
Line 4966: [Comment] 	;;#ASMSTART
Line 4967: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[38:39]":reg, "v1 offset:37376":expr

Line 4968: [Comment] 	;;#ASMEND
Line 4969: [Comment] 	;;#ASMSTART
Line 4970: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[40:41]":reg, "v1 offset:40960":expr

Line 4971: [Comment] 	;;#ASMEND
Line 4972: [Comment] 	;;#ASMSTART
Line 4973: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[42:43]":reg, "v1 offset:45056":expr

Line 4974: [Comment] 	;;#ASMEND
Line 4975: [Comment] 	;;#ASMSTART
Line 4976: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg

Line 4977: [Comment] 	;;#ASMEND
Line 4978: [Comment] 	;;#ASMSTART
Line 4979: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v114":reg, "v114":reg, "v115":reg

Line 4980: [Comment] 	;;#ASMEND
Line 4981: [Comment] 	;;#ASMSTART
Line 4982: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v115":reg, "v116":reg, "v117":reg

Line 4983: [Comment] 	;;#ASMEND
Line 4984: [Comment] 	;;#ASMSTART
Line 4985: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label

Line 4986: [Comment] 	;;#ASMEND
Line 4987: [Comment] 	;;#ASMSTART
Line 4988: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label

Line 4989: [Comment] 	;;#ASMEND
Line 4990: [Comment] 	;;#ASMSTART
Line 4991: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg

Line 4992: [Comment] 	;;#ASMEND
Line 4993: [Comment] 	;;#ASMSTART
Line 4994: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[54:55]":reg, "v4 offset:6144":expr

Line 4995: [Comment] 	;;#ASMEND
Line 4996: [Comment] 	;;#ASMSTART
Line 4997: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[56:57]":reg, "v4 offset:6656":expr

Line 4998: [Comment] 	;;#ASMEND
Line 4999: [Comment] 	;;#ASMSTART
Line 5000: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[58:59]":reg, "v4 offset:7168":expr

Line 5001: [Comment] 	;;#ASMEND
Line 5002: [Comment] 	;;#ASMSTART
Line 5003: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[60:61]":reg, "v4 offset:7680":expr

Line 5004: [Comment] 	;;#ASMEND
Line 5005: [Comment] 	;;#ASMSTART
Line 5006: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[44:45]":reg, "v1 offset:41472":expr

Line 5007: [Comment] 	;;#ASMEND
Line 5008: [Comment] 	;;#ASMSTART
Line 5009: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[46:47]":reg, "v1 offset:45568":expr

Line 5010: [Comment] 	;;#ASMEND
Line 5011: [Comment] 	;;#ASMSTART
Line 5012: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg

Line 5013: [Comment] 	;;#ASMEND
Line 5014: [Comment] 	;;#ASMSTART
Line 5015: [Instruction] s_waitcnt (with 1 operands) "vmcnt(4) lgkmcnt(6)":expr

Line 5016: [Comment] 	;;#ASMEND
Line 5017: [Instruction] s_barrier (with 0 operands)

Line 5018: [Comment] 	;;#ASMSTART
Line 5019: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm

Line 5020: [Comment] 	;;#ASMEND
Line 5021: [Comment] 	;;#ASMSTART
Line 5022: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[62:63]":reg, "v1 offset:49152":expr

Line 5023: [Comment] 	;;#ASMEND
Line 5024: [Comment] 	;;#ASMSTART
Line 5025: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[64:65]":reg, "v1 offset:53248":expr

Line 5026: [Comment] 	;;#ASMEND
Line 5027: [Comment] 	;;#ASMSTART
Line 5028: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[66:67]":reg, "v1 offset:49664":expr

Line 5029: [Comment] 	;;#ASMEND
Line 5030: [Comment] 	;;#ASMSTART
Line 5031: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[68:69]":reg, "v1 offset:53760":expr

Line 5032: [Comment] 	;;#ASMEND
Line 5033: [Comment] 	;;#ASMSTART
Line 5034: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg

Line 5035: [Comment] 	;;#ASMEND
Line 5036: [Comment] 	;;#ASMSTART
Line 5037: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg

Line 5038: [Comment] 	;;#ASMEND
Line 5039: [Comment] 	;;#ASMSTART
Line 5040: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[70:71]":reg, "v1 offset:57344":expr

Line 5041: [Comment] 	;;#ASMEND
Line 5042: [Comment] 	;;#ASMSTART
Line 5043: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[72:73]":reg, "v1 offset:61440":expr

Line 5044: [Comment] 	;;#ASMEND
Line 5045: [Comment] 	;;#ASMSTART
Line 5046: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[74:75]":reg, "v1 offset:57856":expr

Line 5047: [Comment] 	;;#ASMEND
Line 5048: [Comment] 	;;#ASMSTART
Line 5049: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[76:77]":reg, "v1 offset:61952":expr

Line 5050: [Comment] 	;;#ASMEND
Line 5051: [Comment] 	;;#ASMSTART
Line 5052: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg

Line 5053: [Comment] 	;;#ASMEND
Line 5054: [Comment] 	;;#ASMSTART
Line 5055: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg

Line 5056: [Comment] 	;;#ASMEND
Line 5057: [Instruction] v_add_u32_e32 (with 3 operands) "v17":reg, "s19":reg, "v11":reg

Line 5058: [Comment] 	;;#ASMSTART
Line 5059: [Instruction] ds_read_b128 (with 2 operands) "a[112:115]":reg, "v17":reg

Line 5060: [Comment] 	;;#ASMEND
Line 5061: [Comment] 	;;#ASMSTART
Line 5062: [Instruction] ds_read_b128 (with 2 operands) "a[116:119]":reg, "v17 offset:1024":expr

Line 5063: [Comment] 	;;#ASMEND
Line 5064: [Comment] 	;;#ASMSTART
Line 5065: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg

Line 5066: [Comment] 	;;#ASMEND
Line 5067: [Comment] 	;;#ASMSTART
Line 5068: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(4)":expr

Line 5069: [Comment] 	;;#ASMEND
Line 5070: [Instruction] s_barrier (with 0 operands)

Line 5071: [Comment] 	;;#ASMSTART
Line 5072: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg

Line 5073: [Comment] 	;;#ASMEND
Line 5074: [Comment] 	;;#ASMSTART
Line 5075: [Instruction] ds_read_b128 (with 2 operands) "a[120:123]":reg, "v17 offset:2048":expr

Line 5076: [Comment] 	;;#ASMEND
Line 5077: [Comment] 	;;#ASMSTART
Line 5078: [Instruction] ds_read_b128 (with 2 operands) "a[124:127]":reg, "v17 offset:3072":expr

Line 5079: [Comment] 	;;#ASMEND
Line 5080: [Comment] 	;;#ASMSTART
Line 5081: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg

Line 5082: [Comment] 	;;#ASMEND
Line 5083: [Comment] 	;;#ASMSTART
Line 5084: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm

Line 5085: [Comment] 	;;#ASMEND
Line 5086: [Comment] 	;;#ASMSTART
Line 5087: [Instruction] ds_read_b128 (with 2 operands) "a[0:3]":reg, "v10":reg

Line 5088: [Comment] 	;;#ASMEND
Line 5089: [Comment] 	;;#ASMSTART
Line 5090: [Instruction] ds_read_b128 (with 2 operands) "a[4:7]":reg, "v10 offset:1024":expr

Line 5091: [Comment] 	;;#ASMEND
Line 5092: [Comment] 	;;#ASMSTART
Line 5093: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg

Line 5094: [Comment] 	;;#ASMEND
Line 5095: [Comment] 	;;#ASMSTART
Line 5096: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg

Line 5097: [Comment] 	;;#ASMEND
Line 5098: [Comment] 	;;#ASMSTART
Line 5099: [Instruction] ds_read_b128 (with 2 operands) "a[8:11]":reg, "v10 offset:2048":expr

Line 5100: [Comment] 	;;#ASMEND
Line 5101: [Comment] 	;;#ASMSTART
Line 5102: [Instruction] ds_read_b128 (with 2 operands) "a[12:15]":reg, "v10 offset:3072":expr

Line 5103: [Comment] 	;;#ASMEND
Line 5104: [Comment] 	;;#ASMSTART
Line 5105: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg

Line 5106: [Comment] 	;;#ASMEND
Line 5107: [Comment] 	;;#ASMSTART
Line 5108: [Instruction] v_mul_f32_e32 (with 3 operands) "v110":reg, "0x3db504f3":imm, "v110":reg

Line 5109: [Comment] 	;;#ASMEND
Line 5110: [Comment] 	;;#ASMSTART
Line 5111: [Instruction] v_mul_f32_e32 (with 3 operands) "v111":reg, "0x3db504f3":imm, "v111":reg

Line 5112: [Comment] 	;;#ASMEND
Line 5113: [Comment] 	;;#ASMSTART
Line 5114: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg

Line 5115: [Comment] 	;;#ASMEND
Line 5116: [Comment] 	;;#ASMSTART
Line 5117: [Instruction] ds_read_b128 (with 2 operands) "a[16:19]":reg, "v10 offset:4096":expr

Line 5118: [Comment] 	;;#ASMEND
Line 5119: [Comment] 	;;#ASMSTART
Line 5120: [Instruction] ds_read_b128 (with 2 operands) "a[20:23]":reg, "v10 offset:5120":expr

Line 5121: [Comment] 	;;#ASMEND
Line 5122: [Comment] 	;;#ASMSTART
Line 5123: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg

Line 5124: [Comment] 	;;#ASMEND
Line 5125: [Comment] 	;;#ASMSTART
Line 5126: [Instruction] v_mul_f32_e32 (with 3 operands) "v112":reg, "0x3db504f3":imm, "v112":reg

Line 5127: [Comment] 	;;#ASMEND
Line 5128: [Comment] 	;;#ASMSTART
Line 5129: [Instruction] v_mul_f32_e32 (with 3 operands) "v113":reg, "0x3db504f3":imm, "v113":reg

Line 5130: [Comment] 	;;#ASMEND
Line 5131: [Comment] 	;;#ASMSTART
Line 5132: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(10)":expr

Line 5133: [Comment] 	;;#ASMEND
Line 5134: [Comment] 	;;#ASMSTART
Line 5135: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg

Line 5136: [Comment] 	;;#ASMEND
Line 5137: [Comment] 	;;#ASMSTART
Line 5138: [Instruction] ds_read_b128 (with 2 operands) "a[24:27]":reg, "v10 offset:6144":expr

Line 5139: [Comment] 	;;#ASMEND
Line 5140: [Comment] 	;;#ASMSTART
Line 5141: [Instruction] ds_read_b128 (with 2 operands) "a[28:31]":reg, "v10 offset:7168":expr

Line 5142: [Comment] 	;;#ASMEND
Line 5143: [Instruction] s_movk_i32 (with 2 operands) "s17":reg, "0x80":imm

Line 5144: [Instruction] s_add_i32 (with 3 operands) "s19":reg, "s66":reg, "32":imm

Line 5145: [Instruction] s_add_i32 (with 3 operands) "s25":reg, "s67":reg, "32":imm

Line 5146: [Instruction] v_lshlrev_b32_e32 (with 3 operands) "v2":reg, "1":imm, "v2":reg

Line 5147: [Comment] 	;;#ASMSTART
Line 5148: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg

Line 5149: [Comment] 	;;#ASMEND
Line 5150: [Comment] 	;;#ASMSTART
Line 5151: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(2)":expr

Line 5152: [Comment] 	;;#ASMEND
Line 5153: [Label] .LBB0_1:                                ; =>This Inner Loop Header: Depth=1
Line 5154: [Instruction] s_add_i32 (with 3 operands) "s1":reg, "s37":reg, "-1":imm

Line 5155: [Instruction] s_and_b32 (with 3 operands) "s8":reg, "s1":reg, "0xffff":imm

Line 5156: [Instruction] s_and_b32 (with 3 operands) "s36":reg, "s17":reg, "0x1fc0":imm

Line 5157: [Instruction] s_add_i32 (with 3 operands) "s8":reg, "s8":reg, "0xffff":imm

Line 5158: [Instruction] s_lshr_b32 (with 3 operands) "s39":reg, "s37":reg, "7":imm

Line 5159: [Instruction] s_add_i32 (with 3 operands) "s9":reg, "s36":reg, "s66":reg

Line 5160: [Instruction] s_sext_i32_i16 (with 2 operands) "s28":reg, "s8":reg

Line 5161: [Instruction] s_add_i32 (with 3 operands) "s39":reg, "s39":reg, "s61":reg

Line 5162: [Instruction] s_mul_i32 (with 3 operands) "s9":reg, "s9":reg, "s22":reg

Line 5163: [Instruction] s_bfe_u32 (with 3 operands) "s29":reg, "s28":reg, "0x70018":imm

Line 5164: [Instruction] s_add_i32 (with 3 operands) "s9":reg, "s9":reg, "s39":reg

Line 5165: [Instruction] s_add_i32 (with 3 operands) "s41":reg, "s8":reg, "s29":reg

Line 5166: [Instruction] s_mul_i32 (with 3 operands) "s28":reg, "s9":reg, "s33":reg

Line 5167: [Instruction] s_sext_i32_i16 (with 2 operands) "s41":reg, "s41":reg

Line 5168: [Instruction] s_lshl_b32 (with 3 operands) "s0":reg, "s59":reg, "14":imm

Line 5169: [Instruction] s_ashr_i32 (with 3 operands) "s29":reg, "s28":reg, "31":imm

Line 5170: [Instruction] s_ashr_i32 (with 3 operands) "s44":reg, "s41":reg, "7":imm

Line 5171: [Instruction] s_and_b32 (with 3 operands) "s41":reg, "s41":reg, "0xffffff80":imm

Line 5172: [Instruction] s_lshr_b32 (with 3 operands) "s68":reg, "s1":reg, "7":imm

Line 5173: [Instruction] s_add_i32 (with 3 operands) "s1":reg, "s27":reg, "s0":reg

Line 5174: [Instruction] s_lshl_b64 (with 3 operands) "s[28:29]":reg, "s[28:29]":reg, "1":imm

Line 5175: [Instruction] s_sub_i32 (with 3 operands) "s8":reg, "s8":reg, "s41":reg

Line 5176: [Instruction] s_add_u32 (with 3 operands) "s28":reg, "s50":reg, "s28":reg

Line 5177: [Instruction] v_add_u32_e32 (with 3 operands) "v18":reg, "s1":reg, "v2":reg

Line 5178: [Instruction] s_sext_i32_i16 (with 2 operands) "s45":reg, "s8":reg

Line 5179: [Instruction] s_addc_u32 (with 3 operands) "s29":reg, "s51":reg, "s29":reg

Line 5180: [Instruction] s_add_i32 (with 3 operands) "s8":reg, "s39":reg, "s58":reg

Line 5181: [Instruction] v_readfirstlane_b32 (with 2 operands) "s40":reg, "v18":reg

Line 5182: [Instruction] v_add_u32_e32 (with 3 operands) "v18":reg, "0x1000":imm, "v18":reg

Line 5183: [Instruction] s_mul_i32 (with 3 operands) "s8":reg, "s63":reg, "s8":reg

Line 5184: [Instruction] v_readfirstlane_b32 (with 2 operands) "s9":reg, "v18":reg

Line 5185: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s40":reg

Line 5186: [Instruction] s_add_i32 (with 3 operands) "s8":reg, "s8":reg, "s36":reg

Line 5187: [Instruction] s_lshl_b32 (with 3 operands) "s72":reg, "s59":reg, "8":imm

Line 5188: [Instruction] buffer_load_dwordx4 (with 3 operands) "v14":reg, "s[28:31]":reg, "0 offen lds":label

Line 5189: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s9":reg

Line 5190: [Instruction] s_ashr_i32 (with 3 operands) "s9":reg, "s8":reg, "31":imm

Line 5191: [Instruction] s_add_i32 (with 3 operands) "s69":reg, "s5":reg, "s72":reg

Line 5192: [Instruction] s_lshl_b64 (with 3 operands) "s[8:9]":reg, "s[8:9]":reg, "2":imm

Line 5193: [Instruction] s_add_u32 (with 3 operands) "s40":reg, "s54":reg, "s8":reg

Line 5194: [Instruction] s_mov_b32 (with 2 operands) "s43":reg, "s31":reg

Line 5195: [Instruction] buffer_load_dwordx4 (with 3 operands) "v15":reg, "s[28:31]":reg, "0 offen lds":label

Line 5196: [Comment] 	;;#ASMSTART
Line 5197: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm

Line 5198: [Comment] 	;;#ASMEND
Line 5199: [Comment] 	;;#ASMSTART
Line 5200: [Instruction] ds_read_b128 (with 2 operands) "a[32:35]":reg, "v10 offset:8192":expr

Line 5201: [Comment] 	;;#ASMEND
Line 5202: [Instruction] s_addc_u32 (with 3 operands) "s41":reg, "s55":reg, "s9":reg

Line 5203: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s69":reg

Line 5204: [Comment] 	;;#ASMSTART
Line 5205: [Instruction] ds_read_b128 (with 2 operands) "a[36:39]":reg, "v10 offset:9216":expr

Line 5206: [Comment] 	;;#ASMEND
Line 5207: [Comment] 	;;#ASMSTART
Line 5208: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg

Line 5209: [Comment] 	;;#ASMEND
Line 5210: [Instruction] s_lshl_b32 (with 3 operands) "s8":reg, "s35":reg, "14":imm

Line 5211: [Instruction] buffer_load_dword (with 3 operands) "v16":reg, "s[40:43]":reg, "0 offen lds":label

Line 5212: [Comment] 	;;#ASMSTART
Line 5213: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg

Line 5214: [Comment] 	;;#ASMEND
Line 5215: [Comment] 	;;#ASMSTART
Line 5216: [Instruction] ds_read_b128 (with 2 operands) "a[40:43]":reg, "v10 offset:10240":expr

Line 5217: [Comment] 	;;#ASMEND
Line 5218: [Comment] 	;;#ASMSTART
Line 5219: [Instruction] ds_read_b128 (with 2 operands) "a[44:47]":reg, "v10 offset:11264":expr

Line 5220: [Comment] 	;;#ASMEND
Line 5221: [Comment] 	;;#ASMSTART
Line 5222: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg

Line 5223: [Comment] 	;;#ASMEND
Line 5224: [Comment] 	;;#ASMSTART
Line 5225: [Instruction] v_mul_f32_e32 (with 3 operands) "v114":reg, "0x3db504f3":imm, "v114":reg

Line 5226: [Comment] 	;;#ASMEND
Line 5227: [Comment] 	;;#ASMSTART
Line 5228: [Instruction] v_mul_f32_e32 (with 3 operands) "v115":reg, "0x3db504f3":imm, "v115":reg

Line 5229: [Comment] 	;;#ASMEND
Line 5230: [Comment] 	;;#ASMSTART
Line 5231: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm

Line 5232: [Comment] 	;;#ASMEND
Line 5233: [Comment] 	;;#ASMSTART
Line 5234: [Instruction] ds_read_b128 (with 2 operands) "v[62:65]":reg, "v10 offset:12288":expr

Line 5235: [Comment] 	;;#ASMEND
Line 5236: [Instruction] v_add_u32_e32 (with 3 operands) "v18":reg, "s69":reg, "v13":reg

Line 5237: [Instruction] s_add_i32 (with 3 operands) "s69":reg, "s62":reg, "s8":reg

Line 5238: [Comment] 	;;#ASMSTART
Line 5239: [Instruction] ds_read_b128 (with 2 operands) "v[66:69]":reg, "v10 offset:13312":expr

Line 5240: [Comment] 	;;#ASMEND
Line 5241: [Comment] 	;;#ASMSTART
Line 5242: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg

Line 5243: [Comment] 	;;#ASMEND
Line 5244: [Comment] 	;;#ASMSTART
Line 5245: [Instruction] v_mul_f32_e32 (with 3 operands) "v116":reg, "0x3db504f3":imm, "v116":reg

Line 5246: [Comment] 	;;#ASMEND
Line 5247: [Comment] 	;;#ASMSTART
Line 5248: [Instruction] v_mul_f32_e32 (with 3 operands) "v117":reg, "0x3db504f3":imm, "v117":reg

Line 5249: [Comment] 	;;#ASMEND
Line 5250: [Comment] 	;;#ASMSTART
Line 5251: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg

Line 5252: [Comment] 	;;#ASMEND
Line 5253: [Comment] 	;;#ASMSTART
Line 5254: [Instruction] ds_read_b128 (with 2 operands) "v[70:73]":reg, "v10 offset:14336":expr

Line 5255: [Comment] 	;;#ASMEND
Line 5256: [Instruction] v_add_u32_e32 (with 3 operands) "v21":reg, "s69":reg, "v11":reg

Line 5257: [Comment] 	;;#ASMSTART
Line 5258: [Instruction] ds_read_b128 (with 2 operands) "v[74:77]":reg, "v10 offset:15360":expr

Line 5259: [Comment] 	;;#ASMEND
Line 5260: [Comment] 	;;#ASMSTART
Line 5261: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg

Line 5262: [Comment] 	;;#ASMEND
Line 5263: [Comment] 	;;#ASMSTART
Line 5264: [Instruction] v_mul_f32_e32 (with 3 operands) "v46":reg, "0x3e0293ee":imm, "v46":reg

Line 5265: [Comment] 	;;#ASMEND
Line 5266: [Comment] 	;;#ASMSTART
Line 5267: [Instruction] v_mul_f32_e32 (with 3 operands) "v47":reg, "0x3e0293ee":imm, "v47":reg

Line 5268: [Comment] 	;;#ASMEND
Line 5269: [Comment] 	;;#ASMSTART
Line 5270: [Instruction] v_mul_f32_e32 (with 3 operands) "v48":reg, "0x3e0293ee":imm, "v48":reg

Line 5271: [Comment] 	;;#ASMEND
Line 5272: [Comment] 	;;#ASMSTART
Line 5273: [Instruction] v_mul_f32_e32 (with 3 operands) "v49":reg, "0x3e0293ee":imm, "v49":reg

Line 5274: [Comment] 	;;#ASMEND
Line 5275: [Comment] 	;;#ASMSTART
Line 5276: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 5277: [Comment] 	;;#ASMEND
Line 5278: [Comment] 	;;#ASMSTART
Line 5279: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm

Line 5280: [Comment] 	;;#ASMEND
Line 5281: [Comment] 	;;#ASMSTART
Line 5282: [Instruction] ds_read_b128 (with 2 operands) "v[78:81]":reg, "v21":reg

Line 5283: [Comment] 	;;#ASMEND
Line 5284: [Comment] 	;;#ASMSTART
Line 5285: [Instruction] ds_read_b128 (with 2 operands) "v[82:85]":reg, "v21 offset:1024":expr

Line 5286: [Comment] 	;;#ASMEND
Line 5287: [Comment] 	;;#ASMSTART
Line 5288: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg

Line 5289: [Comment] 	;;#ASMEND
Line 5290: [Comment] 	;;#ASMSTART
Line 5291: [Instruction] v_subrev_f32_dpp (with 6 operands) "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 5292: [Comment] 	;;#ASMEND
Line 5293: [Comment] 	;;#ASMSTART
Line 5294: [Instruction] v_subrev_f32_dpp (with 6 operands) "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 5295: [Comment] 	;;#ASMEND
Line 5296: [Comment] 	;;#ASMSTART
Line 5297: [Instruction] v_subrev_f32_dpp (with 6 operands) "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 5298: [Comment] 	;;#ASMEND
Line 5299: [Comment] 	;;#ASMSTART
Line 5300: [Instruction] v_subrev_f32_dpp (with 6 operands) "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 5301: [Comment] 	;;#ASMEND
Line 5302: [Comment] 	;;#ASMSTART
Line 5303: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 5304: [Comment] 	;;#ASMEND
Line 5305: [Comment] 	;;#ASMSTART
Line 5306: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg

Line 5307: [Comment] 	;;#ASMEND
Line 5308: [Comment] 	;;#ASMSTART
Line 5309: [Instruction] ds_read_b128 (with 2 operands) "v[86:89]":reg, "v21 offset:2048":expr

Line 5310: [Comment] 	;;#ASMEND
Line 5311: [Instruction] v_add_u32_e32 (with 3 operands) "v20":reg, "s69":reg, "v12":reg

Line 5312: [Comment] 	;;#ASMSTART
Line 5313: [Instruction] ds_read_b128 (with 2 operands) "v[90:93]":reg, "v21 offset:3072":expr

Line 5314: [Comment] 	;;#ASMEND
Line 5315: [Comment] 	;;#ASMSTART
Line 5316: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg

Line 5317: [Comment] 	;;#ASMEND
Line 5318: [Comment] 	;;#ASMSTART
Line 5319: [Instruction] v_mul_f32_e32 (with 3 operands) "v50":reg, "0x3e0293ee":imm, "v50":reg

Line 5320: [Comment] 	;;#ASMEND
Line 5321: [Comment] 	;;#ASMSTART
Line 5322: [Instruction] v_mul_f32_e32 (with 3 operands) "v51":reg, "0x3e0293ee":imm, "v51":reg

Line 5323: [Comment] 	;;#ASMEND
Line 5324: [Comment] 	;;#ASMSTART
Line 5325: [Instruction] v_mul_f32_e32 (with 3 operands) "v52":reg, "0x3e0293ee":imm, "v52":reg

Line 5326: [Comment] 	;;#ASMEND
Line 5327: [Comment] 	;;#ASMSTART
Line 5328: [Instruction] v_mul_f32_e32 (with 3 operands) "v53":reg, "0x3e0293ee":imm, "v53":reg

Line 5329: [Comment] 	;;#ASMEND
Line 5330: [Comment] 	;;#ASMSTART
Line 5331: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 5332: [Comment] 	;;#ASMEND
Line 5333: [Comment] 	;;#ASMSTART
Line 5334: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm

Line 5335: [Comment] 	;;#ASMEND
Line 5336: [Comment] 	;;#ASMSTART
Line 5337: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[94:95]":reg, "v20":reg

Line 5338: [Comment] 	;;#ASMEND
Line 5339: [Comment] 	;;#ASMSTART
Line 5340: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[96:97]":reg, "v20 offset:256":expr

Line 5341: [Comment] 	;;#ASMEND
Line 5342: [Comment] 	;;#ASMSTART
Line 5343: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[98:99]":reg, "v20 offset:1024":expr

Line 5344: [Comment] 	;;#ASMEND
Line 5345: [Comment] 	;;#ASMSTART
Line 5346: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[100:101]":reg, "v20 offset:1280":expr

Line 5347: [Comment] 	;;#ASMEND
Line 5348: [Comment] 	;;#ASMSTART
Line 5349: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg

Line 5350: [Comment] 	;;#ASMEND
Line 5351: [Comment] 	;;#ASMSTART
Line 5352: [Instruction] v_subrev_f32_dpp (with 6 operands) "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 5353: [Comment] 	;;#ASMEND
Line 5354: [Comment] 	;;#ASMSTART
Line 5355: [Instruction] v_subrev_f32_dpp (with 6 operands) "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 5356: [Comment] 	;;#ASMEND
Line 5357: [Comment] 	;;#ASMSTART
Line 5358: [Instruction] v_subrev_f32_dpp (with 6 operands) "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 5359: [Comment] 	;;#ASMEND
Line 5360: [Comment] 	;;#ASMSTART
Line 5361: [Instruction] v_subrev_f32_dpp (with 6 operands) "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 5362: [Comment] 	;;#ASMEND
Line 5363: [Comment] 	;;#ASMSTART
Line 5364: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 5365: [Comment] 	;;#ASMEND
Line 5366: [Comment] 	;;#ASMSTART
Line 5367: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg

Line 5368: [Comment] 	;;#ASMEND
Line 5369: [Comment] 	;;#ASMSTART
Line 5370: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[102:103]":reg, "v20 offset:2048":expr

Line 5371: [Comment] 	;;#ASMEND
Line 5372: [Comment] 	;;#ASMSTART
Line 5373: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[104:105]":reg, "v20 offset:2304":expr

Line 5374: [Comment] 	;;#ASMEND
Line 5375: [Instruction] s_add_i32 (with 3 operands) "s70":reg, "s27":reg, "s8":reg

Line 5376: [Comment] 	;;#ASMSTART
Line 5377: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[106:107]":reg, "v20 offset:3072":expr

Line 5378: [Comment] 	;;#ASMEND
Line 5379: [Instruction] v_add_u32_e32 (with 3 operands) "v19":reg, "s70":reg, "v12":reg

Line 5380: [Comment] 	;;#ASMSTART
Line 5381: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[108:109]":reg, "v20 offset:3328":expr

Line 5382: [Comment] 	;;#ASMEND
Line 5383: [Comment] 	;;#ASMSTART
Line 5384: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg

Line 5385: [Comment] 	;;#ASMEND
Line 5386: [Comment] 	;;#ASMSTART
Line 5387: [Instruction] v_mul_f32_e32 (with 3 operands) "v54":reg, "0x3e0293ee":imm, "v54":reg

Line 5388: [Comment] 	;;#ASMEND
Line 5389: [Comment] 	;;#ASMSTART
Line 5390: [Instruction] v_mul_f32_e32 (with 3 operands) "v55":reg, "0x3e0293ee":imm, "v55":reg

Line 5391: [Comment] 	;;#ASMEND
Line 5392: [Comment] 	;;#ASMSTART
Line 5393: [Instruction] v_mul_f32_e32 (with 3 operands) "v56":reg, "0x3e0293ee":imm, "v56":reg

Line 5394: [Comment] 	;;#ASMEND
Line 5395: [Comment] 	;;#ASMSTART
Line 5396: [Instruction] v_mul_f32_e32 (with 3 operands) "v57":reg, "0x3e0293ee":imm, "v57":reg

Line 5397: [Comment] 	;;#ASMEND
Line 5398: [Comment] 	;;#ASMSTART
Line 5399: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 5400: [Comment] 	;;#ASMEND
Line 5401: [Comment] 	;;#ASMSTART
Line 5402: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm

Line 5403: [Comment] 	;;#ASMEND
Line 5404: [Comment] 	;;#ASMSTART
Line 5405: [Instruction] v_subrev_f32_dpp (with 6 operands) "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 5406: [Comment] 	;;#ASMEND
Line 5407: [Comment] 	;;#ASMSTART
Line 5408: [Instruction] v_subrev_f32_dpp (with 6 operands) "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 5409: [Comment] 	;;#ASMEND
Line 5410: [Comment] 	;;#ASMSTART
Line 5411: [Instruction] v_subrev_f32_dpp (with 6 operands) "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 5412: [Comment] 	;;#ASMEND
Line 5413: [Comment] 	;;#ASMSTART
Line 5414: [Instruction] v_subrev_f32_dpp (with 6 operands) "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 5415: [Comment] 	;;#ASMEND
Line 5416: [Comment] 	;;#ASMSTART
Line 5417: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg

Line 5418: [Comment] 	;;#ASMEND
Line 5419: [Comment] 	;;#ASMSTART
Line 5420: [Instruction] v_exp_f32_e32 (with 2 operands) "v46":reg, "v46":reg

Line 5421: [Comment] 	;;#ASMEND
Line 5422: [Comment] 	;;#ASMSTART
Line 5423: [Instruction] v_exp_f32_e32 (with 2 operands) "v47":reg, "v47":reg

Line 5424: [Comment] 	;;#ASMEND
Line 5425: [Comment] 	;;#ASMSTART
Line 5426: [Instruction] v_exp_f32_e32 (with 2 operands) "v48":reg, "v48":reg

Line 5427: [Comment] 	;;#ASMEND
Line 5428: [Comment] 	;;#ASMSTART
Line 5429: [Instruction] v_exp_f32_e32 (with 2 operands) "v49":reg, "v49":reg

Line 5430: [Comment] 	;;#ASMEND
Line 5431: [Comment] 	;;#ASMSTART
Line 5432: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg

Line 5433: [Comment] 	;;#ASMEND
Line 5434: [Comment] 	;;#ASMSTART
Line 5435: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[112:113]":reg, "v19":reg

Line 5436: [Comment] 	;;#ASMEND
Line 5437: [Comment] 	;;#ASMSTART
Line 5438: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[114:115]":reg, "v19 offset:256":expr

Line 5439: [Comment] 	;;#ASMEND
Line 5440: [Comment] 	;;#ASMSTART
Line 5441: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg

Line 5442: [Comment] 	;;#ASMEND
Line 5443: [Comment] 	;;#ASMSTART
Line 5444: [Instruction] v_exp_f32_e32 (with 2 operands) "v50":reg, "v50":reg

Line 5445: [Comment] 	;;#ASMEND
Line 5446: [Comment] 	;;#ASMSTART
Line 5447: [Instruction] v_exp_f32_e32 (with 2 operands) "v51":reg, "v51":reg

Line 5448: [Comment] 	;;#ASMEND
Line 5449: [Comment] 	;;#ASMSTART
Line 5450: [Instruction] v_exp_f32_e32 (with 2 operands) "v52":reg, "v52":reg

Line 5451: [Comment] 	;;#ASMEND
Line 5452: [Comment] 	;;#ASMSTART
Line 5453: [Instruction] v_exp_f32_e32 (with 2 operands) "v53":reg, "v53":reg

Line 5454: [Comment] 	;;#ASMEND
Line 5455: [Comment] 	;;#ASMSTART
Line 5456: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm

Line 5457: [Comment] 	;;#ASMEND
Line 5458: [Comment] 	;;#ASMSTART
Line 5459: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[116:117]":reg, "v19 offset:1024":expr

Line 5460: [Comment] 	;;#ASMEND
Line 5461: [Comment] 	;;#ASMSTART
Line 5462: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[118:119]":reg, "v19 offset:1280":expr

Line 5463: [Comment] 	;;#ASMEND
Line 5464: [Comment] 	;;#ASMSTART
Line 5465: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg

Line 5466: [Comment] 	;;#ASMEND
Line 5467: [Comment] 	;;#ASMSTART
Line 5468: [Instruction] v_mul_f32_e32 (with 3 operands) "v58":reg, "0x3e0293ee":imm, "v58":reg

Line 5469: [Comment] 	;;#ASMEND
Line 5470: [Comment] 	;;#ASMSTART
Line 5471: [Instruction] v_mul_f32_e32 (with 3 operands) "v59":reg, "0x3e0293ee":imm, "v59":reg

Line 5472: [Comment] 	;;#ASMEND
Line 5473: [Comment] 	;;#ASMSTART
Line 5474: [Instruction] v_mul_f32_e32 (with 3 operands) "v60":reg, "0x3e0293ee":imm, "v60":reg

Line 5475: [Comment] 	;;#ASMEND
Line 5476: [Comment] 	;;#ASMSTART
Line 5477: [Instruction] v_mul_f32_e32 (with 3 operands) "v61":reg, "0x3e0293ee":imm, "v61":reg

Line 5478: [Comment] 	;;#ASMEND
Line 5479: [Comment] 	;;#ASMSTART
Line 5480: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg

Line 5481: [Comment] 	;;#ASMEND
Line 5482: [Comment] 	;;#ASMSTART
Line 5483: [Instruction] v_subrev_f32_dpp (with 6 operands) "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 5484: [Comment] 	;;#ASMEND
Line 5485: [Comment] 	;;#ASMSTART
Line 5486: [Instruction] v_subrev_f32_dpp (with 6 operands) "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 5487: [Comment] 	;;#ASMEND
Line 5488: [Comment] 	;;#ASMSTART
Line 5489: [Instruction] v_subrev_f32_dpp (with 6 operands) "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 5490: [Comment] 	;;#ASMEND
Line 5491: [Comment] 	;;#ASMSTART
Line 5492: [Instruction] v_subrev_f32_dpp (with 6 operands) "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 5493: [Comment] 	;;#ASMEND
Line 5494: [Comment] 	;;#ASMSTART
Line 5495: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg

Line 5496: [Comment] 	;;#ASMEND
Line 5497: [Comment] 	;;#ASMSTART
Line 5498: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v118":reg, "v46":reg, "v47":reg

Line 5499: [Comment] 	;;#ASMEND
Line 5500: [Comment] 	;;#ASMSTART
Line 5501: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v119":reg, "v48":reg, "v49":reg

Line 5502: [Comment] 	;;#ASMEND
Line 5503: [Comment] 	;;#ASMSTART
Line 5504: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm

Line 5505: [Comment] 	;;#ASMEND
Line 5506: [Comment] 	;;#ASMSTART
Line 5507: [Instruction] v_exp_f32_e32 (with 2 operands) "v54":reg, "v54":reg

Line 5508: [Comment] 	;;#ASMEND
Line 5509: [Comment] 	;;#ASMSTART
Line 5510: [Instruction] v_exp_f32_e32 (with 2 operands) "v55":reg, "v55":reg

Line 5511: [Comment] 	;;#ASMEND
Line 5512: [Comment] 	;;#ASMSTART
Line 5513: [Instruction] v_exp_f32_e32 (with 2 operands) "v56":reg, "v56":reg

Line 5514: [Comment] 	;;#ASMEND
Line 5515: [Comment] 	;;#ASMSTART
Line 5516: [Instruction] v_exp_f32_e32 (with 2 operands) "v57":reg, "v57":reg

Line 5517: [Comment] 	;;#ASMEND
Line 5518: [Comment] 	;;#ASMSTART
Line 5519: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg

Line 5520: [Comment] 	;;#ASMEND
Line 5521: [Comment] 	;;#ASMSTART
Line 5522: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v120":reg, "v50":reg, "v51":reg

Line 5523: [Comment] 	;;#ASMEND
Line 5524: [Comment] 	;;#ASMSTART
Line 5525: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v121":reg, "v52":reg, "v53":reg

Line 5526: [Comment] 	;;#ASMEND
Line 5527: [Comment] 	;;#ASMSTART
Line 5528: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg

Line 5529: [Comment] 	;;#ASMEND
Line 5530: [Comment] 	;;#ASMSTART
Line 5531: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[120:121]":reg, "v19 offset:2048":expr

Line 5532: [Comment] 	;;#ASMEND
Line 5533: [Comment] 	;;#ASMSTART
Line 5534: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[122:123]":reg, "v19 offset:2304":expr

Line 5535: [Comment] 	;;#ASMEND
Line 5536: [Comment] 	;;#ASMSTART
Line 5537: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg

Line 5538: [Comment] 	;;#ASMEND
Line 5539: [Comment] 	;;#ASMSTART
Line 5540: [Instruction] v_exp_f32_e32 (with 2 operands) "v58":reg, "v58":reg

Line 5541: [Comment] 	;;#ASMEND
Line 5542: [Comment] 	;;#ASMSTART
Line 5543: [Instruction] v_exp_f32_e32 (with 2 operands) "v59":reg, "v59":reg

Line 5544: [Comment] 	;;#ASMEND
Line 5545: [Comment] 	;;#ASMSTART
Line 5546: [Instruction] v_exp_f32_e32 (with 2 operands) "v60":reg, "v60":reg

Line 5547: [Comment] 	;;#ASMEND
Line 5548: [Comment] 	;;#ASMSTART
Line 5549: [Instruction] v_exp_f32_e32 (with 2 operands) "v61":reg, "v61":reg

Line 5550: [Comment] 	;;#ASMEND
Line 5551: [Comment] 	;;#ASMSTART
Line 5552: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm

Line 5553: [Comment] 	;;#ASMEND
Line 5554: [Comment] 	;;#ASMSTART
Line 5555: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[124:125]":reg, "v19 offset:3072":expr

Line 5556: [Comment] 	;;#ASMEND
Line 5557: [Comment] 	;;#ASMSTART
Line 5558: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[126:127]":reg, "v19 offset:3328":expr

Line 5559: [Comment] 	;;#ASMEND
Line 5560: [Comment] 	;;#ASMSTART
Line 5561: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg

Line 5562: [Comment] 	;;#ASMEND
Line 5563: [Comment] 	;;#ASMSTART
Line 5564: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v122":reg, "v54":reg, "v55":reg

Line 5565: [Comment] 	;;#ASMEND
Line 5566: [Comment] 	;;#ASMSTART
Line 5567: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v123":reg, "v56":reg, "v57":reg

Line 5568: [Comment] 	;;#ASMEND
Line 5569: [Comment] 	;;#ASMSTART
Line 5570: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v124":reg, "v58":reg, "v59":reg

Line 5571: [Comment] 	;;#ASMEND
Line 5572: [Comment] 	;;#ASMSTART
Line 5573: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v125":reg, "v60":reg, "v61":reg

Line 5574: [Comment] 	;;#ASMEND
Line 5575: [Comment] 	;;#ASMSTART
Line 5576: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg

Line 5577: [Comment] 	;;#ASMEND
Line 5578: [Comment] 	;;#ASMSTART
Line 5579: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v118":reg, "v120":reg

Line 5580: [Comment] 	;;#ASMEND
Line 5581: [Comment] 	;;#ASMSTART
Line 5582: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v119":reg, "v121":reg

Line 5583: [Comment] 	;;#ASMEND
Line 5584: [Comment] 	;;#ASMSTART
Line 5585: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v122":reg, "v124":reg

Line 5586: [Comment] 	;;#ASMEND
Line 5587: [Comment] 	;;#ASMSTART
Line 5588: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v123":reg, "v125":reg

Line 5589: [Comment] 	;;#ASMEND
Line 5590: [Comment] 	;;#ASMSTART
Line 5591: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg

Line 5592: [Comment] 	;;#ASMEND
Line 5593: [Comment] 	;;#ASMSTART
Line 5594: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 5595: [Comment] 	;;#ASMEND
Line 5596: [Comment] 	;;#ASMSTART
Line 5597: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg

Line 5598: [Comment] 	;;#ASMEND
Line 5599: [Comment] 	;;#ASMSTART
Line 5600: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[0:1]":reg, "v1":reg

Line 5601: [Comment] 	;;#ASMEND
Line 5602: [Comment] 	;;#ASMSTART
Line 5603: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[2:3]":reg, "v1 offset:4096":expr

Line 5604: [Comment] 	;;#ASMEND
Line 5605: [Comment] 	;;#ASMSTART
Line 5606: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[4:5]":reg, "v1 offset:512":expr

Line 5607: [Comment] 	;;#ASMEND
Line 5608: [Comment] 	;;#ASMSTART
Line 5609: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[6:7]":reg, "v1 offset:4608":expr

Line 5610: [Comment] 	;;#ASMEND
Line 5611: [Comment] 	;;#ASMSTART
Line 5612: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg

Line 5613: [Comment] 	;;#ASMEND
Line 5614: [Comment] 	;;#ASMSTART
Line 5615: [Instruction] v_subrev_f32_dpp (with 6 operands) "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 5616: [Comment] 	;;#ASMEND
Line 5617: [Comment] 	;;#ASMSTART
Line 5618: [Instruction] v_subrev_f32_dpp (with 6 operands) "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 5619: [Comment] 	;;#ASMEND
Line 5620: [Comment] 	;;#ASMSTART
Line 5621: [Instruction] v_subrev_f32_dpp (with 6 operands) "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 5622: [Comment] 	;;#ASMEND
Line 5623: [Comment] 	;;#ASMSTART
Line 5624: [Instruction] v_subrev_f32_dpp (with 6 operands) "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 5625: [Comment] 	;;#ASMEND
Line 5626: [Comment] 	;;#ASMSTART
Line 5627: [Instruction] v_subrev_f32_dpp (with 6 operands) "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 5628: [Comment] 	;;#ASMEND
Line 5629: [Comment] 	;;#ASMSTART
Line 5630: [Instruction] v_subrev_f32_dpp (with 6 operands) "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 5631: [Comment] 	;;#ASMEND
Line 5632: [Comment] 	;;#ASMSTART
Line 5633: [Instruction] v_subrev_f32_dpp (with 6 operands) "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 5634: [Comment] 	;;#ASMEND
Line 5635: [Comment] 	;;#ASMSTART
Line 5636: [Instruction] v_subrev_f32_dpp (with 6 operands) "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 5637: [Comment] 	;;#ASMEND
Line 5638: [Comment] 	;;#ASMSTART
Line 5639: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg

Line 5640: [Comment] 	;;#ASMEND
Line 5641: [Comment] 	;;#ASMSTART
Line 5642: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[8:9]":reg, "v1 offset:8192":expr

Line 5643: [Comment] 	;;#ASMEND
Line 5644: [Comment] 	;;#ASMSTART
Line 5645: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[10:11]":reg, "v1 offset:12288":expr

Line 5646: [Comment] 	;;#ASMEND
Line 5647: [Comment] 	;;#ASMSTART
Line 5648: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[12:13]":reg, "v1 offset:8704":expr

Line 5649: [Comment] 	;;#ASMEND
Line 5650: [Comment] 	;;#ASMSTART
Line 5651: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[14:15]":reg, "v1 offset:12800":expr

Line 5652: [Comment] 	;;#ASMEND
Line 5653: [Comment] 	;;#ASMSTART
Line 5654: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg

Line 5655: [Comment] 	;;#ASMEND
Line 5656: [Comment] 	;;#ASMSTART
Line 5657: [Instruction] v_mul_f32_e32 (with 3 operands) "v62":reg, "v46":reg, "v62":reg

Line 5658: [Comment] 	;;#ASMEND
Line 5659: [Comment] 	;;#ASMSTART
Line 5660: [Instruction] v_mul_f32_e32 (with 3 operands) "v63":reg, "v47":reg, "v63":reg

Line 5661: [Comment] 	;;#ASMEND
Line 5662: [Comment] 	;;#ASMSTART
Line 5663: [Instruction] v_mul_f32_e32 (with 3 operands) "v64":reg, "v48":reg, "v64":reg

Line 5664: [Comment] 	;;#ASMEND
Line 5665: [Comment] 	;;#ASMSTART
Line 5666: [Instruction] v_mul_f32_e32 (with 3 operands) "v65":reg, "v49":reg, "v65":reg

Line 5667: [Comment] 	;;#ASMEND
Line 5668: [Comment] 	;;#ASMSTART
Line 5669: [Instruction] v_mul_f32_e32 (with 3 operands) "v66":reg, "v50":reg, "v66":reg

Line 5670: [Comment] 	;;#ASMEND
Line 5671: [Comment] 	;;#ASMSTART
Line 5672: [Instruction] v_mul_f32_e32 (with 3 operands) "v67":reg, "v51":reg, "v67":reg

Line 5673: [Comment] 	;;#ASMEND
Line 5674: [Comment] 	;;#ASMSTART
Line 5675: [Instruction] v_mul_f32_e32 (with 3 operands) "v68":reg, "v52":reg, "v68":reg

Line 5676: [Comment] 	;;#ASMEND
Line 5677: [Comment] 	;;#ASMSTART
Line 5678: [Instruction] v_mul_f32_e32 (with 3 operands) "v69":reg, "v53":reg, "v69":reg

Line 5679: [Comment] 	;;#ASMEND
Line 5680: [Comment] 	;;#ASMSTART
Line 5681: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v62":reg, "v62":reg, "v63":reg

Line 5682: [Comment] 	;;#ASMEND
Line 5683: [Comment] 	;;#ASMSTART
Line 5684: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v63":reg, "v64":reg, "v65":reg

Line 5685: [Comment] 	;;#ASMEND
Line 5686: [Comment] 	;;#ASMSTART
Line 5687: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v64":reg, "v66":reg, "v67":reg

Line 5688: [Comment] 	;;#ASMEND
Line 5689: [Comment] 	;;#ASMSTART
Line 5690: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v65":reg, "v68":reg, "v69":reg

Line 5691: [Comment] 	;;#ASMEND
Line 5692: [Comment] 	;;#ASMSTART
Line 5693: [Instruction] v_subrev_f32_dpp (with 6 operands) "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 5694: [Comment] 	;;#ASMEND
Line 5695: [Comment] 	;;#ASMSTART
Line 5696: [Instruction] v_subrev_f32_dpp (with 6 operands) "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 5697: [Comment] 	;;#ASMEND
Line 5698: [Comment] 	;;#ASMSTART
Line 5699: [Instruction] v_subrev_f32_dpp (with 6 operands) "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 5700: [Comment] 	;;#ASMEND
Line 5701: [Comment] 	;;#ASMSTART
Line 5702: [Instruction] v_subrev_f32_dpp (with 6 operands) "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 5703: [Comment] 	;;#ASMEND
Line 5704: [Comment] 	;;#ASMSTART
Line 5705: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg

Line 5706: [Comment] 	;;#ASMEND
Line 5707: [Comment] 	;;#ASMSTART
Line 5708: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[16:17]":reg, "v1 offset:16384":expr

Line 5709: [Comment] 	;;#ASMEND
Line 5710: [Instruction] s_lshl_b32 (with 3 operands) "s9":reg, "s35":reg, "8":imm

Line 5711: [Comment] 	;;#ASMSTART
Line 5712: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[18:19]":reg, "v1 offset:20480":expr

Line 5713: [Comment] 	;;#ASMEND
Line 5714: [Instruction] s_add_i32 (with 3 operands) "s74":reg, "s5":reg, "s9":reg

Line 5715: [Comment] 	;;#ASMSTART
Line 5716: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[62:63]":reg

Line 5717: [Comment] 	;;#ASMEND
Line 5718: [Instruction] s_add_i32 (with 3 operands) "s75":reg, "s23":reg, "s9":reg

Line 5719: [Instruction] v_add3_u32 (with 4 operands) "v24":reg, "s74":reg, "64":imm, "v13":reg

Line 5720: [Comment] 	;;#ASMSTART
Line 5721: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[64:65] offset:512":reg

Line 5722: [Comment] 	;;#ASMEND
Line 5723: [Comment] 	;;#ASMSTART
Line 5724: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg

Line 5725: [Comment] 	;;#ASMEND
Line 5726: [Comment] 	;;#ASMSTART
Line 5727: [Instruction] v_subrev_f32_dpp (with 6 operands) "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 5728: [Comment] 	;;#ASMEND
Line 5729: [Comment] 	;;#ASMSTART
Line 5730: [Instruction] v_subrev_f32_dpp (with 6 operands) "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 5731: [Comment] 	;;#ASMEND
Line 5732: [Comment] 	;;#ASMSTART
Line 5733: [Instruction] v_subrev_f32_dpp (with 6 operands) "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 5734: [Comment] 	;;#ASMEND
Line 5735: [Comment] 	;;#ASMSTART
Line 5736: [Instruction] v_subrev_f32_dpp (with 6 operands) "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 5737: [Comment] 	;;#ASMEND
Line 5738: [Comment] 	;;#ASMSTART
Line 5739: [Instruction] v_mul_f32_e32 (with 3 operands) "v70":reg, "v54":reg, "v70":reg

Line 5740: [Comment] 	;;#ASMEND
Line 5741: [Comment] 	;;#ASMSTART
Line 5742: [Instruction] v_mul_f32_e32 (with 3 operands) "v71":reg, "v55":reg, "v71":reg

Line 5743: [Comment] 	;;#ASMEND
Line 5744: [Comment] 	;;#ASMSTART
Line 5745: [Instruction] v_mul_f32_e32 (with 3 operands) "v72":reg, "v56":reg, "v72":reg

Line 5746: [Comment] 	;;#ASMEND
Line 5747: [Comment] 	;;#ASMSTART
Line 5748: [Instruction] v_mul_f32_e32 (with 3 operands) "v73":reg, "v57":reg, "v73":reg

Line 5749: [Comment] 	;;#ASMEND
Line 5750: [Comment] 	;;#ASMSTART
Line 5751: [Instruction] v_mul_f32_e32 (with 3 operands) "v74":reg, "v58":reg, "v74":reg

Line 5752: [Comment] 	;;#ASMEND
Line 5753: [Comment] 	;;#ASMSTART
Line 5754: [Instruction] v_mul_f32_e32 (with 3 operands) "v75":reg, "v59":reg, "v75":reg

Line 5755: [Comment] 	;;#ASMEND
Line 5756: [Comment] 	;;#ASMSTART
Line 5757: [Instruction] v_mul_f32_e32 (with 3 operands) "v76":reg, "v60":reg, "v76":reg

Line 5758: [Comment] 	;;#ASMEND
Line 5759: [Comment] 	;;#ASMSTART
Line 5760: [Instruction] v_mul_f32_e32 (with 3 operands) "v77":reg, "v61":reg, "v77":reg

Line 5761: [Comment] 	;;#ASMEND
Line 5762: [Comment] 	;;#ASMSTART
Line 5763: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v66":reg, "v70":reg, "v71":reg

Line 5764: [Comment] 	;;#ASMEND
Line 5765: [Comment] 	;;#ASMSTART
Line 5766: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v67":reg, "v72":reg, "v73":reg

Line 5767: [Comment] 	;;#ASMEND
Line 5768: [Comment] 	;;#ASMSTART
Line 5769: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v68":reg, "v74":reg, "v75":reg

Line 5770: [Comment] 	;;#ASMEND
Line 5771: [Comment] 	;;#ASMSTART
Line 5772: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v69":reg, "v76":reg, "v77":reg

Line 5773: [Comment] 	;;#ASMEND
Line 5774: [Comment] 	;;#ASMSTART
Line 5775: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg

Line 5776: [Comment] 	;;#ASMEND
Line 5777: [Comment] 	;;#ASMSTART
Line 5778: [Instruction] ds_read_b32 (with 2 operands) "v126":reg, "v24":reg

Line 5779: [Unknown]
Line 5780: [Comment] 	;;#ASMEND
Line 5781: [Instruction] v_add3_u32 (with 4 operands) "v22":reg, "s75":reg, "64":imm, "v13":reg

Line 5782: [Comment] 	;;#ASMSTART
Line 5783: [Instruction] ds_read_b32 (with 2 operands) "v127":reg, "v22":reg

Line 5784: [Unknown]
Line 5785: [Comment] 	;;#ASMEND
Line 5786: [Comment] 	;;#ASMSTART
Line 5787: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[66:67] offset:1024":reg

Line 5788: [Comment] 	;;#ASMEND
Line 5789: [Comment] 	;;#ASMSTART
Line 5790: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[68:69] offset:1536":reg

Line 5791: [Comment] 	;;#ASMEND
Line 5792: [Comment] 	;;#ASMSTART
Line 5793: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg

Line 5794: [Comment] 	;;#ASMEND
Line 5795: [Comment] 	;;#ASMSTART
Line 5796: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v62":reg, "v64":reg

Line 5797: [Comment] 	;;#ASMEND
Line 5798: [Comment] 	;;#ASMSTART
Line 5799: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v63":reg, "v65":reg

Line 5800: [Comment] 	;;#ASMEND
Line 5801: [Comment] 	;;#ASMSTART
Line 5802: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v66":reg, "v68":reg

Line 5803: [Comment] 	;;#ASMEND
Line 5804: [Comment] 	;;#ASMSTART
Line 5805: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v67":reg, "v69":reg

Line 5806: [Comment] 	;;#ASMEND
Line 5807: [Comment] 	;;#ASMSTART
Line 5808: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(12)":expr

Line 5809: [Comment] 	;;#ASMEND
Line 5810: [Comment] 	;;#ASMSTART
Line 5811: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg

Line 5812: [Comment] 	;;#ASMEND
Line 5813: [Comment] 	;;#ASMSTART
Line 5814: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[20:21]":reg, "v1 offset:16896":expr

Line 5815: [Comment] 	;;#ASMEND
Line 5816: [Comment] 	;;#ASMSTART
Line 5817: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[22:23]":reg, "v1 offset:20992":expr

Line 5818: [Comment] 	;;#ASMEND
Line 5819: [Comment] 	;;#ASMSTART
Line 5820: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[24:25]":reg, "v1 offset:24576":expr

Line 5821: [Comment] 	;;#ASMEND
Line 5822: [Comment] 	;;#ASMSTART
Line 5823: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[26:27]":reg, "v1 offset:28672":expr

Line 5824: [Comment] 	;;#ASMEND
Line 5825: [Comment] 	;;#ASMSTART
Line 5826: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[28:29]":reg, "v1 offset:25088":expr

Line 5827: [Comment] 	;;#ASMEND
Line 5828: [Comment] 	;;#ASMSTART
Line 5829: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[30:31]":reg, "v1 offset:29184":expr

Line 5830: [Comment] 	;;#ASMEND
Line 5831: [Instruction] s_add_i32 (with 3 operands) "s29":reg, "s15":reg, "s44":reg

Line 5832: [Comment] 	;;#ASMSTART
Line 5833: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[32:33]":reg, "v1 offset:32768":expr

Line 5834: [Comment] 	;;#ASMEND
Line 5835: [Instruction] s_lshl_b32 (with 3 operands) "s28":reg, "s45":reg, "6":imm

Line 5836: [Instruction] s_mul_i32 (with 3 operands) "s8":reg, "s29":reg, "s38":reg

Line 5837: [Comment] 	;;#ASMSTART
Line 5838: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[34:35]":reg, "v1 offset:36864":expr

Line 5839: [Comment] 	;;#ASMEND
Line 5840: [Comment] 	;;#ASMSTART
Line 5841: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg

Line 5842: [Comment] 	;;#ASMEND
Line 5843: [Comment] 	;;#ASMSTART
Line 5844: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 5845: [Comment] 	;;#ASMEND
Line 5846: [Instruction] s_barrier (with 0 operands)

Line 5847: [Comment] 	;;#ASMSTART
Line 5848: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg

Line 5849: [Comment] 	;;#ASMEND
Line 5850: [Comment] 	;;#ASMSTART
Line 5851: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[30:31]":reg, "v4":reg

Line 5852: [Comment] 	;;#ASMEND
Line 5853: [Instruction] s_add_i32 (with 3 operands) "s8":reg, "s8":reg, "s28":reg

Line 5854: [Comment] 	;;#ASMSTART
Line 5855: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[32:33]":reg, "v4 offset:512":expr

Line 5856: [Comment] 	;;#ASMEND
Line 5857: [Instruction] s_add_i32 (with 3 operands) "s8":reg, "s8":reg, "48":imm

Line 5858: [Comment] 	;;#ASMSTART
Line 5859: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[34:35]":reg, "v4 offset:1024":expr

Line 5860: [Comment] 	;;#ASMEND
Line 5861: [Instruction] s_mul_i32 (with 3 operands) "s8":reg, "s8":reg, "s3":reg

Line 5862: [Comment] 	;;#ASMSTART
Line 5863: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[36:37]":reg, "v4 offset:1536":expr

Line 5864: [Comment] 	;;#ASMEND
Line 5865: [Instruction] s_ashr_i32 (with 3 operands) "s9":reg, "s8":reg, "31":imm

Line 5866: [Comment] 	;;#ASMSTART
Line 5867: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[38:39]":reg, "v4 offset:2048":expr

Line 5868: [Comment] 	;;#ASMEND
Line 5869: [Instruction] s_lshl_b64 (with 3 operands) "s[8:9]":reg, "s[8:9]":reg, "1":imm

Line 5870: [Comment] 	;;#ASMSTART
Line 5871: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[40:41]":reg, "v4 offset:2560":expr

Line 5872: [Comment] 	;;#ASMEND
Line 5873: [Instruction] s_add_u32 (with 3 operands) "s8":reg, "s6":reg, "s8":reg

Line 5874: [Comment] 	;;#ASMSTART
Line 5875: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[42:43]":reg, "v4 offset:3072":expr

Line 5876: [Comment] 	;;#ASMEND
Line 5877: [Instruction] s_addc_u32 (with 3 operands) "s9":reg, "s7":reg, "s9":reg

Line 5878: [Comment] 	;;#ASMSTART
Line 5879: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[44:45]":reg, "v4 offset:3584":expr

Line 5880: [Comment] 	;;#ASMEND
Line 5881: [Comment] 	;;#ASMSTART
Line 5882: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg

Line 5883: [Comment] 	;;#ASMEND
Line 5884: [Comment] 	;;#ASMSTART
Line 5885: [Instruction] v_mul_f32_e32 (with 3 operands) "v126":reg, "0x3fb8aa3b":imm, "v126":reg

Line 5886: [Comment] 	;;#ASMEND
Line 5887: [Comment] 	;;#ASMSTART
Line 5888: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v110":reg, "v110":reg, "v111":reg

Line 5889: [Comment] 	;;#ASMEND
Line 5890: [Comment] 	;;#ASMSTART
Line 5891: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v111":reg, "v112":reg, "v113":reg

Line 5892: [Comment] 	;;#ASMEND
Line 5893: [Comment] 	;;#ASMSTART
Line 5894: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label

Line 5895: [Comment] 	;;#ASMEND
Line 5896: [Comment] 	;;#ASMSTART
Line 5897: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label

Line 5898: [Comment] 	;;#ASMEND
Line 5899: [Comment] 	;;#ASMSTART
Line 5900: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg

Line 5901: [Comment] 	;;#ASMEND
Line 5902: [Comment] 	;;#ASMSTART
Line 5903: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[46:47]":reg, "v4 offset:4096":expr

Line 5904: [Comment] 	;;#ASMEND
Line 5905: [Comment] 	;;#ASMSTART
Line 5906: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[48:49]":reg, "v4 offset:4608":expr

Line 5907: [Comment] 	;;#ASMEND
Line 5908: [Comment] 	;;#ASMSTART
Line 5909: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[50:51]":reg, "v4 offset:5120":expr

Line 5910: [Comment] 	;;#ASMEND
Line 5911: [Comment] 	;;#ASMSTART
Line 5912: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[52:53]":reg, "v4 offset:5632":expr

Line 5913: [Comment] 	;;#ASMEND
Line 5914: [Comment] 	;;#ASMSTART
Line 5915: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[36:37]":reg, "v1 offset:33280":expr

Line 5916: [Comment] 	;;#ASMEND
Line 5917: [Comment] 	;;#ASMSTART
Line 5918: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[38:39]":reg, "v1 offset:37376":expr

Line 5919: [Comment] 	;;#ASMEND
Line 5920: [Instruction] s_add_i32 (with 3 operands) "s71":reg, "s62":reg, "s0":reg

Line 5921: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s36":reg, "s67":reg

Line 5922: [Comment] 	;;#ASMSTART
Line 5923: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[40:41]":reg, "v1 offset:40960":expr

Line 5924: [Comment] 	;;#ASMEND
Line 5925: [Instruction] s_mul_i32 (with 3 operands) "s0":reg, "s0":reg, "s26":reg

Line 5926: [Comment] 	;;#ASMSTART
Line 5927: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[42:43]":reg, "v1 offset:45056":expr

Line 5928: [Comment] 	;;#ASMEND
Line 5929: [Comment] 	;;#ASMSTART
Line 5930: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg

Line 5931: [Comment] 	;;#ASMEND
Line 5932: [Comment] 	;;#ASMSTART
Line 5933: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v114":reg, "v114":reg, "v115":reg

Line 5934: [Comment] 	;;#ASMEND
Line 5935: [Comment] 	;;#ASMSTART
Line 5936: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v115":reg, "v116":reg, "v117":reg

Line 5937: [Comment] 	;;#ASMEND
Line 5938: [Comment] 	;;#ASMSTART
Line 5939: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label

Line 5940: [Comment] 	;;#ASMEND
Line 5941: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s0":reg, "s39":reg

Line 5942: [Comment] 	;;#ASMSTART
Line 5943: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label

Line 5944: [Comment] 	;;#ASMEND
Line 5945: [Comment] 	;;#ASMSTART
Line 5946: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg

Line 5947: [Comment] 	;;#ASMEND
Line 5948: [Comment] 	;;#ASMSTART
Line 5949: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[54:55]":reg, "v4 offset:6144":expr

Line 5950: [Comment] 	;;#ASMEND
Line 5951: [Instruction] s_mul_i32 (with 3 operands) "s40":reg, "s0":reg, "s60":reg

Line 5952: [Comment] 	;;#ASMSTART
Line 5953: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[56:57]":reg, "v4 offset:6656":expr

Line 5954: [Comment] 	;;#ASMEND
Line 5955: [Instruction] s_ashr_i32 (with 3 operands) "s41":reg, "s40":reg, "31":imm

Line 5956: [Comment] 	;;#ASMSTART
Line 5957: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[58:59]":reg, "v4 offset:7168":expr

Line 5958: [Comment] 	;;#ASMEND
Line 5959: [Instruction] s_lshl_b64 (with 3 operands) "s[40:41]":reg, "s[40:41]":reg, "1":imm

Line 5960: [Comment] 	;;#ASMSTART
Line 5961: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[60:61]":reg, "v4 offset:7680":expr

Line 5962: [Comment] 	;;#ASMEND
Line 5963: [Instruction] s_add_u32 (with 3 operands) "s44":reg, "s52":reg, "s40":reg

Line 5964: [Comment] 	;;#ASMSTART
Line 5965: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[44:45]":reg, "v1 offset:41472":expr

Line 5966: [Comment] 	;;#ASMEND
Line 5967: [Instruction] v_add_u32_e32 (with 3 operands) "v21":reg, "s71":reg, "v2":reg

Line 5968: [Instruction] s_addc_u32 (with 3 operands) "s45":reg, "s53":reg, "s41":reg

Line 5969: [Instruction] s_add_i32 (with 3 operands) "s28":reg, "s39":reg, "s64":reg

Line 5970: [Comment] 	;;#ASMSTART
Line 5971: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[46:47]":reg, "v1 offset:45568":expr

Line 5972: [Comment] 	;;#ASMEND
Line 5973: [Comment] 	;;#ASMSTART
Line 5974: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg

Line 5975: [Comment] 	;;#ASMEND
Line 5976: [Comment] 	;;#ASMSTART
Line 5977: [Instruction] s_waitcnt (with 1 operands) "vmcnt(4) lgkmcnt(6)":expr

Line 5978: [Comment] 	;;#ASMEND
Line 5979: [Instruction] s_barrier (with 0 operands)

Line 5980: [Comment] 	;;#ASMSTART
Line 5981: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm

Line 5982: [Comment] 	;;#ASMEND
Line 5983: [Comment] 	;;#ASMSTART
Line 5984: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[62:63]":reg, "v1 offset:49152":expr

Line 5985: [Comment] 	;;#ASMEND
Line 5986: [Instruction] v_readfirstlane_b32 (with 2 operands) "s29":reg, "v21":reg

Line 5987: [Instruction] v_add_u32_e32 (with 3 operands) "v21":reg, "0x1000":imm, "v21":reg

Line 5988: [Instruction] s_mul_i32 (with 3 operands) "s28":reg, "s65":reg, "s28":reg

Line 5989: [Comment] 	;;#ASMSTART
Line 5990: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[64:65]":reg, "v1 offset:53248":expr

Line 5991: [Comment] 	;;#ASMEND
Line 5992: [Instruction] s_mov_b32 (with 2 operands) "s47":reg, "s31":reg

Line 5993: [Instruction] v_readfirstlane_b32 (with 2 operands) "s0":reg, "v21":reg

Line 5994: [Instruction] s_add_i32 (with 3 operands) "s40":reg, "s28":reg, "s36":reg

Line 5995: [Comment] 	;;#ASMSTART
Line 5996: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[66:67]":reg, "v1 offset:49664":expr

Line 5997: [Comment] 	;;#ASMEND
Line 5998: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s29":reg

Line 5999: [Instruction] s_ashr_i32 (with 3 operands) "s41":reg, "s40":reg, "31":imm

Line 6000: [Comment] 	;;#ASMSTART
Line 6001: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[68:69]":reg, "v1 offset:53760":expr

Line 6002: [Comment] 	;;#ASMEND
Line 6003: [Comment] 	;;#ASMSTART
Line 6004: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg

Line 6005: [Comment] 	;;#ASMEND
Line 6006: [Instruction] buffer_load_dwordx4 (with 3 operands) "v14":reg, "s[44:47]":reg, "0 offen lds":label

Line 6007: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s0":reg

Line 6008: [Instruction] s_add_i32 (with 3 operands) "s78":reg, "s23":reg, "s72":reg

Line 6009: [Instruction] s_lshl_b64 (with 3 operands) "s[40:41]":reg, "s[40:41]":reg, "2":imm

Line 6010: [Instruction] buffer_load_dwordx4 (with 3 operands) "v15":reg, "s[44:47]":reg, "0 offen lds":label

Line 6011: [Comment] 	;;#ASMSTART
Line 6012: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg

Line 6013: [Comment] 	;;#ASMEND
Line 6014: [Comment] 	;;#ASMSTART
Line 6015: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[70:71]":reg, "v1 offset:57344":expr

Line 6016: [Comment] 	;;#ASMEND
Line 6017: [Instruction] s_add_u32 (with 3 operands) "s40":reg, "s56":reg, "s40":reg

Line 6018: [Comment] 	;;#ASMSTART
Line 6019: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[72:73]":reg, "v1 offset:61440":expr

Line 6020: [Comment] 	;;#ASMEND
Line 6021: [Instruction] s_addc_u32 (with 3 operands) "s41":reg, "s57":reg, "s41":reg

Line 6022: [Instruction] s_add_i32 (with 3 operands) "s28":reg, "s70":reg, "0x1000":imm

Line 6023: [Comment] 	;;#ASMSTART
Line 6024: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[74:75]":reg, "v1 offset:57856":expr

Line 6025: [Comment] 	;;#ASMEND
Line 6026: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s78":reg

Line 6027: [Instruction] v_add_u32_e32 (with 3 operands) "v27":reg, "s28":reg, "v11":reg

Line 6028: [Comment] 	;;#ASMSTART
Line 6029: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[76:77]":reg, "v1 offset:61952":expr

Line 6030: [Comment] 	;;#ASMEND
Line 6031: [Comment] 	;;#ASMSTART
Line 6032: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg

Line 6033: [Comment] 	;;#ASMEND
Line 6034: [Instruction] buffer_load_dword (with 3 operands) "v16":reg, "s[40:43]":reg, "0 offen lds":label

Line 6035: [Comment] 	;;#ASMSTART
Line 6036: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg

Line 6037: [Comment] 	;;#ASMEND
Line 6038: [Comment] 	;;#ASMSTART
Line 6039: [Instruction] ds_read_b128 (with 2 operands) "a[112:115]":reg, "v27":reg

Line 6040: [Comment] 	;;#ASMEND
Line 6041: [Comment] 	;;#ASMSTART
Line 6042: [Instruction] ds_read_b128 (with 2 operands) "a[116:119]":reg, "v27 offset:1024":expr

Line 6043: [Comment] 	;;#ASMEND
Line 6044: [Comment] 	;;#ASMSTART
Line 6045: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg

Line 6046: [Comment] 	;;#ASMEND
Line 6047: [Comment] 	;;#ASMSTART
Line 6048: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(4)":expr

Line 6049: [Comment] 	;;#ASMEND
Line 6050: [Instruction] s_barrier (with 0 operands)

Line 6051: [Comment] 	;;#ASMSTART
Line 6052: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg

Line 6053: [Comment] 	;;#ASMEND
Line 6054: [Comment] 	;;#ASMSTART
Line 6055: [Instruction] ds_read_b128 (with 2 operands) "a[120:123]":reg, "v27 offset:2048":expr

Line 6056: [Comment] 	;;#ASMEND
Line 6057: [Comment] 	;;#ASMSTART
Line 6058: [Instruction] ds_read_b128 (with 2 operands) "a[124:127]":reg, "v27 offset:3072":expr

Line 6059: [Comment] 	;;#ASMEND
Line 6060: [Comment] 	;;#ASMSTART
Line 6061: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg

Line 6062: [Comment] 	;;#ASMEND
Line 6063: [Comment] 	;;#ASMSTART
Line 6064: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm

Line 6065: [Comment] 	;;#ASMEND
Line 6066: [Comment] 	;;#ASMSTART
Line 6067: [Instruction] ds_read_b128 (with 2 operands) "a[0:3]":reg, "v10":reg

Line 6068: [Comment] 	;;#ASMEND
Line 6069: [Comment] 	;;#ASMSTART
Line 6070: [Instruction] ds_read_b128 (with 2 operands) "a[4:7]":reg, "v10 offset:1024":expr

Line 6071: [Comment] 	;;#ASMEND
Line 6072: [Comment] 	;;#ASMSTART
Line 6073: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg

Line 6074: [Comment] 	;;#ASMEND
Line 6075: [Comment] 	;;#ASMSTART
Line 6076: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg

Line 6077: [Comment] 	;;#ASMEND
Line 6078: [Comment] 	;;#ASMSTART
Line 6079: [Instruction] ds_read_b128 (with 2 operands) "a[8:11]":reg, "v10 offset:2048":expr

Line 6080: [Comment] 	;;#ASMEND
Line 6081: [Comment] 	;;#ASMSTART
Line 6082: [Instruction] ds_read_b128 (with 2 operands) "a[12:15]":reg, "v10 offset:3072":expr

Line 6083: [Comment] 	;;#ASMEND
Line 6084: [Comment] 	;;#ASMSTART
Line 6085: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg

Line 6086: [Comment] 	;;#ASMEND
Line 6087: [Comment] 	;;#ASMSTART
Line 6088: [Instruction] v_mul_f32_e32 (with 3 operands) "v110":reg, "0x3db504f3":imm, "v110":reg

Line 6089: [Comment] 	;;#ASMEND
Line 6090: [Comment] 	;;#ASMSTART
Line 6091: [Instruction] v_mul_f32_e32 (with 3 operands) "v111":reg, "0x3db504f3":imm, "v111":reg

Line 6092: [Comment] 	;;#ASMEND
Line 6093: [Comment] 	;;#ASMSTART
Line 6094: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg

Line 6095: [Comment] 	;;#ASMEND
Line 6096: [Comment] 	;;#ASMSTART
Line 6097: [Instruction] ds_read_b128 (with 2 operands) "a[16:19]":reg, "v10 offset:4096":expr

Line 6098: [Comment] 	;;#ASMEND
Line 6099: [Comment] 	;;#ASMSTART
Line 6100: [Instruction] ds_read_b128 (with 2 operands) "a[20:23]":reg, "v10 offset:5120":expr

Line 6101: [Comment] 	;;#ASMEND
Line 6102: [Comment] 	;;#ASMSTART
Line 6103: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg

Line 6104: [Comment] 	;;#ASMEND
Line 6105: [Comment] 	;;#ASMSTART
Line 6106: [Instruction] v_mul_f32_e32 (with 3 operands) "v112":reg, "0x3db504f3":imm, "v112":reg

Line 6107: [Comment] 	;;#ASMEND
Line 6108: [Comment] 	;;#ASMSTART
Line 6109: [Instruction] v_mul_f32_e32 (with 3 operands) "v113":reg, "0x3db504f3":imm, "v113":reg

Line 6110: [Comment] 	;;#ASMEND
Line 6111: [Comment] 	;;#ASMSTART
Line 6112: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(10)":expr

Line 6113: [Comment] 	;;#ASMEND
Line 6114: [Comment] 	;;#ASMSTART
Line 6115: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg

Line 6116: [Comment] 	;;#ASMEND
Line 6117: [Comment] 	;;#ASMSTART
Line 6118: [Instruction] ds_read_b128 (with 2 operands) "a[24:27]":reg, "v10 offset:6144":expr

Line 6119: [Comment] 	;;#ASMEND
Line 6120: [Comment] 	;;#ASMSTART
Line 6121: [Instruction] ds_read_b128 (with 2 operands) "a[28:31]":reg, "v10 offset:7168":expr

Line 6122: [Comment] 	;;#ASMEND
Line 6123: [Comment] 	;;#ASMSTART
Line 6124: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg

Line 6125: [Comment] 	;;#ASMEND
Line 6126: [Comment] 	;;#ASMSTART
Line 6127: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(2)":expr

Line 6128: [Comment] 	;;#ASMEND
Line 6129: [Comment] 	;;#ASMSTART
Line 6130: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm

Line 6131: [Comment] 	;;#ASMEND
Line 6132: [Comment] 	;;#ASMSTART
Line 6133: [Instruction] ds_read_b128 (with 2 operands) "a[32:35]":reg, "v10 offset:8192":expr

Line 6134: [Comment] 	;;#ASMEND
Line 6135: [Comment] 	;;#ASMSTART
Line 6136: [Instruction] ds_read_b128 (with 2 operands) "a[36:39]":reg, "v10 offset:9216":expr

Line 6137: [Comment] 	;;#ASMEND
Line 6138: [Comment] 	;;#ASMSTART
Line 6139: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg

Line 6140: [Comment] 	;;#ASMEND
Line 6141: [Comment] 	;;#ASMSTART
Line 6142: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg

Line 6143: [Comment] 	;;#ASMEND
Line 6144: [Comment] 	;;#ASMSTART
Line 6145: [Instruction] ds_read_b128 (with 2 operands) "a[40:43]":reg, "v10 offset:10240":expr

Line 6146: [Comment] 	;;#ASMEND
Line 6147: [Comment] 	;;#ASMSTART
Line 6148: [Instruction] ds_read_b128 (with 2 operands) "a[44:47]":reg, "v10 offset:11264":expr

Line 6149: [Comment] 	;;#ASMEND
Line 6150: [Comment] 	;;#ASMSTART
Line 6151: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg

Line 6152: [Comment] 	;;#ASMEND
Line 6153: [Comment] 	;;#ASMSTART
Line 6154: [Instruction] v_mul_f32_e32 (with 3 operands) "v114":reg, "0x3db504f3":imm, "v114":reg

Line 6155: [Comment] 	;;#ASMEND
Line 6156: [Comment] 	;;#ASMSTART
Line 6157: [Instruction] v_mul_f32_e32 (with 3 operands) "v115":reg, "0x3db504f3":imm, "v115":reg

Line 6158: [Comment] 	;;#ASMEND
Line 6159: [Comment] 	;;#ASMSTART
Line 6160: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm

Line 6161: [Comment] 	;;#ASMEND
Line 6162: [Comment] 	;;#ASMSTART
Line 6163: [Instruction] ds_read_b128 (with 2 operands) "v[62:65]":reg, "v10 offset:12288":expr

Line 6164: [Comment] 	;;#ASMEND
Line 6165: [Instruction] s_add_i32 (with 3 operands) "s72":reg, "s69":reg, "0x1000":imm

Line 6166: [Comment] 	;;#ASMSTART
Line 6167: [Instruction] ds_read_b128 (with 2 operands) "v[66:69]":reg, "v10 offset:13312":expr

Line 6168: [Comment] 	;;#ASMEND
Line 6169: [Comment] 	;;#ASMSTART
Line 6170: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg

Line 6171: [Comment] 	;;#ASMEND
Line 6172: [Comment] 	;;#ASMSTART
Line 6173: [Instruction] v_mul_f32_e32 (with 3 operands) "v116":reg, "0x3db504f3":imm, "v116":reg

Line 6174: [Comment] 	;;#ASMEND
Line 6175: [Comment] 	;;#ASMSTART
Line 6176: [Instruction] v_mul_f32_e32 (with 3 operands) "v117":reg, "0x3db504f3":imm, "v117":reg

Line 6177: [Comment] 	;;#ASMEND
Line 6178: [Comment] 	;;#ASMSTART
Line 6179: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 6180: [Comment] 	;;#ASMEND
Line 6181: [Comment] 	;;#ASMSTART
Line 6182: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg

Line 6183: [Comment] 	;;#ASMEND
Line 6184: [Comment] 	;;#ASMSTART
Line 6185: [Instruction] ds_read_b128 (with 2 operands) "v[70:73]":reg, "v10 offset:14336":expr

Line 6186: [Comment] 	;;#ASMEND
Line 6187: [Instruction] v_add_u32_e32 (with 3 operands) "v25":reg, "s72":reg, "v11":reg

Line 6188: [Comment] 	;;#ASMSTART
Line 6189: [Instruction] ds_read_b128 (with 2 operands) "v[74:77]":reg, "v10 offset:15360":expr

Line 6190: [Comment] 	;;#ASMEND
Line 6191: [Comment] 	;;#ASMSTART
Line 6192: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg

Line 6193: [Comment] 	;;#ASMEND
Line 6194: [Comment] 	;;#ASMSTART
Line 6195: [Instruction] v_mul_f32_e32 (with 3 operands) "v46":reg, "0x3e0293ee":imm, "v46":reg

Line 6196: [Comment] 	;;#ASMEND
Line 6197: [Comment] 	;;#ASMSTART
Line 6198: [Instruction] v_mul_f32_e32 (with 3 operands) "v47":reg, "0x3e0293ee":imm, "v47":reg

Line 6199: [Comment] 	;;#ASMEND
Line 6200: [Comment] 	;;#ASMSTART
Line 6201: [Instruction] v_mul_f32_e32 (with 3 operands) "v48":reg, "0x3e0293ee":imm, "v48":reg

Line 6202: [Comment] 	;;#ASMEND
Line 6203: [Comment] 	;;#ASMSTART
Line 6204: [Instruction] v_mul_f32_e32 (with 3 operands) "v49":reg, "0x3e0293ee":imm, "v49":reg

Line 6205: [Comment] 	;;#ASMEND
Line 6206: [Comment] 	;;#ASMSTART
Line 6207: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 6208: [Comment] 	;;#ASMEND
Line 6209: [Comment] 	;;#ASMSTART
Line 6210: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm

Line 6211: [Comment] 	;;#ASMEND
Line 6212: [Comment] 	;;#ASMSTART
Line 6213: [Instruction] ds_read_b128 (with 2 operands) "v[78:81]":reg, "v25":reg

Line 6214: [Comment] 	;;#ASMEND
Line 6215: [Comment] 	;;#ASMSTART
Line 6216: [Instruction] ds_read_b128 (with 2 operands) "v[82:85]":reg, "v25 offset:1024":expr

Line 6217: [Comment] 	;;#ASMEND
Line 6218: [Comment] 	;;#ASMSTART
Line 6219: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg

Line 6220: [Comment] 	;;#ASMEND
Line 6221: [Comment] 	;;#ASMSTART
Line 6222: [Instruction] v_subrev_f32_dpp (with 6 operands) "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 6223: [Comment] 	;;#ASMEND
Line 6224: [Comment] 	;;#ASMSTART
Line 6225: [Instruction] v_subrev_f32_dpp (with 6 operands) "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 6226: [Comment] 	;;#ASMEND
Line 6227: [Comment] 	;;#ASMSTART
Line 6228: [Instruction] v_subrev_f32_dpp (with 6 operands) "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 6229: [Comment] 	;;#ASMEND
Line 6230: [Comment] 	;;#ASMSTART
Line 6231: [Instruction] v_subrev_f32_dpp (with 6 operands) "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 6232: [Comment] 	;;#ASMEND
Line 6233: [Comment] 	;;#ASMSTART
Line 6234: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 6235: [Comment] 	;;#ASMEND
Line 6236: [Comment] 	;;#ASMSTART
Line 6237: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg

Line 6238: [Comment] 	;;#ASMEND
Line 6239: [Comment] 	;;#ASMSTART
Line 6240: [Instruction] ds_read_b128 (with 2 operands) "v[86:89]":reg, "v25 offset:2048":expr

Line 6241: [Comment] 	;;#ASMEND
Line 6242: [Instruction] v_add_u32_e32 (with 3 operands) "v20":reg, "s72":reg, "v12":reg

Line 6243: [Comment] 	;;#ASMSTART
Line 6244: [Instruction] ds_read_b128 (with 2 operands) "v[90:93]":reg, "v25 offset:3072":expr

Line 6245: [Comment] 	;;#ASMEND
Line 6246: [Comment] 	;;#ASMSTART
Line 6247: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg

Line 6248: [Comment] 	;;#ASMEND
Line 6249: [Comment] 	;;#ASMSTART
Line 6250: [Instruction] v_mul_f32_e32 (with 3 operands) "v50":reg, "0x3e0293ee":imm, "v50":reg

Line 6251: [Comment] 	;;#ASMEND
Line 6252: [Comment] 	;;#ASMSTART
Line 6253: [Instruction] v_mul_f32_e32 (with 3 operands) "v51":reg, "0x3e0293ee":imm, "v51":reg

Line 6254: [Comment] 	;;#ASMEND
Line 6255: [Comment] 	;;#ASMSTART
Line 6256: [Instruction] v_mul_f32_e32 (with 3 operands) "v52":reg, "0x3e0293ee":imm, "v52":reg

Line 6257: [Comment] 	;;#ASMEND
Line 6258: [Comment] 	;;#ASMSTART
Line 6259: [Instruction] v_mul_f32_e32 (with 3 operands) "v53":reg, "0x3e0293ee":imm, "v53":reg

Line 6260: [Comment] 	;;#ASMEND
Line 6261: [Comment] 	;;#ASMSTART
Line 6262: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 6263: [Comment] 	;;#ASMEND
Line 6264: [Comment] 	;;#ASMSTART
Line 6265: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm

Line 6266: [Comment] 	;;#ASMEND
Line 6267: [Comment] 	;;#ASMSTART
Line 6268: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[94:95]":reg, "v20":reg

Line 6269: [Comment] 	;;#ASMEND
Line 6270: [Comment] 	;;#ASMSTART
Line 6271: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[96:97]":reg, "v20 offset:256":expr

Line 6272: [Comment] 	;;#ASMEND
Line 6273: [Comment] 	;;#ASMSTART
Line 6274: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[98:99]":reg, "v20 offset:1024":expr

Line 6275: [Comment] 	;;#ASMEND
Line 6276: [Comment] 	;;#ASMSTART
Line 6277: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[100:101]":reg, "v20 offset:1280":expr

Line 6278: [Comment] 	;;#ASMEND
Line 6279: [Comment] 	;;#ASMSTART
Line 6280: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg

Line 6281: [Comment] 	;;#ASMEND
Line 6282: [Comment] 	;;#ASMSTART
Line 6283: [Instruction] v_subrev_f32_dpp (with 6 operands) "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 6284: [Comment] 	;;#ASMEND
Line 6285: [Comment] 	;;#ASMSTART
Line 6286: [Instruction] v_subrev_f32_dpp (with 6 operands) "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 6287: [Comment] 	;;#ASMEND
Line 6288: [Comment] 	;;#ASMSTART
Line 6289: [Instruction] v_subrev_f32_dpp (with 6 operands) "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 6290: [Comment] 	;;#ASMEND
Line 6291: [Comment] 	;;#ASMSTART
Line 6292: [Instruction] v_subrev_f32_dpp (with 6 operands) "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 6293: [Comment] 	;;#ASMEND
Line 6294: [Comment] 	;;#ASMSTART
Line 6295: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 6296: [Comment] 	;;#ASMEND
Line 6297: [Comment] 	;;#ASMSTART
Line 6298: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg

Line 6299: [Comment] 	;;#ASMEND
Line 6300: [Comment] 	;;#ASMSTART
Line 6301: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[102:103]":reg, "v20 offset:2048":expr

Line 6302: [Comment] 	;;#ASMEND
Line 6303: [Comment] 	;;#ASMSTART
Line 6304: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[104:105]":reg, "v20 offset:2304":expr

Line 6305: [Comment] 	;;#ASMEND
Line 6306: [Comment] 	;;#ASMSTART
Line 6307: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[106:107]":reg, "v20 offset:3072":expr

Line 6308: [Comment] 	;;#ASMEND
Line 6309: [Instruction] v_add_u32_e32 (with 3 operands) "v26":reg, "s28":reg, "v12":reg

Line 6310: [Comment] 	;;#ASMSTART
Line 6311: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[108:109]":reg, "v20 offset:3328":expr

Line 6312: [Comment] 	;;#ASMEND
Line 6313: [Comment] 	;;#ASMSTART
Line 6314: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg

Line 6315: [Comment] 	;;#ASMEND
Line 6316: [Comment] 	;;#ASMSTART
Line 6317: [Instruction] v_mul_f32_e32 (with 3 operands) "v54":reg, "0x3e0293ee":imm, "v54":reg

Line 6318: [Comment] 	;;#ASMEND
Line 6319: [Comment] 	;;#ASMSTART
Line 6320: [Instruction] v_mul_f32_e32 (with 3 operands) "v55":reg, "0x3e0293ee":imm, "v55":reg

Line 6321: [Comment] 	;;#ASMEND
Line 6322: [Comment] 	;;#ASMSTART
Line 6323: [Instruction] v_mul_f32_e32 (with 3 operands) "v56":reg, "0x3e0293ee":imm, "v56":reg

Line 6324: [Comment] 	;;#ASMEND
Line 6325: [Comment] 	;;#ASMSTART
Line 6326: [Instruction] v_mul_f32_e32 (with 3 operands) "v57":reg, "0x3e0293ee":imm, "v57":reg

Line 6327: [Comment] 	;;#ASMEND
Line 6328: [Comment] 	;;#ASMSTART
Line 6329: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 6330: [Comment] 	;;#ASMEND
Line 6331: [Comment] 	;;#ASMSTART
Line 6332: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm

Line 6333: [Comment] 	;;#ASMEND
Line 6334: [Comment] 	;;#ASMSTART
Line 6335: [Instruction] v_subrev_f32_dpp (with 6 operands) "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 6336: [Comment] 	;;#ASMEND
Line 6337: [Comment] 	;;#ASMSTART
Line 6338: [Instruction] v_subrev_f32_dpp (with 6 operands) "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 6339: [Comment] 	;;#ASMEND
Line 6340: [Comment] 	;;#ASMSTART
Line 6341: [Instruction] v_subrev_f32_dpp (with 6 operands) "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 6342: [Comment] 	;;#ASMEND
Line 6343: [Comment] 	;;#ASMSTART
Line 6344: [Instruction] v_subrev_f32_dpp (with 6 operands) "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 6345: [Comment] 	;;#ASMEND
Line 6346: [Comment] 	;;#ASMSTART
Line 6347: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg

Line 6348: [Comment] 	;;#ASMEND
Line 6349: [Comment] 	;;#ASMSTART
Line 6350: [Instruction] v_exp_f32_e32 (with 2 operands) "v46":reg, "v46":reg

Line 6351: [Comment] 	;;#ASMEND
Line 6352: [Comment] 	;;#ASMSTART
Line 6353: [Instruction] v_exp_f32_e32 (with 2 operands) "v47":reg, "v47":reg

Line 6354: [Comment] 	;;#ASMEND
Line 6355: [Comment] 	;;#ASMSTART
Line 6356: [Instruction] v_exp_f32_e32 (with 2 operands) "v48":reg, "v48":reg

Line 6357: [Comment] 	;;#ASMEND
Line 6358: [Comment] 	;;#ASMSTART
Line 6359: [Instruction] v_exp_f32_e32 (with 2 operands) "v49":reg, "v49":reg

Line 6360: [Comment] 	;;#ASMEND
Line 6361: [Comment] 	;;#ASMSTART
Line 6362: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg

Line 6363: [Comment] 	;;#ASMEND
Line 6364: [Comment] 	;;#ASMSTART
Line 6365: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[112:113]":reg, "v26":reg

Line 6366: [Comment] 	;;#ASMEND
Line 6367: [Comment] 	;;#ASMSTART
Line 6368: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[114:115]":reg, "v26 offset:256":expr

Line 6369: [Comment] 	;;#ASMEND
Line 6370: [Comment] 	;;#ASMSTART
Line 6371: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg

Line 6372: [Comment] 	;;#ASMEND
Line 6373: [Comment] 	;;#ASMSTART
Line 6374: [Instruction] v_exp_f32_e32 (with 2 operands) "v50":reg, "v50":reg

Line 6375: [Comment] 	;;#ASMEND
Line 6376: [Comment] 	;;#ASMSTART
Line 6377: [Instruction] v_exp_f32_e32 (with 2 operands) "v51":reg, "v51":reg

Line 6378: [Comment] 	;;#ASMEND
Line 6379: [Comment] 	;;#ASMSTART
Line 6380: [Instruction] v_exp_f32_e32 (with 2 operands) "v52":reg, "v52":reg

Line 6381: [Comment] 	;;#ASMEND
Line 6382: [Comment] 	;;#ASMSTART
Line 6383: [Instruction] v_exp_f32_e32 (with 2 operands) "v53":reg, "v53":reg

Line 6384: [Comment] 	;;#ASMEND
Line 6385: [Comment] 	;;#ASMSTART
Line 6386: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm

Line 6387: [Comment] 	;;#ASMEND
Line 6388: [Comment] 	;;#ASMSTART
Line 6389: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[116:117]":reg, "v26 offset:1024":expr

Line 6390: [Comment] 	;;#ASMEND
Line 6391: [Comment] 	;;#ASMSTART
Line 6392: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[118:119]":reg, "v26 offset:1280":expr

Line 6393: [Comment] 	;;#ASMEND
Line 6394: [Comment] 	;;#ASMSTART
Line 6395: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg

Line 6396: [Comment] 	;;#ASMEND
Line 6397: [Comment] 	;;#ASMSTART
Line 6398: [Instruction] v_mul_f32_e32 (with 3 operands) "v58":reg, "0x3e0293ee":imm, "v58":reg

Line 6399: [Comment] 	;;#ASMEND
Line 6400: [Comment] 	;;#ASMSTART
Line 6401: [Instruction] v_mul_f32_e32 (with 3 operands) "v59":reg, "0x3e0293ee":imm, "v59":reg

Line 6402: [Comment] 	;;#ASMEND
Line 6403: [Comment] 	;;#ASMSTART
Line 6404: [Instruction] v_mul_f32_e32 (with 3 operands) "v60":reg, "0x3e0293ee":imm, "v60":reg

Line 6405: [Comment] 	;;#ASMEND
Line 6406: [Comment] 	;;#ASMSTART
Line 6407: [Instruction] v_mul_f32_e32 (with 3 operands) "v61":reg, "0x3e0293ee":imm, "v61":reg

Line 6408: [Comment] 	;;#ASMEND
Line 6409: [Comment] 	;;#ASMSTART
Line 6410: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg

Line 6411: [Comment] 	;;#ASMEND
Line 6412: [Comment] 	;;#ASMSTART
Line 6413: [Instruction] v_subrev_f32_dpp (with 6 operands) "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 6414: [Comment] 	;;#ASMEND
Line 6415: [Comment] 	;;#ASMSTART
Line 6416: [Instruction] v_subrev_f32_dpp (with 6 operands) "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 6417: [Comment] 	;;#ASMEND
Line 6418: [Comment] 	;;#ASMSTART
Line 6419: [Instruction] v_subrev_f32_dpp (with 6 operands) "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 6420: [Comment] 	;;#ASMEND
Line 6421: [Comment] 	;;#ASMSTART
Line 6422: [Instruction] v_subrev_f32_dpp (with 6 operands) "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 6423: [Comment] 	;;#ASMEND
Line 6424: [Comment] 	;;#ASMSTART
Line 6425: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg

Line 6426: [Comment] 	;;#ASMEND
Line 6427: [Comment] 	;;#ASMSTART
Line 6428: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v118":reg, "v46":reg, "v47":reg

Line 6429: [Comment] 	;;#ASMEND
Line 6430: [Comment] 	;;#ASMSTART
Line 6431: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v119":reg, "v48":reg, "v49":reg

Line 6432: [Comment] 	;;#ASMEND
Line 6433: [Comment] 	;;#ASMSTART
Line 6434: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm

Line 6435: [Comment] 	;;#ASMEND
Line 6436: [Comment] 	;;#ASMSTART
Line 6437: [Instruction] v_exp_f32_e32 (with 2 operands) "v54":reg, "v54":reg

Line 6438: [Comment] 	;;#ASMEND
Line 6439: [Comment] 	;;#ASMSTART
Line 6440: [Instruction] v_exp_f32_e32 (with 2 operands) "v55":reg, "v55":reg

Line 6441: [Comment] 	;;#ASMEND
Line 6442: [Comment] 	;;#ASMSTART
Line 6443: [Instruction] v_exp_f32_e32 (with 2 operands) "v56":reg, "v56":reg

Line 6444: [Comment] 	;;#ASMEND
Line 6445: [Comment] 	;;#ASMSTART
Line 6446: [Instruction] v_exp_f32_e32 (with 2 operands) "v57":reg, "v57":reg

Line 6447: [Comment] 	;;#ASMEND
Line 6448: [Comment] 	;;#ASMSTART
Line 6449: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg

Line 6450: [Comment] 	;;#ASMEND
Line 6451: [Comment] 	;;#ASMSTART
Line 6452: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v120":reg, "v50":reg, "v51":reg

Line 6453: [Comment] 	;;#ASMEND
Line 6454: [Comment] 	;;#ASMSTART
Line 6455: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v121":reg, "v52":reg, "v53":reg

Line 6456: [Comment] 	;;#ASMEND
Line 6457: [Comment] 	;;#ASMSTART
Line 6458: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg

Line 6459: [Comment] 	;;#ASMEND
Line 6460: [Comment] 	;;#ASMSTART
Line 6461: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[120:121]":reg, "v26 offset:2048":expr

Line 6462: [Comment] 	;;#ASMEND
Line 6463: [Comment] 	;;#ASMSTART
Line 6464: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[122:123]":reg, "v26 offset:2304":expr

Line 6465: [Comment] 	;;#ASMEND
Line 6466: [Comment] 	;;#ASMSTART
Line 6467: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg

Line 6468: [Comment] 	;;#ASMEND
Line 6469: [Comment] 	;;#ASMSTART
Line 6470: [Instruction] v_exp_f32_e32 (with 2 operands) "v58":reg, "v58":reg

Line 6471: [Comment] 	;;#ASMEND
Line 6472: [Comment] 	;;#ASMSTART
Line 6473: [Instruction] v_exp_f32_e32 (with 2 operands) "v59":reg, "v59":reg

Line 6474: [Comment] 	;;#ASMEND
Line 6475: [Comment] 	;;#ASMSTART
Line 6476: [Instruction] v_exp_f32_e32 (with 2 operands) "v60":reg, "v60":reg

Line 6477: [Comment] 	;;#ASMEND
Line 6478: [Comment] 	;;#ASMSTART
Line 6479: [Instruction] v_exp_f32_e32 (with 2 operands) "v61":reg, "v61":reg

Line 6480: [Comment] 	;;#ASMEND
Line 6481: [Comment] 	;;#ASMSTART
Line 6482: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm

Line 6483: [Comment] 	;;#ASMEND
Line 6484: [Comment] 	;;#ASMSTART
Line 6485: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[124:125]":reg, "v26 offset:3072":expr

Line 6486: [Comment] 	;;#ASMEND
Line 6487: [Comment] 	;;#ASMSTART
Line 6488: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[126:127]":reg, "v26 offset:3328":expr

Line 6489: [Comment] 	;;#ASMEND
Line 6490: [Comment] 	;;#ASMSTART
Line 6491: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg

Line 6492: [Comment] 	;;#ASMEND
Line 6493: [Comment] 	;;#ASMSTART
Line 6494: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v122":reg, "v54":reg, "v55":reg

Line 6495: [Comment] 	;;#ASMEND
Line 6496: [Comment] 	;;#ASMSTART
Line 6497: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v123":reg, "v56":reg, "v57":reg

Line 6498: [Comment] 	;;#ASMEND
Line 6499: [Comment] 	;;#ASMSTART
Line 6500: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v124":reg, "v58":reg, "v59":reg

Line 6501: [Comment] 	;;#ASMEND
Line 6502: [Comment] 	;;#ASMSTART
Line 6503: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v125":reg, "v60":reg, "v61":reg

Line 6504: [Comment] 	;;#ASMEND
Line 6505: [Comment] 	;;#ASMSTART
Line 6506: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg

Line 6507: [Comment] 	;;#ASMEND
Line 6508: [Comment] 	;;#ASMSTART
Line 6509: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v118":reg, "v120":reg

Line 6510: [Comment] 	;;#ASMEND
Line 6511: [Comment] 	;;#ASMSTART
Line 6512: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v119":reg, "v121":reg

Line 6513: [Comment] 	;;#ASMEND
Line 6514: [Comment] 	;;#ASMSTART
Line 6515: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v122":reg, "v124":reg

Line 6516: [Comment] 	;;#ASMEND
Line 6517: [Comment] 	;;#ASMSTART
Line 6518: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v123":reg, "v125":reg

Line 6519: [Comment] 	;;#ASMEND
Line 6520: [Comment] 	;;#ASMSTART
Line 6521: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg

Line 6522: [Comment] 	;;#ASMEND
Line 6523: [Comment] 	;;#ASMSTART
Line 6524: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 6525: [Comment] 	;;#ASMEND
Line 6526: [Comment] 	;;#ASMSTART
Line 6527: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg

Line 6528: [Comment] 	;;#ASMEND
Line 6529: [Comment] 	;;#ASMSTART
Line 6530: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[0:1]":reg, "v1":reg

Line 6531: [Comment] 	;;#ASMEND
Line 6532: [Comment] 	;;#ASMSTART
Line 6533: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[2:3]":reg, "v1 offset:4096":expr

Line 6534: [Comment] 	;;#ASMEND
Line 6535: [Comment] 	;;#ASMSTART
Line 6536: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[4:5]":reg, "v1 offset:512":expr

Line 6537: [Comment] 	;;#ASMEND
Line 6538: [Comment] 	;;#ASMSTART
Line 6539: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[6:7]":reg, "v1 offset:4608":expr

Line 6540: [Comment] 	;;#ASMEND
Line 6541: [Comment] 	;;#ASMSTART
Line 6542: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg

Line 6543: [Comment] 	;;#ASMEND
Line 6544: [Comment] 	;;#ASMSTART
Line 6545: [Instruction] v_subrev_f32_dpp (with 6 operands) "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 6546: [Comment] 	;;#ASMEND
Line 6547: [Comment] 	;;#ASMSTART
Line 6548: [Instruction] v_subrev_f32_dpp (with 6 operands) "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 6549: [Comment] 	;;#ASMEND
Line 6550: [Comment] 	;;#ASMSTART
Line 6551: [Instruction] v_subrev_f32_dpp (with 6 operands) "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 6552: [Comment] 	;;#ASMEND
Line 6553: [Comment] 	;;#ASMSTART
Line 6554: [Instruction] v_subrev_f32_dpp (with 6 operands) "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 6555: [Comment] 	;;#ASMEND
Line 6556: [Comment] 	;;#ASMSTART
Line 6557: [Instruction] v_subrev_f32_dpp (with 6 operands) "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 6558: [Comment] 	;;#ASMEND
Line 6559: [Comment] 	;;#ASMSTART
Line 6560: [Instruction] v_subrev_f32_dpp (with 6 operands) "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 6561: [Comment] 	;;#ASMEND
Line 6562: [Comment] 	;;#ASMSTART
Line 6563: [Instruction] v_subrev_f32_dpp (with 6 operands) "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 6564: [Comment] 	;;#ASMEND
Line 6565: [Comment] 	;;#ASMSTART
Line 6566: [Instruction] v_subrev_f32_dpp (with 6 operands) "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 6567: [Comment] 	;;#ASMEND
Line 6568: [Comment] 	;;#ASMSTART
Line 6569: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg

Line 6570: [Comment] 	;;#ASMEND
Line 6571: [Comment] 	;;#ASMSTART
Line 6572: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[8:9]":reg, "v1 offset:8192":expr

Line 6573: [Comment] 	;;#ASMEND
Line 6574: [Comment] 	;;#ASMSTART
Line 6575: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[10:11]":reg, "v1 offset:12288":expr

Line 6576: [Comment] 	;;#ASMEND
Line 6577: [Comment] 	;;#ASMSTART
Line 6578: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[12:13]":reg, "v1 offset:8704":expr

Line 6579: [Comment] 	;;#ASMEND
Line 6580: [Comment] 	;;#ASMSTART
Line 6581: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[14:15]":reg, "v1 offset:12800":expr

Line 6582: [Comment] 	;;#ASMEND
Line 6583: [Comment] 	;;#ASMSTART
Line 6584: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg

Line 6585: [Comment] 	;;#ASMEND
Line 6586: [Comment] 	;;#ASMSTART
Line 6587: [Instruction] v_mul_f32_e32 (with 3 operands) "v62":reg, "v46":reg, "v62":reg

Line 6588: [Comment] 	;;#ASMEND
Line 6589: [Comment] 	;;#ASMSTART
Line 6590: [Instruction] v_mul_f32_e32 (with 3 operands) "v63":reg, "v47":reg, "v63":reg

Line 6591: [Comment] 	;;#ASMEND
Line 6592: [Comment] 	;;#ASMSTART
Line 6593: [Instruction] v_mul_f32_e32 (with 3 operands) "v64":reg, "v48":reg, "v64":reg

Line 6594: [Comment] 	;;#ASMEND
Line 6595: [Comment] 	;;#ASMSTART
Line 6596: [Instruction] v_mul_f32_e32 (with 3 operands) "v65":reg, "v49":reg, "v65":reg

Line 6597: [Comment] 	;;#ASMEND
Line 6598: [Comment] 	;;#ASMSTART
Line 6599: [Instruction] v_mul_f32_e32 (with 3 operands) "v66":reg, "v50":reg, "v66":reg

Line 6600: [Comment] 	;;#ASMEND
Line 6601: [Comment] 	;;#ASMSTART
Line 6602: [Instruction] v_mul_f32_e32 (with 3 operands) "v67":reg, "v51":reg, "v67":reg

Line 6603: [Comment] 	;;#ASMEND
Line 6604: [Comment] 	;;#ASMSTART
Line 6605: [Instruction] v_mul_f32_e32 (with 3 operands) "v68":reg, "v52":reg, "v68":reg

Line 6606: [Comment] 	;;#ASMEND
Line 6607: [Comment] 	;;#ASMSTART
Line 6608: [Instruction] v_mul_f32_e32 (with 3 operands) "v69":reg, "v53":reg, "v69":reg

Line 6609: [Comment] 	;;#ASMEND
Line 6610: [Comment] 	;;#ASMSTART
Line 6611: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v62":reg, "v62":reg, "v63":reg

Line 6612: [Comment] 	;;#ASMEND
Line 6613: [Comment] 	;;#ASMSTART
Line 6614: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v63":reg, "v64":reg, "v65":reg

Line 6615: [Comment] 	;;#ASMEND
Line 6616: [Comment] 	;;#ASMSTART
Line 6617: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v64":reg, "v66":reg, "v67":reg

Line 6618: [Comment] 	;;#ASMEND
Line 6619: [Comment] 	;;#ASMSTART
Line 6620: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v65":reg, "v68":reg, "v69":reg

Line 6621: [Comment] 	;;#ASMEND
Line 6622: [Comment] 	;;#ASMSTART
Line 6623: [Instruction] v_subrev_f32_dpp (with 6 operands) "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 6624: [Comment] 	;;#ASMEND
Line 6625: [Comment] 	;;#ASMSTART
Line 6626: [Instruction] v_subrev_f32_dpp (with 6 operands) "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 6627: [Comment] 	;;#ASMEND
Line 6628: [Comment] 	;;#ASMSTART
Line 6629: [Instruction] v_subrev_f32_dpp (with 6 operands) "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 6630: [Comment] 	;;#ASMEND
Line 6631: [Comment] 	;;#ASMSTART
Line 6632: [Instruction] v_subrev_f32_dpp (with 6 operands) "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 6633: [Comment] 	;;#ASMEND
Line 6634: [Comment] 	;;#ASMSTART
Line 6635: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg

Line 6636: [Comment] 	;;#ASMEND
Line 6637: [Comment] 	;;#ASMSTART
Line 6638: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[16:17]":reg, "v1 offset:16384":expr

Line 6639: [Comment] 	;;#ASMEND
Line 6640: [Comment] 	;;#ASMSTART
Line 6641: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[18:19]":reg, "v1 offset:20480":expr

Line 6642: [Comment] 	;;#ASMEND
Line 6643: [Instruction] s_add_i32 (with 3 operands) "s73":reg, "s74":reg, "0x80":imm

Line 6644: [Comment] 	;;#ASMSTART
Line 6645: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[62:63]":reg

Line 6646: [Comment] 	;;#ASMEND
Line 6647: [Instruction] s_add_i32 (with 3 operands) "s76":reg, "s75":reg, "0x80":imm

Line 6648: [Instruction] v_add_u32_e32 (with 3 operands) "v21":reg, "s73":reg, "v13":reg

Line 6649: [Comment] 	;;#ASMSTART
Line 6650: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[64:65] offset:512":reg

Line 6651: [Comment] 	;;#ASMEND
Line 6652: [Comment] 	;;#ASMSTART
Line 6653: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg

Line 6654: [Comment] 	;;#ASMEND
Line 6655: [Comment] 	;;#ASMSTART
Line 6656: [Instruction] v_subrev_f32_dpp (with 6 operands) "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 6657: [Comment] 	;;#ASMEND
Line 6658: [Comment] 	;;#ASMSTART
Line 6659: [Instruction] v_subrev_f32_dpp (with 6 operands) "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 6660: [Comment] 	;;#ASMEND
Line 6661: [Comment] 	;;#ASMSTART
Line 6662: [Instruction] v_subrev_f32_dpp (with 6 operands) "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 6663: [Comment] 	;;#ASMEND
Line 6664: [Comment] 	;;#ASMSTART
Line 6665: [Instruction] v_subrev_f32_dpp (with 6 operands) "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 6666: [Comment] 	;;#ASMEND
Line 6667: [Comment] 	;;#ASMSTART
Line 6668: [Instruction] v_mul_f32_e32 (with 3 operands) "v70":reg, "v54":reg, "v70":reg

Line 6669: [Comment] 	;;#ASMEND
Line 6670: [Comment] 	;;#ASMSTART
Line 6671: [Instruction] v_mul_f32_e32 (with 3 operands) "v71":reg, "v55":reg, "v71":reg

Line 6672: [Comment] 	;;#ASMEND
Line 6673: [Comment] 	;;#ASMSTART
Line 6674: [Instruction] v_mul_f32_e32 (with 3 operands) "v72":reg, "v56":reg, "v72":reg

Line 6675: [Comment] 	;;#ASMEND
Line 6676: [Comment] 	;;#ASMSTART
Line 6677: [Instruction] v_mul_f32_e32 (with 3 operands) "v73":reg, "v57":reg, "v73":reg

Line 6678: [Comment] 	;;#ASMEND
Line 6679: [Comment] 	;;#ASMSTART
Line 6680: [Instruction] v_mul_f32_e32 (with 3 operands) "v74":reg, "v58":reg, "v74":reg

Line 6681: [Comment] 	;;#ASMEND
Line 6682: [Comment] 	;;#ASMSTART
Line 6683: [Instruction] v_mul_f32_e32 (with 3 operands) "v75":reg, "v59":reg, "v75":reg

Line 6684: [Comment] 	;;#ASMEND
Line 6685: [Comment] 	;;#ASMSTART
Line 6686: [Instruction] v_mul_f32_e32 (with 3 operands) "v76":reg, "v60":reg, "v76":reg

Line 6687: [Comment] 	;;#ASMEND
Line 6688: [Comment] 	;;#ASMSTART
Line 6689: [Instruction] v_mul_f32_e32 (with 3 operands) "v77":reg, "v61":reg, "v77":reg

Line 6690: [Comment] 	;;#ASMEND
Line 6691: [Comment] 	;;#ASMSTART
Line 6692: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v66":reg, "v70":reg, "v71":reg

Line 6693: [Comment] 	;;#ASMEND
Line 6694: [Comment] 	;;#ASMSTART
Line 6695: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v67":reg, "v72":reg, "v73":reg

Line 6696: [Comment] 	;;#ASMEND
Line 6697: [Comment] 	;;#ASMSTART
Line 6698: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v68":reg, "v74":reg, "v75":reg

Line 6699: [Comment] 	;;#ASMEND
Line 6700: [Comment] 	;;#ASMSTART
Line 6701: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v69":reg, "v76":reg, "v77":reg

Line 6702: [Comment] 	;;#ASMEND
Line 6703: [Comment] 	;;#ASMSTART
Line 6704: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg

Line 6705: [Comment] 	;;#ASMEND
Line 6706: [Comment] 	;;#ASMSTART
Line 6707: [Instruction] ds_read_b32 (with 2 operands) "v126":reg, "v21":reg

Line 6708: [Unknown]
Line 6709: [Comment] 	;;#ASMEND
Line 6710: [Instruction] v_add_u32_e32 (with 3 operands) "v23":reg, "s76":reg, "v13":reg

Line 6711: [Comment] 	;;#ASMSTART
Line 6712: [Instruction] ds_read_b32 (with 2 operands) "v127":reg, "v23":reg

Line 6713: [Unknown]
Line 6714: [Comment] 	;;#ASMEND
Line 6715: [Comment] 	;;#ASMSTART
Line 6716: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[66:67] offset:1024":reg

Line 6717: [Comment] 	;;#ASMEND
Line 6718: [Comment] 	;;#ASMSTART
Line 6719: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[68:69] offset:1536":reg

Line 6720: [Comment] 	;;#ASMEND
Line 6721: [Comment] 	;;#ASMSTART
Line 6722: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg

Line 6723: [Comment] 	;;#ASMEND
Line 6724: [Comment] 	;;#ASMSTART
Line 6725: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v62":reg, "v64":reg

Line 6726: [Comment] 	;;#ASMEND
Line 6727: [Comment] 	;;#ASMSTART
Line 6728: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v63":reg, "v65":reg

Line 6729: [Comment] 	;;#ASMEND
Line 6730: [Comment] 	;;#ASMSTART
Line 6731: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v66":reg, "v68":reg

Line 6732: [Comment] 	;;#ASMEND
Line 6733: [Comment] 	;;#ASMSTART
Line 6734: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v67":reg, "v69":reg

Line 6735: [Comment] 	;;#ASMEND
Line 6736: [Comment] 	;;#ASMSTART
Line 6737: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(12)":expr

Line 6738: [Comment] 	;;#ASMEND
Line 6739: [Comment] 	;;#ASMSTART
Line 6740: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg

Line 6741: [Comment] 	;;#ASMEND
Line 6742: [Comment] 	;;#ASMSTART
Line 6743: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[20:21]":reg, "v1 offset:16896":expr

Line 6744: [Comment] 	;;#ASMEND
Line 6745: [Comment] 	;;#ASMSTART
Line 6746: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[22:23]":reg, "v1 offset:20992":expr

Line 6747: [Comment] 	;;#ASMEND
Line 6748: [Comment] 	;;#ASMSTART
Line 6749: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[24:25]":reg, "v1 offset:24576":expr

Line 6750: [Comment] 	;;#ASMEND
Line 6751: [Comment] 	;;#ASMSTART
Line 6752: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[26:27]":reg, "v1 offset:28672":expr

Line 6753: [Comment] 	;;#ASMEND
Line 6754: [Comment] 	;;#ASMSTART
Line 6755: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[28:29]":reg, "v1 offset:25088":expr

Line 6756: [Comment] 	;;#ASMEND
Line 6757: [Comment] 	;;#ASMSTART
Line 6758: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[30:31]":reg, "v1 offset:29184":expr

Line 6759: [Comment] 	;;#ASMEND
Line 6760: [Comment] 	;;#ASMSTART
Line 6761: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[32:33]":reg, "v1 offset:32768":expr

Line 6762: [Comment] 	;;#ASMEND
Line 6763: [Instruction] s_sub_i32 (with 3 operands) "s72":reg, "s17":reg, "64":imm

Line 6764: [Instruction] s_add_i32 (with 3 operands) "s68":reg, "s15":reg, "s68":reg

Line 6765: [Comment] 	;;#ASMSTART
Line 6766: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[34:35]":reg, "v1 offset:36864":expr

Line 6767: [Comment] 	;;#ASMEND
Line 6768: [Comment] 	;;#ASMSTART
Line 6769: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg

Line 6770: [Comment] 	;;#ASMEND
Line 6771: [Comment] 	;;#ASMSTART
Line 6772: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 6773: [Comment] 	;;#ASMEND
Line 6774: [Instruction] s_barrier (with 0 operands)

Line 6775: [Comment] 	;;#ASMSTART
Line 6776: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg

Line 6777: [Comment] 	;;#ASMEND
Line 6778: [Comment] 	;;#ASMSTART
Line 6779: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[30:31]":reg, "v4":reg

Line 6780: [Comment] 	;;#ASMEND
Line 6781: [Instruction] s_and_b32 (with 3 operands) "s28":reg, "s72":reg, "0x1fc0":imm

Line 6782: [Instruction] s_mul_i32 (with 3 operands) "s68":reg, "s68":reg, "s38":reg

Line 6783: [Comment] 	;;#ASMSTART
Line 6784: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[32:33]":reg, "v4 offset:512":expr

Line 6785: [Comment] 	;;#ASMEND
Line 6786: [Instruction] s_add_i32 (with 3 operands) "s68":reg, "s68":reg, "s28":reg

Line 6787: [Comment] 	;;#ASMSTART
Line 6788: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[34:35]":reg, "v4 offset:1024":expr

Line 6789: [Comment] 	;;#ASMEND
Line 6790: [Instruction] s_mul_i32 (with 3 operands) "s72":reg, "s68":reg, "s3":reg

Line 6791: [Comment] 	;;#ASMSTART
Line 6792: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[36:37]":reg, "v4 offset:1536":expr

Line 6793: [Comment] 	;;#ASMEND
Line 6794: [Instruction] s_ashr_i32 (with 3 operands) "s73":reg, "s72":reg, "31":imm

Line 6795: [Comment] 	;;#ASMSTART
Line 6796: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[38:39]":reg, "v4 offset:2048":expr

Line 6797: [Comment] 	;;#ASMEND
Line 6798: [Instruction] s_lshl_b64 (with 3 operands) "s[72:73]":reg, "s[72:73]":reg, "1":imm

Line 6799: [Comment] 	;;#ASMSTART
Line 6800: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[40:41]":reg, "v4 offset:2560":expr

Line 6801: [Comment] 	;;#ASMEND
Line 6802: [Instruction] s_add_u32 (with 3 operands) "s8":reg, "s6":reg, "s72":reg

Line 6803: [Comment] 	;;#ASMSTART
Line 6804: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[42:43]":reg, "v4 offset:3072":expr

Line 6805: [Comment] 	;;#ASMEND
Line 6806: [Instruction] s_addc_u32 (with 3 operands) "s9":reg, "s7":reg, "s73":reg

Line 6807: [Comment] 	;;#ASMSTART
Line 6808: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[44:45]":reg, "v4 offset:3584":expr

Line 6809: [Comment] 	;;#ASMEND
Line 6810: [Comment] 	;;#ASMSTART
Line 6811: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg

Line 6812: [Comment] 	;;#ASMEND
Line 6813: [Comment] 	;;#ASMSTART
Line 6814: [Instruction] v_mul_f32_e32 (with 3 operands) "v126":reg, "0x3fb8aa3b":imm, "v126":reg

Line 6815: [Comment] 	;;#ASMEND
Line 6816: [Comment] 	;;#ASMSTART
Line 6817: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v110":reg, "v110":reg, "v111":reg

Line 6818: [Comment] 	;;#ASMEND
Line 6819: [Comment] 	;;#ASMSTART
Line 6820: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v111":reg, "v112":reg, "v113":reg

Line 6821: [Comment] 	;;#ASMEND
Line 6822: [Comment] 	;;#ASMSTART
Line 6823: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label

Line 6824: [Comment] 	;;#ASMEND
Line 6825: [Comment] 	;;#ASMSTART
Line 6826: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label

Line 6827: [Comment] 	;;#ASMEND
Line 6828: [Comment] 	;;#ASMSTART
Line 6829: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg

Line 6830: [Comment] 	;;#ASMEND
Line 6831: [Comment] 	;;#ASMSTART
Line 6832: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[46:47]":reg, "v4 offset:4096":expr

Line 6833: [Comment] 	;;#ASMEND
Line 6834: [Comment] 	;;#ASMSTART
Line 6835: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[48:49]":reg, "v4 offset:4608":expr

Line 6836: [Comment] 	;;#ASMEND
Line 6837: [Comment] 	;;#ASMSTART
Line 6838: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[50:51]":reg, "v4 offset:5120":expr

Line 6839: [Comment] 	;;#ASMEND
Line 6840: [Comment] 	;;#ASMSTART
Line 6841: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[52:53]":reg, "v4 offset:5632":expr

Line 6842: [Comment] 	;;#ASMEND
Line 6843: [Comment] 	;;#ASMSTART
Line 6844: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[36:37]":reg, "v1 offset:33280":expr

Line 6845: [Comment] 	;;#ASMEND
Line 6846: [Comment] 	;;#ASMSTART
Line 6847: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[38:39]":reg, "v1 offset:37376":expr

Line 6848: [Comment] 	;;#ASMEND
Line 6849: [Comment] 	;;#ASMSTART
Line 6850: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[40:41]":reg, "v1 offset:40960":expr

Line 6851: [Comment] 	;;#ASMEND
Line 6852: [Comment] 	;;#ASMSTART
Line 6853: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[42:43]":reg, "v1 offset:45056":expr

Line 6854: [Comment] 	;;#ASMEND
Line 6855: [Comment] 	;;#ASMSTART
Line 6856: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg

Line 6857: [Comment] 	;;#ASMEND
Line 6858: [Comment] 	;;#ASMSTART
Line 6859: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v114":reg, "v114":reg, "v115":reg

Line 6860: [Comment] 	;;#ASMEND
Line 6861: [Comment] 	;;#ASMSTART
Line 6862: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v115":reg, "v116":reg, "v117":reg

Line 6863: [Comment] 	;;#ASMEND
Line 6864: [Comment] 	;;#ASMSTART
Line 6865: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label

Line 6866: [Comment] 	;;#ASMEND
Line 6867: [Instruction] s_add_i32 (with 3 operands) "s28":reg, "s36":reg, "s19":reg

Line 6868: [Comment] 	;;#ASMSTART
Line 6869: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label

Line 6870: [Comment] 	;;#ASMEND
Line 6871: [Comment] 	;;#ASMSTART
Line 6872: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg

Line 6873: [Comment] 	;;#ASMEND
Line 6874: [Comment] 	;;#ASMSTART
Line 6875: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[54:55]":reg, "v4 offset:6144":expr

Line 6876: [Comment] 	;;#ASMEND
Line 6877: [Instruction] v_add_u32_e32 (with 3 operands) "v17":reg, "s1":reg, "v11":reg

Line 6878: [Instruction] s_addk_i32 (with 2 operands) "s1":reg, "0x2000":imm

Line 6879: [Instruction] s_mul_i32 (with 3 operands) "s28":reg, "s28":reg, "s22":reg

Line 6880: [Comment] 	;;#ASMSTART
Line 6881: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[56:57]":reg, "v4 offset:6656":expr

Line 6882: [Comment] 	;;#ASMEND
Line 6883: [Instruction] v_add_u32_e32 (with 3 operands) "v22":reg, "s1":reg, "v2":reg

Line 6884: [Instruction] s_add_i32 (with 3 operands) "s1":reg, "s28":reg, "s39":reg

Line 6885: [Comment] 	;;#ASMSTART
Line 6886: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[58:59]":reg, "v4 offset:7168":expr

Line 6887: [Comment] 	;;#ASMEND
Line 6888: [Instruction] s_mul_i32 (with 3 operands) "s76":reg, "s1":reg, "s33":reg

Line 6889: [Comment] 	;;#ASMSTART
Line 6890: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[60:61]":reg, "v4 offset:7680":expr

Line 6891: [Comment] 	;;#ASMEND
Line 6892: [Instruction] s_ashr_i32 (with 3 operands) "s77":reg, "s76":reg, "31":imm

Line 6893: [Comment] 	;;#ASMSTART
Line 6894: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[44:45]":reg, "v1 offset:41472":expr

Line 6895: [Comment] 	;;#ASMEND
Line 6896: [Instruction] s_lshl_b64 (with 3 operands) "s[76:77]":reg, "s[76:77]":reg, "1":imm

Line 6897: [Comment] 	;;#ASMSTART
Line 6898: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[46:47]":reg, "v1 offset:45568":expr

Line 6899: [Comment] 	;;#ASMEND
Line 6900: [Comment] 	;;#ASMSTART
Line 6901: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg

Line 6902: [Comment] 	;;#ASMEND
Line 6903: [Comment] 	;;#ASMSTART
Line 6904: [Instruction] s_waitcnt (with 1 operands) "vmcnt(4) lgkmcnt(6)":expr

Line 6905: [Comment] 	;;#ASMEND
Line 6906: [Instruction] s_barrier (with 0 operands)

Line 6907: [Comment] 	;;#ASMSTART
Line 6908: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm

Line 6909: [Comment] 	;;#ASMEND
Line 6910: [Comment] 	;;#ASMSTART
Line 6911: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[62:63]":reg, "v1 offset:49152":expr

Line 6912: [Comment] 	;;#ASMEND
Line 6913: [Instruction] v_readfirstlane_b32 (with 2 operands) "s73":reg, "v22":reg

Line 6914: [Instruction] v_add_u32_e32 (with 3 operands) "v22":reg, "0x1000":imm, "v22":reg

Line 6915: [Instruction] s_add_u32 (with 3 operands) "s28":reg, "s50":reg, "s76":reg

Line 6916: [Comment] 	;;#ASMSTART
Line 6917: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[64:65]":reg, "v1 offset:53248":expr

Line 6918: [Comment] 	;;#ASMEND
Line 6919: [Instruction] v_readfirstlane_b32 (with 2 operands) "s72":reg, "v22":reg

Line 6920: [Instruction] s_addc_u32 (with 3 operands) "s29":reg, "s51":reg, "s77":reg

Line 6921: [Comment] 	;;#ASMSTART
Line 6922: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[66:67]":reg, "v1 offset:49664":expr

Line 6923: [Comment] 	;;#ASMEND
Line 6924: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s73":reg

Line 6925: [Comment] 	;;#ASMSTART
Line 6926: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[68:69]":reg, "v1 offset:53760":expr

Line 6927: [Comment] 	;;#ASMEND
Line 6928: [Comment] 	;;#ASMSTART
Line 6929: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg

Line 6930: [Comment] 	;;#ASMEND
Line 6931: [Instruction] s_add_i32 (with 3 operands) "s1":reg, "s70":reg, "0x2000":imm

Line 6932: [Instruction] buffer_load_dwordx4 (with 3 operands) "v14":reg, "s[28:31]":reg, "0 offen lds":label

Line 6933: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s72":reg

Line 6934: [Instruction] v_add_u32_e32 (with 3 operands) "v28":reg, "s1":reg, "v11":reg

Line 6935: [Instruction] buffer_load_dwordx4 (with 3 operands) "v15":reg, "s[28:31]":reg, "0 offen lds":label

Line 6936: [Comment] 	;;#ASMSTART
Line 6937: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg

Line 6938: [Comment] 	;;#ASMEND
Line 6939: [Comment] 	;;#ASMSTART
Line 6940: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[70:71]":reg, "v1 offset:57344":expr

Line 6941: [Comment] 	;;#ASMEND
Line 6942: [Comment] 	;;#ASMSTART
Line 6943: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[72:73]":reg, "v1 offset:61440":expr

Line 6944: [Comment] 	;;#ASMEND
Line 6945: [Comment] 	;;#ASMSTART
Line 6946: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[74:75]":reg, "v1 offset:57856":expr

Line 6947: [Comment] 	;;#ASMEND
Line 6948: [Comment] 	;;#ASMSTART
Line 6949: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[76:77]":reg, "v1 offset:61952":expr

Line 6950: [Comment] 	;;#ASMEND
Line 6951: [Comment] 	;;#ASMSTART
Line 6952: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg

Line 6953: [Comment] 	;;#ASMEND
Line 6954: [Comment] 	;;#ASMSTART
Line 6955: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg

Line 6956: [Comment] 	;;#ASMEND
Line 6957: [Comment] 	;;#ASMSTART
Line 6958: [Instruction] ds_read_b128 (with 2 operands) "a[112:115]":reg, "v28":reg

Line 6959: [Comment] 	;;#ASMEND
Line 6960: [Comment] 	;;#ASMSTART
Line 6961: [Instruction] ds_read_b128 (with 2 operands) "a[116:119]":reg, "v28 offset:1024":expr

Line 6962: [Comment] 	;;#ASMEND
Line 6963: [Comment] 	;;#ASMSTART
Line 6964: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg

Line 6965: [Comment] 	;;#ASMEND
Line 6966: [Comment] 	;;#ASMSTART
Line 6967: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(4)":expr

Line 6968: [Comment] 	;;#ASMEND
Line 6969: [Instruction] s_barrier (with 0 operands)

Line 6970: [Comment] 	;;#ASMSTART
Line 6971: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg

Line 6972: [Comment] 	;;#ASMEND
Line 6973: [Comment] 	;;#ASMSTART
Line 6974: [Instruction] ds_read_b128 (with 2 operands) "a[120:123]":reg, "v28 offset:2048":expr

Line 6975: [Comment] 	;;#ASMEND
Line 6976: [Comment] 	;;#ASMSTART
Line 6977: [Instruction] ds_read_b128 (with 2 operands) "a[124:127]":reg, "v28 offset:3072":expr

Line 6978: [Comment] 	;;#ASMEND
Line 6979: [Comment] 	;;#ASMSTART
Line 6980: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg

Line 6981: [Comment] 	;;#ASMEND
Line 6982: [Comment] 	;;#ASMSTART
Line 6983: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm

Line 6984: [Comment] 	;;#ASMEND
Line 6985: [Comment] 	;;#ASMSTART
Line 6986: [Instruction] ds_read_b128 (with 2 operands) "a[0:3]":reg, "v10":reg

Line 6987: [Comment] 	;;#ASMEND
Line 6988: [Comment] 	;;#ASMSTART
Line 6989: [Instruction] ds_read_b128 (with 2 operands) "a[4:7]":reg, "v10 offset:1024":expr

Line 6990: [Comment] 	;;#ASMEND
Line 6991: [Comment] 	;;#ASMSTART
Line 6992: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg

Line 6993: [Comment] 	;;#ASMEND
Line 6994: [Comment] 	;;#ASMSTART
Line 6995: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg

Line 6996: [Comment] 	;;#ASMEND
Line 6997: [Comment] 	;;#ASMSTART
Line 6998: [Instruction] ds_read_b128 (with 2 operands) "a[8:11]":reg, "v10 offset:2048":expr

Line 6999: [Comment] 	;;#ASMEND
Line 7000: [Comment] 	;;#ASMSTART
Line 7001: [Instruction] ds_read_b128 (with 2 operands) "a[12:15]":reg, "v10 offset:3072":expr

Line 7002: [Comment] 	;;#ASMEND
Line 7003: [Comment] 	;;#ASMSTART
Line 7004: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg

Line 7005: [Comment] 	;;#ASMEND
Line 7006: [Comment] 	;;#ASMSTART
Line 7007: [Instruction] v_mul_f32_e32 (with 3 operands) "v110":reg, "0x3db504f3":imm, "v110":reg

Line 7008: [Comment] 	;;#ASMEND
Line 7009: [Comment] 	;;#ASMSTART
Line 7010: [Instruction] v_mul_f32_e32 (with 3 operands) "v111":reg, "0x3db504f3":imm, "v111":reg

Line 7011: [Comment] 	;;#ASMEND
Line 7012: [Comment] 	;;#ASMSTART
Line 7013: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg

Line 7014: [Comment] 	;;#ASMEND
Line 7015: [Comment] 	;;#ASMSTART
Line 7016: [Instruction] ds_read_b128 (with 2 operands) "a[16:19]":reg, "v10 offset:4096":expr

Line 7017: [Comment] 	;;#ASMEND
Line 7018: [Comment] 	;;#ASMSTART
Line 7019: [Instruction] ds_read_b128 (with 2 operands) "a[20:23]":reg, "v10 offset:5120":expr

Line 7020: [Comment] 	;;#ASMEND
Line 7021: [Comment] 	;;#ASMSTART
Line 7022: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg

Line 7023: [Comment] 	;;#ASMEND
Line 7024: [Comment] 	;;#ASMSTART
Line 7025: [Instruction] v_mul_f32_e32 (with 3 operands) "v112":reg, "0x3db504f3":imm, "v112":reg

Line 7026: [Comment] 	;;#ASMEND
Line 7027: [Comment] 	;;#ASMSTART
Line 7028: [Instruction] v_mul_f32_e32 (with 3 operands) "v113":reg, "0x3db504f3":imm, "v113":reg

Line 7029: [Comment] 	;;#ASMEND
Line 7030: [Comment] 	;;#ASMSTART
Line 7031: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(10)":expr

Line 7032: [Comment] 	;;#ASMEND
Line 7033: [Comment] 	;;#ASMSTART
Line 7034: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg

Line 7035: [Comment] 	;;#ASMEND
Line 7036: [Comment] 	;;#ASMSTART
Line 7037: [Instruction] ds_read_b128 (with 2 operands) "a[24:27]":reg, "v10 offset:6144":expr

Line 7038: [Comment] 	;;#ASMEND
Line 7039: [Comment] 	;;#ASMSTART
Line 7040: [Instruction] ds_read_b128 (with 2 operands) "a[28:31]":reg, "v10 offset:7168":expr

Line 7041: [Comment] 	;;#ASMEND
Line 7042: [Comment] 	;;#ASMSTART
Line 7043: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg

Line 7044: [Comment] 	;;#ASMEND
Line 7045: [Comment] 	;;#ASMSTART
Line 7046: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(2)":expr

Line 7047: [Comment] 	;;#ASMEND
Line 7048: [Comment] 	;;#ASMSTART
Line 7049: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm

Line 7050: [Comment] 	;;#ASMEND
Line 7051: [Comment] 	;;#ASMSTART
Line 7052: [Instruction] ds_read_b128 (with 2 operands) "a[32:35]":reg, "v10 offset:8192":expr

Line 7053: [Comment] 	;;#ASMEND
Line 7054: [Comment] 	;;#ASMSTART
Line 7055: [Instruction] ds_read_b128 (with 2 operands) "a[36:39]":reg, "v10 offset:9216":expr

Line 7056: [Comment] 	;;#ASMEND
Line 7057: [Comment] 	;;#ASMSTART
Line 7058: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg

Line 7059: [Comment] 	;;#ASMEND
Line 7060: [Comment] 	;;#ASMSTART
Line 7061: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg

Line 7062: [Comment] 	;;#ASMEND
Line 7063: [Comment] 	;;#ASMSTART
Line 7064: [Instruction] ds_read_b128 (with 2 operands) "a[40:43]":reg, "v10 offset:10240":expr

Line 7065: [Comment] 	;;#ASMEND
Line 7066: [Comment] 	;;#ASMSTART
Line 7067: [Instruction] ds_read_b128 (with 2 operands) "a[44:47]":reg, "v10 offset:11264":expr

Line 7068: [Comment] 	;;#ASMEND
Line 7069: [Comment] 	;;#ASMSTART
Line 7070: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg

Line 7071: [Comment] 	;;#ASMEND
Line 7072: [Comment] 	;;#ASMSTART
Line 7073: [Instruction] v_mul_f32_e32 (with 3 operands) "v114":reg, "0x3db504f3":imm, "v114":reg

Line 7074: [Comment] 	;;#ASMEND
Line 7075: [Comment] 	;;#ASMSTART
Line 7076: [Instruction] v_mul_f32_e32 (with 3 operands) "v115":reg, "0x3db504f3":imm, "v115":reg

Line 7077: [Comment] 	;;#ASMEND
Line 7078: [Comment] 	;;#ASMSTART
Line 7079: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm

Line 7080: [Comment] 	;;#ASMEND
Line 7081: [Comment] 	;;#ASMSTART
Line 7082: [Instruction] ds_read_b128 (with 2 operands) "v[62:65]":reg, "v10 offset:12288":expr

Line 7083: [Comment] 	;;#ASMEND
Line 7084: [Instruction] s_add_i32 (with 3 operands) "s76":reg, "s69":reg, "0x2000":imm

Line 7085: [Comment] 	;;#ASMSTART
Line 7086: [Instruction] ds_read_b128 (with 2 operands) "v[66:69]":reg, "v10 offset:13312":expr

Line 7087: [Comment] 	;;#ASMEND
Line 7088: [Comment] 	;;#ASMSTART
Line 7089: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg

Line 7090: [Comment] 	;;#ASMEND
Line 7091: [Comment] 	;;#ASMSTART
Line 7092: [Instruction] v_mul_f32_e32 (with 3 operands) "v116":reg, "0x3db504f3":imm, "v116":reg

Line 7093: [Comment] 	;;#ASMEND
Line 7094: [Comment] 	;;#ASMSTART
Line 7095: [Instruction] v_mul_f32_e32 (with 3 operands) "v117":reg, "0x3db504f3":imm, "v117":reg

Line 7096: [Comment] 	;;#ASMEND
Line 7097: [Comment] 	;;#ASMSTART
Line 7098: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg

Line 7099: [Comment] 	;;#ASMEND
Line 7100: [Comment] 	;;#ASMSTART
Line 7101: [Instruction] ds_read_b128 (with 2 operands) "v[70:73]":reg, "v10 offset:14336":expr

Line 7102: [Comment] 	;;#ASMEND
Line 7103: [Instruction] v_add_u32_e32 (with 3 operands) "v22":reg, "s76":reg, "v11":reg

Line 7104: [Comment] 	;;#ASMSTART
Line 7105: [Instruction] ds_read_b128 (with 2 operands) "v[74:77]":reg, "v10 offset:15360":expr

Line 7106: [Comment] 	;;#ASMEND
Line 7107: [Comment] 	;;#ASMSTART
Line 7108: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg

Line 7109: [Comment] 	;;#ASMEND
Line 7110: [Comment] 	;;#ASMSTART
Line 7111: [Instruction] v_mul_f32_e32 (with 3 operands) "v46":reg, "0x3e0293ee":imm, "v46":reg

Line 7112: [Comment] 	;;#ASMEND
Line 7113: [Comment] 	;;#ASMSTART
Line 7114: [Instruction] v_mul_f32_e32 (with 3 operands) "v47":reg, "0x3e0293ee":imm, "v47":reg

Line 7115: [Comment] 	;;#ASMEND
Line 7116: [Comment] 	;;#ASMSTART
Line 7117: [Instruction] v_mul_f32_e32 (with 3 operands) "v48":reg, "0x3e0293ee":imm, "v48":reg

Line 7118: [Comment] 	;;#ASMEND
Line 7119: [Comment] 	;;#ASMSTART
Line 7120: [Instruction] v_mul_f32_e32 (with 3 operands) "v49":reg, "0x3e0293ee":imm, "v49":reg

Line 7121: [Comment] 	;;#ASMEND
Line 7122: [Comment] 	;;#ASMSTART
Line 7123: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 7124: [Comment] 	;;#ASMEND
Line 7125: [Comment] 	;;#ASMSTART
Line 7126: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm

Line 7127: [Comment] 	;;#ASMEND
Line 7128: [Comment] 	;;#ASMSTART
Line 7129: [Instruction] ds_read_b128 (with 2 operands) "v[78:81]":reg, "v22":reg

Line 7130: [Comment] 	;;#ASMEND
Line 7131: [Comment] 	;;#ASMSTART
Line 7132: [Instruction] ds_read_b128 (with 2 operands) "v[82:85]":reg, "v22 offset:1024":expr

Line 7133: [Comment] 	;;#ASMEND
Line 7134: [Comment] 	;;#ASMSTART
Line 7135: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg

Line 7136: [Comment] 	;;#ASMEND
Line 7137: [Comment] 	;;#ASMSTART
Line 7138: [Instruction] v_subrev_f32_dpp (with 6 operands) "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 7139: [Comment] 	;;#ASMEND
Line 7140: [Comment] 	;;#ASMSTART
Line 7141: [Instruction] v_subrev_f32_dpp (with 6 operands) "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 7142: [Comment] 	;;#ASMEND
Line 7143: [Comment] 	;;#ASMSTART
Line 7144: [Instruction] v_subrev_f32_dpp (with 6 operands) "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 7145: [Comment] 	;;#ASMEND
Line 7146: [Comment] 	;;#ASMSTART
Line 7147: [Instruction] v_subrev_f32_dpp (with 6 operands) "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 7148: [Comment] 	;;#ASMEND
Line 7149: [Comment] 	;;#ASMSTART
Line 7150: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 7151: [Comment] 	;;#ASMEND
Line 7152: [Comment] 	;;#ASMSTART
Line 7153: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg

Line 7154: [Comment] 	;;#ASMEND
Line 7155: [Comment] 	;;#ASMSTART
Line 7156: [Instruction] ds_read_b128 (with 2 operands) "v[86:89]":reg, "v22 offset:2048":expr

Line 7157: [Comment] 	;;#ASMEND
Line 7158: [Instruction] v_add_u32_e32 (with 3 operands) "v24":reg, "s76":reg, "v12":reg

Line 7159: [Comment] 	;;#ASMSTART
Line 7160: [Instruction] ds_read_b128 (with 2 operands) "v[90:93]":reg, "v22 offset:3072":expr

Line 7161: [Comment] 	;;#ASMEND
Line 7162: [Comment] 	;;#ASMSTART
Line 7163: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg

Line 7164: [Comment] 	;;#ASMEND
Line 7165: [Comment] 	;;#ASMSTART
Line 7166: [Instruction] v_mul_f32_e32 (with 3 operands) "v50":reg, "0x3e0293ee":imm, "v50":reg

Line 7167: [Comment] 	;;#ASMEND
Line 7168: [Comment] 	;;#ASMSTART
Line 7169: [Instruction] v_mul_f32_e32 (with 3 operands) "v51":reg, "0x3e0293ee":imm, "v51":reg

Line 7170: [Comment] 	;;#ASMEND
Line 7171: [Comment] 	;;#ASMSTART
Line 7172: [Instruction] v_mul_f32_e32 (with 3 operands) "v52":reg, "0x3e0293ee":imm, "v52":reg

Line 7173: [Comment] 	;;#ASMEND
Line 7174: [Comment] 	;;#ASMSTART
Line 7175: [Instruction] v_mul_f32_e32 (with 3 operands) "v53":reg, "0x3e0293ee":imm, "v53":reg

Line 7176: [Comment] 	;;#ASMEND
Line 7177: [Comment] 	;;#ASMSTART
Line 7178: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 7179: [Comment] 	;;#ASMEND
Line 7180: [Comment] 	;;#ASMSTART
Line 7181: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm

Line 7182: [Comment] 	;;#ASMEND
Line 7183: [Comment] 	;;#ASMSTART
Line 7184: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[94:95]":reg, "v24":reg

Line 7185: [Comment] 	;;#ASMEND
Line 7186: [Comment] 	;;#ASMSTART
Line 7187: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[96:97]":reg, "v24 offset:256":expr

Line 7188: [Comment] 	;;#ASMEND
Line 7189: [Comment] 	;;#ASMSTART
Line 7190: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[98:99]":reg, "v24 offset:1024":expr

Line 7191: [Comment] 	;;#ASMEND
Line 7192: [Comment] 	;;#ASMSTART
Line 7193: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[100:101]":reg, "v24 offset:1280":expr

Line 7194: [Comment] 	;;#ASMEND
Line 7195: [Comment] 	;;#ASMSTART
Line 7196: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg

Line 7197: [Comment] 	;;#ASMEND
Line 7198: [Comment] 	;;#ASMSTART
Line 7199: [Instruction] v_subrev_f32_dpp (with 6 operands) "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 7200: [Comment] 	;;#ASMEND
Line 7201: [Comment] 	;;#ASMSTART
Line 7202: [Instruction] v_subrev_f32_dpp (with 6 operands) "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 7203: [Comment] 	;;#ASMEND
Line 7204: [Comment] 	;;#ASMSTART
Line 7205: [Instruction] v_subrev_f32_dpp (with 6 operands) "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 7206: [Comment] 	;;#ASMEND
Line 7207: [Comment] 	;;#ASMSTART
Line 7208: [Instruction] v_subrev_f32_dpp (with 6 operands) "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 7209: [Comment] 	;;#ASMEND
Line 7210: [Comment] 	;;#ASMSTART
Line 7211: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 7212: [Comment] 	;;#ASMEND
Line 7213: [Comment] 	;;#ASMSTART
Line 7214: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg

Line 7215: [Comment] 	;;#ASMEND
Line 7216: [Comment] 	;;#ASMSTART
Line 7217: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[102:103]":reg, "v24 offset:2048":expr

Line 7218: [Comment] 	;;#ASMEND
Line 7219: [Comment] 	;;#ASMSTART
Line 7220: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[104:105]":reg, "v24 offset:2304":expr

Line 7221: [Comment] 	;;#ASMEND
Line 7222: [Comment] 	;;#ASMSTART
Line 7223: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[106:107]":reg, "v24 offset:3072":expr

Line 7224: [Comment] 	;;#ASMEND
Line 7225: [Instruction] v_add_u32_e32 (with 3 operands) "v25":reg, "s1":reg, "v12":reg

Line 7226: [Comment] 	;;#ASMSTART
Line 7227: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[108:109]":reg, "v24 offset:3328":expr

Line 7228: [Comment] 	;;#ASMEND
Line 7229: [Comment] 	;;#ASMSTART
Line 7230: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg

Line 7231: [Comment] 	;;#ASMEND
Line 7232: [Comment] 	;;#ASMSTART
Line 7233: [Instruction] v_mul_f32_e32 (with 3 operands) "v54":reg, "0x3e0293ee":imm, "v54":reg

Line 7234: [Comment] 	;;#ASMEND
Line 7235: [Comment] 	;;#ASMSTART
Line 7236: [Instruction] v_mul_f32_e32 (with 3 operands) "v55":reg, "0x3e0293ee":imm, "v55":reg

Line 7237: [Comment] 	;;#ASMEND
Line 7238: [Comment] 	;;#ASMSTART
Line 7239: [Instruction] v_mul_f32_e32 (with 3 operands) "v56":reg, "0x3e0293ee":imm, "v56":reg

Line 7240: [Comment] 	;;#ASMEND
Line 7241: [Comment] 	;;#ASMSTART
Line 7242: [Instruction] v_mul_f32_e32 (with 3 operands) "v57":reg, "0x3e0293ee":imm, "v57":reg

Line 7243: [Comment] 	;;#ASMEND
Line 7244: [Comment] 	;;#ASMSTART
Line 7245: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 7246: [Comment] 	;;#ASMEND
Line 7247: [Comment] 	;;#ASMSTART
Line 7248: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm

Line 7249: [Comment] 	;;#ASMEND
Line 7250: [Comment] 	;;#ASMSTART
Line 7251: [Instruction] v_subrev_f32_dpp (with 6 operands) "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 7252: [Comment] 	;;#ASMEND
Line 7253: [Comment] 	;;#ASMSTART
Line 7254: [Instruction] v_subrev_f32_dpp (with 6 operands) "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 7255: [Comment] 	;;#ASMEND
Line 7256: [Comment] 	;;#ASMSTART
Line 7257: [Instruction] v_subrev_f32_dpp (with 6 operands) "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 7258: [Comment] 	;;#ASMEND
Line 7259: [Comment] 	;;#ASMSTART
Line 7260: [Instruction] v_subrev_f32_dpp (with 6 operands) "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 7261: [Comment] 	;;#ASMEND
Line 7262: [Comment] 	;;#ASMSTART
Line 7263: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg

Line 7264: [Comment] 	;;#ASMEND
Line 7265: [Comment] 	;;#ASMSTART
Line 7266: [Instruction] v_exp_f32_e32 (with 2 operands) "v46":reg, "v46":reg

Line 7267: [Comment] 	;;#ASMEND
Line 7268: [Comment] 	;;#ASMSTART
Line 7269: [Instruction] v_exp_f32_e32 (with 2 operands) "v47":reg, "v47":reg

Line 7270: [Comment] 	;;#ASMEND
Line 7271: [Comment] 	;;#ASMSTART
Line 7272: [Instruction] v_exp_f32_e32 (with 2 operands) "v48":reg, "v48":reg

Line 7273: [Comment] 	;;#ASMEND
Line 7274: [Comment] 	;;#ASMSTART
Line 7275: [Instruction] v_exp_f32_e32 (with 2 operands) "v49":reg, "v49":reg

Line 7276: [Comment] 	;;#ASMEND
Line 7277: [Comment] 	;;#ASMSTART
Line 7278: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg

Line 7279: [Comment] 	;;#ASMEND
Line 7280: [Comment] 	;;#ASMSTART
Line 7281: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[112:113]":reg, "v25":reg

Line 7282: [Comment] 	;;#ASMEND
Line 7283: [Comment] 	;;#ASMSTART
Line 7284: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[114:115]":reg, "v25 offset:256":expr

Line 7285: [Comment] 	;;#ASMEND
Line 7286: [Comment] 	;;#ASMSTART
Line 7287: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg

Line 7288: [Comment] 	;;#ASMEND
Line 7289: [Comment] 	;;#ASMSTART
Line 7290: [Instruction] v_exp_f32_e32 (with 2 operands) "v50":reg, "v50":reg

Line 7291: [Comment] 	;;#ASMEND
Line 7292: [Comment] 	;;#ASMSTART
Line 7293: [Instruction] v_exp_f32_e32 (with 2 operands) "v51":reg, "v51":reg

Line 7294: [Comment] 	;;#ASMEND
Line 7295: [Comment] 	;;#ASMSTART
Line 7296: [Instruction] v_exp_f32_e32 (with 2 operands) "v52":reg, "v52":reg

Line 7297: [Comment] 	;;#ASMEND
Line 7298: [Comment] 	;;#ASMSTART
Line 7299: [Instruction] v_exp_f32_e32 (with 2 operands) "v53":reg, "v53":reg

Line 7300: [Comment] 	;;#ASMEND
Line 7301: [Comment] 	;;#ASMSTART
Line 7302: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm

Line 7303: [Comment] 	;;#ASMEND
Line 7304: [Comment] 	;;#ASMSTART
Line 7305: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[116:117]":reg, "v25 offset:1024":expr

Line 7306: [Comment] 	;;#ASMEND
Line 7307: [Comment] 	;;#ASMSTART
Line 7308: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[118:119]":reg, "v25 offset:1280":expr

Line 7309: [Comment] 	;;#ASMEND
Line 7310: [Comment] 	;;#ASMSTART
Line 7311: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg

Line 7312: [Comment] 	;;#ASMEND
Line 7313: [Comment] 	;;#ASMSTART
Line 7314: [Instruction] v_mul_f32_e32 (with 3 operands) "v58":reg, "0x3e0293ee":imm, "v58":reg

Line 7315: [Comment] 	;;#ASMEND
Line 7316: [Comment] 	;;#ASMSTART
Line 7317: [Instruction] v_mul_f32_e32 (with 3 operands) "v59":reg, "0x3e0293ee":imm, "v59":reg

Line 7318: [Comment] 	;;#ASMEND
Line 7319: [Comment] 	;;#ASMSTART
Line 7320: [Instruction] v_mul_f32_e32 (with 3 operands) "v60":reg, "0x3e0293ee":imm, "v60":reg

Line 7321: [Comment] 	;;#ASMEND
Line 7322: [Comment] 	;;#ASMSTART
Line 7323: [Instruction] v_mul_f32_e32 (with 3 operands) "v61":reg, "0x3e0293ee":imm, "v61":reg

Line 7324: [Comment] 	;;#ASMEND
Line 7325: [Comment] 	;;#ASMSTART
Line 7326: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg

Line 7327: [Comment] 	;;#ASMEND
Line 7328: [Comment] 	;;#ASMSTART
Line 7329: [Instruction] v_subrev_f32_dpp (with 6 operands) "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 7330: [Comment] 	;;#ASMEND
Line 7331: [Comment] 	;;#ASMSTART
Line 7332: [Instruction] v_subrev_f32_dpp (with 6 operands) "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 7333: [Comment] 	;;#ASMEND
Line 7334: [Comment] 	;;#ASMSTART
Line 7335: [Instruction] v_subrev_f32_dpp (with 6 operands) "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 7336: [Comment] 	;;#ASMEND
Line 7337: [Comment] 	;;#ASMSTART
Line 7338: [Instruction] v_subrev_f32_dpp (with 6 operands) "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 7339: [Comment] 	;;#ASMEND
Line 7340: [Comment] 	;;#ASMSTART
Line 7341: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg

Line 7342: [Comment] 	;;#ASMEND
Line 7343: [Comment] 	;;#ASMSTART
Line 7344: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v118":reg, "v46":reg, "v47":reg

Line 7345: [Comment] 	;;#ASMEND
Line 7346: [Comment] 	;;#ASMSTART
Line 7347: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v119":reg, "v48":reg, "v49":reg

Line 7348: [Comment] 	;;#ASMEND
Line 7349: [Comment] 	;;#ASMSTART
Line 7350: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm

Line 7351: [Comment] 	;;#ASMEND
Line 7352: [Comment] 	;;#ASMSTART
Line 7353: [Instruction] v_exp_f32_e32 (with 2 operands) "v54":reg, "v54":reg

Line 7354: [Comment] 	;;#ASMEND
Line 7355: [Comment] 	;;#ASMSTART
Line 7356: [Instruction] v_exp_f32_e32 (with 2 operands) "v55":reg, "v55":reg

Line 7357: [Comment] 	;;#ASMEND
Line 7358: [Comment] 	;;#ASMSTART
Line 7359: [Instruction] v_exp_f32_e32 (with 2 operands) "v56":reg, "v56":reg

Line 7360: [Comment] 	;;#ASMEND
Line 7361: [Comment] 	;;#ASMSTART
Line 7362: [Instruction] v_exp_f32_e32 (with 2 operands) "v57":reg, "v57":reg

Line 7363: [Comment] 	;;#ASMEND
Line 7364: [Comment] 	;;#ASMSTART
Line 7365: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg

Line 7366: [Comment] 	;;#ASMEND
Line 7367: [Comment] 	;;#ASMSTART
Line 7368: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v120":reg, "v50":reg, "v51":reg

Line 7369: [Comment] 	;;#ASMEND
Line 7370: [Comment] 	;;#ASMSTART
Line 7371: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v121":reg, "v52":reg, "v53":reg

Line 7372: [Comment] 	;;#ASMEND
Line 7373: [Comment] 	;;#ASMSTART
Line 7374: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg

Line 7375: [Comment] 	;;#ASMEND
Line 7376: [Comment] 	;;#ASMSTART
Line 7377: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[120:121]":reg, "v25 offset:2048":expr

Line 7378: [Comment] 	;;#ASMEND
Line 7379: [Comment] 	;;#ASMSTART
Line 7380: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[122:123]":reg, "v25 offset:2304":expr

Line 7381: [Comment] 	;;#ASMEND
Line 7382: [Comment] 	;;#ASMSTART
Line 7383: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg

Line 7384: [Comment] 	;;#ASMEND
Line 7385: [Comment] 	;;#ASMSTART
Line 7386: [Instruction] v_exp_f32_e32 (with 2 operands) "v58":reg, "v58":reg

Line 7387: [Comment] 	;;#ASMEND
Line 7388: [Comment] 	;;#ASMSTART
Line 7389: [Instruction] v_exp_f32_e32 (with 2 operands) "v59":reg, "v59":reg

Line 7390: [Comment] 	;;#ASMEND
Line 7391: [Comment] 	;;#ASMSTART
Line 7392: [Instruction] v_exp_f32_e32 (with 2 operands) "v60":reg, "v60":reg

Line 7393: [Comment] 	;;#ASMEND
Line 7394: [Comment] 	;;#ASMSTART
Line 7395: [Instruction] v_exp_f32_e32 (with 2 operands) "v61":reg, "v61":reg

Line 7396: [Comment] 	;;#ASMEND
Line 7397: [Comment] 	;;#ASMSTART
Line 7398: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm

Line 7399: [Comment] 	;;#ASMEND
Line 7400: [Comment] 	;;#ASMSTART
Line 7401: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[124:125]":reg, "v25 offset:3072":expr

Line 7402: [Comment] 	;;#ASMEND
Line 7403: [Comment] 	;;#ASMSTART
Line 7404: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[126:127]":reg, "v25 offset:3328":expr

Line 7405: [Comment] 	;;#ASMEND
Line 7406: [Comment] 	;;#ASMSTART
Line 7407: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg

Line 7408: [Comment] 	;;#ASMEND
Line 7409: [Comment] 	;;#ASMSTART
Line 7410: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v122":reg, "v54":reg, "v55":reg

Line 7411: [Comment] 	;;#ASMEND
Line 7412: [Comment] 	;;#ASMSTART
Line 7413: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v123":reg, "v56":reg, "v57":reg

Line 7414: [Comment] 	;;#ASMEND
Line 7415: [Comment] 	;;#ASMSTART
Line 7416: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v124":reg, "v58":reg, "v59":reg

Line 7417: [Comment] 	;;#ASMEND
Line 7418: [Comment] 	;;#ASMSTART
Line 7419: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v125":reg, "v60":reg, "v61":reg

Line 7420: [Comment] 	;;#ASMEND
Line 7421: [Comment] 	;;#ASMSTART
Line 7422: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg

Line 7423: [Comment] 	;;#ASMEND
Line 7424: [Comment] 	;;#ASMSTART
Line 7425: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v118":reg, "v120":reg

Line 7426: [Comment] 	;;#ASMEND
Line 7427: [Comment] 	;;#ASMSTART
Line 7428: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v119":reg, "v121":reg

Line 7429: [Comment] 	;;#ASMEND
Line 7430: [Comment] 	;;#ASMSTART
Line 7431: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v122":reg, "v124":reg

Line 7432: [Comment] 	;;#ASMEND
Line 7433: [Comment] 	;;#ASMSTART
Line 7434: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v123":reg, "v125":reg

Line 7435: [Comment] 	;;#ASMEND
Line 7436: [Comment] 	;;#ASMSTART
Line 7437: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg

Line 7438: [Comment] 	;;#ASMEND
Line 7439: [Comment] 	;;#ASMSTART
Line 7440: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 7441: [Comment] 	;;#ASMEND
Line 7442: [Comment] 	;;#ASMSTART
Line 7443: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg

Line 7444: [Comment] 	;;#ASMEND
Line 7445: [Comment] 	;;#ASMSTART
Line 7446: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[0:1]":reg, "v1":reg

Line 7447: [Comment] 	;;#ASMEND
Line 7448: [Comment] 	;;#ASMSTART
Line 7449: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[2:3]":reg, "v1 offset:4096":expr

Line 7450: [Comment] 	;;#ASMEND
Line 7451: [Comment] 	;;#ASMSTART
Line 7452: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[4:5]":reg, "v1 offset:512":expr

Line 7453: [Comment] 	;;#ASMEND
Line 7454: [Comment] 	;;#ASMSTART
Line 7455: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[6:7]":reg, "v1 offset:4608":expr

Line 7456: [Comment] 	;;#ASMEND
Line 7457: [Comment] 	;;#ASMSTART
Line 7458: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg

Line 7459: [Comment] 	;;#ASMEND
Line 7460: [Comment] 	;;#ASMSTART
Line 7461: [Instruction] v_subrev_f32_dpp (with 6 operands) "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 7462: [Comment] 	;;#ASMEND
Line 7463: [Comment] 	;;#ASMSTART
Line 7464: [Instruction] v_subrev_f32_dpp (with 6 operands) "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 7465: [Comment] 	;;#ASMEND
Line 7466: [Comment] 	;;#ASMSTART
Line 7467: [Instruction] v_subrev_f32_dpp (with 6 operands) "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 7468: [Comment] 	;;#ASMEND
Line 7469: [Comment] 	;;#ASMSTART
Line 7470: [Instruction] v_subrev_f32_dpp (with 6 operands) "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 7471: [Comment] 	;;#ASMEND
Line 7472: [Comment] 	;;#ASMSTART
Line 7473: [Instruction] v_subrev_f32_dpp (with 6 operands) "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 7474: [Comment] 	;;#ASMEND
Line 7475: [Comment] 	;;#ASMSTART
Line 7476: [Instruction] v_subrev_f32_dpp (with 6 operands) "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 7477: [Comment] 	;;#ASMEND
Line 7478: [Comment] 	;;#ASMSTART
Line 7479: [Instruction] v_subrev_f32_dpp (with 6 operands) "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 7480: [Comment] 	;;#ASMEND
Line 7481: [Comment] 	;;#ASMSTART
Line 7482: [Instruction] v_subrev_f32_dpp (with 6 operands) "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 7483: [Comment] 	;;#ASMEND
Line 7484: [Comment] 	;;#ASMSTART
Line 7485: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg

Line 7486: [Comment] 	;;#ASMEND
Line 7487: [Comment] 	;;#ASMSTART
Line 7488: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[8:9]":reg, "v1 offset:8192":expr

Line 7489: [Comment] 	;;#ASMEND
Line 7490: [Comment] 	;;#ASMSTART
Line 7491: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[10:11]":reg, "v1 offset:12288":expr

Line 7492: [Comment] 	;;#ASMEND
Line 7493: [Comment] 	;;#ASMSTART
Line 7494: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[12:13]":reg, "v1 offset:8704":expr

Line 7495: [Comment] 	;;#ASMEND
Line 7496: [Comment] 	;;#ASMSTART
Line 7497: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[14:15]":reg, "v1 offset:12800":expr

Line 7498: [Comment] 	;;#ASMEND
Line 7499: [Comment] 	;;#ASMSTART
Line 7500: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg

Line 7501: [Comment] 	;;#ASMEND
Line 7502: [Comment] 	;;#ASMSTART
Line 7503: [Instruction] v_mul_f32_e32 (with 3 operands) "v62":reg, "v46":reg, "v62":reg

Line 7504: [Comment] 	;;#ASMEND
Line 7505: [Comment] 	;;#ASMSTART
Line 7506: [Instruction] v_mul_f32_e32 (with 3 operands) "v63":reg, "v47":reg, "v63":reg

Line 7507: [Comment] 	;;#ASMEND
Line 7508: [Comment] 	;;#ASMSTART
Line 7509: [Instruction] v_mul_f32_e32 (with 3 operands) "v64":reg, "v48":reg, "v64":reg

Line 7510: [Comment] 	;;#ASMEND
Line 7511: [Comment] 	;;#ASMSTART
Line 7512: [Instruction] v_mul_f32_e32 (with 3 operands) "v65":reg, "v49":reg, "v65":reg

Line 7513: [Comment] 	;;#ASMEND
Line 7514: [Comment] 	;;#ASMSTART
Line 7515: [Instruction] v_mul_f32_e32 (with 3 operands) "v66":reg, "v50":reg, "v66":reg

Line 7516: [Comment] 	;;#ASMEND
Line 7517: [Comment] 	;;#ASMSTART
Line 7518: [Instruction] v_mul_f32_e32 (with 3 operands) "v67":reg, "v51":reg, "v67":reg

Line 7519: [Comment] 	;;#ASMEND
Line 7520: [Comment] 	;;#ASMSTART
Line 7521: [Instruction] v_mul_f32_e32 (with 3 operands) "v68":reg, "v52":reg, "v68":reg

Line 7522: [Comment] 	;;#ASMEND
Line 7523: [Comment] 	;;#ASMSTART
Line 7524: [Instruction] v_mul_f32_e32 (with 3 operands) "v69":reg, "v53":reg, "v69":reg

Line 7525: [Comment] 	;;#ASMEND
Line 7526: [Comment] 	;;#ASMSTART
Line 7527: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v62":reg, "v62":reg, "v63":reg

Line 7528: [Comment] 	;;#ASMEND
Line 7529: [Comment] 	;;#ASMSTART
Line 7530: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v63":reg, "v64":reg, "v65":reg

Line 7531: [Comment] 	;;#ASMEND
Line 7532: [Comment] 	;;#ASMSTART
Line 7533: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v64":reg, "v66":reg, "v67":reg

Line 7534: [Comment] 	;;#ASMEND
Line 7535: [Comment] 	;;#ASMSTART
Line 7536: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v65":reg, "v68":reg, "v69":reg

Line 7537: [Comment] 	;;#ASMEND
Line 7538: [Comment] 	;;#ASMSTART
Line 7539: [Instruction] v_subrev_f32_dpp (with 6 operands) "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 7540: [Comment] 	;;#ASMEND
Line 7541: [Comment] 	;;#ASMSTART
Line 7542: [Instruction] v_subrev_f32_dpp (with 6 operands) "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 7543: [Comment] 	;;#ASMEND
Line 7544: [Comment] 	;;#ASMSTART
Line 7545: [Instruction] v_subrev_f32_dpp (with 6 operands) "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 7546: [Comment] 	;;#ASMEND
Line 7547: [Comment] 	;;#ASMSTART
Line 7548: [Instruction] v_subrev_f32_dpp (with 6 operands) "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 7549: [Comment] 	;;#ASMEND
Line 7550: [Comment] 	;;#ASMSTART
Line 7551: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg

Line 7552: [Comment] 	;;#ASMEND
Line 7553: [Comment] 	;;#ASMSTART
Line 7554: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[16:17]":reg, "v1 offset:16384":expr

Line 7555: [Comment] 	;;#ASMEND
Line 7556: [Comment] 	;;#ASMSTART
Line 7557: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[18:19]":reg, "v1 offset:20480":expr

Line 7558: [Comment] 	;;#ASMEND
Line 7559: [Instruction] s_addk_i32 (with 2 operands) "s74":reg, "0xc0":imm

Line 7560: [Comment] 	;;#ASMSTART
Line 7561: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[62:63]":reg

Line 7562: [Comment] 	;;#ASMEND
Line 7563: [Instruction] s_addk_i32 (with 2 operands) "s75":reg, "0xc0":imm

Line 7564: [Instruction] v_add_u32_e32 (with 3 operands) "v20":reg, "s74":reg, "v13":reg

Line 7565: [Comment] 	;;#ASMSTART
Line 7566: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[64:65] offset:512":reg

Line 7567: [Comment] 	;;#ASMEND
Line 7568: [Comment] 	;;#ASMSTART
Line 7569: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg

Line 7570: [Comment] 	;;#ASMEND
Line 7571: [Comment] 	;;#ASMSTART
Line 7572: [Instruction] v_subrev_f32_dpp (with 6 operands) "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 7573: [Comment] 	;;#ASMEND
Line 7574: [Comment] 	;;#ASMSTART
Line 7575: [Instruction] v_subrev_f32_dpp (with 6 operands) "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 7576: [Comment] 	;;#ASMEND
Line 7577: [Comment] 	;;#ASMSTART
Line 7578: [Instruction] v_subrev_f32_dpp (with 6 operands) "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 7579: [Comment] 	;;#ASMEND
Line 7580: [Comment] 	;;#ASMSTART
Line 7581: [Instruction] v_subrev_f32_dpp (with 6 operands) "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 7582: [Comment] 	;;#ASMEND
Line 7583: [Comment] 	;;#ASMSTART
Line 7584: [Instruction] v_mul_f32_e32 (with 3 operands) "v70":reg, "v54":reg, "v70":reg

Line 7585: [Comment] 	;;#ASMEND
Line 7586: [Comment] 	;;#ASMSTART
Line 7587: [Instruction] v_mul_f32_e32 (with 3 operands) "v71":reg, "v55":reg, "v71":reg

Line 7588: [Comment] 	;;#ASMEND
Line 7589: [Comment] 	;;#ASMSTART
Line 7590: [Instruction] v_mul_f32_e32 (with 3 operands) "v72":reg, "v56":reg, "v72":reg

Line 7591: [Comment] 	;;#ASMEND
Line 7592: [Comment] 	;;#ASMSTART
Line 7593: [Instruction] v_mul_f32_e32 (with 3 operands) "v73":reg, "v57":reg, "v73":reg

Line 7594: [Comment] 	;;#ASMEND
Line 7595: [Comment] 	;;#ASMSTART
Line 7596: [Instruction] v_mul_f32_e32 (with 3 operands) "v74":reg, "v58":reg, "v74":reg

Line 7597: [Comment] 	;;#ASMEND
Line 7598: [Comment] 	;;#ASMSTART
Line 7599: [Instruction] v_mul_f32_e32 (with 3 operands) "v75":reg, "v59":reg, "v75":reg

Line 7600: [Comment] 	;;#ASMEND
Line 7601: [Comment] 	;;#ASMSTART
Line 7602: [Instruction] v_mul_f32_e32 (with 3 operands) "v76":reg, "v60":reg, "v76":reg

Line 7603: [Comment] 	;;#ASMEND
Line 7604: [Comment] 	;;#ASMSTART
Line 7605: [Instruction] v_mul_f32_e32 (with 3 operands) "v77":reg, "v61":reg, "v77":reg

Line 7606: [Comment] 	;;#ASMEND
Line 7607: [Comment] 	;;#ASMSTART
Line 7608: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v66":reg, "v70":reg, "v71":reg

Line 7609: [Comment] 	;;#ASMEND
Line 7610: [Comment] 	;;#ASMSTART
Line 7611: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v67":reg, "v72":reg, "v73":reg

Line 7612: [Comment] 	;;#ASMEND
Line 7613: [Comment] 	;;#ASMSTART
Line 7614: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v68":reg, "v74":reg, "v75":reg

Line 7615: [Comment] 	;;#ASMEND
Line 7616: [Comment] 	;;#ASMSTART
Line 7617: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v69":reg, "v76":reg, "v77":reg

Line 7618: [Comment] 	;;#ASMEND
Line 7619: [Comment] 	;;#ASMSTART
Line 7620: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg

Line 7621: [Comment] 	;;#ASMEND
Line 7622: [Comment] 	;;#ASMSTART
Line 7623: [Instruction] ds_read_b32 (with 2 operands) "v126":reg, "v20":reg

Line 7624: [Unknown]
Line 7625: [Comment] 	;;#ASMEND
Line 7626: [Instruction] v_add_u32_e32 (with 3 operands) "v26":reg, "s75":reg, "v13":reg

Line 7627: [Comment] 	;;#ASMSTART
Line 7628: [Instruction] ds_read_b32 (with 2 operands) "v127":reg, "v26":reg

Line 7629: [Unknown]
Line 7630: [Comment] 	;;#ASMEND
Line 7631: [Comment] 	;;#ASMSTART
Line 7632: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[66:67] offset:1024":reg

Line 7633: [Comment] 	;;#ASMEND
Line 7634: [Comment] 	;;#ASMSTART
Line 7635: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[68:69] offset:1536":reg

Line 7636: [Comment] 	;;#ASMEND
Line 7637: [Comment] 	;;#ASMSTART
Line 7638: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg

Line 7639: [Comment] 	;;#ASMEND
Line 7640: [Comment] 	;;#ASMSTART
Line 7641: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v62":reg, "v64":reg

Line 7642: [Comment] 	;;#ASMEND
Line 7643: [Comment] 	;;#ASMSTART
Line 7644: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v63":reg, "v65":reg

Line 7645: [Comment] 	;;#ASMEND
Line 7646: [Comment] 	;;#ASMSTART
Line 7647: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v66":reg, "v68":reg

Line 7648: [Comment] 	;;#ASMEND
Line 7649: [Comment] 	;;#ASMSTART
Line 7650: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v67":reg, "v69":reg

Line 7651: [Comment] 	;;#ASMEND
Line 7652: [Comment] 	;;#ASMSTART
Line 7653: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(12)":expr

Line 7654: [Comment] 	;;#ASMEND
Line 7655: [Comment] 	;;#ASMSTART
Line 7656: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg

Line 7657: [Comment] 	;;#ASMEND
Line 7658: [Comment] 	;;#ASMSTART
Line 7659: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[20:21]":reg, "v1 offset:16896":expr

Line 7660: [Comment] 	;;#ASMEND
Line 7661: [Comment] 	;;#ASMSTART
Line 7662: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[22:23]":reg, "v1 offset:20992":expr

Line 7663: [Comment] 	;;#ASMEND
Line 7664: [Comment] 	;;#ASMSTART
Line 7665: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[24:25]":reg, "v1 offset:24576":expr

Line 7666: [Comment] 	;;#ASMEND
Line 7667: [Comment] 	;;#ASMSTART
Line 7668: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[26:27]":reg, "v1 offset:28672":expr

Line 7669: [Comment] 	;;#ASMEND
Line 7670: [Comment] 	;;#ASMSTART
Line 7671: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[28:29]":reg, "v1 offset:25088":expr

Line 7672: [Comment] 	;;#ASMEND
Line 7673: [Comment] 	;;#ASMSTART
Line 7674: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[30:31]":reg, "v1 offset:29184":expr

Line 7675: [Comment] 	;;#ASMEND
Line 7676: [Comment] 	;;#ASMSTART
Line 7677: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[32:33]":reg, "v1 offset:32768":expr

Line 7678: [Comment] 	;;#ASMEND
Line 7679: [Comment] 	;;#ASMSTART
Line 7680: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[34:35]":reg, "v1 offset:36864":expr

Line 7681: [Comment] 	;;#ASMEND
Line 7682: [Comment] 	;;#ASMSTART
Line 7683: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg

Line 7684: [Comment] 	;;#ASMEND
Line 7685: [Comment] 	;;#ASMSTART
Line 7686: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 7687: [Comment] 	;;#ASMEND
Line 7688: [Instruction] s_barrier (with 0 operands)

Line 7689: [Comment] 	;;#ASMSTART
Line 7690: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg

Line 7691: [Comment] 	;;#ASMEND
Line 7692: [Comment] 	;;#ASMSTART
Line 7693: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[30:31]":reg, "v4":reg

Line 7694: [Comment] 	;;#ASMEND
Line 7695: [Comment] 	;;#ASMSTART
Line 7696: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[32:33]":reg, "v4 offset:512":expr

Line 7697: [Comment] 	;;#ASMEND
Line 7698: [Instruction] s_add_i32 (with 3 operands) "s77":reg, "s68":reg, "16":imm

Line 7699: [Comment] 	;;#ASMSTART
Line 7700: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[34:35]":reg, "v4 offset:1024":expr

Line 7701: [Comment] 	;;#ASMEND
Line 7702: [Instruction] s_mul_i32 (with 3 operands) "s0":reg, "s77":reg, "s3":reg

Line 7703: [Comment] 	;;#ASMSTART
Line 7704: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[36:37]":reg, "v4 offset:1536":expr

Line 7705: [Comment] 	;;#ASMEND
Line 7706: [Instruction] s_ashr_i32 (with 3 operands) "s1":reg, "s0":reg, "31":imm

Line 7707: [Comment] 	;;#ASMSTART
Line 7708: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[38:39]":reg, "v4 offset:2048":expr

Line 7709: [Comment] 	;;#ASMEND
Line 7710: [Instruction] s_lshl_b64 (with 3 operands) "s[0:1]":reg, "s[0:1]":reg, "1":imm

Line 7711: [Comment] 	;;#ASMSTART
Line 7712: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[40:41]":reg, "v4 offset:2560":expr

Line 7713: [Comment] 	;;#ASMEND
Line 7714: [Instruction] s_add_u32 (with 3 operands) "s8":reg, "s6":reg, "s0":reg

Line 7715: [Comment] 	;;#ASMSTART
Line 7716: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[42:43]":reg, "v4 offset:3072":expr

Line 7717: [Comment] 	;;#ASMEND
Line 7718: [Instruction] s_addc_u32 (with 3 operands) "s9":reg, "s7":reg, "s1":reg

Line 7719: [Comment] 	;;#ASMSTART
Line 7720: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[44:45]":reg, "v4 offset:3584":expr

Line 7721: [Comment] 	;;#ASMEND
Line 7722: [Comment] 	;;#ASMSTART
Line 7723: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg

Line 7724: [Comment] 	;;#ASMEND
Line 7725: [Comment] 	;;#ASMSTART
Line 7726: [Instruction] v_mul_f32_e32 (with 3 operands) "v126":reg, "0x3fb8aa3b":imm, "v126":reg

Line 7727: [Comment] 	;;#ASMEND
Line 7728: [Comment] 	;;#ASMSTART
Line 7729: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v110":reg, "v110":reg, "v111":reg

Line 7730: [Comment] 	;;#ASMEND
Line 7731: [Comment] 	;;#ASMSTART
Line 7732: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v111":reg, "v112":reg, "v113":reg

Line 7733: [Comment] 	;;#ASMEND
Line 7734: [Comment] 	;;#ASMSTART
Line 7735: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label

Line 7736: [Comment] 	;;#ASMEND
Line 7737: [Comment] 	;;#ASMSTART
Line 7738: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label

Line 7739: [Comment] 	;;#ASMEND
Line 7740: [Comment] 	;;#ASMSTART
Line 7741: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg

Line 7742: [Comment] 	;;#ASMEND
Line 7743: [Comment] 	;;#ASMSTART
Line 7744: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[46:47]":reg, "v4 offset:4096":expr

Line 7745: [Comment] 	;;#ASMEND
Line 7746: [Comment] 	;;#ASMSTART
Line 7747: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[48:49]":reg, "v4 offset:4608":expr

Line 7748: [Comment] 	;;#ASMEND
Line 7749: [Comment] 	;;#ASMSTART
Line 7750: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[50:51]":reg, "v4 offset:5120":expr

Line 7751: [Comment] 	;;#ASMEND
Line 7752: [Comment] 	;;#ASMSTART
Line 7753: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[52:53]":reg, "v4 offset:5632":expr

Line 7754: [Comment] 	;;#ASMEND
Line 7755: [Comment] 	;;#ASMSTART
Line 7756: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[36:37]":reg, "v1 offset:33280":expr

Line 7757: [Comment] 	;;#ASMEND
Line 7758: [Comment] 	;;#ASMSTART
Line 7759: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[38:39]":reg, "v1 offset:37376":expr

Line 7760: [Comment] 	;;#ASMEND
Line 7761: [Comment] 	;;#ASMSTART
Line 7762: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[40:41]":reg, "v1 offset:40960":expr

Line 7763: [Comment] 	;;#ASMEND
Line 7764: [Comment] 	;;#ASMSTART
Line 7765: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[42:43]":reg, "v1 offset:45056":expr

Line 7766: [Comment] 	;;#ASMEND
Line 7767: [Comment] 	;;#ASMSTART
Line 7768: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg

Line 7769: [Comment] 	;;#ASMEND
Line 7770: [Comment] 	;;#ASMSTART
Line 7771: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v114":reg, "v114":reg, "v115":reg

Line 7772: [Comment] 	;;#ASMEND
Line 7773: [Comment] 	;;#ASMSTART
Line 7774: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v115":reg, "v116":reg, "v117":reg

Line 7775: [Comment] 	;;#ASMEND
Line 7776: [Comment] 	;;#ASMSTART
Line 7777: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label

Line 7778: [Comment] 	;;#ASMEND
Line 7779: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s36":reg, "s25":reg

Line 7780: [Comment] 	;;#ASMSTART
Line 7781: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label

Line 7782: [Comment] 	;;#ASMEND
Line 7783: [Comment] 	;;#ASMSTART
Line 7784: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg

Line 7785: [Comment] 	;;#ASMEND
Line 7786: [Comment] 	;;#ASMSTART
Line 7787: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[54:55]":reg, "v4 offset:6144":expr

Line 7788: [Comment] 	;;#ASMEND
Line 7789: [Instruction] s_mul_i32 (with 3 operands) "s0":reg, "s0":reg, "s26":reg

Line 7790: [Comment] 	;;#ASMSTART
Line 7791: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[56:57]":reg, "v4 offset:6656":expr

Line 7792: [Comment] 	;;#ASMEND
Line 7793: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s0":reg, "s39":reg

Line 7794: [Comment] 	;;#ASMSTART
Line 7795: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[58:59]":reg, "v4 offset:7168":expr

Line 7796: [Comment] 	;;#ASMEND
Line 7797: [Instruction] s_mul_i32 (with 3 operands) "s0":reg, "s0":reg, "s60":reg

Line 7798: [Comment] 	;;#ASMSTART
Line 7799: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[60:61]":reg, "v4 offset:7680":expr

Line 7800: [Comment] 	;;#ASMEND
Line 7801: [Instruction] s_addk_i32 (with 2 operands) "s71":reg, "0x2000":imm

Line 7802: [Instruction] s_ashr_i32 (with 3 operands) "s1":reg, "s0":reg, "31":imm

Line 7803: [Comment] 	;;#ASMSTART
Line 7804: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[44:45]":reg, "v1 offset:41472":expr

Line 7805: [Comment] 	;;#ASMEND
Line 7806: [Instruction] v_add_u32_e32 (with 3 operands) "v21":reg, "s71":reg, "v2":reg

Line 7807: [Instruction] s_lshl_b64 (with 3 operands) "s[0:1]":reg, "s[0:1]":reg, "1":imm

Line 7808: [Comment] 	;;#ASMSTART
Line 7809: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[46:47]":reg, "v1 offset:45568":expr

Line 7810: [Comment] 	;;#ASMEND
Line 7811: [Comment] 	;;#ASMSTART
Line 7812: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg

Line 7813: [Comment] 	;;#ASMEND
Line 7814: [Comment] 	;;#ASMSTART
Line 7815: [Instruction] s_waitcnt (with 1 operands) "vmcnt(4) lgkmcnt(6)":expr

Line 7816: [Comment] 	;;#ASMEND
Line 7817: [Instruction] s_barrier (with 0 operands)

Line 7818: [Comment] 	;;#ASMSTART
Line 7819: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm

Line 7820: [Comment] 	;;#ASMEND
Line 7821: [Comment] 	;;#ASMSTART
Line 7822: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[62:63]":reg, "v1 offset:49152":expr

Line 7823: [Comment] 	;;#ASMEND
Line 7824: [Instruction] v_readfirstlane_b32 (with 2 operands) "s36":reg, "v21":reg

Line 7825: [Instruction] v_add_u32_e32 (with 3 operands) "v21":reg, "0x1000":imm, "v21":reg

Line 7826: [Instruction] s_add_u32 (with 3 operands) "s44":reg, "s52":reg, "s0":reg

Line 7827: [Comment] 	;;#ASMSTART
Line 7828: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[64:65]":reg, "v1 offset:53248":expr

Line 7829: [Comment] 	;;#ASMEND
Line 7830: [Instruction] v_readfirstlane_b32 (with 2 operands) "s39":reg, "v21":reg

Line 7831: [Instruction] s_addc_u32 (with 3 operands) "s45":reg, "s53":reg, "s1":reg

Line 7832: [Comment] 	;;#ASMSTART
Line 7833: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[66:67]":reg, "v1 offset:49664":expr

Line 7834: [Comment] 	;;#ASMEND
Line 7835: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s36":reg

Line 7836: [Comment] 	;;#ASMSTART
Line 7837: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[68:69]":reg, "v1 offset:53760":expr

Line 7838: [Comment] 	;;#ASMEND
Line 7839: [Comment] 	;;#ASMSTART
Line 7840: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg

Line 7841: [Comment] 	;;#ASMEND
Line 7842: [Instruction] s_addk_i32 (with 2 operands) "s70":reg, "0x3000":imm

Line 7843: [Instruction] buffer_load_dwordx4 (with 3 operands) "v14":reg, "s[44:47]":reg, "0 offen lds":label

Line 7844: [Instruction] s_mov_b32 (with 2 operands) "m0":label, "s39":reg

Line 7845: [Instruction] v_add_u32_e32 (with 3 operands) "v27":reg, "s70":reg, "v11":reg

Line 7846: [Instruction] buffer_load_dwordx4 (with 3 operands) "v15":reg, "s[44:47]":reg, "0 offen lds":label

Line 7847: [Comment] 	;;#ASMSTART
Line 7848: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg

Line 7849: [Comment] 	;;#ASMEND
Line 7850: [Comment] 	;;#ASMSTART
Line 7851: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[70:71]":reg, "v1 offset:57344":expr

Line 7852: [Comment] 	;;#ASMEND
Line 7853: [Comment] 	;;#ASMSTART
Line 7854: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[72:73]":reg, "v1 offset:61440":expr

Line 7855: [Comment] 	;;#ASMEND
Line 7856: [Comment] 	;;#ASMSTART
Line 7857: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[74:75]":reg, "v1 offset:57856":expr

Line 7858: [Comment] 	;;#ASMEND
Line 7859: [Comment] 	;;#ASMSTART
Line 7860: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[76:77]":reg, "v1 offset:61952":expr

Line 7861: [Comment] 	;;#ASMEND
Line 7862: [Comment] 	;;#ASMSTART
Line 7863: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg

Line 7864: [Comment] 	;;#ASMEND
Line 7865: [Comment] 	;;#ASMSTART
Line 7866: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg

Line 7867: [Comment] 	;;#ASMEND
Line 7868: [Comment] 	;;#ASMSTART
Line 7869: [Instruction] ds_read_b128 (with 2 operands) "a[112:115]":reg, "v27":reg

Line 7870: [Comment] 	;;#ASMEND
Line 7871: [Comment] 	;;#ASMSTART
Line 7872: [Instruction] ds_read_b128 (with 2 operands) "a[116:119]":reg, "v27 offset:1024":expr

Line 7873: [Comment] 	;;#ASMEND
Line 7874: [Comment] 	;;#ASMSTART
Line 7875: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg

Line 7876: [Comment] 	;;#ASMEND
Line 7877: [Comment] 	;;#ASMSTART
Line 7878: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(4)":expr

Line 7879: [Comment] 	;;#ASMEND
Line 7880: [Instruction] s_barrier (with 0 operands)

Line 7881: [Comment] 	;;#ASMSTART
Line 7882: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg

Line 7883: [Comment] 	;;#ASMEND
Line 7884: [Comment] 	;;#ASMSTART
Line 7885: [Instruction] ds_read_b128 (with 2 operands) "a[120:123]":reg, "v27 offset:2048":expr

Line 7886: [Comment] 	;;#ASMEND
Line 7887: [Comment] 	;;#ASMSTART
Line 7888: [Instruction] ds_read_b128 (with 2 operands) "a[124:127]":reg, "v27 offset:3072":expr

Line 7889: [Comment] 	;;#ASMEND
Line 7890: [Comment] 	;;#ASMSTART
Line 7891: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg

Line 7892: [Comment] 	;;#ASMEND
Line 7893: [Comment] 	;;#ASMSTART
Line 7894: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm

Line 7895: [Comment] 	;;#ASMEND
Line 7896: [Comment] 	;;#ASMSTART
Line 7897: [Instruction] ds_read_b128 (with 2 operands) "a[0:3]":reg, "v10":reg

Line 7898: [Comment] 	;;#ASMEND
Line 7899: [Comment] 	;;#ASMSTART
Line 7900: [Instruction] ds_read_b128 (with 2 operands) "a[4:7]":reg, "v10 offset:1024":expr

Line 7901: [Comment] 	;;#ASMEND
Line 7902: [Comment] 	;;#ASMSTART
Line 7903: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg

Line 7904: [Comment] 	;;#ASMEND
Line 7905: [Comment] 	;;#ASMSTART
Line 7906: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg

Line 7907: [Comment] 	;;#ASMEND
Line 7908: [Comment] 	;;#ASMSTART
Line 7909: [Instruction] ds_read_b128 (with 2 operands) "a[8:11]":reg, "v10 offset:2048":expr

Line 7910: [Comment] 	;;#ASMEND
Line 7911: [Comment] 	;;#ASMSTART
Line 7912: [Instruction] ds_read_b128 (with 2 operands) "a[12:15]":reg, "v10 offset:3072":expr

Line 7913: [Comment] 	;;#ASMEND
Line 7914: [Comment] 	;;#ASMSTART
Line 7915: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg

Line 7916: [Comment] 	;;#ASMEND
Line 7917: [Comment] 	;;#ASMSTART
Line 7918: [Instruction] v_mul_f32_e32 (with 3 operands) "v110":reg, "0x3db504f3":imm, "v110":reg

Line 7919: [Comment] 	;;#ASMEND
Line 7920: [Comment] 	;;#ASMSTART
Line 7921: [Instruction] v_mul_f32_e32 (with 3 operands) "v111":reg, "0x3db504f3":imm, "v111":reg

Line 7922: [Comment] 	;;#ASMEND
Line 7923: [Comment] 	;;#ASMSTART
Line 7924: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg

Line 7925: [Comment] 	;;#ASMEND
Line 7926: [Comment] 	;;#ASMSTART
Line 7927: [Instruction] ds_read_b128 (with 2 operands) "a[16:19]":reg, "v10 offset:4096":expr

Line 7928: [Comment] 	;;#ASMEND
Line 7929: [Comment] 	;;#ASMSTART
Line 7930: [Instruction] ds_read_b128 (with 2 operands) "a[20:23]":reg, "v10 offset:5120":expr

Line 7931: [Comment] 	;;#ASMEND
Line 7932: [Comment] 	;;#ASMSTART
Line 7933: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg

Line 7934: [Comment] 	;;#ASMEND
Line 7935: [Comment] 	;;#ASMSTART
Line 7936: [Instruction] v_mul_f32_e32 (with 3 operands) "v112":reg, "0x3db504f3":imm, "v112":reg

Line 7937: [Comment] 	;;#ASMEND
Line 7938: [Comment] 	;;#ASMSTART
Line 7939: [Instruction] v_mul_f32_e32 (with 3 operands) "v113":reg, "0x3db504f3":imm, "v113":reg

Line 7940: [Comment] 	;;#ASMEND
Line 7941: [Comment] 	;;#ASMSTART
Line 7942: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(10)":expr

Line 7943: [Comment] 	;;#ASMEND
Line 7944: [Comment] 	;;#ASMSTART
Line 7945: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg

Line 7946: [Comment] 	;;#ASMEND
Line 7947: [Comment] 	;;#ASMSTART
Line 7948: [Instruction] ds_read_b128 (with 2 operands) "a[24:27]":reg, "v10 offset:6144":expr

Line 7949: [Comment] 	;;#ASMEND
Line 7950: [Comment] 	;;#ASMSTART
Line 7951: [Instruction] ds_read_b128 (with 2 operands) "a[28:31]":reg, "v10 offset:7168":expr

Line 7952: [Comment] 	;;#ASMEND
Line 7953: [Comment] 	;;#ASMSTART
Line 7954: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg

Line 7955: [Comment] 	;;#ASMEND
Line 7956: [Comment] 	;;#ASMSTART
Line 7957: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(2)":expr

Line 7958: [Comment] 	;;#ASMEND
Line 7959: [Comment] 	;;#ASMSTART
Line 7960: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm

Line 7961: [Comment] 	;;#ASMEND
Line 7962: [Comment] 	;;#ASMSTART
Line 7963: [Instruction] ds_read_b128 (with 2 operands) "a[32:35]":reg, "v10 offset:8192":expr

Line 7964: [Comment] 	;;#ASMEND
Line 7965: [Comment] 	;;#ASMSTART
Line 7966: [Instruction] ds_read_b128 (with 2 operands) "a[36:39]":reg, "v10 offset:9216":expr

Line 7967: [Comment] 	;;#ASMEND
Line 7968: [Comment] 	;;#ASMSTART
Line 7969: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg

Line 7970: [Comment] 	;;#ASMEND
Line 7971: [Comment] 	;;#ASMSTART
Line 7972: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg

Line 7973: [Comment] 	;;#ASMEND
Line 7974: [Comment] 	;;#ASMSTART
Line 7975: [Instruction] ds_read_b128 (with 2 operands) "a[40:43]":reg, "v10 offset:10240":expr

Line 7976: [Comment] 	;;#ASMEND
Line 7977: [Comment] 	;;#ASMSTART
Line 7978: [Instruction] ds_read_b128 (with 2 operands) "a[44:47]":reg, "v10 offset:11264":expr

Line 7979: [Comment] 	;;#ASMEND
Line 7980: [Comment] 	;;#ASMSTART
Line 7981: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg

Line 7982: [Comment] 	;;#ASMEND
Line 7983: [Comment] 	;;#ASMSTART
Line 7984: [Instruction] v_mul_f32_e32 (with 3 operands) "v114":reg, "0x3db504f3":imm, "v114":reg

Line 7985: [Comment] 	;;#ASMEND
Line 7986: [Comment] 	;;#ASMSTART
Line 7987: [Instruction] v_mul_f32_e32 (with 3 operands) "v115":reg, "0x3db504f3":imm, "v115":reg

Line 7988: [Comment] 	;;#ASMEND
Line 7989: [Comment] 	;;#ASMSTART
Line 7990: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm

Line 7991: [Comment] 	;;#ASMEND
Line 7992: [Comment] 	;;#ASMSTART
Line 7993: [Instruction] ds_read_b128 (with 2 operands) "v[62:65]":reg, "v10 offset:12288":expr

Line 7994: [Comment] 	;;#ASMEND
Line 7995: [Instruction] s_addk_i32 (with 2 operands) "s69":reg, "0x3000":imm

Line 7996: [Comment] 	;;#ASMSTART
Line 7997: [Instruction] ds_read_b128 (with 2 operands) "v[66:69]":reg, "v10 offset:13312":expr

Line 7998: [Comment] 	;;#ASMEND
Line 7999: [Comment] 	;;#ASMSTART
Line 8000: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg

Line 8001: [Comment] 	;;#ASMEND
Line 8002: [Comment] 	;;#ASMSTART
Line 8003: [Instruction] v_mul_f32_e32 (with 3 operands) "v116":reg, "0x3db504f3":imm, "v116":reg

Line 8004: [Comment] 	;;#ASMEND
Line 8005: [Comment] 	;;#ASMSTART
Line 8006: [Instruction] v_mul_f32_e32 (with 3 operands) "v117":reg, "0x3db504f3":imm, "v117":reg

Line 8007: [Comment] 	;;#ASMEND
Line 8008: [Comment] 	;;#ASMSTART
Line 8009: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg

Line 8010: [Comment] 	;;#ASMEND
Line 8011: [Comment] 	;;#ASMSTART
Line 8012: [Instruction] ds_read_b128 (with 2 operands) "v[70:73]":reg, "v10 offset:14336":expr

Line 8013: [Comment] 	;;#ASMEND
Line 8014: [Instruction] v_add_u32_e32 (with 3 operands) "v23":reg, "s69":reg, "v11":reg

Line 8015: [Comment] 	;;#ASMSTART
Line 8016: [Instruction] ds_read_b128 (with 2 operands) "v[74:77]":reg, "v10 offset:15360":expr

Line 8017: [Comment] 	;;#ASMEND
Line 8018: [Comment] 	;;#ASMSTART
Line 8019: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg

Line 8020: [Comment] 	;;#ASMEND
Line 8021: [Comment] 	;;#ASMSTART
Line 8022: [Instruction] v_mul_f32_e32 (with 3 operands) "v46":reg, "0x3e0293ee":imm, "v46":reg

Line 8023: [Comment] 	;;#ASMEND
Line 8024: [Comment] 	;;#ASMSTART
Line 8025: [Instruction] v_mul_f32_e32 (with 3 operands) "v47":reg, "0x3e0293ee":imm, "v47":reg

Line 8026: [Comment] 	;;#ASMEND
Line 8027: [Comment] 	;;#ASMSTART
Line 8028: [Instruction] v_mul_f32_e32 (with 3 operands) "v48":reg, "0x3e0293ee":imm, "v48":reg

Line 8029: [Comment] 	;;#ASMEND
Line 8030: [Comment] 	;;#ASMSTART
Line 8031: [Instruction] v_mul_f32_e32 (with 3 operands) "v49":reg, "0x3e0293ee":imm, "v49":reg

Line 8032: [Comment] 	;;#ASMEND
Line 8033: [Comment] 	;;#ASMSTART
Line 8034: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 8035: [Comment] 	;;#ASMEND
Line 8036: [Comment] 	;;#ASMSTART
Line 8037: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm

Line 8038: [Comment] 	;;#ASMEND
Line 8039: [Comment] 	;;#ASMSTART
Line 8040: [Instruction] ds_read_b128 (with 2 operands) "v[78:81]":reg, "v23":reg

Line 8041: [Comment] 	;;#ASMEND
Line 8042: [Comment] 	;;#ASMSTART
Line 8043: [Instruction] ds_read_b128 (with 2 operands) "v[82:85]":reg, "v23 offset:1024":expr

Line 8044: [Comment] 	;;#ASMEND
Line 8045: [Comment] 	;;#ASMSTART
Line 8046: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg

Line 8047: [Comment] 	;;#ASMEND
Line 8048: [Comment] 	;;#ASMSTART
Line 8049: [Instruction] v_subrev_f32_dpp (with 6 operands) "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 8050: [Comment] 	;;#ASMEND
Line 8051: [Comment] 	;;#ASMSTART
Line 8052: [Instruction] v_subrev_f32_dpp (with 6 operands) "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 8053: [Comment] 	;;#ASMEND
Line 8054: [Comment] 	;;#ASMSTART
Line 8055: [Instruction] v_subrev_f32_dpp (with 6 operands) "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 8056: [Comment] 	;;#ASMEND
Line 8057: [Comment] 	;;#ASMSTART
Line 8058: [Instruction] v_subrev_f32_dpp (with 6 operands) "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 8059: [Comment] 	;;#ASMEND
Line 8060: [Comment] 	;;#ASMSTART
Line 8061: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 8062: [Comment] 	;;#ASMEND
Line 8063: [Comment] 	;;#ASMSTART
Line 8064: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg

Line 8065: [Comment] 	;;#ASMEND
Line 8066: [Comment] 	;;#ASMSTART
Line 8067: [Instruction] ds_read_b128 (with 2 operands) "v[86:89]":reg, "v23 offset:2048":expr

Line 8068: [Comment] 	;;#ASMEND
Line 8069: [Instruction] v_add_u32_e32 (with 3 operands) "v21":reg, "s69":reg, "v12":reg

Line 8070: [Comment] 	;;#ASMSTART
Line 8071: [Instruction] ds_read_b128 (with 2 operands) "v[90:93]":reg, "v23 offset:3072":expr

Line 8072: [Comment] 	;;#ASMEND
Line 8073: [Comment] 	;;#ASMSTART
Line 8074: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg

Line 8075: [Comment] 	;;#ASMEND
Line 8076: [Comment] 	;;#ASMSTART
Line 8077: [Instruction] v_mul_f32_e32 (with 3 operands) "v50":reg, "0x3e0293ee":imm, "v50":reg

Line 8078: [Comment] 	;;#ASMEND
Line 8079: [Comment] 	;;#ASMSTART
Line 8080: [Instruction] v_mul_f32_e32 (with 3 operands) "v51":reg, "0x3e0293ee":imm, "v51":reg

Line 8081: [Comment] 	;;#ASMEND
Line 8082: [Comment] 	;;#ASMSTART
Line 8083: [Instruction] v_mul_f32_e32 (with 3 operands) "v52":reg, "0x3e0293ee":imm, "v52":reg

Line 8084: [Comment] 	;;#ASMEND
Line 8085: [Comment] 	;;#ASMSTART
Line 8086: [Instruction] v_mul_f32_e32 (with 3 operands) "v53":reg, "0x3e0293ee":imm, "v53":reg

Line 8087: [Comment] 	;;#ASMEND
Line 8088: [Comment] 	;;#ASMSTART
Line 8089: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 8090: [Comment] 	;;#ASMEND
Line 8091: [Comment] 	;;#ASMSTART
Line 8092: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm

Line 8093: [Comment] 	;;#ASMEND
Line 8094: [Comment] 	;;#ASMSTART
Line 8095: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[94:95]":reg, "v21":reg

Line 8096: [Comment] 	;;#ASMEND
Line 8097: [Comment] 	;;#ASMSTART
Line 8098: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[96:97]":reg, "v21 offset:256":expr

Line 8099: [Comment] 	;;#ASMEND
Line 8100: [Comment] 	;;#ASMSTART
Line 8101: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[98:99]":reg, "v21 offset:1024":expr

Line 8102: [Comment] 	;;#ASMEND
Line 8103: [Comment] 	;;#ASMSTART
Line 8104: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[100:101]":reg, "v21 offset:1280":expr

Line 8105: [Comment] 	;;#ASMEND
Line 8106: [Comment] 	;;#ASMSTART
Line 8107: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg

Line 8108: [Comment] 	;;#ASMEND
Line 8109: [Comment] 	;;#ASMSTART
Line 8110: [Instruction] v_subrev_f32_dpp (with 6 operands) "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 8111: [Comment] 	;;#ASMEND
Line 8112: [Comment] 	;;#ASMSTART
Line 8113: [Instruction] v_subrev_f32_dpp (with 6 operands) "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 8114: [Comment] 	;;#ASMEND
Line 8115: [Comment] 	;;#ASMSTART
Line 8116: [Instruction] v_subrev_f32_dpp (with 6 operands) "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 8117: [Comment] 	;;#ASMEND
Line 8118: [Comment] 	;;#ASMSTART
Line 8119: [Instruction] v_subrev_f32_dpp (with 6 operands) "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 8120: [Comment] 	;;#ASMEND
Line 8121: [Comment] 	;;#ASMSTART
Line 8122: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 8123: [Comment] 	;;#ASMEND
Line 8124: [Comment] 	;;#ASMSTART
Line 8125: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg

Line 8126: [Comment] 	;;#ASMEND
Line 8127: [Comment] 	;;#ASMSTART
Line 8128: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[102:103]":reg, "v21 offset:2048":expr

Line 8129: [Comment] 	;;#ASMEND
Line 8130: [Comment] 	;;#ASMSTART
Line 8131: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[104:105]":reg, "v21 offset:2304":expr

Line 8132: [Comment] 	;;#ASMEND
Line 8133: [Comment] 	;;#ASMSTART
Line 8134: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[106:107]":reg, "v21 offset:3072":expr

Line 8135: [Comment] 	;;#ASMEND
Line 8136: [Instruction] v_add_u32_e32 (with 3 operands) "v22":reg, "s70":reg, "v12":reg

Line 8137: [Comment] 	;;#ASMSTART
Line 8138: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[108:109]":reg, "v21 offset:3328":expr

Line 8139: [Comment] 	;;#ASMEND
Line 8140: [Comment] 	;;#ASMSTART
Line 8141: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg

Line 8142: [Comment] 	;;#ASMEND
Line 8143: [Comment] 	;;#ASMSTART
Line 8144: [Instruction] v_mul_f32_e32 (with 3 operands) "v54":reg, "0x3e0293ee":imm, "v54":reg

Line 8145: [Comment] 	;;#ASMEND
Line 8146: [Comment] 	;;#ASMSTART
Line 8147: [Instruction] v_mul_f32_e32 (with 3 operands) "v55":reg, "0x3e0293ee":imm, "v55":reg

Line 8148: [Comment] 	;;#ASMEND
Line 8149: [Comment] 	;;#ASMSTART
Line 8150: [Instruction] v_mul_f32_e32 (with 3 operands) "v56":reg, "0x3e0293ee":imm, "v56":reg

Line 8151: [Comment] 	;;#ASMEND
Line 8152: [Comment] 	;;#ASMSTART
Line 8153: [Instruction] v_mul_f32_e32 (with 3 operands) "v57":reg, "0x3e0293ee":imm, "v57":reg

Line 8154: [Comment] 	;;#ASMEND
Line 8155: [Comment] 	;;#ASMSTART
Line 8156: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 8157: [Comment] 	;;#ASMEND
Line 8158: [Comment] 	;;#ASMSTART
Line 8159: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm

Line 8160: [Comment] 	;;#ASMEND
Line 8161: [Comment] 	;;#ASMSTART
Line 8162: [Instruction] v_subrev_f32_dpp (with 6 operands) "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 8163: [Comment] 	;;#ASMEND
Line 8164: [Comment] 	;;#ASMSTART
Line 8165: [Instruction] v_subrev_f32_dpp (with 6 operands) "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 8166: [Comment] 	;;#ASMEND
Line 8167: [Comment] 	;;#ASMSTART
Line 8168: [Instruction] v_subrev_f32_dpp (with 6 operands) "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 8169: [Comment] 	;;#ASMEND
Line 8170: [Comment] 	;;#ASMSTART
Line 8171: [Instruction] v_subrev_f32_dpp (with 6 operands) "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 8172: [Comment] 	;;#ASMEND
Line 8173: [Comment] 	;;#ASMSTART
Line 8174: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg

Line 8175: [Comment] 	;;#ASMEND
Line 8176: [Comment] 	;;#ASMSTART
Line 8177: [Instruction] v_exp_f32_e32 (with 2 operands) "v46":reg, "v46":reg

Line 8178: [Comment] 	;;#ASMEND
Line 8179: [Comment] 	;;#ASMSTART
Line 8180: [Instruction] v_exp_f32_e32 (with 2 operands) "v47":reg, "v47":reg

Line 8181: [Comment] 	;;#ASMEND
Line 8182: [Comment] 	;;#ASMSTART
Line 8183: [Instruction] v_exp_f32_e32 (with 2 operands) "v48":reg, "v48":reg

Line 8184: [Comment] 	;;#ASMEND
Line 8185: [Comment] 	;;#ASMSTART
Line 8186: [Instruction] v_exp_f32_e32 (with 2 operands) "v49":reg, "v49":reg

Line 8187: [Comment] 	;;#ASMEND
Line 8188: [Comment] 	;;#ASMSTART
Line 8189: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg

Line 8190: [Comment] 	;;#ASMEND
Line 8191: [Comment] 	;;#ASMSTART
Line 8192: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[112:113]":reg, "v22":reg

Line 8193: [Comment] 	;;#ASMEND
Line 8194: [Comment] 	;;#ASMSTART
Line 8195: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[114:115]":reg, "v22 offset:256":expr

Line 8196: [Comment] 	;;#ASMEND
Line 8197: [Comment] 	;;#ASMSTART
Line 8198: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg

Line 8199: [Comment] 	;;#ASMEND
Line 8200: [Comment] 	;;#ASMSTART
Line 8201: [Instruction] v_exp_f32_e32 (with 2 operands) "v50":reg, "v50":reg

Line 8202: [Comment] 	;;#ASMEND
Line 8203: [Comment] 	;;#ASMSTART
Line 8204: [Instruction] v_exp_f32_e32 (with 2 operands) "v51":reg, "v51":reg

Line 8205: [Comment] 	;;#ASMEND
Line 8206: [Comment] 	;;#ASMSTART
Line 8207: [Instruction] v_exp_f32_e32 (with 2 operands) "v52":reg, "v52":reg

Line 8208: [Comment] 	;;#ASMEND
Line 8209: [Comment] 	;;#ASMSTART
Line 8210: [Instruction] v_exp_f32_e32 (with 2 operands) "v53":reg, "v53":reg

Line 8211: [Comment] 	;;#ASMEND
Line 8212: [Comment] 	;;#ASMSTART
Line 8213: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm

Line 8214: [Comment] 	;;#ASMEND
Line 8215: [Comment] 	;;#ASMSTART
Line 8216: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[116:117]":reg, "v22 offset:1024":expr

Line 8217: [Comment] 	;;#ASMEND
Line 8218: [Comment] 	;;#ASMSTART
Line 8219: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[118:119]":reg, "v22 offset:1280":expr

Line 8220: [Comment] 	;;#ASMEND
Line 8221: [Comment] 	;;#ASMSTART
Line 8222: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg

Line 8223: [Comment] 	;;#ASMEND
Line 8224: [Comment] 	;;#ASMSTART
Line 8225: [Instruction] v_mul_f32_e32 (with 3 operands) "v58":reg, "0x3e0293ee":imm, "v58":reg

Line 8226: [Comment] 	;;#ASMEND
Line 8227: [Comment] 	;;#ASMSTART
Line 8228: [Instruction] v_mul_f32_e32 (with 3 operands) "v59":reg, "0x3e0293ee":imm, "v59":reg

Line 8229: [Comment] 	;;#ASMEND
Line 8230: [Comment] 	;;#ASMSTART
Line 8231: [Instruction] v_mul_f32_e32 (with 3 operands) "v60":reg, "0x3e0293ee":imm, "v60":reg

Line 8232: [Comment] 	;;#ASMEND
Line 8233: [Comment] 	;;#ASMSTART
Line 8234: [Instruction] v_mul_f32_e32 (with 3 operands) "v61":reg, "0x3e0293ee":imm, "v61":reg

Line 8235: [Comment] 	;;#ASMEND
Line 8236: [Comment] 	;;#ASMSTART
Line 8237: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg

Line 8238: [Comment] 	;;#ASMEND
Line 8239: [Comment] 	;;#ASMSTART
Line 8240: [Instruction] v_subrev_f32_dpp (with 6 operands) "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 8241: [Comment] 	;;#ASMEND
Line 8242: [Comment] 	;;#ASMSTART
Line 8243: [Instruction] v_subrev_f32_dpp (with 6 operands) "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 8244: [Comment] 	;;#ASMEND
Line 8245: [Comment] 	;;#ASMSTART
Line 8246: [Instruction] v_subrev_f32_dpp (with 6 operands) "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 8247: [Comment] 	;;#ASMEND
Line 8248: [Comment] 	;;#ASMSTART
Line 8249: [Instruction] v_subrev_f32_dpp (with 6 operands) "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 8250: [Comment] 	;;#ASMEND
Line 8251: [Comment] 	;;#ASMSTART
Line 8252: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg

Line 8253: [Comment] 	;;#ASMEND
Line 8254: [Comment] 	;;#ASMSTART
Line 8255: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v118":reg, "v46":reg, "v47":reg

Line 8256: [Comment] 	;;#ASMEND
Line 8257: [Comment] 	;;#ASMSTART
Line 8258: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v119":reg, "v48":reg, "v49":reg

Line 8259: [Comment] 	;;#ASMEND
Line 8260: [Comment] 	;;#ASMSTART
Line 8261: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm

Line 8262: [Comment] 	;;#ASMEND
Line 8263: [Comment] 	;;#ASMSTART
Line 8264: [Instruction] v_exp_f32_e32 (with 2 operands) "v54":reg, "v54":reg

Line 8265: [Comment] 	;;#ASMEND
Line 8266: [Comment] 	;;#ASMSTART
Line 8267: [Instruction] v_exp_f32_e32 (with 2 operands) "v55":reg, "v55":reg

Line 8268: [Comment] 	;;#ASMEND
Line 8269: [Comment] 	;;#ASMSTART
Line 8270: [Instruction] v_exp_f32_e32 (with 2 operands) "v56":reg, "v56":reg

Line 8271: [Comment] 	;;#ASMEND
Line 8272: [Comment] 	;;#ASMSTART
Line 8273: [Instruction] v_exp_f32_e32 (with 2 operands) "v57":reg, "v57":reg

Line 8274: [Comment] 	;;#ASMEND
Line 8275: [Comment] 	;;#ASMSTART
Line 8276: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg

Line 8277: [Comment] 	;;#ASMEND
Line 8278: [Comment] 	;;#ASMSTART
Line 8279: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v120":reg, "v50":reg, "v51":reg

Line 8280: [Comment] 	;;#ASMEND
Line 8281: [Comment] 	;;#ASMSTART
Line 8282: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v121":reg, "v52":reg, "v53":reg

Line 8283: [Comment] 	;;#ASMEND
Line 8284: [Comment] 	;;#ASMSTART
Line 8285: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg

Line 8286: [Comment] 	;;#ASMEND
Line 8287: [Comment] 	;;#ASMSTART
Line 8288: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[120:121]":reg, "v22 offset:2048":expr

Line 8289: [Comment] 	;;#ASMEND
Line 8290: [Comment] 	;;#ASMSTART
Line 8291: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[122:123]":reg, "v22 offset:2304":expr

Line 8292: [Comment] 	;;#ASMEND
Line 8293: [Comment] 	;;#ASMSTART
Line 8294: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg

Line 8295: [Comment] 	;;#ASMEND
Line 8296: [Comment] 	;;#ASMSTART
Line 8297: [Instruction] v_exp_f32_e32 (with 2 operands) "v58":reg, "v58":reg

Line 8298: [Comment] 	;;#ASMEND
Line 8299: [Comment] 	;;#ASMSTART
Line 8300: [Instruction] v_exp_f32_e32 (with 2 operands) "v59":reg, "v59":reg

Line 8301: [Comment] 	;;#ASMEND
Line 8302: [Comment] 	;;#ASMSTART
Line 8303: [Instruction] v_exp_f32_e32 (with 2 operands) "v60":reg, "v60":reg

Line 8304: [Comment] 	;;#ASMEND
Line 8305: [Comment] 	;;#ASMSTART
Line 8306: [Instruction] v_exp_f32_e32 (with 2 operands) "v61":reg, "v61":reg

Line 8307: [Comment] 	;;#ASMEND
Line 8308: [Comment] 	;;#ASMSTART
Line 8309: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm

Line 8310: [Comment] 	;;#ASMEND
Line 8311: [Comment] 	;;#ASMSTART
Line 8312: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[124:125]":reg, "v22 offset:3072":expr

Line 8313: [Comment] 	;;#ASMEND
Line 8314: [Comment] 	;;#ASMSTART
Line 8315: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[126:127]":reg, "v22 offset:3328":expr

Line 8316: [Comment] 	;;#ASMEND
Line 8317: [Comment] 	;;#ASMSTART
Line 8318: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg

Line 8319: [Comment] 	;;#ASMEND
Line 8320: [Comment] 	;;#ASMSTART
Line 8321: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v122":reg, "v54":reg, "v55":reg

Line 8322: [Comment] 	;;#ASMEND
Line 8323: [Comment] 	;;#ASMSTART
Line 8324: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v123":reg, "v56":reg, "v57":reg

Line 8325: [Comment] 	;;#ASMEND
Line 8326: [Comment] 	;;#ASMSTART
Line 8327: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v124":reg, "v58":reg, "v59":reg

Line 8328: [Comment] 	;;#ASMEND
Line 8329: [Comment] 	;;#ASMSTART
Line 8330: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v125":reg, "v60":reg, "v61":reg

Line 8331: [Comment] 	;;#ASMEND
Line 8332: [Comment] 	;;#ASMSTART
Line 8333: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg

Line 8334: [Comment] 	;;#ASMEND
Line 8335: [Comment] 	;;#ASMSTART
Line 8336: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v118":reg, "v120":reg

Line 8337: [Comment] 	;;#ASMEND
Line 8338: [Comment] 	;;#ASMSTART
Line 8339: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v119":reg, "v121":reg

Line 8340: [Comment] 	;;#ASMEND
Line 8341: [Comment] 	;;#ASMSTART
Line 8342: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v122":reg, "v124":reg

Line 8343: [Comment] 	;;#ASMEND
Line 8344: [Comment] 	;;#ASMSTART
Line 8345: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v123":reg, "v125":reg

Line 8346: [Comment] 	;;#ASMEND
Line 8347: [Comment] 	;;#ASMSTART
Line 8348: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg

Line 8349: [Comment] 	;;#ASMEND
Line 8350: [Comment] 	;;#ASMSTART
Line 8351: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 8352: [Comment] 	;;#ASMEND
Line 8353: [Comment] 	;;#ASMSTART
Line 8354: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg

Line 8355: [Comment] 	;;#ASMEND
Line 8356: [Comment] 	;;#ASMSTART
Line 8357: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[0:1]":reg, "v1":reg

Line 8358: [Comment] 	;;#ASMEND
Line 8359: [Comment] 	;;#ASMSTART
Line 8360: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[2:3]":reg, "v1 offset:4096":expr

Line 8361: [Comment] 	;;#ASMEND
Line 8362: [Comment] 	;;#ASMSTART
Line 8363: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[4:5]":reg, "v1 offset:512":expr

Line 8364: [Comment] 	;;#ASMEND
Line 8365: [Comment] 	;;#ASMSTART
Line 8366: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[6:7]":reg, "v1 offset:4608":expr

Line 8367: [Comment] 	;;#ASMEND
Line 8368: [Comment] 	;;#ASMSTART
Line 8369: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg

Line 8370: [Comment] 	;;#ASMEND
Line 8371: [Comment] 	;;#ASMSTART
Line 8372: [Instruction] v_subrev_f32_dpp (with 6 operands) "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 8373: [Comment] 	;;#ASMEND
Line 8374: [Comment] 	;;#ASMSTART
Line 8375: [Instruction] v_subrev_f32_dpp (with 6 operands) "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 8376: [Comment] 	;;#ASMEND
Line 8377: [Comment] 	;;#ASMSTART
Line 8378: [Instruction] v_subrev_f32_dpp (with 6 operands) "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 8379: [Comment] 	;;#ASMEND
Line 8380: [Comment] 	;;#ASMSTART
Line 8381: [Instruction] v_subrev_f32_dpp (with 6 operands) "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 8382: [Comment] 	;;#ASMEND
Line 8383: [Comment] 	;;#ASMSTART
Line 8384: [Instruction] v_subrev_f32_dpp (with 6 operands) "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 8385: [Comment] 	;;#ASMEND
Line 8386: [Comment] 	;;#ASMSTART
Line 8387: [Instruction] v_subrev_f32_dpp (with 6 operands) "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 8388: [Comment] 	;;#ASMEND
Line 8389: [Comment] 	;;#ASMSTART
Line 8390: [Instruction] v_subrev_f32_dpp (with 6 operands) "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 8391: [Comment] 	;;#ASMEND
Line 8392: [Comment] 	;;#ASMSTART
Line 8393: [Instruction] v_subrev_f32_dpp (with 6 operands) "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 8394: [Comment] 	;;#ASMEND
Line 8395: [Comment] 	;;#ASMSTART
Line 8396: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg

Line 8397: [Comment] 	;;#ASMEND
Line 8398: [Comment] 	;;#ASMSTART
Line 8399: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[8:9]":reg, "v1 offset:8192":expr

Line 8400: [Comment] 	;;#ASMEND
Line 8401: [Comment] 	;;#ASMSTART
Line 8402: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[10:11]":reg, "v1 offset:12288":expr

Line 8403: [Comment] 	;;#ASMEND
Line 8404: [Comment] 	;;#ASMSTART
Line 8405: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[12:13]":reg, "v1 offset:8704":expr

Line 8406: [Comment] 	;;#ASMEND
Line 8407: [Comment] 	;;#ASMSTART
Line 8408: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[14:15]":reg, "v1 offset:12800":expr

Line 8409: [Comment] 	;;#ASMEND
Line 8410: [Comment] 	;;#ASMSTART
Line 8411: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg

Line 8412: [Comment] 	;;#ASMEND
Line 8413: [Comment] 	;;#ASMSTART
Line 8414: [Instruction] v_mul_f32_e32 (with 3 operands) "v62":reg, "v46":reg, "v62":reg

Line 8415: [Comment] 	;;#ASMEND
Line 8416: [Comment] 	;;#ASMSTART
Line 8417: [Instruction] v_mul_f32_e32 (with 3 operands) "v63":reg, "v47":reg, "v63":reg

Line 8418: [Comment] 	;;#ASMEND
Line 8419: [Comment] 	;;#ASMSTART
Line 8420: [Instruction] v_mul_f32_e32 (with 3 operands) "v64":reg, "v48":reg, "v64":reg

Line 8421: [Comment] 	;;#ASMEND
Line 8422: [Comment] 	;;#ASMSTART
Line 8423: [Instruction] v_mul_f32_e32 (with 3 operands) "v65":reg, "v49":reg, "v65":reg

Line 8424: [Comment] 	;;#ASMEND
Line 8425: [Comment] 	;;#ASMSTART
Line 8426: [Instruction] v_mul_f32_e32 (with 3 operands) "v66":reg, "v50":reg, "v66":reg

Line 8427: [Comment] 	;;#ASMEND
Line 8428: [Comment] 	;;#ASMSTART
Line 8429: [Instruction] v_mul_f32_e32 (with 3 operands) "v67":reg, "v51":reg, "v67":reg

Line 8430: [Comment] 	;;#ASMEND
Line 8431: [Comment] 	;;#ASMSTART
Line 8432: [Instruction] v_mul_f32_e32 (with 3 operands) "v68":reg, "v52":reg, "v68":reg

Line 8433: [Comment] 	;;#ASMEND
Line 8434: [Comment] 	;;#ASMSTART
Line 8435: [Instruction] v_mul_f32_e32 (with 3 operands) "v69":reg, "v53":reg, "v69":reg

Line 8436: [Comment] 	;;#ASMEND
Line 8437: [Comment] 	;;#ASMSTART
Line 8438: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v62":reg, "v62":reg, "v63":reg

Line 8439: [Comment] 	;;#ASMEND
Line 8440: [Comment] 	;;#ASMSTART
Line 8441: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v63":reg, "v64":reg, "v65":reg

Line 8442: [Comment] 	;;#ASMEND
Line 8443: [Comment] 	;;#ASMSTART
Line 8444: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v64":reg, "v66":reg, "v67":reg

Line 8445: [Comment] 	;;#ASMEND
Line 8446: [Comment] 	;;#ASMSTART
Line 8447: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v65":reg, "v68":reg, "v69":reg

Line 8448: [Comment] 	;;#ASMEND
Line 8449: [Comment] 	;;#ASMSTART
Line 8450: [Instruction] v_subrev_f32_dpp (with 6 operands) "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 8451: [Comment] 	;;#ASMEND
Line 8452: [Comment] 	;;#ASMSTART
Line 8453: [Instruction] v_subrev_f32_dpp (with 6 operands) "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 8454: [Comment] 	;;#ASMEND
Line 8455: [Comment] 	;;#ASMSTART
Line 8456: [Instruction] v_subrev_f32_dpp (with 6 operands) "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 8457: [Comment] 	;;#ASMEND
Line 8458: [Comment] 	;;#ASMSTART
Line 8459: [Instruction] v_subrev_f32_dpp (with 6 operands) "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 8460: [Comment] 	;;#ASMEND
Line 8461: [Comment] 	;;#ASMSTART
Line 8462: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg

Line 8463: [Comment] 	;;#ASMEND
Line 8464: [Comment] 	;;#ASMSTART
Line 8465: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[16:17]":reg, "v1 offset:16384":expr

Line 8466: [Comment] 	;;#ASMEND
Line 8467: [Comment] 	;;#ASMSTART
Line 8468: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[18:19]":reg, "v1 offset:20480":expr

Line 8469: [Comment] 	;;#ASMEND
Line 8470: [Comment] 	;;#ASMSTART
Line 8471: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[62:63]":reg

Line 8472: [Comment] 	;;#ASMEND
Line 8473: [Comment] 	;;#ASMSTART
Line 8474: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[64:65] offset:512":reg

Line 8475: [Comment] 	;;#ASMEND
Line 8476: [Comment] 	;;#ASMSTART
Line 8477: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg

Line 8478: [Comment] 	;;#ASMEND
Line 8479: [Comment] 	;;#ASMSTART
Line 8480: [Instruction] v_subrev_f32_dpp (with 6 operands) "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 8481: [Comment] 	;;#ASMEND
Line 8482: [Comment] 	;;#ASMSTART
Line 8483: [Instruction] v_subrev_f32_dpp (with 6 operands) "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 8484: [Comment] 	;;#ASMEND
Line 8485: [Comment] 	;;#ASMSTART
Line 8486: [Instruction] v_subrev_f32_dpp (with 6 operands) "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 8487: [Comment] 	;;#ASMEND
Line 8488: [Comment] 	;;#ASMSTART
Line 8489: [Instruction] v_subrev_f32_dpp (with 6 operands) "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 8490: [Comment] 	;;#ASMEND
Line 8491: [Comment] 	;;#ASMSTART
Line 8492: [Instruction] v_mul_f32_e32 (with 3 operands) "v70":reg, "v54":reg, "v70":reg

Line 8493: [Comment] 	;;#ASMEND
Line 8494: [Comment] 	;;#ASMSTART
Line 8495: [Instruction] v_mul_f32_e32 (with 3 operands) "v71":reg, "v55":reg, "v71":reg

Line 8496: [Comment] 	;;#ASMEND
Line 8497: [Comment] 	;;#ASMSTART
Line 8498: [Instruction] v_mul_f32_e32 (with 3 operands) "v72":reg, "v56":reg, "v72":reg

Line 8499: [Comment] 	;;#ASMEND
Line 8500: [Comment] 	;;#ASMSTART
Line 8501: [Instruction] v_mul_f32_e32 (with 3 operands) "v73":reg, "v57":reg, "v73":reg

Line 8502: [Comment] 	;;#ASMEND
Line 8503: [Comment] 	;;#ASMSTART
Line 8504: [Instruction] v_mul_f32_e32 (with 3 operands) "v74":reg, "v58":reg, "v74":reg

Line 8505: [Comment] 	;;#ASMEND
Line 8506: [Comment] 	;;#ASMSTART
Line 8507: [Instruction] v_mul_f32_e32 (with 3 operands) "v75":reg, "v59":reg, "v75":reg

Line 8508: [Comment] 	;;#ASMEND
Line 8509: [Comment] 	;;#ASMSTART
Line 8510: [Instruction] v_mul_f32_e32 (with 3 operands) "v76":reg, "v60":reg, "v76":reg

Line 8511: [Comment] 	;;#ASMEND
Line 8512: [Comment] 	;;#ASMSTART
Line 8513: [Instruction] v_mul_f32_e32 (with 3 operands) "v77":reg, "v61":reg, "v77":reg

Line 8514: [Comment] 	;;#ASMEND
Line 8515: [Comment] 	;;#ASMSTART
Line 8516: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v66":reg, "v70":reg, "v71":reg

Line 8517: [Comment] 	;;#ASMEND
Line 8518: [Comment] 	;;#ASMSTART
Line 8519: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v67":reg, "v72":reg, "v73":reg

Line 8520: [Comment] 	;;#ASMEND
Line 8521: [Comment] 	;;#ASMSTART
Line 8522: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v68":reg, "v74":reg, "v75":reg

Line 8523: [Comment] 	;;#ASMEND
Line 8524: [Comment] 	;;#ASMSTART
Line 8525: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v69":reg, "v76":reg, "v77":reg

Line 8526: [Comment] 	;;#ASMEND
Line 8527: [Comment] 	;;#ASMSTART
Line 8528: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg

Line 8529: [Comment] 	;;#ASMEND
Line 8530: [Comment] 	;;#ASMSTART
Line 8531: [Instruction] ds_read_b32 (with 2 operands) "v126":reg, "v18":reg

Line 8532: [Unknown]
Line 8533: [Comment] 	;;#ASMEND
Line 8534: [Instruction] v_add_u32_e32 (with 3 operands) "v19":reg, "s78":reg, "v13":reg

Line 8535: [Comment] 	;;#ASMSTART
Line 8536: [Instruction] ds_read_b32 (with 2 operands) "v127":reg, "v19":reg

Line 8537: [Unknown]
Line 8538: [Comment] 	;;#ASMEND
Line 8539: [Comment] 	;;#ASMSTART
Line 8540: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[66:67] offset:1024":reg

Line 8541: [Comment] 	;;#ASMEND
Line 8542: [Comment] 	;;#ASMSTART
Line 8543: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[68:69] offset:1536":reg

Line 8544: [Comment] 	;;#ASMEND
Line 8545: [Comment] 	;;#ASMSTART
Line 8546: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg

Line 8547: [Comment] 	;;#ASMEND
Line 8548: [Comment] 	;;#ASMSTART
Line 8549: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v62":reg, "v64":reg

Line 8550: [Comment] 	;;#ASMEND
Line 8551: [Comment] 	;;#ASMSTART
Line 8552: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v63":reg, "v65":reg

Line 8553: [Comment] 	;;#ASMEND
Line 8554: [Comment] 	;;#ASMSTART
Line 8555: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v66":reg, "v68":reg

Line 8556: [Comment] 	;;#ASMEND
Line 8557: [Comment] 	;;#ASMSTART
Line 8558: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v67":reg, "v69":reg

Line 8559: [Comment] 	;;#ASMEND
Line 8560: [Comment] 	;;#ASMSTART
Line 8561: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(12)":expr

Line 8562: [Comment] 	;;#ASMEND
Line 8563: [Comment] 	;;#ASMSTART
Line 8564: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg

Line 8565: [Comment] 	;;#ASMEND
Line 8566: [Comment] 	;;#ASMSTART
Line 8567: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[20:21]":reg, "v1 offset:16896":expr

Line 8568: [Comment] 	;;#ASMEND
Line 8569: [Comment] 	;;#ASMSTART
Line 8570: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[22:23]":reg, "v1 offset:20992":expr

Line 8571: [Comment] 	;;#ASMEND
Line 8572: [Comment] 	;;#ASMSTART
Line 8573: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[24:25]":reg, "v1 offset:24576":expr

Line 8574: [Comment] 	;;#ASMEND
Line 8575: [Comment] 	;;#ASMSTART
Line 8576: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[26:27]":reg, "v1 offset:28672":expr

Line 8577: [Comment] 	;;#ASMEND
Line 8578: [Comment] 	;;#ASMSTART
Line 8579: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[28:29]":reg, "v1 offset:25088":expr

Line 8580: [Comment] 	;;#ASMEND
Line 8581: [Comment] 	;;#ASMSTART
Line 8582: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[30:31]":reg, "v1 offset:29184":expr

Line 8583: [Comment] 	;;#ASMEND
Line 8584: [Comment] 	;;#ASMSTART
Line 8585: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[32:33]":reg, "v1 offset:32768":expr

Line 8586: [Comment] 	;;#ASMEND
Line 8587: [Comment] 	;;#ASMSTART
Line 8588: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[34:35]":reg, "v1 offset:36864":expr

Line 8589: [Comment] 	;;#ASMEND
Line 8590: [Comment] 	;;#ASMSTART
Line 8591: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg

Line 8592: [Comment] 	;;#ASMEND
Line 8593: [Comment] 	;;#ASMSTART
Line 8594: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 8595: [Comment] 	;;#ASMEND
Line 8596: [Instruction] s_barrier (with 0 operands)

Line 8597: [Comment] 	;;#ASMSTART
Line 8598: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg

Line 8599: [Comment] 	;;#ASMEND
Line 8600: [Comment] 	;;#ASMSTART
Line 8601: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[30:31]":reg, "v4":reg

Line 8602: [Comment] 	;;#ASMEND
Line 8603: [Comment] 	;;#ASMSTART
Line 8604: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[32:33]":reg, "v4 offset:512":expr

Line 8605: [Comment] 	;;#ASMEND
Line 8606: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s68":reg, "32":imm

Line 8607: [Comment] 	;;#ASMSTART
Line 8608: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[34:35]":reg, "v4 offset:1024":expr

Line 8609: [Comment] 	;;#ASMEND
Line 8610: [Instruction] s_mul_i32 (with 3 operands) "s0":reg, "s0":reg, "s3":reg

Line 8611: [Comment] 	;;#ASMSTART
Line 8612: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[36:37]":reg, "v4 offset:1536":expr

Line 8613: [Comment] 	;;#ASMEND
Line 8614: [Instruction] s_ashr_i32 (with 3 operands) "s1":reg, "s0":reg, "31":imm

Line 8615: [Comment] 	;;#ASMSTART
Line 8616: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[38:39]":reg, "v4 offset:2048":expr

Line 8617: [Comment] 	;;#ASMEND
Line 8618: [Instruction] s_lshl_b64 (with 3 operands) "s[0:1]":reg, "s[0:1]":reg, "1":imm

Line 8619: [Comment] 	;;#ASMSTART
Line 8620: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[40:41]":reg, "v4 offset:2560":expr

Line 8621: [Comment] 	;;#ASMEND
Line 8622: [Instruction] s_add_u32 (with 3 operands) "s8":reg, "s6":reg, "s0":reg

Line 8623: [Comment] 	;;#ASMSTART
Line 8624: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[42:43]":reg, "v4 offset:3072":expr

Line 8625: [Comment] 	;;#ASMEND
Line 8626: [Instruction] s_addc_u32 (with 3 operands) "s9":reg, "s7":reg, "s1":reg

Line 8627: [Comment] 	;;#ASMSTART
Line 8628: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[44:45]":reg, "v4 offset:3584":expr

Line 8629: [Comment] 	;;#ASMEND
Line 8630: [Comment] 	;;#ASMSTART
Line 8631: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg

Line 8632: [Comment] 	;;#ASMEND
Line 8633: [Comment] 	;;#ASMSTART
Line 8634: [Instruction] v_mul_f32_e32 (with 3 operands) "v126":reg, "0x3fb8aa3b":imm, "v126":reg

Line 8635: [Comment] 	;;#ASMEND
Line 8636: [Comment] 	;;#ASMSTART
Line 8637: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v110":reg, "v110":reg, "v111":reg

Line 8638: [Comment] 	;;#ASMEND
Line 8639: [Comment] 	;;#ASMSTART
Line 8640: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v111":reg, "v112":reg, "v113":reg

Line 8641: [Comment] 	;;#ASMEND
Line 8642: [Comment] 	;;#ASMSTART
Line 8643: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label

Line 8644: [Comment] 	;;#ASMEND
Line 8645: [Comment] 	;;#ASMSTART
Line 8646: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label

Line 8647: [Comment] 	;;#ASMEND
Line 8648: [Comment] 	;;#ASMSTART
Line 8649: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg

Line 8650: [Comment] 	;;#ASMEND
Line 8651: [Comment] 	;;#ASMSTART
Line 8652: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[46:47]":reg, "v4 offset:4096":expr

Line 8653: [Comment] 	;;#ASMEND
Line 8654: [Comment] 	;;#ASMSTART
Line 8655: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[48:49]":reg, "v4 offset:4608":expr

Line 8656: [Comment] 	;;#ASMEND
Line 8657: [Comment] 	;;#ASMSTART
Line 8658: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[50:51]":reg, "v4 offset:5120":expr

Line 8659: [Comment] 	;;#ASMEND
Line 8660: [Comment] 	;;#ASMSTART
Line 8661: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[52:53]":reg, "v4 offset:5632":expr

Line 8662: [Comment] 	;;#ASMEND
Line 8663: [Comment] 	;;#ASMSTART
Line 8664: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[36:37]":reg, "v1 offset:33280":expr

Line 8665: [Comment] 	;;#ASMEND
Line 8666: [Comment] 	;;#ASMSTART
Line 8667: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[38:39]":reg, "v1 offset:37376":expr

Line 8668: [Comment] 	;;#ASMEND
Line 8669: [Comment] 	;;#ASMSTART
Line 8670: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[40:41]":reg, "v1 offset:40960":expr

Line 8671: [Comment] 	;;#ASMEND
Line 8672: [Comment] 	;;#ASMSTART
Line 8673: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[42:43]":reg, "v1 offset:45056":expr

Line 8674: [Comment] 	;;#ASMEND
Line 8675: [Comment] 	;;#ASMSTART
Line 8676: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg

Line 8677: [Comment] 	;;#ASMEND
Line 8678: [Comment] 	;;#ASMSTART
Line 8679: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v114":reg, "v114":reg, "v115":reg

Line 8680: [Comment] 	;;#ASMEND
Line 8681: [Comment] 	;;#ASMSTART
Line 8682: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v115":reg, "v116":reg, "v117":reg

Line 8683: [Comment] 	;;#ASMEND
Line 8684: [Comment] 	;;#ASMSTART
Line 8685: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label

Line 8686: [Comment] 	;;#ASMEND
Line 8687: [Comment] 	;;#ASMSTART
Line 8688: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label

Line 8689: [Comment] 	;;#ASMEND
Line 8690: [Comment] 	;;#ASMSTART
Line 8691: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg

Line 8692: [Comment] 	;;#ASMEND
Line 8693: [Comment] 	;;#ASMSTART
Line 8694: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[54:55]":reg, "v4 offset:6144":expr

Line 8695: [Comment] 	;;#ASMEND
Line 8696: [Comment] 	;;#ASMSTART
Line 8697: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[56:57]":reg, "v4 offset:6656":expr

Line 8698: [Comment] 	;;#ASMEND
Line 8699: [Comment] 	;;#ASMSTART
Line 8700: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[58:59]":reg, "v4 offset:7168":expr

Line 8701: [Comment] 	;;#ASMEND
Line 8702: [Comment] 	;;#ASMSTART
Line 8703: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[60:61]":reg, "v4 offset:7680":expr

Line 8704: [Comment] 	;;#ASMEND
Line 8705: [Comment] 	;;#ASMSTART
Line 8706: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[44:45]":reg, "v1 offset:41472":expr

Line 8707: [Comment] 	;;#ASMEND
Line 8708: [Comment] 	;;#ASMSTART
Line 8709: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[46:47]":reg, "v1 offset:45568":expr

Line 8710: [Comment] 	;;#ASMEND
Line 8711: [Comment] 	;;#ASMSTART
Line 8712: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg

Line 8713: [Comment] 	;;#ASMEND
Line 8714: [Comment] 	;;#ASMSTART
Line 8715: [Instruction] s_waitcnt (with 1 operands) "vmcnt(4) lgkmcnt(6)":expr

Line 8716: [Comment] 	;;#ASMEND
Line 8717: [Instruction] s_barrier (with 0 operands)

Line 8718: [Comment] 	;;#ASMSTART
Line 8719: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm

Line 8720: [Comment] 	;;#ASMEND
Line 8721: [Comment] 	;;#ASMSTART
Line 8722: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[62:63]":reg, "v1 offset:49152":expr

Line 8723: [Comment] 	;;#ASMEND
Line 8724: [Comment] 	;;#ASMSTART
Line 8725: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[64:65]":reg, "v1 offset:53248":expr

Line 8726: [Comment] 	;;#ASMEND
Line 8727: [Comment] 	;;#ASMSTART
Line 8728: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[66:67]":reg, "v1 offset:49664":expr

Line 8729: [Comment] 	;;#ASMEND
Line 8730: [Comment] 	;;#ASMSTART
Line 8731: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[68:69]":reg, "v1 offset:53760":expr

Line 8732: [Comment] 	;;#ASMEND
Line 8733: [Comment] 	;;#ASMSTART
Line 8734: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg

Line 8735: [Comment] 	;;#ASMEND
Line 8736: [Comment] 	;;#ASMSTART
Line 8737: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg

Line 8738: [Comment] 	;;#ASMEND
Line 8739: [Comment] 	;;#ASMSTART
Line 8740: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[70:71]":reg, "v1 offset:57344":expr

Line 8741: [Comment] 	;;#ASMEND
Line 8742: [Comment] 	;;#ASMSTART
Line 8743: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[72:73]":reg, "v1 offset:61440":expr

Line 8744: [Comment] 	;;#ASMEND
Line 8745: [Comment] 	;;#ASMSTART
Line 8746: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[74:75]":reg, "v1 offset:57856":expr

Line 8747: [Comment] 	;;#ASMEND
Line 8748: [Comment] 	;;#ASMSTART
Line 8749: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[76:77]":reg, "v1 offset:61952":expr

Line 8750: [Comment] 	;;#ASMEND
Line 8751: [Comment] 	;;#ASMSTART
Line 8752: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg

Line 8753: [Comment] 	;;#ASMEND
Line 8754: [Comment] 	;;#ASMSTART
Line 8755: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg

Line 8756: [Comment] 	;;#ASMEND
Line 8757: [Comment] 	;;#ASMSTART
Line 8758: [Instruction] ds_read_b128 (with 2 operands) "a[112:115]":reg, "v17":reg

Line 8759: [Comment] 	;;#ASMEND
Line 8760: [Comment] 	;;#ASMSTART
Line 8761: [Instruction] ds_read_b128 (with 2 operands) "a[116:119]":reg, "v17 offset:1024":expr

Line 8762: [Comment] 	;;#ASMEND
Line 8763: [Comment] 	;;#ASMSTART
Line 8764: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg

Line 8765: [Comment] 	;;#ASMEND
Line 8766: [Comment] 	;;#ASMSTART
Line 8767: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(4)":expr

Line 8768: [Comment] 	;;#ASMEND
Line 8769: [Instruction] s_barrier (with 0 operands)

Line 8770: [Comment] 	;;#ASMSTART
Line 8771: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg

Line 8772: [Comment] 	;;#ASMEND
Line 8773: [Comment] 	;;#ASMSTART
Line 8774: [Instruction] ds_read_b128 (with 2 operands) "a[120:123]":reg, "v17 offset:2048":expr

Line 8775: [Comment] 	;;#ASMEND
Line 8776: [Comment] 	;;#ASMSTART
Line 8777: [Instruction] ds_read_b128 (with 2 operands) "a[124:127]":reg, "v17 offset:3072":expr

Line 8778: [Comment] 	;;#ASMEND
Line 8779: [Comment] 	;;#ASMSTART
Line 8780: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg

Line 8781: [Comment] 	;;#ASMEND
Line 8782: [Comment] 	;;#ASMSTART
Line 8783: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm

Line 8784: [Comment] 	;;#ASMEND
Line 8785: [Comment] 	;;#ASMSTART
Line 8786: [Instruction] ds_read_b128 (with 2 operands) "a[0:3]":reg, "v10":reg

Line 8787: [Comment] 	;;#ASMEND
Line 8788: [Comment] 	;;#ASMSTART
Line 8789: [Instruction] ds_read_b128 (with 2 operands) "a[4:7]":reg, "v10 offset:1024":expr

Line 8790: [Comment] 	;;#ASMEND
Line 8791: [Comment] 	;;#ASMSTART
Line 8792: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg

Line 8793: [Comment] 	;;#ASMEND
Line 8794: [Comment] 	;;#ASMSTART
Line 8795: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg

Line 8796: [Comment] 	;;#ASMEND
Line 8797: [Comment] 	;;#ASMSTART
Line 8798: [Instruction] ds_read_b128 (with 2 operands) "a[8:11]":reg, "v10 offset:2048":expr

Line 8799: [Comment] 	;;#ASMEND
Line 8800: [Comment] 	;;#ASMSTART
Line 8801: [Instruction] ds_read_b128 (with 2 operands) "a[12:15]":reg, "v10 offset:3072":expr

Line 8802: [Comment] 	;;#ASMEND
Line 8803: [Comment] 	;;#ASMSTART
Line 8804: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg

Line 8805: [Comment] 	;;#ASMEND
Line 8806: [Comment] 	;;#ASMSTART
Line 8807: [Instruction] v_mul_f32_e32 (with 3 operands) "v110":reg, "0x3db504f3":imm, "v110":reg

Line 8808: [Comment] 	;;#ASMEND
Line 8809: [Comment] 	;;#ASMSTART
Line 8810: [Instruction] v_mul_f32_e32 (with 3 operands) "v111":reg, "0x3db504f3":imm, "v111":reg

Line 8811: [Comment] 	;;#ASMEND
Line 8812: [Comment] 	;;#ASMSTART
Line 8813: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg

Line 8814: [Comment] 	;;#ASMEND
Line 8815: [Comment] 	;;#ASMSTART
Line 8816: [Instruction] ds_read_b128 (with 2 operands) "a[16:19]":reg, "v10 offset:4096":expr

Line 8817: [Comment] 	;;#ASMEND
Line 8818: [Comment] 	;;#ASMSTART
Line 8819: [Instruction] ds_read_b128 (with 2 operands) "a[20:23]":reg, "v10 offset:5120":expr

Line 8820: [Comment] 	;;#ASMEND
Line 8821: [Comment] 	;;#ASMSTART
Line 8822: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg

Line 8823: [Comment] 	;;#ASMEND
Line 8824: [Comment] 	;;#ASMSTART
Line 8825: [Instruction] v_mul_f32_e32 (with 3 operands) "v112":reg, "0x3db504f3":imm, "v112":reg

Line 8826: [Comment] 	;;#ASMEND
Line 8827: [Comment] 	;;#ASMSTART
Line 8828: [Instruction] v_mul_f32_e32 (with 3 operands) "v113":reg, "0x3db504f3":imm, "v113":reg

Line 8829: [Comment] 	;;#ASMEND
Line 8830: [Comment] 	;;#ASMSTART
Line 8831: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(10)":expr

Line 8832: [Comment] 	;;#ASMEND
Line 8833: [Comment] 	;;#ASMSTART
Line 8834: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg

Line 8835: [Comment] 	;;#ASMEND
Line 8836: [Comment] 	;;#ASMSTART
Line 8837: [Instruction] ds_read_b128 (with 2 operands) "a[24:27]":reg, "v10 offset:6144":expr

Line 8838: [Comment] 	;;#ASMEND
Line 8839: [Comment] 	;;#ASMSTART
Line 8840: [Instruction] ds_read_b128 (with 2 operands) "a[28:31]":reg, "v10 offset:7168":expr

Line 8841: [Comment] 	;;#ASMEND
Line 8842: [Instruction] s_xor_b32 (with 3 operands) "s35":reg, "s35":reg, "1":imm

Line 8843: [Instruction] s_xor_b32 (with 3 operands) "s59":reg, "s59":reg, "1":imm

Line 8844: [Instruction] s_add_i32 (with 3 operands) "s37":reg, "s37":reg, "1":imm

Line 8845: [Instruction] s_add_i32 (with 3 operands) "s17":reg, "s17":reg, "64":imm

Line 8846: [Instruction] s_cmpk_eq_i32 (with 2 operands) "s37":reg, "0x400":imm

Line 8847: [Comment] 	;;#ASMSTART
Line 8848: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg

Line 8849: [Comment] 	;;#ASMEND
Line 8850: [Comment] 	;;#ASMSTART
Line 8851: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(2)":expr

Line 8852: [Comment] 	;;#ASMEND
Line 8853: [Instruction] s_cbranch_scc0 (with 1 operands) ".LBB0_1":label

Line 8854: [Comment] ; %bb.2:
Line 8855: [Comment] 	;;#ASMSTART
Line 8856: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm

Line 8857: [Comment] 	;;#ASMEND
Line 8858: [Comment] 	;;#ASMSTART
Line 8859: [Instruction] ds_read_b128 (with 2 operands) "a[32:35]":reg, "v10 offset:8192":expr

Line 8860: [Comment] 	;;#ASMEND
Line 8861: [Comment] 	;;#ASMSTART
Line 8862: [Instruction] ds_read_b128 (with 2 operands) "a[36:39]":reg, "v10 offset:9216":expr

Line 8863: [Comment] 	;;#ASMEND
Line 8864: [Comment] 	;;#ASMSTART
Line 8865: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg

Line 8866: [Comment] 	;;#ASMEND
Line 8867: [Comment] 	;;#ASMSTART
Line 8868: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg

Line 8869: [Comment] 	;;#ASMEND
Line 8870: [Comment] 	;;#ASMSTART
Line 8871: [Instruction] ds_read_b128 (with 2 operands) "a[40:43]":reg, "v10 offset:10240":expr

Line 8872: [Comment] 	;;#ASMEND
Line 8873: [Comment] 	;;#ASMSTART
Line 8874: [Instruction] ds_read_b128 (with 2 operands) "a[44:47]":reg, "v10 offset:11264":expr

Line 8875: [Comment] 	;;#ASMEND
Line 8876: [Comment] 	;;#ASMSTART
Line 8877: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg

Line 8878: [Comment] 	;;#ASMEND
Line 8879: [Comment] 	;;#ASMSTART
Line 8880: [Instruction] v_mul_f32_e32 (with 3 operands) "v114":reg, "0x3db504f3":imm, "v114":reg

Line 8881: [Comment] 	;;#ASMEND
Line 8882: [Comment] 	;;#ASMSTART
Line 8883: [Instruction] v_mul_f32_e32 (with 3 operands) "v115":reg, "0x3db504f3":imm, "v115":reg

Line 8884: [Comment] 	;;#ASMEND
Line 8885: [Comment] 	;;#ASMSTART
Line 8886: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm

Line 8887: [Comment] 	;;#ASMEND
Line 8888: [Comment] 	;;#ASMSTART
Line 8889: [Instruction] ds_read_b128 (with 2 operands) "v[62:65]":reg, "v10 offset:12288":expr

Line 8890: [Comment] 	;;#ASMEND
Line 8891: [Instruction] s_lshl_b32 (with 3 operands) "s0":reg, "s35":reg, "14":imm

Line 8892: [Comment] 	;;#ASMSTART
Line 8893: [Instruction] ds_read_b128 (with 2 operands) "v[66:69]":reg, "v10 offset:13312":expr

Line 8894: [Comment] 	;;#ASMEND
Line 8895: [Comment] 	;;#ASMSTART
Line 8896: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg

Line 8897: [Comment] 	;;#ASMEND
Line 8898: [Comment] 	;;#ASMSTART
Line 8899: [Instruction] v_mul_f32_e32 (with 3 operands) "v116":reg, "0x3db504f3":imm, "v116":reg

Line 8900: [Comment] 	;;#ASMEND
Line 8901: [Comment] 	;;#ASMSTART
Line 8902: [Instruction] v_mul_f32_e32 (with 3 operands) "v117":reg, "0x3db504f3":imm, "v117":reg

Line 8903: [Comment] 	;;#ASMEND
Line 8904: [Comment] 	;;#ASMSTART
Line 8905: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg

Line 8906: [Comment] 	;;#ASMEND
Line 8907: [Comment] 	;;#ASMSTART
Line 8908: [Instruction] ds_read_b128 (with 2 operands) "v[70:73]":reg, "v10 offset:14336":expr

Line 8909: [Comment] 	;;#ASMEND
Line 8910: [Instruction] s_add_i32 (with 3 operands) "s17":reg, "s62":reg, "s0":reg

Line 8911: [Comment] 	;;#ASMSTART
Line 8912: [Instruction] ds_read_b128 (with 2 operands) "v[74:77]":reg, "v10 offset:15360":expr

Line 8913: [Comment] 	;;#ASMEND
Line 8914: [Comment] 	;;#ASMSTART
Line 8915: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg

Line 8916: [Comment] 	;;#ASMEND
Line 8917: [Comment] 	;;#ASMSTART
Line 8918: [Instruction] v_mul_f32_e32 (with 3 operands) "v46":reg, "0x3e0293ee":imm, "v46":reg

Line 8919: [Comment] 	;;#ASMEND
Line 8920: [Comment] 	;;#ASMSTART
Line 8921: [Instruction] v_mul_f32_e32 (with 3 operands) "v47":reg, "0x3e0293ee":imm, "v47":reg

Line 8922: [Comment] 	;;#ASMEND
Line 8923: [Comment] 	;;#ASMSTART
Line 8924: [Instruction] v_mul_f32_e32 (with 3 operands) "v48":reg, "0x3e0293ee":imm, "v48":reg

Line 8925: [Comment] 	;;#ASMEND
Line 8926: [Comment] 	;;#ASMSTART
Line 8927: [Instruction] v_mul_f32_e32 (with 3 operands) "v49":reg, "0x3e0293ee":imm, "v49":reg

Line 8928: [Comment] 	;;#ASMEND
Line 8929: [Comment] 	;;#ASMSTART
Line 8930: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 8931: [Comment] 	;;#ASMEND
Line 8932: [Comment] 	;;#ASMSTART
Line 8933: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm

Line 8934: [Comment] 	;;#ASMEND
Line 8935: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s17":reg, "v11":reg

Line 8936: [Comment] 	;;#ASMSTART
Line 8937: [Instruction] ds_read_b128 (with 2 operands) "v[78:81]":reg, "v2":reg

Line 8938: [Comment] 	;;#ASMEND
Line 8939: [Comment] 	;;#ASMSTART
Line 8940: [Instruction] ds_read_b128 (with 2 operands) "v[82:85]":reg, "v2 offset:1024":expr

Line 8941: [Comment] 	;;#ASMEND
Line 8942: [Comment] 	;;#ASMSTART
Line 8943: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg

Line 8944: [Comment] 	;;#ASMEND
Line 8945: [Comment] 	;;#ASMSTART
Line 8946: [Instruction] v_subrev_f32_dpp (with 6 operands) "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 8947: [Comment] 	;;#ASMEND
Line 8948: [Comment] 	;;#ASMSTART
Line 8949: [Instruction] v_subrev_f32_dpp (with 6 operands) "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 8950: [Comment] 	;;#ASMEND
Line 8951: [Comment] 	;;#ASMSTART
Line 8952: [Instruction] v_subrev_f32_dpp (with 6 operands) "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 8953: [Comment] 	;;#ASMEND
Line 8954: [Comment] 	;;#ASMSTART
Line 8955: [Instruction] v_subrev_f32_dpp (with 6 operands) "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 8956: [Comment] 	;;#ASMEND
Line 8957: [Comment] 	;;#ASMSTART
Line 8958: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 8959: [Comment] 	;;#ASMEND
Line 8960: [Comment] 	;;#ASMSTART
Line 8961: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg

Line 8962: [Comment] 	;;#ASMEND
Line 8963: [Comment] 	;;#ASMSTART
Line 8964: [Instruction] ds_read_b128 (with 2 operands) "v[86:89]":reg, "v2 offset:2048":expr

Line 8965: [Comment] 	;;#ASMEND
Line 8966: [Comment] 	;;#ASMSTART
Line 8967: [Instruction] ds_read_b128 (with 2 operands) "v[90:93]":reg, "v2 offset:3072":expr

Line 8968: [Comment] 	;;#ASMEND
Line 8969: [Comment] 	;;#ASMSTART
Line 8970: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg

Line 8971: [Comment] 	;;#ASMEND
Line 8972: [Comment] 	;;#ASMSTART
Line 8973: [Instruction] v_mul_f32_e32 (with 3 operands) "v50":reg, "0x3e0293ee":imm, "v50":reg

Line 8974: [Comment] 	;;#ASMEND
Line 8975: [Comment] 	;;#ASMSTART
Line 8976: [Instruction] v_mul_f32_e32 (with 3 operands) "v51":reg, "0x3e0293ee":imm, "v51":reg

Line 8977: [Comment] 	;;#ASMEND
Line 8978: [Comment] 	;;#ASMSTART
Line 8979: [Instruction] v_mul_f32_e32 (with 3 operands) "v52":reg, "0x3e0293ee":imm, "v52":reg

Line 8980: [Comment] 	;;#ASMEND
Line 8981: [Comment] 	;;#ASMSTART
Line 8982: [Instruction] v_mul_f32_e32 (with 3 operands) "v53":reg, "0x3e0293ee":imm, "v53":reg

Line 8983: [Comment] 	;;#ASMEND
Line 8984: [Comment] 	;;#ASMSTART
Line 8985: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 8986: [Comment] 	;;#ASMEND
Line 8987: [Comment] 	;;#ASMSTART
Line 8988: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm

Line 8989: [Comment] 	;;#ASMEND
Line 8990: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s17":reg, "v12":reg

Line 8991: [Comment] 	;;#ASMSTART
Line 8992: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[94:95]":reg, "v2":reg

Line 8993: [Comment] 	;;#ASMEND
Line 8994: [Comment] 	;;#ASMSTART
Line 8995: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[96:97]":reg, "v2 offset:256":expr

Line 8996: [Comment] 	;;#ASMEND
Line 8997: [Comment] 	;;#ASMSTART
Line 8998: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[98:99]":reg, "v2 offset:1024":expr

Line 8999: [Comment] 	;;#ASMEND
Line 9000: [Comment] 	;;#ASMSTART
Line 9001: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[100:101]":reg, "v2 offset:1280":expr

Line 9002: [Comment] 	;;#ASMEND
Line 9003: [Comment] 	;;#ASMSTART
Line 9004: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg

Line 9005: [Comment] 	;;#ASMEND
Line 9006: [Comment] 	;;#ASMSTART
Line 9007: [Instruction] v_subrev_f32_dpp (with 6 operands) "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 9008: [Comment] 	;;#ASMEND
Line 9009: [Comment] 	;;#ASMSTART
Line 9010: [Instruction] v_subrev_f32_dpp (with 6 operands) "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 9011: [Comment] 	;;#ASMEND
Line 9012: [Comment] 	;;#ASMSTART
Line 9013: [Instruction] v_subrev_f32_dpp (with 6 operands) "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 9014: [Comment] 	;;#ASMEND
Line 9015: [Comment] 	;;#ASMSTART
Line 9016: [Instruction] v_subrev_f32_dpp (with 6 operands) "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 9017: [Comment] 	;;#ASMEND
Line 9018: [Comment] 	;;#ASMSTART
Line 9019: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 9020: [Comment] 	;;#ASMEND
Line 9021: [Comment] 	;;#ASMSTART
Line 9022: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg

Line 9023: [Comment] 	;;#ASMEND
Line 9024: [Comment] 	;;#ASMSTART
Line 9025: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[102:103]":reg, "v2 offset:2048":expr

Line 9026: [Comment] 	;;#ASMEND
Line 9027: [Comment] 	;;#ASMSTART
Line 9028: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[104:105]":reg, "v2 offset:2304":expr

Line 9029: [Comment] 	;;#ASMEND
Line 9030: [Comment] 	;;#ASMSTART
Line 9031: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[106:107]":reg, "v2 offset:3072":expr

Line 9032: [Comment] 	;;#ASMEND
Line 9033: [Instruction] s_add_i32 (with 3 operands) "s19":reg, "s27":reg, "s0":reg

Line 9034: [Comment] 	;;#ASMSTART
Line 9035: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[108:109]":reg, "v2 offset:3328":expr

Line 9036: [Comment] 	;;#ASMEND
Line 9037: [Comment] 	;;#ASMSTART
Line 9038: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg

Line 9039: [Comment] 	;;#ASMEND
Line 9040: [Comment] 	;;#ASMSTART
Line 9041: [Instruction] v_mul_f32_e32 (with 3 operands) "v54":reg, "0x3e0293ee":imm, "v54":reg

Line 9042: [Comment] 	;;#ASMEND
Line 9043: [Comment] 	;;#ASMSTART
Line 9044: [Instruction] v_mul_f32_e32 (with 3 operands) "v55":reg, "0x3e0293ee":imm, "v55":reg

Line 9045: [Comment] 	;;#ASMEND
Line 9046: [Comment] 	;;#ASMSTART
Line 9047: [Instruction] v_mul_f32_e32 (with 3 operands) "v56":reg, "0x3e0293ee":imm, "v56":reg

Line 9048: [Comment] 	;;#ASMEND
Line 9049: [Comment] 	;;#ASMSTART
Line 9050: [Instruction] v_mul_f32_e32 (with 3 operands) "v57":reg, "0x3e0293ee":imm, "v57":reg

Line 9051: [Comment] 	;;#ASMEND
Line 9052: [Comment] 	;;#ASMSTART
Line 9053: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 9054: [Comment] 	;;#ASMEND
Line 9055: [Comment] 	;;#ASMSTART
Line 9056: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm

Line 9057: [Comment] 	;;#ASMEND
Line 9058: [Comment] 	;;#ASMSTART
Line 9059: [Instruction] v_subrev_f32_dpp (with 6 operands) "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 9060: [Comment] 	;;#ASMEND
Line 9061: [Comment] 	;;#ASMSTART
Line 9062: [Instruction] v_subrev_f32_dpp (with 6 operands) "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 9063: [Comment] 	;;#ASMEND
Line 9064: [Comment] 	;;#ASMSTART
Line 9065: [Instruction] v_subrev_f32_dpp (with 6 operands) "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 9066: [Comment] 	;;#ASMEND
Line 9067: [Comment] 	;;#ASMSTART
Line 9068: [Instruction] v_subrev_f32_dpp (with 6 operands) "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 9069: [Comment] 	;;#ASMEND
Line 9070: [Comment] 	;;#ASMSTART
Line 9071: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg

Line 9072: [Comment] 	;;#ASMEND
Line 9073: [Comment] 	;;#ASMSTART
Line 9074: [Instruction] v_exp_f32_e32 (with 2 operands) "v46":reg, "v46":reg

Line 9075: [Comment] 	;;#ASMEND
Line 9076: [Comment] 	;;#ASMSTART
Line 9077: [Instruction] v_exp_f32_e32 (with 2 operands) "v47":reg, "v47":reg

Line 9078: [Comment] 	;;#ASMEND
Line 9079: [Comment] 	;;#ASMSTART
Line 9080: [Instruction] v_exp_f32_e32 (with 2 operands) "v48":reg, "v48":reg

Line 9081: [Comment] 	;;#ASMEND
Line 9082: [Comment] 	;;#ASMSTART
Line 9083: [Instruction] v_exp_f32_e32 (with 2 operands) "v49":reg, "v49":reg

Line 9084: [Comment] 	;;#ASMEND
Line 9085: [Comment] 	;;#ASMSTART
Line 9086: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg

Line 9087: [Comment] 	;;#ASMEND
Line 9088: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s19":reg, "v12":reg

Line 9089: [Comment] 	;;#ASMSTART
Line 9090: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[112:113]":reg, "v2":reg

Line 9091: [Comment] 	;;#ASMEND
Line 9092: [Comment] 	;;#ASMSTART
Line 9093: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[114:115]":reg, "v2 offset:256":expr

Line 9094: [Comment] 	;;#ASMEND
Line 9095: [Comment] 	;;#ASMSTART
Line 9096: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg

Line 9097: [Comment] 	;;#ASMEND
Line 9098: [Comment] 	;;#ASMSTART
Line 9099: [Instruction] v_exp_f32_e32 (with 2 operands) "v50":reg, "v50":reg

Line 9100: [Comment] 	;;#ASMEND
Line 9101: [Comment] 	;;#ASMSTART
Line 9102: [Instruction] v_exp_f32_e32 (with 2 operands) "v51":reg, "v51":reg

Line 9103: [Comment] 	;;#ASMEND
Line 9104: [Comment] 	;;#ASMSTART
Line 9105: [Instruction] v_exp_f32_e32 (with 2 operands) "v52":reg, "v52":reg

Line 9106: [Comment] 	;;#ASMEND
Line 9107: [Comment] 	;;#ASMSTART
Line 9108: [Instruction] v_exp_f32_e32 (with 2 operands) "v53":reg, "v53":reg

Line 9109: [Comment] 	;;#ASMEND
Line 9110: [Comment] 	;;#ASMSTART
Line 9111: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm

Line 9112: [Comment] 	;;#ASMEND
Line 9113: [Comment] 	;;#ASMSTART
Line 9114: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[116:117]":reg, "v2 offset:1024":expr

Line 9115: [Comment] 	;;#ASMEND
Line 9116: [Comment] 	;;#ASMSTART
Line 9117: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[118:119]":reg, "v2 offset:1280":expr

Line 9118: [Comment] 	;;#ASMEND
Line 9119: [Comment] 	;;#ASMSTART
Line 9120: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg

Line 9121: [Comment] 	;;#ASMEND
Line 9122: [Comment] 	;;#ASMSTART
Line 9123: [Instruction] v_mul_f32_e32 (with 3 operands) "v58":reg, "0x3e0293ee":imm, "v58":reg

Line 9124: [Comment] 	;;#ASMEND
Line 9125: [Comment] 	;;#ASMSTART
Line 9126: [Instruction] v_mul_f32_e32 (with 3 operands) "v59":reg, "0x3e0293ee":imm, "v59":reg

Line 9127: [Comment] 	;;#ASMEND
Line 9128: [Comment] 	;;#ASMSTART
Line 9129: [Instruction] v_mul_f32_e32 (with 3 operands) "v60":reg, "0x3e0293ee":imm, "v60":reg

Line 9130: [Comment] 	;;#ASMEND
Line 9131: [Comment] 	;;#ASMSTART
Line 9132: [Instruction] v_mul_f32_e32 (with 3 operands) "v61":reg, "0x3e0293ee":imm, "v61":reg

Line 9133: [Comment] 	;;#ASMEND
Line 9134: [Comment] 	;;#ASMSTART
Line 9135: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg

Line 9136: [Comment] 	;;#ASMEND
Line 9137: [Comment] 	;;#ASMSTART
Line 9138: [Instruction] v_subrev_f32_dpp (with 6 operands) "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 9139: [Comment] 	;;#ASMEND
Line 9140: [Comment] 	;;#ASMSTART
Line 9141: [Instruction] v_subrev_f32_dpp (with 6 operands) "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 9142: [Comment] 	;;#ASMEND
Line 9143: [Comment] 	;;#ASMSTART
Line 9144: [Instruction] v_subrev_f32_dpp (with 6 operands) "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 9145: [Comment] 	;;#ASMEND
Line 9146: [Comment] 	;;#ASMSTART
Line 9147: [Instruction] v_subrev_f32_dpp (with 6 operands) "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 9148: [Comment] 	;;#ASMEND
Line 9149: [Comment] 	;;#ASMSTART
Line 9150: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg

Line 9151: [Comment] 	;;#ASMEND
Line 9152: [Comment] 	;;#ASMSTART
Line 9153: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v118":reg, "v46":reg, "v47":reg

Line 9154: [Comment] 	;;#ASMEND
Line 9155: [Comment] 	;;#ASMSTART
Line 9156: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v119":reg, "v48":reg, "v49":reg

Line 9157: [Comment] 	;;#ASMEND
Line 9158: [Comment] 	;;#ASMSTART
Line 9159: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm

Line 9160: [Comment] 	;;#ASMEND
Line 9161: [Comment] 	;;#ASMSTART
Line 9162: [Instruction] v_exp_f32_e32 (with 2 operands) "v54":reg, "v54":reg

Line 9163: [Comment] 	;;#ASMEND
Line 9164: [Comment] 	;;#ASMSTART
Line 9165: [Instruction] v_exp_f32_e32 (with 2 operands) "v55":reg, "v55":reg

Line 9166: [Comment] 	;;#ASMEND
Line 9167: [Comment] 	;;#ASMSTART
Line 9168: [Instruction] v_exp_f32_e32 (with 2 operands) "v56":reg, "v56":reg

Line 9169: [Comment] 	;;#ASMEND
Line 9170: [Comment] 	;;#ASMSTART
Line 9171: [Instruction] v_exp_f32_e32 (with 2 operands) "v57":reg, "v57":reg

Line 9172: [Comment] 	;;#ASMEND
Line 9173: [Comment] 	;;#ASMSTART
Line 9174: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg

Line 9175: [Comment] 	;;#ASMEND
Line 9176: [Comment] 	;;#ASMSTART
Line 9177: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v120":reg, "v50":reg, "v51":reg

Line 9178: [Comment] 	;;#ASMEND
Line 9179: [Comment] 	;;#ASMSTART
Line 9180: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v121":reg, "v52":reg, "v53":reg

Line 9181: [Comment] 	;;#ASMEND
Line 9182: [Comment] 	;;#ASMSTART
Line 9183: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg

Line 9184: [Comment] 	;;#ASMEND
Line 9185: [Comment] 	;;#ASMSTART
Line 9186: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[120:121]":reg, "v2 offset:2048":expr

Line 9187: [Comment] 	;;#ASMEND
Line 9188: [Comment] 	;;#ASMSTART
Line 9189: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[122:123]":reg, "v2 offset:2304":expr

Line 9190: [Comment] 	;;#ASMEND
Line 9191: [Comment] 	;;#ASMSTART
Line 9192: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg

Line 9193: [Comment] 	;;#ASMEND
Line 9194: [Comment] 	;;#ASMSTART
Line 9195: [Instruction] v_exp_f32_e32 (with 2 operands) "v58":reg, "v58":reg

Line 9196: [Comment] 	;;#ASMEND
Line 9197: [Comment] 	;;#ASMSTART
Line 9198: [Instruction] v_exp_f32_e32 (with 2 operands) "v59":reg, "v59":reg

Line 9199: [Comment] 	;;#ASMEND
Line 9200: [Comment] 	;;#ASMSTART
Line 9201: [Instruction] v_exp_f32_e32 (with 2 operands) "v60":reg, "v60":reg

Line 9202: [Comment] 	;;#ASMEND
Line 9203: [Comment] 	;;#ASMSTART
Line 9204: [Instruction] v_exp_f32_e32 (with 2 operands) "v61":reg, "v61":reg

Line 9205: [Comment] 	;;#ASMEND
Line 9206: [Comment] 	;;#ASMSTART
Line 9207: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm

Line 9208: [Comment] 	;;#ASMEND
Line 9209: [Comment] 	;;#ASMSTART
Line 9210: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[124:125]":reg, "v2 offset:3072":expr

Line 9211: [Comment] 	;;#ASMEND
Line 9212: [Comment] 	;;#ASMSTART
Line 9213: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[126:127]":reg, "v2 offset:3328":expr

Line 9214: [Comment] 	;;#ASMEND
Line 9215: [Comment] 	;;#ASMSTART
Line 9216: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg

Line 9217: [Comment] 	;;#ASMEND
Line 9218: [Comment] 	;;#ASMSTART
Line 9219: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v122":reg, "v54":reg, "v55":reg

Line 9220: [Comment] 	;;#ASMEND
Line 9221: [Comment] 	;;#ASMSTART
Line 9222: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v123":reg, "v56":reg, "v57":reg

Line 9223: [Comment] 	;;#ASMEND
Line 9224: [Comment] 	;;#ASMSTART
Line 9225: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v124":reg, "v58":reg, "v59":reg

Line 9226: [Comment] 	;;#ASMEND
Line 9227: [Comment] 	;;#ASMSTART
Line 9228: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v125":reg, "v60":reg, "v61":reg

Line 9229: [Comment] 	;;#ASMEND
Line 9230: [Comment] 	;;#ASMSTART
Line 9231: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg

Line 9232: [Comment] 	;;#ASMEND
Line 9233: [Comment] 	;;#ASMSTART
Line 9234: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v118":reg, "v120":reg

Line 9235: [Comment] 	;;#ASMEND
Line 9236: [Comment] 	;;#ASMSTART
Line 9237: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v119":reg, "v121":reg

Line 9238: [Comment] 	;;#ASMEND
Line 9239: [Comment] 	;;#ASMSTART
Line 9240: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v122":reg, "v124":reg

Line 9241: [Comment] 	;;#ASMEND
Line 9242: [Comment] 	;;#ASMSTART
Line 9243: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v123":reg, "v125":reg

Line 9244: [Comment] 	;;#ASMEND
Line 9245: [Comment] 	;;#ASMSTART
Line 9246: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg

Line 9247: [Comment] 	;;#ASMEND
Line 9248: [Comment] 	;;#ASMSTART
Line 9249: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 9250: [Comment] 	;;#ASMEND
Line 9251: [Comment] 	;;#ASMSTART
Line 9252: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg

Line 9253: [Comment] 	;;#ASMEND
Line 9254: [Comment] 	;;#ASMSTART
Line 9255: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[0:1]":reg, "v1":reg

Line 9256: [Comment] 	;;#ASMEND
Line 9257: [Comment] 	;;#ASMSTART
Line 9258: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[2:3]":reg, "v1 offset:4096":expr

Line 9259: [Comment] 	;;#ASMEND
Line 9260: [Comment] 	;;#ASMSTART
Line 9261: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[4:5]":reg, "v1 offset:512":expr

Line 9262: [Comment] 	;;#ASMEND
Line 9263: [Comment] 	;;#ASMSTART
Line 9264: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[6:7]":reg, "v1 offset:4608":expr

Line 9265: [Comment] 	;;#ASMEND
Line 9266: [Comment] 	;;#ASMSTART
Line 9267: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg

Line 9268: [Comment] 	;;#ASMEND
Line 9269: [Comment] 	;;#ASMSTART
Line 9270: [Instruction] v_subrev_f32_dpp (with 6 operands) "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 9271: [Comment] 	;;#ASMEND
Line 9272: [Comment] 	;;#ASMSTART
Line 9273: [Instruction] v_subrev_f32_dpp (with 6 operands) "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 9274: [Comment] 	;;#ASMEND
Line 9275: [Comment] 	;;#ASMSTART
Line 9276: [Instruction] v_subrev_f32_dpp (with 6 operands) "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 9277: [Comment] 	;;#ASMEND
Line 9278: [Comment] 	;;#ASMSTART
Line 9279: [Instruction] v_subrev_f32_dpp (with 6 operands) "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 9280: [Comment] 	;;#ASMEND
Line 9281: [Comment] 	;;#ASMSTART
Line 9282: [Instruction] v_subrev_f32_dpp (with 6 operands) "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 9283: [Comment] 	;;#ASMEND
Line 9284: [Comment] 	;;#ASMSTART
Line 9285: [Instruction] v_subrev_f32_dpp (with 6 operands) "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 9286: [Comment] 	;;#ASMEND
Line 9287: [Comment] 	;;#ASMSTART
Line 9288: [Instruction] v_subrev_f32_dpp (with 6 operands) "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 9289: [Comment] 	;;#ASMEND
Line 9290: [Comment] 	;;#ASMSTART
Line 9291: [Instruction] v_subrev_f32_dpp (with 6 operands) "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 9292: [Comment] 	;;#ASMEND
Line 9293: [Comment] 	;;#ASMSTART
Line 9294: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg

Line 9295: [Comment] 	;;#ASMEND
Line 9296: [Comment] 	;;#ASMSTART
Line 9297: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[8:9]":reg, "v1 offset:8192":expr

Line 9298: [Comment] 	;;#ASMEND
Line 9299: [Comment] 	;;#ASMSTART
Line 9300: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[10:11]":reg, "v1 offset:12288":expr

Line 9301: [Comment] 	;;#ASMEND
Line 9302: [Comment] 	;;#ASMSTART
Line 9303: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[12:13]":reg, "v1 offset:8704":expr

Line 9304: [Comment] 	;;#ASMEND
Line 9305: [Comment] 	;;#ASMSTART
Line 9306: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[14:15]":reg, "v1 offset:12800":expr

Line 9307: [Comment] 	;;#ASMEND
Line 9308: [Comment] 	;;#ASMSTART
Line 9309: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg

Line 9310: [Comment] 	;;#ASMEND
Line 9311: [Comment] 	;;#ASMSTART
Line 9312: [Instruction] v_mul_f32_e32 (with 3 operands) "v62":reg, "v46":reg, "v62":reg

Line 9313: [Comment] 	;;#ASMEND
Line 9314: [Comment] 	;;#ASMSTART
Line 9315: [Instruction] v_mul_f32_e32 (with 3 operands) "v63":reg, "v47":reg, "v63":reg

Line 9316: [Comment] 	;;#ASMEND
Line 9317: [Comment] 	;;#ASMSTART
Line 9318: [Instruction] v_mul_f32_e32 (with 3 operands) "v64":reg, "v48":reg, "v64":reg

Line 9319: [Comment] 	;;#ASMEND
Line 9320: [Comment] 	;;#ASMSTART
Line 9321: [Instruction] v_mul_f32_e32 (with 3 operands) "v65":reg, "v49":reg, "v65":reg

Line 9322: [Comment] 	;;#ASMEND
Line 9323: [Comment] 	;;#ASMSTART
Line 9324: [Instruction] v_mul_f32_e32 (with 3 operands) "v66":reg, "v50":reg, "v66":reg

Line 9325: [Comment] 	;;#ASMEND
Line 9326: [Comment] 	;;#ASMSTART
Line 9327: [Instruction] v_mul_f32_e32 (with 3 operands) "v67":reg, "v51":reg, "v67":reg

Line 9328: [Comment] 	;;#ASMEND
Line 9329: [Comment] 	;;#ASMSTART
Line 9330: [Instruction] v_mul_f32_e32 (with 3 operands) "v68":reg, "v52":reg, "v68":reg

Line 9331: [Comment] 	;;#ASMEND
Line 9332: [Comment] 	;;#ASMSTART
Line 9333: [Instruction] v_mul_f32_e32 (with 3 operands) "v69":reg, "v53":reg, "v69":reg

Line 9334: [Comment] 	;;#ASMEND
Line 9335: [Comment] 	;;#ASMSTART
Line 9336: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v62":reg, "v62":reg, "v63":reg

Line 9337: [Comment] 	;;#ASMEND
Line 9338: [Comment] 	;;#ASMSTART
Line 9339: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v63":reg, "v64":reg, "v65":reg

Line 9340: [Comment] 	;;#ASMEND
Line 9341: [Comment] 	;;#ASMSTART
Line 9342: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v64":reg, "v66":reg, "v67":reg

Line 9343: [Comment] 	;;#ASMEND
Line 9344: [Comment] 	;;#ASMSTART
Line 9345: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v65":reg, "v68":reg, "v69":reg

Line 9346: [Comment] 	;;#ASMEND
Line 9347: [Comment] 	;;#ASMSTART
Line 9348: [Instruction] v_subrev_f32_dpp (with 6 operands) "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 9349: [Comment] 	;;#ASMEND
Line 9350: [Comment] 	;;#ASMSTART
Line 9351: [Instruction] v_subrev_f32_dpp (with 6 operands) "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 9352: [Comment] 	;;#ASMEND
Line 9353: [Comment] 	;;#ASMSTART
Line 9354: [Instruction] v_subrev_f32_dpp (with 6 operands) "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 9355: [Comment] 	;;#ASMEND
Line 9356: [Comment] 	;;#ASMSTART
Line 9357: [Instruction] v_subrev_f32_dpp (with 6 operands) "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 9358: [Comment] 	;;#ASMEND
Line 9359: [Comment] 	;;#ASMSTART
Line 9360: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg

Line 9361: [Comment] 	;;#ASMEND
Line 9362: [Comment] 	;;#ASMSTART
Line 9363: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[16:17]":reg, "v1 offset:16384":expr

Line 9364: [Comment] 	;;#ASMEND
Line 9365: [Comment] 	;;#ASMSTART
Line 9366: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[18:19]":reg, "v1 offset:20480":expr

Line 9367: [Comment] 	;;#ASMEND
Line 9368: [Instruction] s_lshl_b32 (with 3 operands) "s0":reg, "s35":reg, "8":imm

Line 9369: [Comment] 	;;#ASMSTART
Line 9370: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[62:63]":reg

Line 9371: [Comment] 	;;#ASMEND
Line 9372: [Instruction] s_add_i32 (with 3 operands) "s22":reg, "s5":reg, "s0":reg

Line 9373: [Comment] 	;;#ASMSTART
Line 9374: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[64:65] offset:512":reg

Line 9375: [Comment] 	;;#ASMEND
Line 9376: [Comment] 	;;#ASMSTART
Line 9377: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg

Line 9378: [Comment] 	;;#ASMEND
Line 9379: [Comment] 	;;#ASMSTART
Line 9380: [Instruction] v_subrev_f32_dpp (with 6 operands) "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 9381: [Comment] 	;;#ASMEND
Line 9382: [Comment] 	;;#ASMSTART
Line 9383: [Instruction] v_subrev_f32_dpp (with 6 operands) "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 9384: [Comment] 	;;#ASMEND
Line 9385: [Comment] 	;;#ASMSTART
Line 9386: [Instruction] v_subrev_f32_dpp (with 6 operands) "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 9387: [Comment] 	;;#ASMEND
Line 9388: [Comment] 	;;#ASMSTART
Line 9389: [Instruction] v_subrev_f32_dpp (with 6 operands) "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 9390: [Comment] 	;;#ASMEND
Line 9391: [Comment] 	;;#ASMSTART
Line 9392: [Instruction] v_mul_f32_e32 (with 3 operands) "v70":reg, "v54":reg, "v70":reg

Line 9393: [Comment] 	;;#ASMEND
Line 9394: [Comment] 	;;#ASMSTART
Line 9395: [Instruction] v_mul_f32_e32 (with 3 operands) "v71":reg, "v55":reg, "v71":reg

Line 9396: [Comment] 	;;#ASMEND
Line 9397: [Comment] 	;;#ASMSTART
Line 9398: [Instruction] v_mul_f32_e32 (with 3 operands) "v72":reg, "v56":reg, "v72":reg

Line 9399: [Comment] 	;;#ASMEND
Line 9400: [Comment] 	;;#ASMSTART
Line 9401: [Instruction] v_mul_f32_e32 (with 3 operands) "v73":reg, "v57":reg, "v73":reg

Line 9402: [Comment] 	;;#ASMEND
Line 9403: [Comment] 	;;#ASMSTART
Line 9404: [Instruction] v_mul_f32_e32 (with 3 operands) "v74":reg, "v58":reg, "v74":reg

Line 9405: [Comment] 	;;#ASMEND
Line 9406: [Comment] 	;;#ASMSTART
Line 9407: [Instruction] v_mul_f32_e32 (with 3 operands) "v75":reg, "v59":reg, "v75":reg

Line 9408: [Comment] 	;;#ASMEND
Line 9409: [Comment] 	;;#ASMSTART
Line 9410: [Instruction] v_mul_f32_e32 (with 3 operands) "v76":reg, "v60":reg, "v76":reg

Line 9411: [Comment] 	;;#ASMEND
Line 9412: [Comment] 	;;#ASMSTART
Line 9413: [Instruction] v_mul_f32_e32 (with 3 operands) "v77":reg, "v61":reg, "v77":reg

Line 9414: [Comment] 	;;#ASMEND
Line 9415: [Comment] 	;;#ASMSTART
Line 9416: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v66":reg, "v70":reg, "v71":reg

Line 9417: [Comment] 	;;#ASMEND
Line 9418: [Comment] 	;;#ASMSTART
Line 9419: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v67":reg, "v72":reg, "v73":reg

Line 9420: [Comment] 	;;#ASMEND
Line 9421: [Comment] 	;;#ASMSTART
Line 9422: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v68":reg, "v74":reg, "v75":reg

Line 9423: [Comment] 	;;#ASMEND
Line 9424: [Comment] 	;;#ASMSTART
Line 9425: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v69":reg, "v76":reg, "v77":reg

Line 9426: [Comment] 	;;#ASMEND
Line 9427: [Comment] 	;;#ASMSTART
Line 9428: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg

Line 9429: [Comment] 	;;#ASMEND
Line 9430: [Instruction] v_add3_u32 (with 4 operands) "v2":reg, "s22":reg, "64":imm, "v13":reg

Line 9431: [Comment] 	;;#ASMSTART
Line 9432: [Instruction] ds_read_b32 (with 2 operands) "v126":reg, "v2":reg

Line 9433: [Unknown]
Line 9434: [Comment] 	;;#ASMEND
Line 9435: [Instruction] s_add_i32 (with 3 operands) "s23":reg, "s23":reg, "s0":reg

Line 9436: [Instruction] v_add3_u32 (with 4 operands) "v2":reg, "s23":reg, "64":imm, "v13":reg

Line 9437: [Comment] 	;;#ASMSTART
Line 9438: [Instruction] ds_read_b32 (with 2 operands) "v127":reg, "v2":reg

Line 9439: [Unknown]
Line 9440: [Comment] 	;;#ASMEND
Line 9441: [Comment] 	;;#ASMSTART
Line 9442: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[66:67] offset:1024":reg

Line 9443: [Comment] 	;;#ASMEND
Line 9444: [Comment] 	;;#ASMSTART
Line 9445: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[68:69] offset:1536":reg

Line 9446: [Comment] 	;;#ASMEND
Line 9447: [Comment] 	;;#ASMSTART
Line 9448: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg

Line 9449: [Comment] 	;;#ASMEND
Line 9450: [Comment] 	;;#ASMSTART
Line 9451: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v62":reg, "v64":reg

Line 9452: [Comment] 	;;#ASMEND
Line 9453: [Comment] 	;;#ASMSTART
Line 9454: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v63":reg, "v65":reg

Line 9455: [Comment] 	;;#ASMEND
Line 9456: [Comment] 	;;#ASMSTART
Line 9457: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v66":reg, "v68":reg

Line 9458: [Comment] 	;;#ASMEND
Line 9459: [Comment] 	;;#ASMSTART
Line 9460: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v67":reg, "v69":reg

Line 9461: [Comment] 	;;#ASMEND
Line 9462: [Comment] 	;;#ASMSTART
Line 9463: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(12)":expr

Line 9464: [Comment] 	;;#ASMEND
Line 9465: [Comment] 	;;#ASMSTART
Line 9466: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg

Line 9467: [Comment] 	;;#ASMEND
Line 9468: [Comment] 	;;#ASMSTART
Line 9469: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[20:21]":reg, "v1 offset:16896":expr

Line 9470: [Comment] 	;;#ASMEND
Line 9471: [Comment] 	;;#ASMSTART
Line 9472: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[22:23]":reg, "v1 offset:20992":expr

Line 9473: [Comment] 	;;#ASMEND
Line 9474: [Comment] 	;;#ASMSTART
Line 9475: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[24:25]":reg, "v1 offset:24576":expr

Line 9476: [Comment] 	;;#ASMEND
Line 9477: [Comment] 	;;#ASMSTART
Line 9478: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[26:27]":reg, "v1 offset:28672":expr

Line 9479: [Comment] 	;;#ASMEND
Line 9480: [Comment] 	;;#ASMSTART
Line 9481: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[28:29]":reg, "v1 offset:25088":expr

Line 9482: [Comment] 	;;#ASMEND
Line 9483: [Comment] 	;;#ASMSTART
Line 9484: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[30:31]":reg, "v1 offset:29184":expr

Line 9485: [Comment] 	;;#ASMEND
Line 9486: [Comment] 	;;#ASMSTART
Line 9487: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[32:33]":reg, "v1 offset:32768":expr

Line 9488: [Comment] 	;;#ASMEND
Line 9489: [Comment] 	;;#ASMSTART
Line 9490: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[34:35]":reg, "v1 offset:36864":expr

Line 9491: [Comment] 	;;#ASMEND
Line 9492: [Comment] 	;;#ASMSTART
Line 9493: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg

Line 9494: [Comment] 	;;#ASMEND
Line 9495: [Comment] 	;;#ASMSTART
Line 9496: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 9497: [Comment] 	;;#ASMEND
Line 9498: [Instruction] s_barrier (with 0 operands)

Line 9499: [Comment] 	;;#ASMSTART
Line 9500: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg

Line 9501: [Comment] 	;;#ASMEND
Line 9502: [Comment] 	;;#ASMSTART
Line 9503: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[30:31]":reg, "v4":reg

Line 9504: [Comment] 	;;#ASMEND
Line 9505: [Instruction] s_add_i32 (with 3 operands) "s5":reg, "s15":reg, "7":imm

Line 9506: [Comment] 	;;#ASMSTART
Line 9507: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[32:33]":reg, "v4 offset:512":expr

Line 9508: [Comment] 	;;#ASMEND
Line 9509: [Instruction] s_mul_i32 (with 3 operands) "s5":reg, "s5":reg, "s38":reg

Line 9510: [Comment] 	;;#ASMSTART
Line 9511: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[34:35]":reg, "v4 offset:1024":expr

Line 9512: [Comment] 	;;#ASMEND
Line 9513: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s5":reg, "0x1fb0":imm

Line 9514: [Comment] 	;;#ASMSTART
Line 9515: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[36:37]":reg, "v4 offset:1536":expr

Line 9516: [Comment] 	;;#ASMEND
Line 9517: [Instruction] s_mul_i32 (with 3 operands) "s0":reg, "s0":reg, "s3":reg

Line 9518: [Comment] 	;;#ASMSTART
Line 9519: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[38:39]":reg, "v4 offset:2048":expr

Line 9520: [Comment] 	;;#ASMEND
Line 9521: [Instruction] s_ashr_i32 (with 3 operands) "s1":reg, "s0":reg, "31":imm

Line 9522: [Comment] 	;;#ASMSTART
Line 9523: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[40:41]":reg, "v4 offset:2560":expr

Line 9524: [Comment] 	;;#ASMEND
Line 9525: [Instruction] s_lshl_b64 (with 3 operands) "s[8:9]":reg, "s[0:1]":reg, "1":imm

Line 9526: [Comment] 	;;#ASMSTART
Line 9527: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[42:43]":reg, "v4 offset:3072":expr

Line 9528: [Comment] 	;;#ASMEND
Line 9529: [Instruction] s_add_u32 (with 3 operands) "s8":reg, "s6":reg, "s8":reg

Line 9530: [Comment] 	;;#ASMSTART
Line 9531: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[44:45]":reg, "v4 offset:3584":expr

Line 9532: [Comment] 	;;#ASMEND
Line 9533: [Comment] 	;;#ASMSTART
Line 9534: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg

Line 9535: [Comment] 	;;#ASMEND
Line 9536: [Comment] 	;;#ASMSTART
Line 9537: [Instruction] v_mul_f32_e32 (with 3 operands) "v126":reg, "0x3fb8aa3b":imm, "v126":reg

Line 9538: [Comment] 	;;#ASMEND
Line 9539: [Instruction] s_addc_u32 (with 3 operands) "s9":reg, "s7":reg, "s9":reg

Line 9540: [Instruction] s_mov_b32 (with 2 operands) "s11":reg, "0x20000":imm

Line 9541: [Comment] 	;;#ASMSTART
Line 9542: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v110":reg, "v110":reg, "v111":reg

Line 9543: [Comment] 	;;#ASMEND
Line 9544: [Comment] 	;;#ASMSTART
Line 9545: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v111":reg, "v112":reg, "v113":reg

Line 9546: [Comment] 	;;#ASMEND
Line 9547: [Comment] 	;;#ASMSTART
Line 9548: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label

Line 9549: [Comment] 	;;#ASMEND
Line 9550: [Comment] 	;;#ASMSTART
Line 9551: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label

Line 9552: [Comment] 	;;#ASMEND
Line 9553: [Comment] 	;;#ASMSTART
Line 9554: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg

Line 9555: [Comment] 	;;#ASMEND
Line 9556: [Comment] 	;;#ASMSTART
Line 9557: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[46:47]":reg, "v4 offset:4096":expr

Line 9558: [Comment] 	;;#ASMEND
Line 9559: [Comment] 	;;#ASMSTART
Line 9560: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[48:49]":reg, "v4 offset:4608":expr

Line 9561: [Comment] 	;;#ASMEND
Line 9562: [Comment] 	;;#ASMSTART
Line 9563: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[50:51]":reg, "v4 offset:5120":expr

Line 9564: [Comment] 	;;#ASMEND
Line 9565: [Comment] 	;;#ASMSTART
Line 9566: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[52:53]":reg, "v4 offset:5632":expr

Line 9567: [Comment] 	;;#ASMEND
Line 9568: [Comment] 	;;#ASMSTART
Line 9569: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[36:37]":reg, "v1 offset:33280":expr

Line 9570: [Comment] 	;;#ASMEND
Line 9571: [Comment] 	;;#ASMSTART
Line 9572: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[38:39]":reg, "v1 offset:37376":expr

Line 9573: [Comment] 	;;#ASMEND
Line 9574: [Comment] 	;;#ASMSTART
Line 9575: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[40:41]":reg, "v1 offset:40960":expr

Line 9576: [Comment] 	;;#ASMEND
Line 9577: [Comment] 	;;#ASMSTART
Line 9578: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[42:43]":reg, "v1 offset:45056":expr

Line 9579: [Comment] 	;;#ASMEND
Line 9580: [Comment] 	;;#ASMSTART
Line 9581: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg

Line 9582: [Comment] 	;;#ASMEND
Line 9583: [Comment] 	;;#ASMSTART
Line 9584: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v114":reg, "v114":reg, "v115":reg

Line 9585: [Comment] 	;;#ASMEND
Line 9586: [Comment] 	;;#ASMSTART
Line 9587: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v115":reg, "v116":reg, "v117":reg

Line 9588: [Comment] 	;;#ASMEND
Line 9589: [Comment] 	;;#ASMSTART
Line 9590: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label

Line 9591: [Comment] 	;;#ASMEND
Line 9592: [Comment] 	;;#ASMSTART
Line 9593: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label

Line 9594: [Comment] 	;;#ASMEND
Line 9595: [Comment] 	;;#ASMSTART
Line 9596: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg

Line 9597: [Comment] 	;;#ASMEND
Line 9598: [Comment] 	;;#ASMSTART
Line 9599: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[54:55]":reg, "v4 offset:6144":expr

Line 9600: [Comment] 	;;#ASMEND
Line 9601: [Comment] 	;;#ASMSTART
Line 9602: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[56:57]":reg, "v4 offset:6656":expr

Line 9603: [Comment] 	;;#ASMEND
Line 9604: [Comment] 	;;#ASMSTART
Line 9605: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[58:59]":reg, "v4 offset:7168":expr

Line 9606: [Comment] 	;;#ASMEND
Line 9607: [Comment] 	;;#ASMSTART
Line 9608: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[60:61]":reg, "v4 offset:7680":expr

Line 9609: [Comment] 	;;#ASMEND
Line 9610: [Comment] 	;;#ASMSTART
Line 9611: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[44:45]":reg, "v1 offset:41472":expr

Line 9612: [Comment] 	;;#ASMEND
Line 9613: [Comment] 	;;#ASMSTART
Line 9614: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[46:47]":reg, "v1 offset:45568":expr

Line 9615: [Comment] 	;;#ASMEND
Line 9616: [Comment] 	;;#ASMSTART
Line 9617: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg

Line 9618: [Comment] 	;;#ASMEND
Line 9619: [Comment] 	;;#ASMSTART
Line 9620: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 9621: [Comment] 	;;#ASMEND
Line 9622: [Instruction] s_barrier (with 0 operands)

Line 9623: [Comment] 	;;#ASMSTART
Line 9624: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm

Line 9625: [Comment] 	;;#ASMEND
Line 9626: [Comment] 	;;#ASMSTART
Line 9627: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[62:63]":reg, "v1 offset:49152":expr

Line 9628: [Comment] 	;;#ASMEND
Line 9629: [Comment] 	;;#ASMSTART
Line 9630: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[64:65]":reg, "v1 offset:53248":expr

Line 9631: [Comment] 	;;#ASMEND
Line 9632: [Comment] 	;;#ASMSTART
Line 9633: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[66:67]":reg, "v1 offset:49664":expr

Line 9634: [Comment] 	;;#ASMEND
Line 9635: [Comment] 	;;#ASMSTART
Line 9636: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[68:69]":reg, "v1 offset:53760":expr

Line 9637: [Comment] 	;;#ASMEND
Line 9638: [Comment] 	;;#ASMSTART
Line 9639: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg

Line 9640: [Comment] 	;;#ASMEND
Line 9641: [Comment] 	;;#ASMSTART
Line 9642: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg

Line 9643: [Comment] 	;;#ASMEND
Line 9644: [Comment] 	;;#ASMSTART
Line 9645: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[70:71]":reg, "v1 offset:57344":expr

Line 9646: [Comment] 	;;#ASMEND
Line 9647: [Comment] 	;;#ASMSTART
Line 9648: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[72:73]":reg, "v1 offset:61440":expr

Line 9649: [Comment] 	;;#ASMEND
Line 9650: [Comment] 	;;#ASMSTART
Line 9651: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[74:75]":reg, "v1 offset:57856":expr

Line 9652: [Comment] 	;;#ASMEND
Line 9653: [Instruction] s_add_i32 (with 3 operands) "s1":reg, "s19":reg, "0x1000":imm

Line 9654: [Comment] 	;;#ASMSTART
Line 9655: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[76:77]":reg, "v1 offset:61952":expr

Line 9656: [Comment] 	;;#ASMEND
Line 9657: [Comment] 	;;#ASMSTART
Line 9658: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg

Line 9659: [Comment] 	;;#ASMEND
Line 9660: [Comment] 	;;#ASMSTART
Line 9661: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg

Line 9662: [Comment] 	;;#ASMEND
Line 9663: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s1":reg, "v11":reg

Line 9664: [Comment] 	;;#ASMSTART
Line 9665: [Instruction] ds_read_b128 (with 2 operands) "a[112:115]":reg, "v2":reg

Line 9666: [Comment] 	;;#ASMEND
Line 9667: [Comment] 	;;#ASMSTART
Line 9668: [Instruction] ds_read_b128 (with 2 operands) "a[116:119]":reg, "v2 offset:1024":expr

Line 9669: [Comment] 	;;#ASMEND
Line 9670: [Comment] 	;;#ASMSTART
Line 9671: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg

Line 9672: [Comment] 	;;#ASMEND
Line 9673: [Comment] 	;;#ASMSTART
Line 9674: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(4)":expr

Line 9675: [Comment] 	;;#ASMEND
Line 9676: [Instruction] s_barrier (with 0 operands)

Line 9677: [Comment] 	;;#ASMSTART
Line 9678: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg

Line 9679: [Comment] 	;;#ASMEND
Line 9680: [Comment] 	;;#ASMSTART
Line 9681: [Instruction] ds_read_b128 (with 2 operands) "a[120:123]":reg, "v2 offset:2048":expr

Line 9682: [Comment] 	;;#ASMEND
Line 9683: [Comment] 	;;#ASMSTART
Line 9684: [Instruction] ds_read_b128 (with 2 operands) "a[124:127]":reg, "v2 offset:3072":expr

Line 9685: [Comment] 	;;#ASMEND
Line 9686: [Comment] 	;;#ASMSTART
Line 9687: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg

Line 9688: [Comment] 	;;#ASMEND
Line 9689: [Comment] 	;;#ASMSTART
Line 9690: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm

Line 9691: [Comment] 	;;#ASMEND
Line 9692: [Comment] 	;;#ASMSTART
Line 9693: [Instruction] ds_read_b128 (with 2 operands) "a[0:3]":reg, "v10":reg

Line 9694: [Comment] 	;;#ASMEND
Line 9695: [Comment] 	;;#ASMSTART
Line 9696: [Instruction] ds_read_b128 (with 2 operands) "a[4:7]":reg, "v10 offset:1024":expr

Line 9697: [Comment] 	;;#ASMEND
Line 9698: [Comment] 	;;#ASMSTART
Line 9699: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg

Line 9700: [Comment] 	;;#ASMEND
Line 9701: [Comment] 	;;#ASMSTART
Line 9702: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg

Line 9703: [Comment] 	;;#ASMEND
Line 9704: [Comment] 	;;#ASMSTART
Line 9705: [Instruction] ds_read_b128 (with 2 operands) "a[8:11]":reg, "v10 offset:2048":expr

Line 9706: [Comment] 	;;#ASMEND
Line 9707: [Comment] 	;;#ASMSTART
Line 9708: [Instruction] ds_read_b128 (with 2 operands) "a[12:15]":reg, "v10 offset:3072":expr

Line 9709: [Comment] 	;;#ASMEND
Line 9710: [Comment] 	;;#ASMSTART
Line 9711: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg

Line 9712: [Comment] 	;;#ASMEND
Line 9713: [Comment] 	;;#ASMSTART
Line 9714: [Instruction] v_mul_f32_e32 (with 3 operands) "v110":reg, "0x3db504f3":imm, "v110":reg

Line 9715: [Comment] 	;;#ASMEND
Line 9716: [Comment] 	;;#ASMSTART
Line 9717: [Instruction] v_mul_f32_e32 (with 3 operands) "v111":reg, "0x3db504f3":imm, "v111":reg

Line 9718: [Comment] 	;;#ASMEND
Line 9719: [Comment] 	;;#ASMSTART
Line 9720: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg

Line 9721: [Comment] 	;;#ASMEND
Line 9722: [Comment] 	;;#ASMSTART
Line 9723: [Instruction] ds_read_b128 (with 2 operands) "a[16:19]":reg, "v10 offset:4096":expr

Line 9724: [Comment] 	;;#ASMEND
Line 9725: [Comment] 	;;#ASMSTART
Line 9726: [Instruction] ds_read_b128 (with 2 operands) "a[20:23]":reg, "v10 offset:5120":expr

Line 9727: [Comment] 	;;#ASMEND
Line 9728: [Comment] 	;;#ASMSTART
Line 9729: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg

Line 9730: [Comment] 	;;#ASMEND
Line 9731: [Comment] 	;;#ASMSTART
Line 9732: [Instruction] v_mul_f32_e32 (with 3 operands) "v112":reg, "0x3db504f3":imm, "v112":reg

Line 9733: [Comment] 	;;#ASMEND
Line 9734: [Comment] 	;;#ASMSTART
Line 9735: [Instruction] v_mul_f32_e32 (with 3 operands) "v113":reg, "0x3db504f3":imm, "v113":reg

Line 9736: [Comment] 	;;#ASMEND
Line 9737: [Comment] 	;;#ASMSTART
Line 9738: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(10)":expr

Line 9739: [Comment] 	;;#ASMEND
Line 9740: [Comment] 	;;#ASMSTART
Line 9741: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg

Line 9742: [Comment] 	;;#ASMEND
Line 9743: [Comment] 	;;#ASMSTART
Line 9744: [Instruction] ds_read_b128 (with 2 operands) "a[24:27]":reg, "v10 offset:6144":expr

Line 9745: [Comment] 	;;#ASMEND
Line 9746: [Comment] 	;;#ASMSTART
Line 9747: [Instruction] ds_read_b128 (with 2 operands) "a[28:31]":reg, "v10 offset:7168":expr

Line 9748: [Comment] 	;;#ASMEND
Line 9749: [Comment] 	;;#ASMSTART
Line 9750: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg

Line 9751: [Comment] 	;;#ASMEND
Line 9752: [Comment] 	;;#ASMSTART
Line 9753: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(2)":expr

Line 9754: [Comment] 	;;#ASMEND
Line 9755: [Comment] 	;;#ASMSTART
Line 9756: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm

Line 9757: [Comment] 	;;#ASMEND
Line 9758: [Comment] 	;;#ASMSTART
Line 9759: [Instruction] ds_read_b128 (with 2 operands) "a[32:35]":reg, "v10 offset:8192":expr

Line 9760: [Comment] 	;;#ASMEND
Line 9761: [Comment] 	;;#ASMSTART
Line 9762: [Instruction] ds_read_b128 (with 2 operands) "a[36:39]":reg, "v10 offset:9216":expr

Line 9763: [Comment] 	;;#ASMEND
Line 9764: [Comment] 	;;#ASMSTART
Line 9765: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg

Line 9766: [Comment] 	;;#ASMEND
Line 9767: [Comment] 	;;#ASMSTART
Line 9768: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg

Line 9769: [Comment] 	;;#ASMEND
Line 9770: [Comment] 	;;#ASMSTART
Line 9771: [Instruction] ds_read_b128 (with 2 operands) "a[40:43]":reg, "v10 offset:10240":expr

Line 9772: [Comment] 	;;#ASMEND
Line 9773: [Comment] 	;;#ASMSTART
Line 9774: [Instruction] ds_read_b128 (with 2 operands) "a[44:47]":reg, "v10 offset:11264":expr

Line 9775: [Comment] 	;;#ASMEND
Line 9776: [Comment] 	;;#ASMSTART
Line 9777: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg

Line 9778: [Comment] 	;;#ASMEND
Line 9779: [Comment] 	;;#ASMSTART
Line 9780: [Instruction] v_mul_f32_e32 (with 3 operands) "v114":reg, "0x3db504f3":imm, "v114":reg

Line 9781: [Comment] 	;;#ASMEND
Line 9782: [Comment] 	;;#ASMSTART
Line 9783: [Instruction] v_mul_f32_e32 (with 3 operands) "v115":reg, "0x3db504f3":imm, "v115":reg

Line 9784: [Comment] 	;;#ASMEND
Line 9785: [Comment] 	;;#ASMSTART
Line 9786: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm

Line 9787: [Comment] 	;;#ASMEND
Line 9788: [Comment] 	;;#ASMSTART
Line 9789: [Instruction] ds_read_b128 (with 2 operands) "v[62:65]":reg, "v10 offset:12288":expr

Line 9790: [Comment] 	;;#ASMEND
Line 9791: [Comment] 	;;#ASMSTART
Line 9792: [Instruction] ds_read_b128 (with 2 operands) "v[66:69]":reg, "v10 offset:13312":expr

Line 9793: [Comment] 	;;#ASMEND
Line 9794: [Comment] 	;;#ASMSTART
Line 9795: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg

Line 9796: [Comment] 	;;#ASMEND
Line 9797: [Comment] 	;;#ASMSTART
Line 9798: [Instruction] v_mul_f32_e32 (with 3 operands) "v116":reg, "0x3db504f3":imm, "v116":reg

Line 9799: [Comment] 	;;#ASMEND
Line 9800: [Comment] 	;;#ASMSTART
Line 9801: [Instruction] v_mul_f32_e32 (with 3 operands) "v117":reg, "0x3db504f3":imm, "v117":reg

Line 9802: [Comment] 	;;#ASMEND
Line 9803: [Comment] 	;;#ASMSTART
Line 9804: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg

Line 9805: [Comment] 	;;#ASMEND
Line 9806: [Comment] 	;;#ASMSTART
Line 9807: [Instruction] ds_read_b128 (with 2 operands) "v[70:73]":reg, "v10 offset:14336":expr

Line 9808: [Comment] 	;;#ASMEND
Line 9809: [Instruction] s_add_i32 (with 3 operands) "s8":reg, "s17":reg, "0x1000":imm

Line 9810: [Comment] 	;;#ASMSTART
Line 9811: [Instruction] ds_read_b128 (with 2 operands) "v[74:77]":reg, "v10 offset:15360":expr

Line 9812: [Comment] 	;;#ASMEND
Line 9813: [Comment] 	;;#ASMSTART
Line 9814: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg

Line 9815: [Comment] 	;;#ASMEND
Line 9816: [Comment] 	;;#ASMSTART
Line 9817: [Instruction] v_mul_f32_e32 (with 3 operands) "v46":reg, "0x3e0293ee":imm, "v46":reg

Line 9818: [Comment] 	;;#ASMEND
Line 9819: [Comment] 	;;#ASMSTART
Line 9820: [Instruction] v_mul_f32_e32 (with 3 operands) "v47":reg, "0x3e0293ee":imm, "v47":reg

Line 9821: [Comment] 	;;#ASMEND
Line 9822: [Comment] 	;;#ASMSTART
Line 9823: [Instruction] v_mul_f32_e32 (with 3 operands) "v48":reg, "0x3e0293ee":imm, "v48":reg

Line 9824: [Comment] 	;;#ASMEND
Line 9825: [Comment] 	;;#ASMSTART
Line 9826: [Instruction] v_mul_f32_e32 (with 3 operands) "v49":reg, "0x3e0293ee":imm, "v49":reg

Line 9827: [Comment] 	;;#ASMEND
Line 9828: [Comment] 	;;#ASMSTART
Line 9829: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 9830: [Comment] 	;;#ASMEND
Line 9831: [Comment] 	;;#ASMSTART
Line 9832: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm

Line 9833: [Comment] 	;;#ASMEND
Line 9834: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s8":reg, "v11":reg

Line 9835: [Comment] 	;;#ASMSTART
Line 9836: [Instruction] ds_read_b128 (with 2 operands) "v[78:81]":reg, "v2":reg

Line 9837: [Comment] 	;;#ASMEND
Line 9838: [Comment] 	;;#ASMSTART
Line 9839: [Instruction] ds_read_b128 (with 2 operands) "v[82:85]":reg, "v2 offset:1024":expr

Line 9840: [Comment] 	;;#ASMEND
Line 9841: [Comment] 	;;#ASMSTART
Line 9842: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg

Line 9843: [Comment] 	;;#ASMEND
Line 9844: [Comment] 	;;#ASMSTART
Line 9845: [Instruction] v_subrev_f32_dpp (with 6 operands) "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 9846: [Comment] 	;;#ASMEND
Line 9847: [Comment] 	;;#ASMSTART
Line 9848: [Instruction] v_subrev_f32_dpp (with 6 operands) "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 9849: [Comment] 	;;#ASMEND
Line 9850: [Comment] 	;;#ASMSTART
Line 9851: [Instruction] v_subrev_f32_dpp (with 6 operands) "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 9852: [Comment] 	;;#ASMEND
Line 9853: [Comment] 	;;#ASMSTART
Line 9854: [Instruction] v_subrev_f32_dpp (with 6 operands) "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 9855: [Comment] 	;;#ASMEND
Line 9856: [Comment] 	;;#ASMSTART
Line 9857: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 9858: [Comment] 	;;#ASMEND
Line 9859: [Comment] 	;;#ASMSTART
Line 9860: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg

Line 9861: [Comment] 	;;#ASMEND
Line 9862: [Comment] 	;;#ASMSTART
Line 9863: [Instruction] ds_read_b128 (with 2 operands) "v[86:89]":reg, "v2 offset:2048":expr

Line 9864: [Comment] 	;;#ASMEND
Line 9865: [Comment] 	;;#ASMSTART
Line 9866: [Instruction] ds_read_b128 (with 2 operands) "v[90:93]":reg, "v2 offset:3072":expr

Line 9867: [Comment] 	;;#ASMEND
Line 9868: [Comment] 	;;#ASMSTART
Line 9869: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg

Line 9870: [Comment] 	;;#ASMEND
Line 9871: [Comment] 	;;#ASMSTART
Line 9872: [Instruction] v_mul_f32_e32 (with 3 operands) "v50":reg, "0x3e0293ee":imm, "v50":reg

Line 9873: [Comment] 	;;#ASMEND
Line 9874: [Comment] 	;;#ASMSTART
Line 9875: [Instruction] v_mul_f32_e32 (with 3 operands) "v51":reg, "0x3e0293ee":imm, "v51":reg

Line 9876: [Comment] 	;;#ASMEND
Line 9877: [Comment] 	;;#ASMSTART
Line 9878: [Instruction] v_mul_f32_e32 (with 3 operands) "v52":reg, "0x3e0293ee":imm, "v52":reg

Line 9879: [Comment] 	;;#ASMEND
Line 9880: [Comment] 	;;#ASMSTART
Line 9881: [Instruction] v_mul_f32_e32 (with 3 operands) "v53":reg, "0x3e0293ee":imm, "v53":reg

Line 9882: [Comment] 	;;#ASMEND
Line 9883: [Comment] 	;;#ASMSTART
Line 9884: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 9885: [Comment] 	;;#ASMEND
Line 9886: [Comment] 	;;#ASMSTART
Line 9887: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm

Line 9888: [Comment] 	;;#ASMEND
Line 9889: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s8":reg, "v12":reg

Line 9890: [Comment] 	;;#ASMSTART
Line 9891: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[94:95]":reg, "v2":reg

Line 9892: [Comment] 	;;#ASMEND
Line 9893: [Comment] 	;;#ASMSTART
Line 9894: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[96:97]":reg, "v2 offset:256":expr

Line 9895: [Comment] 	;;#ASMEND
Line 9896: [Comment] 	;;#ASMSTART
Line 9897: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[98:99]":reg, "v2 offset:1024":expr

Line 9898: [Comment] 	;;#ASMEND
Line 9899: [Comment] 	;;#ASMSTART
Line 9900: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[100:101]":reg, "v2 offset:1280":expr

Line 9901: [Comment] 	;;#ASMEND
Line 9902: [Comment] 	;;#ASMSTART
Line 9903: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg

Line 9904: [Comment] 	;;#ASMEND
Line 9905: [Comment] 	;;#ASMSTART
Line 9906: [Instruction] v_subrev_f32_dpp (with 6 operands) "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 9907: [Comment] 	;;#ASMEND
Line 9908: [Comment] 	;;#ASMSTART
Line 9909: [Instruction] v_subrev_f32_dpp (with 6 operands) "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 9910: [Comment] 	;;#ASMEND
Line 9911: [Comment] 	;;#ASMSTART
Line 9912: [Instruction] v_subrev_f32_dpp (with 6 operands) "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 9913: [Comment] 	;;#ASMEND
Line 9914: [Comment] 	;;#ASMSTART
Line 9915: [Instruction] v_subrev_f32_dpp (with 6 operands) "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 9916: [Comment] 	;;#ASMEND
Line 9917: [Comment] 	;;#ASMSTART
Line 9918: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 9919: [Comment] 	;;#ASMEND
Line 9920: [Comment] 	;;#ASMSTART
Line 9921: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg

Line 9922: [Comment] 	;;#ASMEND
Line 9923: [Comment] 	;;#ASMSTART
Line 9924: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[102:103]":reg, "v2 offset:2048":expr

Line 9925: [Comment] 	;;#ASMEND
Line 9926: [Comment] 	;;#ASMSTART
Line 9927: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[104:105]":reg, "v2 offset:2304":expr

Line 9928: [Comment] 	;;#ASMEND
Line 9929: [Comment] 	;;#ASMSTART
Line 9930: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[106:107]":reg, "v2 offset:3072":expr

Line 9931: [Comment] 	;;#ASMEND
Line 9932: [Comment] 	;;#ASMSTART
Line 9933: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[108:109]":reg, "v2 offset:3328":expr

Line 9934: [Comment] 	;;#ASMEND
Line 9935: [Comment] 	;;#ASMSTART
Line 9936: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg

Line 9937: [Comment] 	;;#ASMEND
Line 9938: [Comment] 	;;#ASMSTART
Line 9939: [Instruction] v_mul_f32_e32 (with 3 operands) "v54":reg, "0x3e0293ee":imm, "v54":reg

Line 9940: [Comment] 	;;#ASMEND
Line 9941: [Comment] 	;;#ASMSTART
Line 9942: [Instruction] v_mul_f32_e32 (with 3 operands) "v55":reg, "0x3e0293ee":imm, "v55":reg

Line 9943: [Comment] 	;;#ASMEND
Line 9944: [Comment] 	;;#ASMSTART
Line 9945: [Instruction] v_mul_f32_e32 (with 3 operands) "v56":reg, "0x3e0293ee":imm, "v56":reg

Line 9946: [Comment] 	;;#ASMEND
Line 9947: [Comment] 	;;#ASMSTART
Line 9948: [Instruction] v_mul_f32_e32 (with 3 operands) "v57":reg, "0x3e0293ee":imm, "v57":reg

Line 9949: [Comment] 	;;#ASMEND
Line 9950: [Comment] 	;;#ASMSTART
Line 9951: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 9952: [Comment] 	;;#ASMEND
Line 9953: [Comment] 	;;#ASMSTART
Line 9954: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm

Line 9955: [Comment] 	;;#ASMEND
Line 9956: [Comment] 	;;#ASMSTART
Line 9957: [Instruction] v_subrev_f32_dpp (with 6 operands) "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 9958: [Comment] 	;;#ASMEND
Line 9959: [Comment] 	;;#ASMSTART
Line 9960: [Instruction] v_subrev_f32_dpp (with 6 operands) "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 9961: [Comment] 	;;#ASMEND
Line 9962: [Comment] 	;;#ASMSTART
Line 9963: [Instruction] v_subrev_f32_dpp (with 6 operands) "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 9964: [Comment] 	;;#ASMEND
Line 9965: [Comment] 	;;#ASMSTART
Line 9966: [Instruction] v_subrev_f32_dpp (with 6 operands) "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 9967: [Comment] 	;;#ASMEND
Line 9968: [Comment] 	;;#ASMSTART
Line 9969: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg

Line 9970: [Comment] 	;;#ASMEND
Line 9971: [Comment] 	;;#ASMSTART
Line 9972: [Instruction] v_exp_f32_e32 (with 2 operands) "v46":reg, "v46":reg

Line 9973: [Comment] 	;;#ASMEND
Line 9974: [Comment] 	;;#ASMSTART
Line 9975: [Instruction] v_exp_f32_e32 (with 2 operands) "v47":reg, "v47":reg

Line 9976: [Comment] 	;;#ASMEND
Line 9977: [Comment] 	;;#ASMSTART
Line 9978: [Instruction] v_exp_f32_e32 (with 2 operands) "v48":reg, "v48":reg

Line 9979: [Comment] 	;;#ASMEND
Line 9980: [Comment] 	;;#ASMSTART
Line 9981: [Instruction] v_exp_f32_e32 (with 2 operands) "v49":reg, "v49":reg

Line 9982: [Comment] 	;;#ASMEND
Line 9983: [Comment] 	;;#ASMSTART
Line 9984: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg

Line 9985: [Comment] 	;;#ASMEND
Line 9986: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s1":reg, "v12":reg

Line 9987: [Comment] 	;;#ASMSTART
Line 9988: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[112:113]":reg, "v2":reg

Line 9989: [Comment] 	;;#ASMEND
Line 9990: [Comment] 	;;#ASMSTART
Line 9991: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[114:115]":reg, "v2 offset:256":expr

Line 9992: [Comment] 	;;#ASMEND
Line 9993: [Comment] 	;;#ASMSTART
Line 9994: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg

Line 9995: [Comment] 	;;#ASMEND
Line 9996: [Comment] 	;;#ASMSTART
Line 9997: [Instruction] v_exp_f32_e32 (with 2 operands) "v50":reg, "v50":reg

Line 9998: [Comment] 	;;#ASMEND
Line 9999: [Comment] 	;;#ASMSTART
Line 10000: [Instruction] v_exp_f32_e32 (with 2 operands) "v51":reg, "v51":reg

Line 10001: [Comment] 	;;#ASMEND
Line 10002: [Comment] 	;;#ASMSTART
Line 10003: [Instruction] v_exp_f32_e32 (with 2 operands) "v52":reg, "v52":reg

Line 10004: [Comment] 	;;#ASMEND
Line 10005: [Comment] 	;;#ASMSTART
Line 10006: [Instruction] v_exp_f32_e32 (with 2 operands) "v53":reg, "v53":reg

Line 10007: [Comment] 	;;#ASMEND
Line 10008: [Comment] 	;;#ASMSTART
Line 10009: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm

Line 10010: [Comment] 	;;#ASMEND
Line 10011: [Comment] 	;;#ASMSTART
Line 10012: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[116:117]":reg, "v2 offset:1024":expr

Line 10013: [Comment] 	;;#ASMEND
Line 10014: [Comment] 	;;#ASMSTART
Line 10015: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[118:119]":reg, "v2 offset:1280":expr

Line 10016: [Comment] 	;;#ASMEND
Line 10017: [Comment] 	;;#ASMSTART
Line 10018: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg

Line 10019: [Comment] 	;;#ASMEND
Line 10020: [Comment] 	;;#ASMSTART
Line 10021: [Instruction] v_mul_f32_e32 (with 3 operands) "v58":reg, "0x3e0293ee":imm, "v58":reg

Line 10022: [Comment] 	;;#ASMEND
Line 10023: [Comment] 	;;#ASMSTART
Line 10024: [Instruction] v_mul_f32_e32 (with 3 operands) "v59":reg, "0x3e0293ee":imm, "v59":reg

Line 10025: [Comment] 	;;#ASMEND
Line 10026: [Comment] 	;;#ASMSTART
Line 10027: [Instruction] v_mul_f32_e32 (with 3 operands) "v60":reg, "0x3e0293ee":imm, "v60":reg

Line 10028: [Comment] 	;;#ASMEND
Line 10029: [Comment] 	;;#ASMSTART
Line 10030: [Instruction] v_mul_f32_e32 (with 3 operands) "v61":reg, "0x3e0293ee":imm, "v61":reg

Line 10031: [Comment] 	;;#ASMEND
Line 10032: [Comment] 	;;#ASMSTART
Line 10033: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg

Line 10034: [Comment] 	;;#ASMEND
Line 10035: [Comment] 	;;#ASMSTART
Line 10036: [Instruction] v_subrev_f32_dpp (with 6 operands) "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 10037: [Comment] 	;;#ASMEND
Line 10038: [Comment] 	;;#ASMSTART
Line 10039: [Instruction] v_subrev_f32_dpp (with 6 operands) "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 10040: [Comment] 	;;#ASMEND
Line 10041: [Comment] 	;;#ASMSTART
Line 10042: [Instruction] v_subrev_f32_dpp (with 6 operands) "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 10043: [Comment] 	;;#ASMEND
Line 10044: [Comment] 	;;#ASMSTART
Line 10045: [Instruction] v_subrev_f32_dpp (with 6 operands) "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 10046: [Comment] 	;;#ASMEND
Line 10047: [Comment] 	;;#ASMSTART
Line 10048: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg

Line 10049: [Comment] 	;;#ASMEND
Line 10050: [Comment] 	;;#ASMSTART
Line 10051: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v118":reg, "v46":reg, "v47":reg

Line 10052: [Comment] 	;;#ASMEND
Line 10053: [Comment] 	;;#ASMSTART
Line 10054: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v119":reg, "v48":reg, "v49":reg

Line 10055: [Comment] 	;;#ASMEND
Line 10056: [Comment] 	;;#ASMSTART
Line 10057: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm

Line 10058: [Comment] 	;;#ASMEND
Line 10059: [Comment] 	;;#ASMSTART
Line 10060: [Instruction] v_exp_f32_e32 (with 2 operands) "v54":reg, "v54":reg

Line 10061: [Comment] 	;;#ASMEND
Line 10062: [Comment] 	;;#ASMSTART
Line 10063: [Instruction] v_exp_f32_e32 (with 2 operands) "v55":reg, "v55":reg

Line 10064: [Comment] 	;;#ASMEND
Line 10065: [Comment] 	;;#ASMSTART
Line 10066: [Instruction] v_exp_f32_e32 (with 2 operands) "v56":reg, "v56":reg

Line 10067: [Comment] 	;;#ASMEND
Line 10068: [Comment] 	;;#ASMSTART
Line 10069: [Instruction] v_exp_f32_e32 (with 2 operands) "v57":reg, "v57":reg

Line 10070: [Comment] 	;;#ASMEND
Line 10071: [Comment] 	;;#ASMSTART
Line 10072: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg

Line 10073: [Comment] 	;;#ASMEND
Line 10074: [Comment] 	;;#ASMSTART
Line 10075: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v120":reg, "v50":reg, "v51":reg

Line 10076: [Comment] 	;;#ASMEND
Line 10077: [Comment] 	;;#ASMSTART
Line 10078: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v121":reg, "v52":reg, "v53":reg

Line 10079: [Comment] 	;;#ASMEND
Line 10080: [Comment] 	;;#ASMSTART
Line 10081: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg

Line 10082: [Comment] 	;;#ASMEND
Line 10083: [Comment] 	;;#ASMSTART
Line 10084: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[120:121]":reg, "v2 offset:2048":expr

Line 10085: [Comment] 	;;#ASMEND
Line 10086: [Comment] 	;;#ASMSTART
Line 10087: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[122:123]":reg, "v2 offset:2304":expr

Line 10088: [Comment] 	;;#ASMEND
Line 10089: [Comment] 	;;#ASMSTART
Line 10090: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg

Line 10091: [Comment] 	;;#ASMEND
Line 10092: [Comment] 	;;#ASMSTART
Line 10093: [Instruction] v_exp_f32_e32 (with 2 operands) "v58":reg, "v58":reg

Line 10094: [Comment] 	;;#ASMEND
Line 10095: [Comment] 	;;#ASMSTART
Line 10096: [Instruction] v_exp_f32_e32 (with 2 operands) "v59":reg, "v59":reg

Line 10097: [Comment] 	;;#ASMEND
Line 10098: [Comment] 	;;#ASMSTART
Line 10099: [Instruction] v_exp_f32_e32 (with 2 operands) "v60":reg, "v60":reg

Line 10100: [Comment] 	;;#ASMEND
Line 10101: [Comment] 	;;#ASMSTART
Line 10102: [Instruction] v_exp_f32_e32 (with 2 operands) "v61":reg, "v61":reg

Line 10103: [Comment] 	;;#ASMEND
Line 10104: [Comment] 	;;#ASMSTART
Line 10105: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm

Line 10106: [Comment] 	;;#ASMEND
Line 10107: [Comment] 	;;#ASMSTART
Line 10108: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[124:125]":reg, "v2 offset:3072":expr

Line 10109: [Comment] 	;;#ASMEND
Line 10110: [Comment] 	;;#ASMSTART
Line 10111: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[126:127]":reg, "v2 offset:3328":expr

Line 10112: [Comment] 	;;#ASMEND
Line 10113: [Comment] 	;;#ASMSTART
Line 10114: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg

Line 10115: [Comment] 	;;#ASMEND
Line 10116: [Comment] 	;;#ASMSTART
Line 10117: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v122":reg, "v54":reg, "v55":reg

Line 10118: [Comment] 	;;#ASMEND
Line 10119: [Comment] 	;;#ASMSTART
Line 10120: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v123":reg, "v56":reg, "v57":reg

Line 10121: [Comment] 	;;#ASMEND
Line 10122: [Comment] 	;;#ASMSTART
Line 10123: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v124":reg, "v58":reg, "v59":reg

Line 10124: [Comment] 	;;#ASMEND
Line 10125: [Comment] 	;;#ASMSTART
Line 10126: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v125":reg, "v60":reg, "v61":reg

Line 10127: [Comment] 	;;#ASMEND
Line 10128: [Comment] 	;;#ASMSTART
Line 10129: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg

Line 10130: [Comment] 	;;#ASMEND
Line 10131: [Comment] 	;;#ASMSTART
Line 10132: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v118":reg, "v120":reg

Line 10133: [Comment] 	;;#ASMEND
Line 10134: [Comment] 	;;#ASMSTART
Line 10135: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v119":reg, "v121":reg

Line 10136: [Comment] 	;;#ASMEND
Line 10137: [Comment] 	;;#ASMSTART
Line 10138: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v122":reg, "v124":reg

Line 10139: [Comment] 	;;#ASMEND
Line 10140: [Comment] 	;;#ASMSTART
Line 10141: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v123":reg, "v125":reg

Line 10142: [Comment] 	;;#ASMEND
Line 10143: [Comment] 	;;#ASMSTART
Line 10144: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg

Line 10145: [Comment] 	;;#ASMEND
Line 10146: [Comment] 	;;#ASMSTART
Line 10147: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 10148: [Comment] 	;;#ASMEND
Line 10149: [Comment] 	;;#ASMSTART
Line 10150: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg

Line 10151: [Comment] 	;;#ASMEND
Line 10152: [Comment] 	;;#ASMSTART
Line 10153: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[0:1]":reg, "v1":reg

Line 10154: [Comment] 	;;#ASMEND
Line 10155: [Comment] 	;;#ASMSTART
Line 10156: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[2:3]":reg, "v1 offset:4096":expr

Line 10157: [Comment] 	;;#ASMEND
Line 10158: [Comment] 	;;#ASMSTART
Line 10159: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[4:5]":reg, "v1 offset:512":expr

Line 10160: [Comment] 	;;#ASMEND
Line 10161: [Comment] 	;;#ASMSTART
Line 10162: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[6:7]":reg, "v1 offset:4608":expr

Line 10163: [Comment] 	;;#ASMEND
Line 10164: [Comment] 	;;#ASMSTART
Line 10165: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg

Line 10166: [Comment] 	;;#ASMEND
Line 10167: [Comment] 	;;#ASMSTART
Line 10168: [Instruction] v_subrev_f32_dpp (with 6 operands) "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 10169: [Comment] 	;;#ASMEND
Line 10170: [Comment] 	;;#ASMSTART
Line 10171: [Instruction] v_subrev_f32_dpp (with 6 operands) "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 10172: [Comment] 	;;#ASMEND
Line 10173: [Comment] 	;;#ASMSTART
Line 10174: [Instruction] v_subrev_f32_dpp (with 6 operands) "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 10175: [Comment] 	;;#ASMEND
Line 10176: [Comment] 	;;#ASMSTART
Line 10177: [Instruction] v_subrev_f32_dpp (with 6 operands) "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 10178: [Comment] 	;;#ASMEND
Line 10179: [Comment] 	;;#ASMSTART
Line 10180: [Instruction] v_subrev_f32_dpp (with 6 operands) "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 10181: [Comment] 	;;#ASMEND
Line 10182: [Comment] 	;;#ASMSTART
Line 10183: [Instruction] v_subrev_f32_dpp (with 6 operands) "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 10184: [Comment] 	;;#ASMEND
Line 10185: [Comment] 	;;#ASMSTART
Line 10186: [Instruction] v_subrev_f32_dpp (with 6 operands) "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 10187: [Comment] 	;;#ASMEND
Line 10188: [Comment] 	;;#ASMSTART
Line 10189: [Instruction] v_subrev_f32_dpp (with 6 operands) "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 10190: [Comment] 	;;#ASMEND
Line 10191: [Comment] 	;;#ASMSTART
Line 10192: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg

Line 10193: [Comment] 	;;#ASMEND
Line 10194: [Comment] 	;;#ASMSTART
Line 10195: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[8:9]":reg, "v1 offset:8192":expr

Line 10196: [Comment] 	;;#ASMEND
Line 10197: [Comment] 	;;#ASMSTART
Line 10198: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[10:11]":reg, "v1 offset:12288":expr

Line 10199: [Comment] 	;;#ASMEND
Line 10200: [Comment] 	;;#ASMSTART
Line 10201: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[12:13]":reg, "v1 offset:8704":expr

Line 10202: [Comment] 	;;#ASMEND
Line 10203: [Comment] 	;;#ASMSTART
Line 10204: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[14:15]":reg, "v1 offset:12800":expr

Line 10205: [Comment] 	;;#ASMEND
Line 10206: [Comment] 	;;#ASMSTART
Line 10207: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg

Line 10208: [Comment] 	;;#ASMEND
Line 10209: [Comment] 	;;#ASMSTART
Line 10210: [Instruction] v_mul_f32_e32 (with 3 operands) "v62":reg, "v46":reg, "v62":reg

Line 10211: [Comment] 	;;#ASMEND
Line 10212: [Comment] 	;;#ASMSTART
Line 10213: [Instruction] v_mul_f32_e32 (with 3 operands) "v63":reg, "v47":reg, "v63":reg

Line 10214: [Comment] 	;;#ASMEND
Line 10215: [Comment] 	;;#ASMSTART
Line 10216: [Instruction] v_mul_f32_e32 (with 3 operands) "v64":reg, "v48":reg, "v64":reg

Line 10217: [Comment] 	;;#ASMEND
Line 10218: [Comment] 	;;#ASMSTART
Line 10219: [Instruction] v_mul_f32_e32 (with 3 operands) "v65":reg, "v49":reg, "v65":reg

Line 10220: [Comment] 	;;#ASMEND
Line 10221: [Comment] 	;;#ASMSTART
Line 10222: [Instruction] v_mul_f32_e32 (with 3 operands) "v66":reg, "v50":reg, "v66":reg

Line 10223: [Comment] 	;;#ASMEND
Line 10224: [Comment] 	;;#ASMSTART
Line 10225: [Instruction] v_mul_f32_e32 (with 3 operands) "v67":reg, "v51":reg, "v67":reg

Line 10226: [Comment] 	;;#ASMEND
Line 10227: [Comment] 	;;#ASMSTART
Line 10228: [Instruction] v_mul_f32_e32 (with 3 operands) "v68":reg, "v52":reg, "v68":reg

Line 10229: [Comment] 	;;#ASMEND
Line 10230: [Comment] 	;;#ASMSTART
Line 10231: [Instruction] v_mul_f32_e32 (with 3 operands) "v69":reg, "v53":reg, "v69":reg

Line 10232: [Comment] 	;;#ASMEND
Line 10233: [Comment] 	;;#ASMSTART
Line 10234: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v62":reg, "v62":reg, "v63":reg

Line 10235: [Comment] 	;;#ASMEND
Line 10236: [Comment] 	;;#ASMSTART
Line 10237: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v63":reg, "v64":reg, "v65":reg

Line 10238: [Comment] 	;;#ASMEND
Line 10239: [Comment] 	;;#ASMSTART
Line 10240: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v64":reg, "v66":reg, "v67":reg

Line 10241: [Comment] 	;;#ASMEND
Line 10242: [Comment] 	;;#ASMSTART
Line 10243: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v65":reg, "v68":reg, "v69":reg

Line 10244: [Comment] 	;;#ASMEND
Line 10245: [Comment] 	;;#ASMSTART
Line 10246: [Instruction] v_subrev_f32_dpp (with 6 operands) "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 10247: [Comment] 	;;#ASMEND
Line 10248: [Comment] 	;;#ASMSTART
Line 10249: [Instruction] v_subrev_f32_dpp (with 6 operands) "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 10250: [Comment] 	;;#ASMEND
Line 10251: [Comment] 	;;#ASMSTART
Line 10252: [Instruction] v_subrev_f32_dpp (with 6 operands) "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 10253: [Comment] 	;;#ASMEND
Line 10254: [Comment] 	;;#ASMSTART
Line 10255: [Instruction] v_subrev_f32_dpp (with 6 operands) "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 10256: [Comment] 	;;#ASMEND
Line 10257: [Comment] 	;;#ASMSTART
Line 10258: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg

Line 10259: [Comment] 	;;#ASMEND
Line 10260: [Comment] 	;;#ASMSTART
Line 10261: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[16:17]":reg, "v1 offset:16384":expr

Line 10262: [Comment] 	;;#ASMEND
Line 10263: [Comment] 	;;#ASMSTART
Line 10264: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[18:19]":reg, "v1 offset:20480":expr

Line 10265: [Comment] 	;;#ASMEND
Line 10266: [Comment] 	;;#ASMSTART
Line 10267: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[62:63]":reg

Line 10268: [Comment] 	;;#ASMEND
Line 10269: [Instruction] s_add_i32 (with 3 operands) "s1":reg, "s22":reg, "0x80":imm

Line 10270: [Comment] 	;;#ASMSTART
Line 10271: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[64:65] offset:512":reg

Line 10272: [Comment] 	;;#ASMEND
Line 10273: [Comment] 	;;#ASMSTART
Line 10274: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg

Line 10275: [Comment] 	;;#ASMEND
Line 10276: [Comment] 	;;#ASMSTART
Line 10277: [Instruction] v_subrev_f32_dpp (with 6 operands) "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 10278: [Comment] 	;;#ASMEND
Line 10279: [Comment] 	;;#ASMSTART
Line 10280: [Instruction] v_subrev_f32_dpp (with 6 operands) "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 10281: [Comment] 	;;#ASMEND
Line 10282: [Comment] 	;;#ASMSTART
Line 10283: [Instruction] v_subrev_f32_dpp (with 6 operands) "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 10284: [Comment] 	;;#ASMEND
Line 10285: [Comment] 	;;#ASMSTART
Line 10286: [Instruction] v_subrev_f32_dpp (with 6 operands) "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 10287: [Comment] 	;;#ASMEND
Line 10288: [Comment] 	;;#ASMSTART
Line 10289: [Instruction] v_mul_f32_e32 (with 3 operands) "v70":reg, "v54":reg, "v70":reg

Line 10290: [Comment] 	;;#ASMEND
Line 10291: [Comment] 	;;#ASMSTART
Line 10292: [Instruction] v_mul_f32_e32 (with 3 operands) "v71":reg, "v55":reg, "v71":reg

Line 10293: [Comment] 	;;#ASMEND
Line 10294: [Comment] 	;;#ASMSTART
Line 10295: [Instruction] v_mul_f32_e32 (with 3 operands) "v72":reg, "v56":reg, "v72":reg

Line 10296: [Comment] 	;;#ASMEND
Line 10297: [Comment] 	;;#ASMSTART
Line 10298: [Instruction] v_mul_f32_e32 (with 3 operands) "v73":reg, "v57":reg, "v73":reg

Line 10299: [Comment] 	;;#ASMEND
Line 10300: [Comment] 	;;#ASMSTART
Line 10301: [Instruction] v_mul_f32_e32 (with 3 operands) "v74":reg, "v58":reg, "v74":reg

Line 10302: [Comment] 	;;#ASMEND
Line 10303: [Comment] 	;;#ASMSTART
Line 10304: [Instruction] v_mul_f32_e32 (with 3 operands) "v75":reg, "v59":reg, "v75":reg

Line 10305: [Comment] 	;;#ASMEND
Line 10306: [Comment] 	;;#ASMSTART
Line 10307: [Instruction] v_mul_f32_e32 (with 3 operands) "v76":reg, "v60":reg, "v76":reg

Line 10308: [Comment] 	;;#ASMEND
Line 10309: [Comment] 	;;#ASMSTART
Line 10310: [Instruction] v_mul_f32_e32 (with 3 operands) "v77":reg, "v61":reg, "v77":reg

Line 10311: [Comment] 	;;#ASMEND
Line 10312: [Comment] 	;;#ASMSTART
Line 10313: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v66":reg, "v70":reg, "v71":reg

Line 10314: [Comment] 	;;#ASMEND
Line 10315: [Comment] 	;;#ASMSTART
Line 10316: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v67":reg, "v72":reg, "v73":reg

Line 10317: [Comment] 	;;#ASMEND
Line 10318: [Comment] 	;;#ASMSTART
Line 10319: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v68":reg, "v74":reg, "v75":reg

Line 10320: [Comment] 	;;#ASMEND
Line 10321: [Comment] 	;;#ASMSTART
Line 10322: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v69":reg, "v76":reg, "v77":reg

Line 10323: [Comment] 	;;#ASMEND
Line 10324: [Comment] 	;;#ASMSTART
Line 10325: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg

Line 10326: [Comment] 	;;#ASMEND
Line 10327: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s1":reg, "v13":reg

Line 10328: [Comment] 	;;#ASMSTART
Line 10329: [Instruction] ds_read_b32 (with 2 operands) "v126":reg, "v2":reg

Line 10330: [Unknown]
Line 10331: [Comment] 	;;#ASMEND
Line 10332: [Instruction] s_add_i32 (with 3 operands) "s1":reg, "s23":reg, "0x80":imm

Line 10333: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s1":reg, "v13":reg

Line 10334: [Comment] 	;;#ASMSTART
Line 10335: [Instruction] ds_read_b32 (with 2 operands) "v127":reg, "v2":reg

Line 10336: [Unknown]
Line 10337: [Comment] 	;;#ASMEND
Line 10338: [Comment] 	;;#ASMSTART
Line 10339: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[66:67] offset:1024":reg

Line 10340: [Comment] 	;;#ASMEND
Line 10341: [Comment] 	;;#ASMSTART
Line 10342: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[68:69] offset:1536":reg

Line 10343: [Comment] 	;;#ASMEND
Line 10344: [Comment] 	;;#ASMSTART
Line 10345: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg

Line 10346: [Comment] 	;;#ASMEND
Line 10347: [Comment] 	;;#ASMSTART
Line 10348: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v62":reg, "v64":reg

Line 10349: [Comment] 	;;#ASMEND
Line 10350: [Comment] 	;;#ASMSTART
Line 10351: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v63":reg, "v65":reg

Line 10352: [Comment] 	;;#ASMEND
Line 10353: [Comment] 	;;#ASMSTART
Line 10354: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v66":reg, "v68":reg

Line 10355: [Comment] 	;;#ASMEND
Line 10356: [Comment] 	;;#ASMSTART
Line 10357: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v67":reg, "v69":reg

Line 10358: [Comment] 	;;#ASMEND
Line 10359: [Comment] 	;;#ASMSTART
Line 10360: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(12)":expr

Line 10361: [Comment] 	;;#ASMEND
Line 10362: [Comment] 	;;#ASMSTART
Line 10363: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg

Line 10364: [Comment] 	;;#ASMEND
Line 10365: [Comment] 	;;#ASMSTART
Line 10366: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[20:21]":reg, "v1 offset:16896":expr

Line 10367: [Comment] 	;;#ASMEND
Line 10368: [Comment] 	;;#ASMSTART
Line 10369: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[22:23]":reg, "v1 offset:20992":expr

Line 10370: [Comment] 	;;#ASMEND
Line 10371: [Comment] 	;;#ASMSTART
Line 10372: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[24:25]":reg, "v1 offset:24576":expr

Line 10373: [Comment] 	;;#ASMEND
Line 10374: [Comment] 	;;#ASMSTART
Line 10375: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[26:27]":reg, "v1 offset:28672":expr

Line 10376: [Comment] 	;;#ASMEND
Line 10377: [Comment] 	;;#ASMSTART
Line 10378: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[28:29]":reg, "v1 offset:25088":expr

Line 10379: [Comment] 	;;#ASMEND
Line 10380: [Comment] 	;;#ASMSTART
Line 10381: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[30:31]":reg, "v1 offset:29184":expr

Line 10382: [Comment] 	;;#ASMEND
Line 10383: [Comment] 	;;#ASMSTART
Line 10384: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[32:33]":reg, "v1 offset:32768":expr

Line 10385: [Comment] 	;;#ASMEND
Line 10386: [Comment] 	;;#ASMSTART
Line 10387: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[34:35]":reg, "v1 offset:36864":expr

Line 10388: [Comment] 	;;#ASMEND
Line 10389: [Comment] 	;;#ASMSTART
Line 10390: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg

Line 10391: [Comment] 	;;#ASMEND
Line 10392: [Comment] 	;;#ASMSTART
Line 10393: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 10394: [Comment] 	;;#ASMEND
Line 10395: [Instruction] s_barrier (with 0 operands)

Line 10396: [Comment] 	;;#ASMSTART
Line 10397: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg

Line 10398: [Comment] 	;;#ASMEND
Line 10399: [Comment] 	;;#ASMSTART
Line 10400: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[30:31]":reg, "v4":reg

Line 10401: [Comment] 	;;#ASMEND
Line 10402: [Comment] 	;;#ASMSTART
Line 10403: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[32:33]":reg, "v4 offset:512":expr

Line 10404: [Comment] 	;;#ASMEND
Line 10405: [Comment] 	;;#ASMSTART
Line 10406: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[34:35]":reg, "v4 offset:1024":expr

Line 10407: [Comment] 	;;#ASMEND
Line 10408: [Comment] 	;;#ASMSTART
Line 10409: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[36:37]":reg, "v4 offset:1536":expr

Line 10410: [Comment] 	;;#ASMEND
Line 10411: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s0":reg, "s13":reg

Line 10412: [Comment] 	;;#ASMSTART
Line 10413: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[38:39]":reg, "v4 offset:2048":expr

Line 10414: [Comment] 	;;#ASMEND
Line 10415: [Instruction] s_ashr_i32 (with 3 operands) "s1":reg, "s0":reg, "31":imm

Line 10416: [Comment] 	;;#ASMSTART
Line 10417: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[40:41]":reg, "v4 offset:2560":expr

Line 10418: [Comment] 	;;#ASMEND
Line 10419: [Instruction] s_lshl_b64 (with 3 operands) "s[8:9]":reg, "s[0:1]":reg, "1":imm

Line 10420: [Comment] 	;;#ASMSTART
Line 10421: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[42:43]":reg, "v4 offset:3072":expr

Line 10422: [Comment] 	;;#ASMEND
Line 10423: [Instruction] s_add_u32 (with 3 operands) "s8":reg, "s6":reg, "s8":reg

Line 10424: [Comment] 	;;#ASMSTART
Line 10425: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[44:45]":reg, "v4 offset:3584":expr

Line 10426: [Comment] 	;;#ASMEND
Line 10427: [Comment] 	;;#ASMSTART
Line 10428: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg

Line 10429: [Comment] 	;;#ASMEND
Line 10430: [Comment] 	;;#ASMSTART
Line 10431: [Instruction] v_mul_f32_e32 (with 3 operands) "v126":reg, "0x3fb8aa3b":imm, "v126":reg

Line 10432: [Comment] 	;;#ASMEND
Line 10433: [Instruction] s_addc_u32 (with 3 operands) "s9":reg, "s7":reg, "s9":reg

Line 10434: [Comment] 	;;#ASMSTART
Line 10435: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v110":reg, "v110":reg, "v111":reg

Line 10436: [Comment] 	;;#ASMEND
Line 10437: [Comment] 	;;#ASMSTART
Line 10438: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v111":reg, "v112":reg, "v113":reg

Line 10439: [Comment] 	;;#ASMEND
Line 10440: [Comment] 	;;#ASMSTART
Line 10441: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label

Line 10442: [Comment] 	;;#ASMEND
Line 10443: [Comment] 	;;#ASMSTART
Line 10444: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label

Line 10445: [Comment] 	;;#ASMEND
Line 10446: [Comment] 	;;#ASMSTART
Line 10447: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg

Line 10448: [Comment] 	;;#ASMEND
Line 10449: [Comment] 	;;#ASMSTART
Line 10450: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[46:47]":reg, "v4 offset:4096":expr

Line 10451: [Comment] 	;;#ASMEND
Line 10452: [Comment] 	;;#ASMSTART
Line 10453: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[48:49]":reg, "v4 offset:4608":expr

Line 10454: [Comment] 	;;#ASMEND
Line 10455: [Comment] 	;;#ASMSTART
Line 10456: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[50:51]":reg, "v4 offset:5120":expr

Line 10457: [Comment] 	;;#ASMEND
Line 10458: [Comment] 	;;#ASMSTART
Line 10459: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[52:53]":reg, "v4 offset:5632":expr

Line 10460: [Comment] 	;;#ASMEND
Line 10461: [Comment] 	;;#ASMSTART
Line 10462: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[36:37]":reg, "v1 offset:33280":expr

Line 10463: [Comment] 	;;#ASMEND
Line 10464: [Comment] 	;;#ASMSTART
Line 10465: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[38:39]":reg, "v1 offset:37376":expr

Line 10466: [Comment] 	;;#ASMEND
Line 10467: [Comment] 	;;#ASMSTART
Line 10468: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[40:41]":reg, "v1 offset:40960":expr

Line 10469: [Comment] 	;;#ASMEND
Line 10470: [Comment] 	;;#ASMSTART
Line 10471: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[42:43]":reg, "v1 offset:45056":expr

Line 10472: [Comment] 	;;#ASMEND
Line 10473: [Comment] 	;;#ASMSTART
Line 10474: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg

Line 10475: [Comment] 	;;#ASMEND
Line 10476: [Comment] 	;;#ASMSTART
Line 10477: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v114":reg, "v114":reg, "v115":reg

Line 10478: [Comment] 	;;#ASMEND
Line 10479: [Comment] 	;;#ASMSTART
Line 10480: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v115":reg, "v116":reg, "v117":reg

Line 10481: [Comment] 	;;#ASMEND
Line 10482: [Comment] 	;;#ASMSTART
Line 10483: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label

Line 10484: [Comment] 	;;#ASMEND
Line 10485: [Comment] 	;;#ASMSTART
Line 10486: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label

Line 10487: [Comment] 	;;#ASMEND
Line 10488: [Comment] 	;;#ASMSTART
Line 10489: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg

Line 10490: [Comment] 	;;#ASMEND
Line 10491: [Comment] 	;;#ASMSTART
Line 10492: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[54:55]":reg, "v4 offset:6144":expr

Line 10493: [Comment] 	;;#ASMEND
Line 10494: [Comment] 	;;#ASMSTART
Line 10495: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[56:57]":reg, "v4 offset:6656":expr

Line 10496: [Comment] 	;;#ASMEND
Line 10497: [Comment] 	;;#ASMSTART
Line 10498: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[58:59]":reg, "v4 offset:7168":expr

Line 10499: [Comment] 	;;#ASMEND
Line 10500: [Comment] 	;;#ASMSTART
Line 10501: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[60:61]":reg, "v4 offset:7680":expr

Line 10502: [Comment] 	;;#ASMEND
Line 10503: [Comment] 	;;#ASMSTART
Line 10504: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[44:45]":reg, "v1 offset:41472":expr

Line 10505: [Comment] 	;;#ASMEND
Line 10506: [Comment] 	;;#ASMSTART
Line 10507: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[46:47]":reg, "v1 offset:45568":expr

Line 10508: [Comment] 	;;#ASMEND
Line 10509: [Comment] 	;;#ASMSTART
Line 10510: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg

Line 10511: [Comment] 	;;#ASMEND
Line 10512: [Comment] 	;;#ASMSTART
Line 10513: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 10514: [Comment] 	;;#ASMEND
Line 10515: [Instruction] s_barrier (with 0 operands)

Line 10516: [Comment] 	;;#ASMSTART
Line 10517: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm

Line 10518: [Comment] 	;;#ASMEND
Line 10519: [Comment] 	;;#ASMSTART
Line 10520: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[62:63]":reg, "v1 offset:49152":expr

Line 10521: [Comment] 	;;#ASMEND
Line 10522: [Comment] 	;;#ASMSTART
Line 10523: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[64:65]":reg, "v1 offset:53248":expr

Line 10524: [Comment] 	;;#ASMEND
Line 10525: [Comment] 	;;#ASMSTART
Line 10526: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[66:67]":reg, "v1 offset:49664":expr

Line 10527: [Comment] 	;;#ASMEND
Line 10528: [Comment] 	;;#ASMSTART
Line 10529: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[68:69]":reg, "v1 offset:53760":expr

Line 10530: [Comment] 	;;#ASMEND
Line 10531: [Comment] 	;;#ASMSTART
Line 10532: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg

Line 10533: [Comment] 	;;#ASMEND
Line 10534: [Comment] 	;;#ASMSTART
Line 10535: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg

Line 10536: [Comment] 	;;#ASMEND
Line 10537: [Comment] 	;;#ASMSTART
Line 10538: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[70:71]":reg, "v1 offset:57344":expr

Line 10539: [Comment] 	;;#ASMEND
Line 10540: [Comment] 	;;#ASMSTART
Line 10541: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[72:73]":reg, "v1 offset:61440":expr

Line 10542: [Comment] 	;;#ASMEND
Line 10543: [Comment] 	;;#ASMSTART
Line 10544: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[74:75]":reg, "v1 offset:57856":expr

Line 10545: [Comment] 	;;#ASMEND
Line 10546: [Instruction] s_add_i32 (with 3 operands) "s1":reg, "s19":reg, "0x2000":imm

Line 10547: [Comment] 	;;#ASMSTART
Line 10548: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[76:77]":reg, "v1 offset:61952":expr

Line 10549: [Comment] 	;;#ASMEND
Line 10550: [Comment] 	;;#ASMSTART
Line 10551: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg

Line 10552: [Comment] 	;;#ASMEND
Line 10553: [Comment] 	;;#ASMSTART
Line 10554: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg

Line 10555: [Comment] 	;;#ASMEND
Line 10556: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s1":reg, "v11":reg

Line 10557: [Comment] 	;;#ASMSTART
Line 10558: [Instruction] ds_read_b128 (with 2 operands) "a[112:115]":reg, "v2":reg

Line 10559: [Comment] 	;;#ASMEND
Line 10560: [Comment] 	;;#ASMSTART
Line 10561: [Instruction] ds_read_b128 (with 2 operands) "a[116:119]":reg, "v2 offset:1024":expr

Line 10562: [Comment] 	;;#ASMEND
Line 10563: [Comment] 	;;#ASMSTART
Line 10564: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg

Line 10565: [Comment] 	;;#ASMEND
Line 10566: [Comment] 	;;#ASMSTART
Line 10567: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(4)":expr

Line 10568: [Comment] 	;;#ASMEND
Line 10569: [Instruction] s_barrier (with 0 operands)

Line 10570: [Comment] 	;;#ASMSTART
Line 10571: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg

Line 10572: [Comment] 	;;#ASMEND
Line 10573: [Comment] 	;;#ASMSTART
Line 10574: [Instruction] ds_read_b128 (with 2 operands) "a[120:123]":reg, "v2 offset:2048":expr

Line 10575: [Comment] 	;;#ASMEND
Line 10576: [Comment] 	;;#ASMSTART
Line 10577: [Instruction] ds_read_b128 (with 2 operands) "a[124:127]":reg, "v2 offset:3072":expr

Line 10578: [Comment] 	;;#ASMEND
Line 10579: [Comment] 	;;#ASMSTART
Line 10580: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg

Line 10581: [Comment] 	;;#ASMEND
Line 10582: [Comment] 	;;#ASMSTART
Line 10583: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm

Line 10584: [Comment] 	;;#ASMEND
Line 10585: [Comment] 	;;#ASMSTART
Line 10586: [Instruction] ds_read_b128 (with 2 operands) "a[0:3]":reg, "v10":reg

Line 10587: [Comment] 	;;#ASMEND
Line 10588: [Comment] 	;;#ASMSTART
Line 10589: [Instruction] ds_read_b128 (with 2 operands) "a[4:7]":reg, "v10 offset:1024":expr

Line 10590: [Comment] 	;;#ASMEND
Line 10591: [Comment] 	;;#ASMSTART
Line 10592: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg

Line 10593: [Comment] 	;;#ASMEND
Line 10594: [Comment] 	;;#ASMSTART
Line 10595: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg

Line 10596: [Comment] 	;;#ASMEND
Line 10597: [Comment] 	;;#ASMSTART
Line 10598: [Instruction] ds_read_b128 (with 2 operands) "a[8:11]":reg, "v10 offset:2048":expr

Line 10599: [Comment] 	;;#ASMEND
Line 10600: [Comment] 	;;#ASMSTART
Line 10601: [Instruction] ds_read_b128 (with 2 operands) "a[12:15]":reg, "v10 offset:3072":expr

Line 10602: [Comment] 	;;#ASMEND
Line 10603: [Comment] 	;;#ASMSTART
Line 10604: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg

Line 10605: [Comment] 	;;#ASMEND
Line 10606: [Comment] 	;;#ASMSTART
Line 10607: [Instruction] v_mul_f32_e32 (with 3 operands) "v110":reg, "0x3db504f3":imm, "v110":reg

Line 10608: [Comment] 	;;#ASMEND
Line 10609: [Comment] 	;;#ASMSTART
Line 10610: [Instruction] v_mul_f32_e32 (with 3 operands) "v111":reg, "0x3db504f3":imm, "v111":reg

Line 10611: [Comment] 	;;#ASMEND
Line 10612: [Comment] 	;;#ASMSTART
Line 10613: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg

Line 10614: [Comment] 	;;#ASMEND
Line 10615: [Comment] 	;;#ASMSTART
Line 10616: [Instruction] ds_read_b128 (with 2 operands) "a[16:19]":reg, "v10 offset:4096":expr

Line 10617: [Comment] 	;;#ASMEND
Line 10618: [Comment] 	;;#ASMSTART
Line 10619: [Instruction] ds_read_b128 (with 2 operands) "a[20:23]":reg, "v10 offset:5120":expr

Line 10620: [Comment] 	;;#ASMEND
Line 10621: [Comment] 	;;#ASMSTART
Line 10622: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg

Line 10623: [Comment] 	;;#ASMEND
Line 10624: [Comment] 	;;#ASMSTART
Line 10625: [Instruction] v_mul_f32_e32 (with 3 operands) "v112":reg, "0x3db504f3":imm, "v112":reg

Line 10626: [Comment] 	;;#ASMEND
Line 10627: [Comment] 	;;#ASMSTART
Line 10628: [Instruction] v_mul_f32_e32 (with 3 operands) "v113":reg, "0x3db504f3":imm, "v113":reg

Line 10629: [Comment] 	;;#ASMEND
Line 10630: [Comment] 	;;#ASMSTART
Line 10631: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(10)":expr

Line 10632: [Comment] 	;;#ASMEND
Line 10633: [Comment] 	;;#ASMSTART
Line 10634: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg

Line 10635: [Comment] 	;;#ASMEND
Line 10636: [Comment] 	;;#ASMSTART
Line 10637: [Instruction] ds_read_b128 (with 2 operands) "a[24:27]":reg, "v10 offset:6144":expr

Line 10638: [Comment] 	;;#ASMEND
Line 10639: [Comment] 	;;#ASMSTART
Line 10640: [Instruction] ds_read_b128 (with 2 operands) "a[28:31]":reg, "v10 offset:7168":expr

Line 10641: [Comment] 	;;#ASMEND
Line 10642: [Comment] 	;;#ASMSTART
Line 10643: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg

Line 10644: [Comment] 	;;#ASMEND
Line 10645: [Comment] 	;;#ASMSTART
Line 10646: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(2)":expr

Line 10647: [Comment] 	;;#ASMEND
Line 10648: [Comment] 	;;#ASMSTART
Line 10649: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm

Line 10650: [Comment] 	;;#ASMEND
Line 10651: [Comment] 	;;#ASMSTART
Line 10652: [Instruction] ds_read_b128 (with 2 operands) "a[32:35]":reg, "v10 offset:8192":expr

Line 10653: [Comment] 	;;#ASMEND
Line 10654: [Comment] 	;;#ASMSTART
Line 10655: [Instruction] ds_read_b128 (with 2 operands) "a[36:39]":reg, "v10 offset:9216":expr

Line 10656: [Comment] 	;;#ASMEND
Line 10657: [Comment] 	;;#ASMSTART
Line 10658: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg

Line 10659: [Comment] 	;;#ASMEND
Line 10660: [Comment] 	;;#ASMSTART
Line 10661: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg

Line 10662: [Comment] 	;;#ASMEND
Line 10663: [Comment] 	;;#ASMSTART
Line 10664: [Instruction] ds_read_b128 (with 2 operands) "a[40:43]":reg, "v10 offset:10240":expr

Line 10665: [Comment] 	;;#ASMEND
Line 10666: [Comment] 	;;#ASMSTART
Line 10667: [Instruction] ds_read_b128 (with 2 operands) "a[44:47]":reg, "v10 offset:11264":expr

Line 10668: [Comment] 	;;#ASMEND
Line 10669: [Comment] 	;;#ASMSTART
Line 10670: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg

Line 10671: [Comment] 	;;#ASMEND
Line 10672: [Comment] 	;;#ASMSTART
Line 10673: [Instruction] v_mul_f32_e32 (with 3 operands) "v114":reg, "0x3db504f3":imm, "v114":reg

Line 10674: [Comment] 	;;#ASMEND
Line 10675: [Comment] 	;;#ASMSTART
Line 10676: [Instruction] v_mul_f32_e32 (with 3 operands) "v115":reg, "0x3db504f3":imm, "v115":reg

Line 10677: [Comment] 	;;#ASMEND
Line 10678: [Comment] 	;;#ASMSTART
Line 10679: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm

Line 10680: [Comment] 	;;#ASMEND
Line 10681: [Comment] 	;;#ASMSTART
Line 10682: [Instruction] ds_read_b128 (with 2 operands) "v[62:65]":reg, "v10 offset:12288":expr

Line 10683: [Comment] 	;;#ASMEND
Line 10684: [Comment] 	;;#ASMSTART
Line 10685: [Instruction] ds_read_b128 (with 2 operands) "v[66:69]":reg, "v10 offset:13312":expr

Line 10686: [Comment] 	;;#ASMEND
Line 10687: [Comment] 	;;#ASMSTART
Line 10688: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg

Line 10689: [Comment] 	;;#ASMEND
Line 10690: [Comment] 	;;#ASMSTART
Line 10691: [Instruction] v_mul_f32_e32 (with 3 operands) "v116":reg, "0x3db504f3":imm, "v116":reg

Line 10692: [Comment] 	;;#ASMEND
Line 10693: [Comment] 	;;#ASMSTART
Line 10694: [Instruction] v_mul_f32_e32 (with 3 operands) "v117":reg, "0x3db504f3":imm, "v117":reg

Line 10695: [Comment] 	;;#ASMEND
Line 10696: [Comment] 	;;#ASMSTART
Line 10697: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg

Line 10698: [Comment] 	;;#ASMEND
Line 10699: [Comment] 	;;#ASMSTART
Line 10700: [Instruction] ds_read_b128 (with 2 operands) "v[70:73]":reg, "v10 offset:14336":expr

Line 10701: [Comment] 	;;#ASMEND
Line 10702: [Instruction] s_add_i32 (with 3 operands) "s8":reg, "s17":reg, "0x2000":imm

Line 10703: [Comment] 	;;#ASMSTART
Line 10704: [Instruction] ds_read_b128 (with 2 operands) "v[74:77]":reg, "v10 offset:15360":expr

Line 10705: [Comment] 	;;#ASMEND
Line 10706: [Comment] 	;;#ASMSTART
Line 10707: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg

Line 10708: [Comment] 	;;#ASMEND
Line 10709: [Comment] 	;;#ASMSTART
Line 10710: [Instruction] v_mul_f32_e32 (with 3 operands) "v46":reg, "0x3e0293ee":imm, "v46":reg

Line 10711: [Comment] 	;;#ASMEND
Line 10712: [Comment] 	;;#ASMSTART
Line 10713: [Instruction] v_mul_f32_e32 (with 3 operands) "v47":reg, "0x3e0293ee":imm, "v47":reg

Line 10714: [Comment] 	;;#ASMEND
Line 10715: [Comment] 	;;#ASMSTART
Line 10716: [Instruction] v_mul_f32_e32 (with 3 operands) "v48":reg, "0x3e0293ee":imm, "v48":reg

Line 10717: [Comment] 	;;#ASMEND
Line 10718: [Comment] 	;;#ASMSTART
Line 10719: [Instruction] v_mul_f32_e32 (with 3 operands) "v49":reg, "0x3e0293ee":imm, "v49":reg

Line 10720: [Comment] 	;;#ASMEND
Line 10721: [Comment] 	;;#ASMSTART
Line 10722: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 10723: [Comment] 	;;#ASMEND
Line 10724: [Comment] 	;;#ASMSTART
Line 10725: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm

Line 10726: [Comment] 	;;#ASMEND
Line 10727: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s8":reg, "v11":reg

Line 10728: [Comment] 	;;#ASMSTART
Line 10729: [Instruction] ds_read_b128 (with 2 operands) "v[78:81]":reg, "v2":reg

Line 10730: [Comment] 	;;#ASMEND
Line 10731: [Comment] 	;;#ASMSTART
Line 10732: [Instruction] ds_read_b128 (with 2 operands) "v[82:85]":reg, "v2 offset:1024":expr

Line 10733: [Comment] 	;;#ASMEND
Line 10734: [Comment] 	;;#ASMSTART
Line 10735: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg

Line 10736: [Comment] 	;;#ASMEND
Line 10737: [Comment] 	;;#ASMSTART
Line 10738: [Instruction] v_subrev_f32_dpp (with 6 operands) "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 10739: [Comment] 	;;#ASMEND
Line 10740: [Comment] 	;;#ASMSTART
Line 10741: [Instruction] v_subrev_f32_dpp (with 6 operands) "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 10742: [Comment] 	;;#ASMEND
Line 10743: [Comment] 	;;#ASMSTART
Line 10744: [Instruction] v_subrev_f32_dpp (with 6 operands) "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 10745: [Comment] 	;;#ASMEND
Line 10746: [Comment] 	;;#ASMSTART
Line 10747: [Instruction] v_subrev_f32_dpp (with 6 operands) "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 10748: [Comment] 	;;#ASMEND
Line 10749: [Comment] 	;;#ASMSTART
Line 10750: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 10751: [Comment] 	;;#ASMEND
Line 10752: [Comment] 	;;#ASMSTART
Line 10753: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg

Line 10754: [Comment] 	;;#ASMEND
Line 10755: [Comment] 	;;#ASMSTART
Line 10756: [Instruction] ds_read_b128 (with 2 operands) "v[86:89]":reg, "v2 offset:2048":expr

Line 10757: [Comment] 	;;#ASMEND
Line 10758: [Comment] 	;;#ASMSTART
Line 10759: [Instruction] ds_read_b128 (with 2 operands) "v[90:93]":reg, "v2 offset:3072":expr

Line 10760: [Comment] 	;;#ASMEND
Line 10761: [Comment] 	;;#ASMSTART
Line 10762: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg

Line 10763: [Comment] 	;;#ASMEND
Line 10764: [Comment] 	;;#ASMSTART
Line 10765: [Instruction] v_mul_f32_e32 (with 3 operands) "v50":reg, "0x3e0293ee":imm, "v50":reg

Line 10766: [Comment] 	;;#ASMEND
Line 10767: [Comment] 	;;#ASMSTART
Line 10768: [Instruction] v_mul_f32_e32 (with 3 operands) "v51":reg, "0x3e0293ee":imm, "v51":reg

Line 10769: [Comment] 	;;#ASMEND
Line 10770: [Comment] 	;;#ASMSTART
Line 10771: [Instruction] v_mul_f32_e32 (with 3 operands) "v52":reg, "0x3e0293ee":imm, "v52":reg

Line 10772: [Comment] 	;;#ASMEND
Line 10773: [Comment] 	;;#ASMSTART
Line 10774: [Instruction] v_mul_f32_e32 (with 3 operands) "v53":reg, "0x3e0293ee":imm, "v53":reg

Line 10775: [Comment] 	;;#ASMEND
Line 10776: [Comment] 	;;#ASMSTART
Line 10777: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 10778: [Comment] 	;;#ASMEND
Line 10779: [Comment] 	;;#ASMSTART
Line 10780: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm

Line 10781: [Comment] 	;;#ASMEND
Line 10782: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s8":reg, "v12":reg

Line 10783: [Comment] 	;;#ASMSTART
Line 10784: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[94:95]":reg, "v2":reg

Line 10785: [Comment] 	;;#ASMEND
Line 10786: [Comment] 	;;#ASMSTART
Line 10787: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[96:97]":reg, "v2 offset:256":expr

Line 10788: [Comment] 	;;#ASMEND
Line 10789: [Comment] 	;;#ASMSTART
Line 10790: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[98:99]":reg, "v2 offset:1024":expr

Line 10791: [Comment] 	;;#ASMEND
Line 10792: [Comment] 	;;#ASMSTART
Line 10793: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[100:101]":reg, "v2 offset:1280":expr

Line 10794: [Comment] 	;;#ASMEND
Line 10795: [Comment] 	;;#ASMSTART
Line 10796: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg

Line 10797: [Comment] 	;;#ASMEND
Line 10798: [Comment] 	;;#ASMSTART
Line 10799: [Instruction] v_subrev_f32_dpp (with 6 operands) "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 10800: [Comment] 	;;#ASMEND
Line 10801: [Comment] 	;;#ASMSTART
Line 10802: [Instruction] v_subrev_f32_dpp (with 6 operands) "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 10803: [Comment] 	;;#ASMEND
Line 10804: [Comment] 	;;#ASMSTART
Line 10805: [Instruction] v_subrev_f32_dpp (with 6 operands) "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 10806: [Comment] 	;;#ASMEND
Line 10807: [Comment] 	;;#ASMSTART
Line 10808: [Instruction] v_subrev_f32_dpp (with 6 operands) "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 10809: [Comment] 	;;#ASMEND
Line 10810: [Comment] 	;;#ASMSTART
Line 10811: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 10812: [Comment] 	;;#ASMEND
Line 10813: [Comment] 	;;#ASMSTART
Line 10814: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg

Line 10815: [Comment] 	;;#ASMEND
Line 10816: [Comment] 	;;#ASMSTART
Line 10817: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[102:103]":reg, "v2 offset:2048":expr

Line 10818: [Comment] 	;;#ASMEND
Line 10819: [Comment] 	;;#ASMSTART
Line 10820: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[104:105]":reg, "v2 offset:2304":expr

Line 10821: [Comment] 	;;#ASMEND
Line 10822: [Comment] 	;;#ASMSTART
Line 10823: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[106:107]":reg, "v2 offset:3072":expr

Line 10824: [Comment] 	;;#ASMEND
Line 10825: [Comment] 	;;#ASMSTART
Line 10826: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[108:109]":reg, "v2 offset:3328":expr

Line 10827: [Comment] 	;;#ASMEND
Line 10828: [Comment] 	;;#ASMSTART
Line 10829: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg

Line 10830: [Comment] 	;;#ASMEND
Line 10831: [Comment] 	;;#ASMSTART
Line 10832: [Instruction] v_mul_f32_e32 (with 3 operands) "v54":reg, "0x3e0293ee":imm, "v54":reg

Line 10833: [Comment] 	;;#ASMEND
Line 10834: [Comment] 	;;#ASMSTART
Line 10835: [Instruction] v_mul_f32_e32 (with 3 operands) "v55":reg, "0x3e0293ee":imm, "v55":reg

Line 10836: [Comment] 	;;#ASMEND
Line 10837: [Comment] 	;;#ASMSTART
Line 10838: [Instruction] v_mul_f32_e32 (with 3 operands) "v56":reg, "0x3e0293ee":imm, "v56":reg

Line 10839: [Comment] 	;;#ASMEND
Line 10840: [Comment] 	;;#ASMSTART
Line 10841: [Instruction] v_mul_f32_e32 (with 3 operands) "v57":reg, "0x3e0293ee":imm, "v57":reg

Line 10842: [Comment] 	;;#ASMEND
Line 10843: [Comment] 	;;#ASMSTART
Line 10844: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 10845: [Comment] 	;;#ASMEND
Line 10846: [Comment] 	;;#ASMSTART
Line 10847: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm

Line 10848: [Comment] 	;;#ASMEND
Line 10849: [Comment] 	;;#ASMSTART
Line 10850: [Instruction] v_subrev_f32_dpp (with 6 operands) "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 10851: [Comment] 	;;#ASMEND
Line 10852: [Comment] 	;;#ASMSTART
Line 10853: [Instruction] v_subrev_f32_dpp (with 6 operands) "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 10854: [Comment] 	;;#ASMEND
Line 10855: [Comment] 	;;#ASMSTART
Line 10856: [Instruction] v_subrev_f32_dpp (with 6 operands) "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 10857: [Comment] 	;;#ASMEND
Line 10858: [Comment] 	;;#ASMSTART
Line 10859: [Instruction] v_subrev_f32_dpp (with 6 operands) "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 10860: [Comment] 	;;#ASMEND
Line 10861: [Comment] 	;;#ASMSTART
Line 10862: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg

Line 10863: [Comment] 	;;#ASMEND
Line 10864: [Comment] 	;;#ASMSTART
Line 10865: [Instruction] v_exp_f32_e32 (with 2 operands) "v46":reg, "v46":reg

Line 10866: [Comment] 	;;#ASMEND
Line 10867: [Comment] 	;;#ASMSTART
Line 10868: [Instruction] v_exp_f32_e32 (with 2 operands) "v47":reg, "v47":reg

Line 10869: [Comment] 	;;#ASMEND
Line 10870: [Comment] 	;;#ASMSTART
Line 10871: [Instruction] v_exp_f32_e32 (with 2 operands) "v48":reg, "v48":reg

Line 10872: [Comment] 	;;#ASMEND
Line 10873: [Comment] 	;;#ASMSTART
Line 10874: [Instruction] v_exp_f32_e32 (with 2 operands) "v49":reg, "v49":reg

Line 10875: [Comment] 	;;#ASMEND
Line 10876: [Comment] 	;;#ASMSTART
Line 10877: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg

Line 10878: [Comment] 	;;#ASMEND
Line 10879: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s1":reg, "v12":reg

Line 10880: [Comment] 	;;#ASMSTART
Line 10881: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[112:113]":reg, "v2":reg

Line 10882: [Comment] 	;;#ASMEND
Line 10883: [Comment] 	;;#ASMSTART
Line 10884: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[114:115]":reg, "v2 offset:256":expr

Line 10885: [Comment] 	;;#ASMEND
Line 10886: [Comment] 	;;#ASMSTART
Line 10887: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg

Line 10888: [Comment] 	;;#ASMEND
Line 10889: [Comment] 	;;#ASMSTART
Line 10890: [Instruction] v_exp_f32_e32 (with 2 operands) "v50":reg, "v50":reg

Line 10891: [Comment] 	;;#ASMEND
Line 10892: [Comment] 	;;#ASMSTART
Line 10893: [Instruction] v_exp_f32_e32 (with 2 operands) "v51":reg, "v51":reg

Line 10894: [Comment] 	;;#ASMEND
Line 10895: [Comment] 	;;#ASMSTART
Line 10896: [Instruction] v_exp_f32_e32 (with 2 operands) "v52":reg, "v52":reg

Line 10897: [Comment] 	;;#ASMEND
Line 10898: [Comment] 	;;#ASMSTART
Line 10899: [Instruction] v_exp_f32_e32 (with 2 operands) "v53":reg, "v53":reg

Line 10900: [Comment] 	;;#ASMEND
Line 10901: [Comment] 	;;#ASMSTART
Line 10902: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm

Line 10903: [Comment] 	;;#ASMEND
Line 10904: [Comment] 	;;#ASMSTART
Line 10905: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[116:117]":reg, "v2 offset:1024":expr

Line 10906: [Comment] 	;;#ASMEND
Line 10907: [Comment] 	;;#ASMSTART
Line 10908: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[118:119]":reg, "v2 offset:1280":expr

Line 10909: [Comment] 	;;#ASMEND
Line 10910: [Comment] 	;;#ASMSTART
Line 10911: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg

Line 10912: [Comment] 	;;#ASMEND
Line 10913: [Comment] 	;;#ASMSTART
Line 10914: [Instruction] v_mul_f32_e32 (with 3 operands) "v58":reg, "0x3e0293ee":imm, "v58":reg

Line 10915: [Comment] 	;;#ASMEND
Line 10916: [Comment] 	;;#ASMSTART
Line 10917: [Instruction] v_mul_f32_e32 (with 3 operands) "v59":reg, "0x3e0293ee":imm, "v59":reg

Line 10918: [Comment] 	;;#ASMEND
Line 10919: [Comment] 	;;#ASMSTART
Line 10920: [Instruction] v_mul_f32_e32 (with 3 operands) "v60":reg, "0x3e0293ee":imm, "v60":reg

Line 10921: [Comment] 	;;#ASMEND
Line 10922: [Comment] 	;;#ASMSTART
Line 10923: [Instruction] v_mul_f32_e32 (with 3 operands) "v61":reg, "0x3e0293ee":imm, "v61":reg

Line 10924: [Comment] 	;;#ASMEND
Line 10925: [Comment] 	;;#ASMSTART
Line 10926: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg

Line 10927: [Comment] 	;;#ASMEND
Line 10928: [Comment] 	;;#ASMSTART
Line 10929: [Instruction] v_subrev_f32_dpp (with 6 operands) "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 10930: [Comment] 	;;#ASMEND
Line 10931: [Comment] 	;;#ASMSTART
Line 10932: [Instruction] v_subrev_f32_dpp (with 6 operands) "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 10933: [Comment] 	;;#ASMEND
Line 10934: [Comment] 	;;#ASMSTART
Line 10935: [Instruction] v_subrev_f32_dpp (with 6 operands) "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 10936: [Comment] 	;;#ASMEND
Line 10937: [Comment] 	;;#ASMSTART
Line 10938: [Instruction] v_subrev_f32_dpp (with 6 operands) "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 10939: [Comment] 	;;#ASMEND
Line 10940: [Comment] 	;;#ASMSTART
Line 10941: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg

Line 10942: [Comment] 	;;#ASMEND
Line 10943: [Comment] 	;;#ASMSTART
Line 10944: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v118":reg, "v46":reg, "v47":reg

Line 10945: [Comment] 	;;#ASMEND
Line 10946: [Comment] 	;;#ASMSTART
Line 10947: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v119":reg, "v48":reg, "v49":reg

Line 10948: [Comment] 	;;#ASMEND
Line 10949: [Comment] 	;;#ASMSTART
Line 10950: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm

Line 10951: [Comment] 	;;#ASMEND
Line 10952: [Comment] 	;;#ASMSTART
Line 10953: [Instruction] v_exp_f32_e32 (with 2 operands) "v54":reg, "v54":reg

Line 10954: [Comment] 	;;#ASMEND
Line 10955: [Comment] 	;;#ASMSTART
Line 10956: [Instruction] v_exp_f32_e32 (with 2 operands) "v55":reg, "v55":reg

Line 10957: [Comment] 	;;#ASMEND
Line 10958: [Comment] 	;;#ASMSTART
Line 10959: [Instruction] v_exp_f32_e32 (with 2 operands) "v56":reg, "v56":reg

Line 10960: [Comment] 	;;#ASMEND
Line 10961: [Comment] 	;;#ASMSTART
Line 10962: [Instruction] v_exp_f32_e32 (with 2 operands) "v57":reg, "v57":reg

Line 10963: [Comment] 	;;#ASMEND
Line 10964: [Comment] 	;;#ASMSTART
Line 10965: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg

Line 10966: [Comment] 	;;#ASMEND
Line 10967: [Comment] 	;;#ASMSTART
Line 10968: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v120":reg, "v50":reg, "v51":reg

Line 10969: [Comment] 	;;#ASMEND
Line 10970: [Comment] 	;;#ASMSTART
Line 10971: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v121":reg, "v52":reg, "v53":reg

Line 10972: [Comment] 	;;#ASMEND
Line 10973: [Comment] 	;;#ASMSTART
Line 10974: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg

Line 10975: [Comment] 	;;#ASMEND
Line 10976: [Comment] 	;;#ASMSTART
Line 10977: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[120:121]":reg, "v2 offset:2048":expr

Line 10978: [Comment] 	;;#ASMEND
Line 10979: [Comment] 	;;#ASMSTART
Line 10980: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[122:123]":reg, "v2 offset:2304":expr

Line 10981: [Comment] 	;;#ASMEND
Line 10982: [Comment] 	;;#ASMSTART
Line 10983: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg

Line 10984: [Comment] 	;;#ASMEND
Line 10985: [Comment] 	;;#ASMSTART
Line 10986: [Instruction] v_exp_f32_e32 (with 2 operands) "v58":reg, "v58":reg

Line 10987: [Comment] 	;;#ASMEND
Line 10988: [Comment] 	;;#ASMSTART
Line 10989: [Instruction] v_exp_f32_e32 (with 2 operands) "v59":reg, "v59":reg

Line 10990: [Comment] 	;;#ASMEND
Line 10991: [Comment] 	;;#ASMSTART
Line 10992: [Instruction] v_exp_f32_e32 (with 2 operands) "v60":reg, "v60":reg

Line 10993: [Comment] 	;;#ASMEND
Line 10994: [Comment] 	;;#ASMSTART
Line 10995: [Instruction] v_exp_f32_e32 (with 2 operands) "v61":reg, "v61":reg

Line 10996: [Comment] 	;;#ASMEND
Line 10997: [Comment] 	;;#ASMSTART
Line 10998: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm

Line 10999: [Comment] 	;;#ASMEND
Line 11000: [Comment] 	;;#ASMSTART
Line 11001: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[124:125]":reg, "v2 offset:3072":expr

Line 11002: [Comment] 	;;#ASMEND
Line 11003: [Comment] 	;;#ASMSTART
Line 11004: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[126:127]":reg, "v2 offset:3328":expr

Line 11005: [Comment] 	;;#ASMEND
Line 11006: [Comment] 	;;#ASMSTART
Line 11007: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg

Line 11008: [Comment] 	;;#ASMEND
Line 11009: [Comment] 	;;#ASMSTART
Line 11010: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v122":reg, "v54":reg, "v55":reg

Line 11011: [Comment] 	;;#ASMEND
Line 11012: [Comment] 	;;#ASMSTART
Line 11013: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v123":reg, "v56":reg, "v57":reg

Line 11014: [Comment] 	;;#ASMEND
Line 11015: [Comment] 	;;#ASMSTART
Line 11016: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v124":reg, "v58":reg, "v59":reg

Line 11017: [Comment] 	;;#ASMEND
Line 11018: [Comment] 	;;#ASMSTART
Line 11019: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v125":reg, "v60":reg, "v61":reg

Line 11020: [Comment] 	;;#ASMEND
Line 11021: [Comment] 	;;#ASMSTART
Line 11022: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg

Line 11023: [Comment] 	;;#ASMEND
Line 11024: [Comment] 	;;#ASMSTART
Line 11025: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v118":reg, "v120":reg

Line 11026: [Comment] 	;;#ASMEND
Line 11027: [Comment] 	;;#ASMSTART
Line 11028: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v119":reg, "v121":reg

Line 11029: [Comment] 	;;#ASMEND
Line 11030: [Comment] 	;;#ASMSTART
Line 11031: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v122":reg, "v124":reg

Line 11032: [Comment] 	;;#ASMEND
Line 11033: [Comment] 	;;#ASMSTART
Line 11034: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v123":reg, "v125":reg

Line 11035: [Comment] 	;;#ASMEND
Line 11036: [Comment] 	;;#ASMSTART
Line 11037: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg

Line 11038: [Comment] 	;;#ASMEND
Line 11039: [Comment] 	;;#ASMSTART
Line 11040: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 11041: [Comment] 	;;#ASMEND
Line 11042: [Comment] 	;;#ASMSTART
Line 11043: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg

Line 11044: [Comment] 	;;#ASMEND
Line 11045: [Comment] 	;;#ASMSTART
Line 11046: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[0:1]":reg, "v1":reg

Line 11047: [Comment] 	;;#ASMEND
Line 11048: [Comment] 	;;#ASMSTART
Line 11049: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[2:3]":reg, "v1 offset:4096":expr

Line 11050: [Comment] 	;;#ASMEND
Line 11051: [Comment] 	;;#ASMSTART
Line 11052: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[4:5]":reg, "v1 offset:512":expr

Line 11053: [Comment] 	;;#ASMEND
Line 11054: [Comment] 	;;#ASMSTART
Line 11055: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[6:7]":reg, "v1 offset:4608":expr

Line 11056: [Comment] 	;;#ASMEND
Line 11057: [Comment] 	;;#ASMSTART
Line 11058: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg

Line 11059: [Comment] 	;;#ASMEND
Line 11060: [Comment] 	;;#ASMSTART
Line 11061: [Instruction] v_subrev_f32_dpp (with 6 operands) "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 11062: [Comment] 	;;#ASMEND
Line 11063: [Comment] 	;;#ASMSTART
Line 11064: [Instruction] v_subrev_f32_dpp (with 6 operands) "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 11065: [Comment] 	;;#ASMEND
Line 11066: [Comment] 	;;#ASMSTART
Line 11067: [Instruction] v_subrev_f32_dpp (with 6 operands) "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 11068: [Comment] 	;;#ASMEND
Line 11069: [Comment] 	;;#ASMSTART
Line 11070: [Instruction] v_subrev_f32_dpp (with 6 operands) "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 11071: [Comment] 	;;#ASMEND
Line 11072: [Comment] 	;;#ASMSTART
Line 11073: [Instruction] v_subrev_f32_dpp (with 6 operands) "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 11074: [Comment] 	;;#ASMEND
Line 11075: [Comment] 	;;#ASMSTART
Line 11076: [Instruction] v_subrev_f32_dpp (with 6 operands) "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 11077: [Comment] 	;;#ASMEND
Line 11078: [Comment] 	;;#ASMSTART
Line 11079: [Instruction] v_subrev_f32_dpp (with 6 operands) "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 11080: [Comment] 	;;#ASMEND
Line 11081: [Comment] 	;;#ASMSTART
Line 11082: [Instruction] v_subrev_f32_dpp (with 6 operands) "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 11083: [Comment] 	;;#ASMEND
Line 11084: [Comment] 	;;#ASMSTART
Line 11085: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg

Line 11086: [Comment] 	;;#ASMEND
Line 11087: [Comment] 	;;#ASMSTART
Line 11088: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[8:9]":reg, "v1 offset:8192":expr

Line 11089: [Comment] 	;;#ASMEND
Line 11090: [Comment] 	;;#ASMSTART
Line 11091: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[10:11]":reg, "v1 offset:12288":expr

Line 11092: [Comment] 	;;#ASMEND
Line 11093: [Comment] 	;;#ASMSTART
Line 11094: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[12:13]":reg, "v1 offset:8704":expr

Line 11095: [Comment] 	;;#ASMEND
Line 11096: [Comment] 	;;#ASMSTART
Line 11097: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[14:15]":reg, "v1 offset:12800":expr

Line 11098: [Comment] 	;;#ASMEND
Line 11099: [Comment] 	;;#ASMSTART
Line 11100: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg

Line 11101: [Comment] 	;;#ASMEND
Line 11102: [Comment] 	;;#ASMSTART
Line 11103: [Instruction] v_mul_f32_e32 (with 3 operands) "v62":reg, "v46":reg, "v62":reg

Line 11104: [Comment] 	;;#ASMEND
Line 11105: [Comment] 	;;#ASMSTART
Line 11106: [Instruction] v_mul_f32_e32 (with 3 operands) "v63":reg, "v47":reg, "v63":reg

Line 11107: [Comment] 	;;#ASMEND
Line 11108: [Comment] 	;;#ASMSTART
Line 11109: [Instruction] v_mul_f32_e32 (with 3 operands) "v64":reg, "v48":reg, "v64":reg

Line 11110: [Comment] 	;;#ASMEND
Line 11111: [Comment] 	;;#ASMSTART
Line 11112: [Instruction] v_mul_f32_e32 (with 3 operands) "v65":reg, "v49":reg, "v65":reg

Line 11113: [Comment] 	;;#ASMEND
Line 11114: [Comment] 	;;#ASMSTART
Line 11115: [Instruction] v_mul_f32_e32 (with 3 operands) "v66":reg, "v50":reg, "v66":reg

Line 11116: [Comment] 	;;#ASMEND
Line 11117: [Comment] 	;;#ASMSTART
Line 11118: [Instruction] v_mul_f32_e32 (with 3 operands) "v67":reg, "v51":reg, "v67":reg

Line 11119: [Comment] 	;;#ASMEND
Line 11120: [Comment] 	;;#ASMSTART
Line 11121: [Instruction] v_mul_f32_e32 (with 3 operands) "v68":reg, "v52":reg, "v68":reg

Line 11122: [Comment] 	;;#ASMEND
Line 11123: [Comment] 	;;#ASMSTART
Line 11124: [Instruction] v_mul_f32_e32 (with 3 operands) "v69":reg, "v53":reg, "v69":reg

Line 11125: [Comment] 	;;#ASMEND
Line 11126: [Comment] 	;;#ASMSTART
Line 11127: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v62":reg, "v62":reg, "v63":reg

Line 11128: [Comment] 	;;#ASMEND
Line 11129: [Comment] 	;;#ASMSTART
Line 11130: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v63":reg, "v64":reg, "v65":reg

Line 11131: [Comment] 	;;#ASMEND
Line 11132: [Comment] 	;;#ASMSTART
Line 11133: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v64":reg, "v66":reg, "v67":reg

Line 11134: [Comment] 	;;#ASMEND
Line 11135: [Comment] 	;;#ASMSTART
Line 11136: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v65":reg, "v68":reg, "v69":reg

Line 11137: [Comment] 	;;#ASMEND
Line 11138: [Comment] 	;;#ASMSTART
Line 11139: [Instruction] v_subrev_f32_dpp (with 6 operands) "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 11140: [Comment] 	;;#ASMEND
Line 11141: [Comment] 	;;#ASMSTART
Line 11142: [Instruction] v_subrev_f32_dpp (with 6 operands) "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 11143: [Comment] 	;;#ASMEND
Line 11144: [Comment] 	;;#ASMSTART
Line 11145: [Instruction] v_subrev_f32_dpp (with 6 operands) "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 11146: [Comment] 	;;#ASMEND
Line 11147: [Comment] 	;;#ASMSTART
Line 11148: [Instruction] v_subrev_f32_dpp (with 6 operands) "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 11149: [Comment] 	;;#ASMEND
Line 11150: [Comment] 	;;#ASMSTART
Line 11151: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg

Line 11152: [Comment] 	;;#ASMEND
Line 11153: [Comment] 	;;#ASMSTART
Line 11154: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[16:17]":reg, "v1 offset:16384":expr

Line 11155: [Comment] 	;;#ASMEND
Line 11156: [Comment] 	;;#ASMSTART
Line 11157: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[18:19]":reg, "v1 offset:20480":expr

Line 11158: [Comment] 	;;#ASMEND
Line 11159: [Comment] 	;;#ASMSTART
Line 11160: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[62:63]":reg

Line 11161: [Comment] 	;;#ASMEND
Line 11162: [Instruction] s_addk_i32 (with 2 operands) "s22":reg, "0xc0":imm

Line 11163: [Comment] 	;;#ASMSTART
Line 11164: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[64:65] offset:512":reg

Line 11165: [Comment] 	;;#ASMEND
Line 11166: [Comment] 	;;#ASMSTART
Line 11167: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg

Line 11168: [Comment] 	;;#ASMEND
Line 11169: [Comment] 	;;#ASMSTART
Line 11170: [Instruction] v_subrev_f32_dpp (with 6 operands) "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 11171: [Comment] 	;;#ASMEND
Line 11172: [Comment] 	;;#ASMSTART
Line 11173: [Instruction] v_subrev_f32_dpp (with 6 operands) "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 11174: [Comment] 	;;#ASMEND
Line 11175: [Comment] 	;;#ASMSTART
Line 11176: [Instruction] v_subrev_f32_dpp (with 6 operands) "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 11177: [Comment] 	;;#ASMEND
Line 11178: [Comment] 	;;#ASMSTART
Line 11179: [Instruction] v_subrev_f32_dpp (with 6 operands) "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 11180: [Comment] 	;;#ASMEND
Line 11181: [Comment] 	;;#ASMSTART
Line 11182: [Instruction] v_mul_f32_e32 (with 3 operands) "v70":reg, "v54":reg, "v70":reg

Line 11183: [Comment] 	;;#ASMEND
Line 11184: [Comment] 	;;#ASMSTART
Line 11185: [Instruction] v_mul_f32_e32 (with 3 operands) "v71":reg, "v55":reg, "v71":reg

Line 11186: [Comment] 	;;#ASMEND
Line 11187: [Comment] 	;;#ASMSTART
Line 11188: [Instruction] v_mul_f32_e32 (with 3 operands) "v72":reg, "v56":reg, "v72":reg

Line 11189: [Comment] 	;;#ASMEND
Line 11190: [Comment] 	;;#ASMSTART
Line 11191: [Instruction] v_mul_f32_e32 (with 3 operands) "v73":reg, "v57":reg, "v73":reg

Line 11192: [Comment] 	;;#ASMEND
Line 11193: [Comment] 	;;#ASMSTART
Line 11194: [Instruction] v_mul_f32_e32 (with 3 operands) "v74":reg, "v58":reg, "v74":reg

Line 11195: [Comment] 	;;#ASMEND
Line 11196: [Comment] 	;;#ASMSTART
Line 11197: [Instruction] v_mul_f32_e32 (with 3 operands) "v75":reg, "v59":reg, "v75":reg

Line 11198: [Comment] 	;;#ASMEND
Line 11199: [Comment] 	;;#ASMSTART
Line 11200: [Instruction] v_mul_f32_e32 (with 3 operands) "v76":reg, "v60":reg, "v76":reg

Line 11201: [Comment] 	;;#ASMEND
Line 11202: [Comment] 	;;#ASMSTART
Line 11203: [Instruction] v_mul_f32_e32 (with 3 operands) "v77":reg, "v61":reg, "v77":reg

Line 11204: [Comment] 	;;#ASMEND
Line 11205: [Comment] 	;;#ASMSTART
Line 11206: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v66":reg, "v70":reg, "v71":reg

Line 11207: [Comment] 	;;#ASMEND
Line 11208: [Comment] 	;;#ASMSTART
Line 11209: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v67":reg, "v72":reg, "v73":reg

Line 11210: [Comment] 	;;#ASMEND
Line 11211: [Comment] 	;;#ASMSTART
Line 11212: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v68":reg, "v74":reg, "v75":reg

Line 11213: [Comment] 	;;#ASMEND
Line 11214: [Comment] 	;;#ASMSTART
Line 11215: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v69":reg, "v76":reg, "v77":reg

Line 11216: [Comment] 	;;#ASMEND
Line 11217: [Comment] 	;;#ASMSTART
Line 11218: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg

Line 11219: [Comment] 	;;#ASMEND
Line 11220: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s22":reg, "v13":reg

Line 11221: [Comment] 	;;#ASMSTART
Line 11222: [Instruction] ds_read_b32 (with 2 operands) "v126":reg, "v2":reg

Line 11223: [Unknown]
Line 11224: [Comment] 	;;#ASMEND
Line 11225: [Instruction] s_addk_i32 (with 2 operands) "s23":reg, "0xc0":imm

Line 11226: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s23":reg, "v13":reg

Line 11227: [Comment] 	;;#ASMSTART
Line 11228: [Instruction] ds_read_b32 (with 2 operands) "v127":reg, "v2":reg

Line 11229: [Unknown]
Line 11230: [Comment] 	;;#ASMEND
Line 11231: [Comment] 	;;#ASMSTART
Line 11232: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[66:67] offset:1024":reg

Line 11233: [Comment] 	;;#ASMEND
Line 11234: [Comment] 	;;#ASMSTART
Line 11235: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[68:69] offset:1536":reg

Line 11236: [Comment] 	;;#ASMEND
Line 11237: [Comment] 	;;#ASMSTART
Line 11238: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg

Line 11239: [Comment] 	;;#ASMEND
Line 11240: [Comment] 	;;#ASMSTART
Line 11241: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v62":reg, "v64":reg

Line 11242: [Comment] 	;;#ASMEND
Line 11243: [Comment] 	;;#ASMSTART
Line 11244: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v63":reg, "v65":reg

Line 11245: [Comment] 	;;#ASMEND
Line 11246: [Comment] 	;;#ASMSTART
Line 11247: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v66":reg, "v68":reg

Line 11248: [Comment] 	;;#ASMEND
Line 11249: [Comment] 	;;#ASMSTART
Line 11250: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v67":reg, "v69":reg

Line 11251: [Comment] 	;;#ASMEND
Line 11252: [Comment] 	;;#ASMSTART
Line 11253: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(12)":expr

Line 11254: [Comment] 	;;#ASMEND
Line 11255: [Comment] 	;;#ASMSTART
Line 11256: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg

Line 11257: [Comment] 	;;#ASMEND
Line 11258: [Comment] 	;;#ASMSTART
Line 11259: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[20:21]":reg, "v1 offset:16896":expr

Line 11260: [Comment] 	;;#ASMEND
Line 11261: [Comment] 	;;#ASMSTART
Line 11262: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[22:23]":reg, "v1 offset:20992":expr

Line 11263: [Comment] 	;;#ASMEND
Line 11264: [Comment] 	;;#ASMSTART
Line 11265: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[24:25]":reg, "v1 offset:24576":expr

Line 11266: [Comment] 	;;#ASMEND
Line 11267: [Comment] 	;;#ASMSTART
Line 11268: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[26:27]":reg, "v1 offset:28672":expr

Line 11269: [Comment] 	;;#ASMEND
Line 11270: [Comment] 	;;#ASMSTART
Line 11271: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[28:29]":reg, "v1 offset:25088":expr

Line 11272: [Comment] 	;;#ASMEND
Line 11273: [Comment] 	;;#ASMSTART
Line 11274: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[30:31]":reg, "v1 offset:29184":expr

Line 11275: [Comment] 	;;#ASMEND
Line 11276: [Comment] 	;;#ASMSTART
Line 11277: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[32:33]":reg, "v1 offset:32768":expr

Line 11278: [Comment] 	;;#ASMEND
Line 11279: [Comment] 	;;#ASMSTART
Line 11280: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[34:35]":reg, "v1 offset:36864":expr

Line 11281: [Comment] 	;;#ASMEND
Line 11282: [Comment] 	;;#ASMSTART
Line 11283: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg

Line 11284: [Comment] 	;;#ASMEND
Line 11285: [Comment] 	;;#ASMSTART
Line 11286: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 11287: [Comment] 	;;#ASMEND
Line 11288: [Instruction] s_barrier (with 0 operands)

Line 11289: [Comment] 	;;#ASMSTART
Line 11290: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg

Line 11291: [Comment] 	;;#ASMEND
Line 11292: [Comment] 	;;#ASMSTART
Line 11293: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[30:31]":reg, "v4":reg

Line 11294: [Comment] 	;;#ASMEND
Line 11295: [Comment] 	;;#ASMSTART
Line 11296: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[32:33]":reg, "v4 offset:512":expr

Line 11297: [Comment] 	;;#ASMEND
Line 11298: [Comment] 	;;#ASMSTART
Line 11299: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[34:35]":reg, "v4 offset:1024":expr

Line 11300: [Comment] 	;;#ASMEND
Line 11301: [Comment] 	;;#ASMSTART
Line 11302: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[36:37]":reg, "v4 offset:1536":expr

Line 11303: [Comment] 	;;#ASMEND
Line 11304: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s0":reg, "s13":reg

Line 11305: [Comment] 	;;#ASMSTART
Line 11306: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[38:39]":reg, "v4 offset:2048":expr

Line 11307: [Comment] 	;;#ASMEND
Line 11308: [Instruction] s_ashr_i32 (with 3 operands) "s1":reg, "s0":reg, "31":imm

Line 11309: [Comment] 	;;#ASMSTART
Line 11310: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[40:41]":reg, "v4 offset:2560":expr

Line 11311: [Comment] 	;;#ASMEND
Line 11312: [Instruction] s_lshl_b64 (with 3 operands) "s[8:9]":reg, "s[0:1]":reg, "1":imm

Line 11313: [Comment] 	;;#ASMSTART
Line 11314: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[42:43]":reg, "v4 offset:3072":expr

Line 11315: [Comment] 	;;#ASMEND
Line 11316: [Instruction] s_add_u32 (with 3 operands) "s8":reg, "s6":reg, "s8":reg

Line 11317: [Comment] 	;;#ASMSTART
Line 11318: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[44:45]":reg, "v4 offset:3584":expr

Line 11319: [Comment] 	;;#ASMEND
Line 11320: [Comment] 	;;#ASMSTART
Line 11321: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg

Line 11322: [Comment] 	;;#ASMEND
Line 11323: [Comment] 	;;#ASMSTART
Line 11324: [Instruction] v_mul_f32_e32 (with 3 operands) "v126":reg, "0x3fb8aa3b":imm, "v126":reg

Line 11325: [Comment] 	;;#ASMEND
Line 11326: [Instruction] s_addc_u32 (with 3 operands) "s9":reg, "s7":reg, "s9":reg

Line 11327: [Comment] 	;;#ASMSTART
Line 11328: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v110":reg, "v110":reg, "v111":reg

Line 11329: [Comment] 	;;#ASMEND
Line 11330: [Comment] 	;;#ASMSTART
Line 11331: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v111":reg, "v112":reg, "v113":reg

Line 11332: [Comment] 	;;#ASMEND
Line 11333: [Comment] 	;;#ASMSTART
Line 11334: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label

Line 11335: [Comment] 	;;#ASMEND
Line 11336: [Comment] 	;;#ASMSTART
Line 11337: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label

Line 11338: [Comment] 	;;#ASMEND
Line 11339: [Comment] 	;;#ASMSTART
Line 11340: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg

Line 11341: [Comment] 	;;#ASMEND
Line 11342: [Comment] 	;;#ASMSTART
Line 11343: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[46:47]":reg, "v4 offset:4096":expr

Line 11344: [Comment] 	;;#ASMEND
Line 11345: [Comment] 	;;#ASMSTART
Line 11346: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[48:49]":reg, "v4 offset:4608":expr

Line 11347: [Comment] 	;;#ASMEND
Line 11348: [Comment] 	;;#ASMSTART
Line 11349: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[50:51]":reg, "v4 offset:5120":expr

Line 11350: [Comment] 	;;#ASMEND
Line 11351: [Comment] 	;;#ASMSTART
Line 11352: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[52:53]":reg, "v4 offset:5632":expr

Line 11353: [Comment] 	;;#ASMEND
Line 11354: [Comment] 	;;#ASMSTART
Line 11355: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[36:37]":reg, "v1 offset:33280":expr

Line 11356: [Comment] 	;;#ASMEND
Line 11357: [Comment] 	;;#ASMSTART
Line 11358: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[38:39]":reg, "v1 offset:37376":expr

Line 11359: [Comment] 	;;#ASMEND
Line 11360: [Comment] 	;;#ASMSTART
Line 11361: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[40:41]":reg, "v1 offset:40960":expr

Line 11362: [Comment] 	;;#ASMEND
Line 11363: [Comment] 	;;#ASMSTART
Line 11364: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[42:43]":reg, "v1 offset:45056":expr

Line 11365: [Comment] 	;;#ASMEND
Line 11366: [Comment] 	;;#ASMSTART
Line 11367: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg

Line 11368: [Comment] 	;;#ASMEND
Line 11369: [Comment] 	;;#ASMSTART
Line 11370: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v114":reg, "v114":reg, "v115":reg

Line 11371: [Comment] 	;;#ASMEND
Line 11372: [Comment] 	;;#ASMSTART
Line 11373: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v115":reg, "v116":reg, "v117":reg

Line 11374: [Comment] 	;;#ASMEND
Line 11375: [Comment] 	;;#ASMSTART
Line 11376: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label

Line 11377: [Comment] 	;;#ASMEND
Line 11378: [Comment] 	;;#ASMSTART
Line 11379: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label

Line 11380: [Comment] 	;;#ASMEND
Line 11381: [Comment] 	;;#ASMSTART
Line 11382: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg

Line 11383: [Comment] 	;;#ASMEND
Line 11384: [Comment] 	;;#ASMSTART
Line 11385: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[54:55]":reg, "v4 offset:6144":expr

Line 11386: [Comment] 	;;#ASMEND
Line 11387: [Comment] 	;;#ASMSTART
Line 11388: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[56:57]":reg, "v4 offset:6656":expr

Line 11389: [Comment] 	;;#ASMEND
Line 11390: [Comment] 	;;#ASMSTART
Line 11391: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[58:59]":reg, "v4 offset:7168":expr

Line 11392: [Comment] 	;;#ASMEND
Line 11393: [Comment] 	;;#ASMSTART
Line 11394: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[60:61]":reg, "v4 offset:7680":expr

Line 11395: [Comment] 	;;#ASMEND
Line 11396: [Comment] 	;;#ASMSTART
Line 11397: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[44:45]":reg, "v1 offset:41472":expr

Line 11398: [Comment] 	;;#ASMEND
Line 11399: [Comment] 	;;#ASMSTART
Line 11400: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[46:47]":reg, "v1 offset:45568":expr

Line 11401: [Comment] 	;;#ASMEND
Line 11402: [Comment] 	;;#ASMSTART
Line 11403: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg

Line 11404: [Comment] 	;;#ASMEND
Line 11405: [Comment] 	;;#ASMSTART
Line 11406: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 11407: [Comment] 	;;#ASMEND
Line 11408: [Instruction] s_barrier (with 0 operands)

Line 11409: [Comment] 	;;#ASMSTART
Line 11410: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm

Line 11411: [Comment] 	;;#ASMEND
Line 11412: [Comment] 	;;#ASMSTART
Line 11413: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[62:63]":reg, "v1 offset:49152":expr

Line 11414: [Comment] 	;;#ASMEND
Line 11415: [Comment] 	;;#ASMSTART
Line 11416: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[64:65]":reg, "v1 offset:53248":expr

Line 11417: [Comment] 	;;#ASMEND
Line 11418: [Comment] 	;;#ASMSTART
Line 11419: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[66:67]":reg, "v1 offset:49664":expr

Line 11420: [Comment] 	;;#ASMEND
Line 11421: [Comment] 	;;#ASMSTART
Line 11422: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[68:69]":reg, "v1 offset:53760":expr

Line 11423: [Comment] 	;;#ASMEND
Line 11424: [Comment] 	;;#ASMSTART
Line 11425: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg

Line 11426: [Comment] 	;;#ASMEND
Line 11427: [Comment] 	;;#ASMSTART
Line 11428: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg

Line 11429: [Comment] 	;;#ASMEND
Line 11430: [Comment] 	;;#ASMSTART
Line 11431: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[70:71]":reg, "v1 offset:57344":expr

Line 11432: [Comment] 	;;#ASMEND
Line 11433: [Comment] 	;;#ASMSTART
Line 11434: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[72:73]":reg, "v1 offset:61440":expr

Line 11435: [Comment] 	;;#ASMEND
Line 11436: [Comment] 	;;#ASMSTART
Line 11437: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[74:75]":reg, "v1 offset:57856":expr

Line 11438: [Comment] 	;;#ASMEND
Line 11439: [Instruction] s_addk_i32 (with 2 operands) "s19":reg, "0x3000":imm

Line 11440: [Comment] 	;;#ASMSTART
Line 11441: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[76:77]":reg, "v1 offset:61952":expr

Line 11442: [Comment] 	;;#ASMEND
Line 11443: [Comment] 	;;#ASMSTART
Line 11444: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg

Line 11445: [Comment] 	;;#ASMEND
Line 11446: [Comment] 	;;#ASMSTART
Line 11447: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg

Line 11448: [Comment] 	;;#ASMEND
Line 11449: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s19":reg, "v11":reg

Line 11450: [Comment] 	;;#ASMSTART
Line 11451: [Instruction] ds_read_b128 (with 2 operands) "a[112:115]":reg, "v2":reg

Line 11452: [Comment] 	;;#ASMEND
Line 11453: [Comment] 	;;#ASMSTART
Line 11454: [Instruction] ds_read_b128 (with 2 operands) "a[116:119]":reg, "v2 offset:1024":expr

Line 11455: [Comment] 	;;#ASMEND
Line 11456: [Comment] 	;;#ASMSTART
Line 11457: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg

Line 11458: [Comment] 	;;#ASMEND
Line 11459: [Comment] 	;;#ASMSTART
Line 11460: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(4)":expr

Line 11461: [Comment] 	;;#ASMEND
Line 11462: [Instruction] s_barrier (with 0 operands)

Line 11463: [Comment] 	;;#ASMSTART
Line 11464: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg

Line 11465: [Comment] 	;;#ASMEND
Line 11466: [Comment] 	;;#ASMSTART
Line 11467: [Instruction] ds_read_b128 (with 2 operands) "a[120:123]":reg, "v2 offset:2048":expr

Line 11468: [Comment] 	;;#ASMEND
Line 11469: [Comment] 	;;#ASMSTART
Line 11470: [Instruction] ds_read_b128 (with 2 operands) "a[124:127]":reg, "v2 offset:3072":expr

Line 11471: [Comment] 	;;#ASMEND
Line 11472: [Comment] 	;;#ASMSTART
Line 11473: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg

Line 11474: [Comment] 	;;#ASMEND
Line 11475: [Comment] 	;;#ASMSTART
Line 11476: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm

Line 11477: [Comment] 	;;#ASMEND
Line 11478: [Comment] 	;;#ASMSTART
Line 11479: [Instruction] ds_read_b128 (with 2 operands) "a[0:3]":reg, "v10":reg

Line 11480: [Comment] 	;;#ASMEND
Line 11481: [Comment] 	;;#ASMSTART
Line 11482: [Instruction] ds_read_b128 (with 2 operands) "a[4:7]":reg, "v10 offset:1024":expr

Line 11483: [Comment] 	;;#ASMEND
Line 11484: [Comment] 	;;#ASMSTART
Line 11485: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg

Line 11486: [Comment] 	;;#ASMEND
Line 11487: [Comment] 	;;#ASMSTART
Line 11488: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg

Line 11489: [Comment] 	;;#ASMEND
Line 11490: [Comment] 	;;#ASMSTART
Line 11491: [Instruction] ds_read_b128 (with 2 operands) "a[8:11]":reg, "v10 offset:2048":expr

Line 11492: [Comment] 	;;#ASMEND
Line 11493: [Comment] 	;;#ASMSTART
Line 11494: [Instruction] ds_read_b128 (with 2 operands) "a[12:15]":reg, "v10 offset:3072":expr

Line 11495: [Comment] 	;;#ASMEND
Line 11496: [Comment] 	;;#ASMSTART
Line 11497: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg

Line 11498: [Comment] 	;;#ASMEND
Line 11499: [Comment] 	;;#ASMSTART
Line 11500: [Instruction] v_mul_f32_e32 (with 3 operands) "v110":reg, "0x3db504f3":imm, "v110":reg

Line 11501: [Comment] 	;;#ASMEND
Line 11502: [Comment] 	;;#ASMSTART
Line 11503: [Instruction] v_mul_f32_e32 (with 3 operands) "v111":reg, "0x3db504f3":imm, "v111":reg

Line 11504: [Comment] 	;;#ASMEND
Line 11505: [Comment] 	;;#ASMSTART
Line 11506: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg

Line 11507: [Comment] 	;;#ASMEND
Line 11508: [Comment] 	;;#ASMSTART
Line 11509: [Instruction] ds_read_b128 (with 2 operands) "a[16:19]":reg, "v10 offset:4096":expr

Line 11510: [Comment] 	;;#ASMEND
Line 11511: [Comment] 	;;#ASMSTART
Line 11512: [Instruction] ds_read_b128 (with 2 operands) "a[20:23]":reg, "v10 offset:5120":expr

Line 11513: [Comment] 	;;#ASMEND
Line 11514: [Comment] 	;;#ASMSTART
Line 11515: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg

Line 11516: [Comment] 	;;#ASMEND
Line 11517: [Comment] 	;;#ASMSTART
Line 11518: [Instruction] v_mul_f32_e32 (with 3 operands) "v112":reg, "0x3db504f3":imm, "v112":reg

Line 11519: [Comment] 	;;#ASMEND
Line 11520: [Comment] 	;;#ASMSTART
Line 11521: [Instruction] v_mul_f32_e32 (with 3 operands) "v113":reg, "0x3db504f3":imm, "v113":reg

Line 11522: [Comment] 	;;#ASMEND
Line 11523: [Comment] 	;;#ASMSTART
Line 11524: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(10)":expr

Line 11525: [Comment] 	;;#ASMEND
Line 11526: [Comment] 	;;#ASMSTART
Line 11527: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg

Line 11528: [Comment] 	;;#ASMEND
Line 11529: [Comment] 	;;#ASMSTART
Line 11530: [Instruction] ds_read_b128 (with 2 operands) "a[24:27]":reg, "v10 offset:6144":expr

Line 11531: [Comment] 	;;#ASMEND
Line 11532: [Comment] 	;;#ASMSTART
Line 11533: [Instruction] ds_read_b128 (with 2 operands) "a[28:31]":reg, "v10 offset:7168":expr

Line 11534: [Comment] 	;;#ASMEND
Line 11535: [Comment] 	;;#ASMSTART
Line 11536: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg

Line 11537: [Comment] 	;;#ASMEND
Line 11538: [Comment] 	;;#ASMSTART
Line 11539: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(2)":expr

Line 11540: [Comment] 	;;#ASMEND
Line 11541: [Comment] 	;;#ASMSTART
Line 11542: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm

Line 11543: [Comment] 	;;#ASMEND
Line 11544: [Comment] 	;;#ASMSTART
Line 11545: [Instruction] ds_read_b128 (with 2 operands) "a[32:35]":reg, "v10 offset:8192":expr

Line 11546: [Comment] 	;;#ASMEND
Line 11547: [Comment] 	;;#ASMSTART
Line 11548: [Instruction] ds_read_b128 (with 2 operands) "a[36:39]":reg, "v10 offset:9216":expr

Line 11549: [Comment] 	;;#ASMEND
Line 11550: [Comment] 	;;#ASMSTART
Line 11551: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg

Line 11552: [Comment] 	;;#ASMEND
Line 11553: [Comment] 	;;#ASMSTART
Line 11554: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg

Line 11555: [Comment] 	;;#ASMEND
Line 11556: [Comment] 	;;#ASMSTART
Line 11557: [Instruction] ds_read_b128 (with 2 operands) "a[40:43]":reg, "v10 offset:10240":expr

Line 11558: [Comment] 	;;#ASMEND
Line 11559: [Comment] 	;;#ASMSTART
Line 11560: [Instruction] ds_read_b128 (with 2 operands) "a[44:47]":reg, "v10 offset:11264":expr

Line 11561: [Comment] 	;;#ASMEND
Line 11562: [Comment] 	;;#ASMSTART
Line 11563: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg

Line 11564: [Comment] 	;;#ASMEND
Line 11565: [Comment] 	;;#ASMSTART
Line 11566: [Instruction] v_mul_f32_e32 (with 3 operands) "v114":reg, "0x3db504f3":imm, "v114":reg

Line 11567: [Comment] 	;;#ASMEND
Line 11568: [Comment] 	;;#ASMSTART
Line 11569: [Instruction] v_mul_f32_e32 (with 3 operands) "v115":reg, "0x3db504f3":imm, "v115":reg

Line 11570: [Comment] 	;;#ASMEND
Line 11571: [Comment] 	;;#ASMSTART
Line 11572: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm

Line 11573: [Comment] 	;;#ASMEND
Line 11574: [Comment] 	;;#ASMSTART
Line 11575: [Instruction] ds_read_b128 (with 2 operands) "v[62:65]":reg, "v10 offset:12288":expr

Line 11576: [Comment] 	;;#ASMEND
Line 11577: [Comment] 	;;#ASMSTART
Line 11578: [Instruction] ds_read_b128 (with 2 operands) "v[66:69]":reg, "v10 offset:13312":expr

Line 11579: [Comment] 	;;#ASMEND
Line 11580: [Comment] 	;;#ASMSTART
Line 11581: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg

Line 11582: [Comment] 	;;#ASMEND
Line 11583: [Comment] 	;;#ASMSTART
Line 11584: [Instruction] v_mul_f32_e32 (with 3 operands) "v116":reg, "0x3db504f3":imm, "v116":reg

Line 11585: [Comment] 	;;#ASMEND
Line 11586: [Comment] 	;;#ASMSTART
Line 11587: [Instruction] v_mul_f32_e32 (with 3 operands) "v117":reg, "0x3db504f3":imm, "v117":reg

Line 11588: [Comment] 	;;#ASMEND
Line 11589: [Comment] 	;;#ASMSTART
Line 11590: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg

Line 11591: [Comment] 	;;#ASMEND
Line 11592: [Comment] 	;;#ASMSTART
Line 11593: [Instruction] ds_read_b128 (with 2 operands) "v[70:73]":reg, "v10 offset:14336":expr

Line 11594: [Comment] 	;;#ASMEND
Line 11595: [Instruction] s_addk_i32 (with 2 operands) "s17":reg, "0x3000":imm

Line 11596: [Comment] 	;;#ASMSTART
Line 11597: [Instruction] ds_read_b128 (with 2 operands) "v[74:77]":reg, "v10 offset:15360":expr

Line 11598: [Comment] 	;;#ASMEND
Line 11599: [Comment] 	;;#ASMSTART
Line 11600: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg

Line 11601: [Comment] 	;;#ASMEND
Line 11602: [Comment] 	;;#ASMSTART
Line 11603: [Instruction] v_mul_f32_e32 (with 3 operands) "v46":reg, "0x3e0293ee":imm, "v46":reg

Line 11604: [Comment] 	;;#ASMEND
Line 11605: [Comment] 	;;#ASMSTART
Line 11606: [Instruction] v_mul_f32_e32 (with 3 operands) "v47":reg, "0x3e0293ee":imm, "v47":reg

Line 11607: [Comment] 	;;#ASMEND
Line 11608: [Comment] 	;;#ASMSTART
Line 11609: [Instruction] v_mul_f32_e32 (with 3 operands) "v48":reg, "0x3e0293ee":imm, "v48":reg

Line 11610: [Comment] 	;;#ASMEND
Line 11611: [Comment] 	;;#ASMSTART
Line 11612: [Instruction] v_mul_f32_e32 (with 3 operands) "v49":reg, "0x3e0293ee":imm, "v49":reg

Line 11613: [Comment] 	;;#ASMEND
Line 11614: [Comment] 	;;#ASMSTART
Line 11615: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 11616: [Comment] 	;;#ASMEND
Line 11617: [Comment] 	;;#ASMSTART
Line 11618: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm

Line 11619: [Comment] 	;;#ASMEND
Line 11620: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s17":reg, "v11":reg

Line 11621: [Comment] 	;;#ASMSTART
Line 11622: [Instruction] ds_read_b128 (with 2 operands) "v[78:81]":reg, "v2":reg

Line 11623: [Comment] 	;;#ASMEND
Line 11624: [Comment] 	;;#ASMSTART
Line 11625: [Instruction] ds_read_b128 (with 2 operands) "v[82:85]":reg, "v2 offset:1024":expr

Line 11626: [Comment] 	;;#ASMEND
Line 11627: [Comment] 	;;#ASMSTART
Line 11628: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg

Line 11629: [Comment] 	;;#ASMEND
Line 11630: [Comment] 	;;#ASMSTART
Line 11631: [Instruction] v_subrev_f32_dpp (with 6 operands) "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 11632: [Comment] 	;;#ASMEND
Line 11633: [Comment] 	;;#ASMSTART
Line 11634: [Instruction] v_subrev_f32_dpp (with 6 operands) "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 11635: [Comment] 	;;#ASMEND
Line 11636: [Comment] 	;;#ASMSTART
Line 11637: [Instruction] v_subrev_f32_dpp (with 6 operands) "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 11638: [Comment] 	;;#ASMEND
Line 11639: [Comment] 	;;#ASMSTART
Line 11640: [Instruction] v_subrev_f32_dpp (with 6 operands) "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 11641: [Comment] 	;;#ASMEND
Line 11642: [Comment] 	;;#ASMSTART
Line 11643: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 11644: [Comment] 	;;#ASMEND
Line 11645: [Comment] 	;;#ASMSTART
Line 11646: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg

Line 11647: [Comment] 	;;#ASMEND
Line 11648: [Comment] 	;;#ASMSTART
Line 11649: [Instruction] ds_read_b128 (with 2 operands) "v[86:89]":reg, "v2 offset:2048":expr

Line 11650: [Comment] 	;;#ASMEND
Line 11651: [Comment] 	;;#ASMSTART
Line 11652: [Instruction] ds_read_b128 (with 2 operands) "v[90:93]":reg, "v2 offset:3072":expr

Line 11653: [Comment] 	;;#ASMEND
Line 11654: [Comment] 	;;#ASMSTART
Line 11655: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg

Line 11656: [Comment] 	;;#ASMEND
Line 11657: [Comment] 	;;#ASMSTART
Line 11658: [Instruction] v_mul_f32_e32 (with 3 operands) "v50":reg, "0x3e0293ee":imm, "v50":reg

Line 11659: [Comment] 	;;#ASMEND
Line 11660: [Comment] 	;;#ASMSTART
Line 11661: [Instruction] v_mul_f32_e32 (with 3 operands) "v51":reg, "0x3e0293ee":imm, "v51":reg

Line 11662: [Comment] 	;;#ASMEND
Line 11663: [Comment] 	;;#ASMSTART
Line 11664: [Instruction] v_mul_f32_e32 (with 3 operands) "v52":reg, "0x3e0293ee":imm, "v52":reg

Line 11665: [Comment] 	;;#ASMEND
Line 11666: [Comment] 	;;#ASMSTART
Line 11667: [Instruction] v_mul_f32_e32 (with 3 operands) "v53":reg, "0x3e0293ee":imm, "v53":reg

Line 11668: [Comment] 	;;#ASMEND
Line 11669: [Comment] 	;;#ASMSTART
Line 11670: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 11671: [Comment] 	;;#ASMEND
Line 11672: [Comment] 	;;#ASMSTART
Line 11673: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm

Line 11674: [Comment] 	;;#ASMEND
Line 11675: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s17":reg, "v12":reg

Line 11676: [Comment] 	;;#ASMSTART
Line 11677: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[94:95]":reg, "v2":reg

Line 11678: [Comment] 	;;#ASMEND
Line 11679: [Comment] 	;;#ASMSTART
Line 11680: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[96:97]":reg, "v2 offset:256":expr

Line 11681: [Comment] 	;;#ASMEND
Line 11682: [Comment] 	;;#ASMSTART
Line 11683: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[98:99]":reg, "v2 offset:1024":expr

Line 11684: [Comment] 	;;#ASMEND
Line 11685: [Comment] 	;;#ASMSTART
Line 11686: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[100:101]":reg, "v2 offset:1280":expr

Line 11687: [Comment] 	;;#ASMEND
Line 11688: [Comment] 	;;#ASMSTART
Line 11689: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg

Line 11690: [Comment] 	;;#ASMEND
Line 11691: [Comment] 	;;#ASMSTART
Line 11692: [Instruction] v_subrev_f32_dpp (with 6 operands) "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 11693: [Comment] 	;;#ASMEND
Line 11694: [Comment] 	;;#ASMSTART
Line 11695: [Instruction] v_subrev_f32_dpp (with 6 operands) "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 11696: [Comment] 	;;#ASMEND
Line 11697: [Comment] 	;;#ASMSTART
Line 11698: [Instruction] v_subrev_f32_dpp (with 6 operands) "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 11699: [Comment] 	;;#ASMEND
Line 11700: [Comment] 	;;#ASMSTART
Line 11701: [Instruction] v_subrev_f32_dpp (with 6 operands) "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 11702: [Comment] 	;;#ASMEND
Line 11703: [Comment] 	;;#ASMSTART
Line 11704: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 11705: [Comment] 	;;#ASMEND
Line 11706: [Comment] 	;;#ASMSTART
Line 11707: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg

Line 11708: [Comment] 	;;#ASMEND
Line 11709: [Comment] 	;;#ASMSTART
Line 11710: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[102:103]":reg, "v2 offset:2048":expr

Line 11711: [Comment] 	;;#ASMEND
Line 11712: [Comment] 	;;#ASMSTART
Line 11713: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[104:105]":reg, "v2 offset:2304":expr

Line 11714: [Comment] 	;;#ASMEND
Line 11715: [Comment] 	;;#ASMSTART
Line 11716: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[106:107]":reg, "v2 offset:3072":expr

Line 11717: [Comment] 	;;#ASMEND
Line 11718: [Comment] 	;;#ASMSTART
Line 11719: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[108:109]":reg, "v2 offset:3328":expr

Line 11720: [Comment] 	;;#ASMEND
Line 11721: [Comment] 	;;#ASMSTART
Line 11722: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg

Line 11723: [Comment] 	;;#ASMEND
Line 11724: [Comment] 	;;#ASMSTART
Line 11725: [Instruction] v_mul_f32_e32 (with 3 operands) "v54":reg, "0x3e0293ee":imm, "v54":reg

Line 11726: [Comment] 	;;#ASMEND
Line 11727: [Comment] 	;;#ASMSTART
Line 11728: [Instruction] v_mul_f32_e32 (with 3 operands) "v55":reg, "0x3e0293ee":imm, "v55":reg

Line 11729: [Comment] 	;;#ASMEND
Line 11730: [Comment] 	;;#ASMSTART
Line 11731: [Instruction] v_mul_f32_e32 (with 3 operands) "v56":reg, "0x3e0293ee":imm, "v56":reg

Line 11732: [Comment] 	;;#ASMEND
Line 11733: [Comment] 	;;#ASMSTART
Line 11734: [Instruction] v_mul_f32_e32 (with 3 operands) "v57":reg, "0x3e0293ee":imm, "v57":reg

Line 11735: [Comment] 	;;#ASMEND
Line 11736: [Comment] 	;;#ASMSTART
Line 11737: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 11738: [Comment] 	;;#ASMEND
Line 11739: [Comment] 	;;#ASMSTART
Line 11740: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm

Line 11741: [Comment] 	;;#ASMEND
Line 11742: [Comment] 	;;#ASMSTART
Line 11743: [Instruction] v_subrev_f32_dpp (with 6 operands) "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 11744: [Comment] 	;;#ASMEND
Line 11745: [Comment] 	;;#ASMSTART
Line 11746: [Instruction] v_subrev_f32_dpp (with 6 operands) "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 11747: [Comment] 	;;#ASMEND
Line 11748: [Comment] 	;;#ASMSTART
Line 11749: [Instruction] v_subrev_f32_dpp (with 6 operands) "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 11750: [Comment] 	;;#ASMEND
Line 11751: [Comment] 	;;#ASMSTART
Line 11752: [Instruction] v_subrev_f32_dpp (with 6 operands) "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 11753: [Comment] 	;;#ASMEND
Line 11754: [Comment] 	;;#ASMSTART
Line 11755: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg

Line 11756: [Comment] 	;;#ASMEND
Line 11757: [Comment] 	;;#ASMSTART
Line 11758: [Instruction] v_exp_f32_e32 (with 2 operands) "v46":reg, "v46":reg

Line 11759: [Comment] 	;;#ASMEND
Line 11760: [Comment] 	;;#ASMSTART
Line 11761: [Instruction] v_exp_f32_e32 (with 2 operands) "v47":reg, "v47":reg

Line 11762: [Comment] 	;;#ASMEND
Line 11763: [Comment] 	;;#ASMSTART
Line 11764: [Instruction] v_exp_f32_e32 (with 2 operands) "v48":reg, "v48":reg

Line 11765: [Comment] 	;;#ASMEND
Line 11766: [Comment] 	;;#ASMSTART
Line 11767: [Instruction] v_exp_f32_e32 (with 2 operands) "v49":reg, "v49":reg

Line 11768: [Comment] 	;;#ASMEND
Line 11769: [Comment] 	;;#ASMSTART
Line 11770: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg

Line 11771: [Comment] 	;;#ASMEND
Line 11772: [Instruction] v_add_u32_e32 (with 3 operands) "v2":reg, "s19":reg, "v12":reg

Line 11773: [Comment] 	;;#ASMSTART
Line 11774: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[112:113]":reg, "v2":reg

Line 11775: [Comment] 	;;#ASMEND
Line 11776: [Comment] 	;;#ASMSTART
Line 11777: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[114:115]":reg, "v2 offset:256":expr

Line 11778: [Comment] 	;;#ASMEND
Line 11779: [Comment] 	;;#ASMSTART
Line 11780: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg

Line 11781: [Comment] 	;;#ASMEND
Line 11782: [Comment] 	;;#ASMSTART
Line 11783: [Instruction] v_exp_f32_e32 (with 2 operands) "v50":reg, "v50":reg

Line 11784: [Comment] 	;;#ASMEND
Line 11785: [Comment] 	;;#ASMSTART
Line 11786: [Instruction] v_exp_f32_e32 (with 2 operands) "v51":reg, "v51":reg

Line 11787: [Comment] 	;;#ASMEND
Line 11788: [Comment] 	;;#ASMSTART
Line 11789: [Instruction] v_exp_f32_e32 (with 2 operands) "v52":reg, "v52":reg

Line 11790: [Comment] 	;;#ASMEND
Line 11791: [Comment] 	;;#ASMSTART
Line 11792: [Instruction] v_exp_f32_e32 (with 2 operands) "v53":reg, "v53":reg

Line 11793: [Comment] 	;;#ASMEND
Line 11794: [Comment] 	;;#ASMSTART
Line 11795: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm

Line 11796: [Comment] 	;;#ASMEND
Line 11797: [Comment] 	;;#ASMSTART
Line 11798: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[116:117]":reg, "v2 offset:1024":expr

Line 11799: [Comment] 	;;#ASMEND
Line 11800: [Comment] 	;;#ASMSTART
Line 11801: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[118:119]":reg, "v2 offset:1280":expr

Line 11802: [Comment] 	;;#ASMEND
Line 11803: [Comment] 	;;#ASMSTART
Line 11804: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg

Line 11805: [Comment] 	;;#ASMEND
Line 11806: [Comment] 	;;#ASMSTART
Line 11807: [Instruction] v_mul_f32_e32 (with 3 operands) "v58":reg, "0x3e0293ee":imm, "v58":reg

Line 11808: [Comment] 	;;#ASMEND
Line 11809: [Comment] 	;;#ASMSTART
Line 11810: [Instruction] v_mul_f32_e32 (with 3 operands) "v59":reg, "0x3e0293ee":imm, "v59":reg

Line 11811: [Comment] 	;;#ASMEND
Line 11812: [Comment] 	;;#ASMSTART
Line 11813: [Instruction] v_mul_f32_e32 (with 3 operands) "v60":reg, "0x3e0293ee":imm, "v60":reg

Line 11814: [Comment] 	;;#ASMEND
Line 11815: [Comment] 	;;#ASMSTART
Line 11816: [Instruction] v_mul_f32_e32 (with 3 operands) "v61":reg, "0x3e0293ee":imm, "v61":reg

Line 11817: [Comment] 	;;#ASMEND
Line 11818: [Comment] 	;;#ASMSTART
Line 11819: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg

Line 11820: [Comment] 	;;#ASMEND
Line 11821: [Comment] 	;;#ASMSTART
Line 11822: [Instruction] v_subrev_f32_dpp (with 6 operands) "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 11823: [Comment] 	;;#ASMEND
Line 11824: [Comment] 	;;#ASMSTART
Line 11825: [Instruction] v_subrev_f32_dpp (with 6 operands) "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 11826: [Comment] 	;;#ASMEND
Line 11827: [Comment] 	;;#ASMSTART
Line 11828: [Instruction] v_subrev_f32_dpp (with 6 operands) "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 11829: [Comment] 	;;#ASMEND
Line 11830: [Comment] 	;;#ASMSTART
Line 11831: [Instruction] v_subrev_f32_dpp (with 6 operands) "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 11832: [Comment] 	;;#ASMEND
Line 11833: [Comment] 	;;#ASMSTART
Line 11834: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg

Line 11835: [Comment] 	;;#ASMEND
Line 11836: [Comment] 	;;#ASMSTART
Line 11837: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v118":reg, "v46":reg, "v47":reg

Line 11838: [Comment] 	;;#ASMEND
Line 11839: [Comment] 	;;#ASMSTART
Line 11840: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v119":reg, "v48":reg, "v49":reg

Line 11841: [Comment] 	;;#ASMEND
Line 11842: [Comment] 	;;#ASMSTART
Line 11843: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm

Line 11844: [Comment] 	;;#ASMEND
Line 11845: [Comment] 	;;#ASMSTART
Line 11846: [Instruction] v_exp_f32_e32 (with 2 operands) "v54":reg, "v54":reg

Line 11847: [Comment] 	;;#ASMEND
Line 11848: [Comment] 	;;#ASMSTART
Line 11849: [Instruction] v_exp_f32_e32 (with 2 operands) "v55":reg, "v55":reg

Line 11850: [Comment] 	;;#ASMEND
Line 11851: [Comment] 	;;#ASMSTART
Line 11852: [Instruction] v_exp_f32_e32 (with 2 operands) "v56":reg, "v56":reg

Line 11853: [Comment] 	;;#ASMEND
Line 11854: [Comment] 	;;#ASMSTART
Line 11855: [Instruction] v_exp_f32_e32 (with 2 operands) "v57":reg, "v57":reg

Line 11856: [Comment] 	;;#ASMEND
Line 11857: [Comment] 	;;#ASMSTART
Line 11858: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg

Line 11859: [Comment] 	;;#ASMEND
Line 11860: [Comment] 	;;#ASMSTART
Line 11861: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v120":reg, "v50":reg, "v51":reg

Line 11862: [Comment] 	;;#ASMEND
Line 11863: [Comment] 	;;#ASMSTART
Line 11864: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v121":reg, "v52":reg, "v53":reg

Line 11865: [Comment] 	;;#ASMEND
Line 11866: [Comment] 	;;#ASMSTART
Line 11867: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg

Line 11868: [Comment] 	;;#ASMEND
Line 11869: [Comment] 	;;#ASMSTART
Line 11870: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[120:121]":reg, "v2 offset:2048":expr

Line 11871: [Comment] 	;;#ASMEND
Line 11872: [Comment] 	;;#ASMSTART
Line 11873: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[122:123]":reg, "v2 offset:2304":expr

Line 11874: [Comment] 	;;#ASMEND
Line 11875: [Comment] 	;;#ASMSTART
Line 11876: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg

Line 11877: [Comment] 	;;#ASMEND
Line 11878: [Comment] 	;;#ASMSTART
Line 11879: [Instruction] v_exp_f32_e32 (with 2 operands) "v58":reg, "v58":reg

Line 11880: [Comment] 	;;#ASMEND
Line 11881: [Comment] 	;;#ASMSTART
Line 11882: [Instruction] v_exp_f32_e32 (with 2 operands) "v59":reg, "v59":reg

Line 11883: [Comment] 	;;#ASMEND
Line 11884: [Comment] 	;;#ASMSTART
Line 11885: [Instruction] v_exp_f32_e32 (with 2 operands) "v60":reg, "v60":reg

Line 11886: [Comment] 	;;#ASMEND
Line 11887: [Comment] 	;;#ASMSTART
Line 11888: [Instruction] v_exp_f32_e32 (with 2 operands) "v61":reg, "v61":reg

Line 11889: [Comment] 	;;#ASMEND
Line 11890: [Comment] 	;;#ASMSTART
Line 11891: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm

Line 11892: [Comment] 	;;#ASMEND
Line 11893: [Comment] 	;;#ASMSTART
Line 11894: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[124:125]":reg, "v2 offset:3072":expr

Line 11895: [Comment] 	;;#ASMEND
Line 11896: [Comment] 	;;#ASMSTART
Line 11897: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[126:127]":reg, "v2 offset:3328":expr

Line 11898: [Comment] 	;;#ASMEND
Line 11899: [Comment] 	;;#ASMSTART
Line 11900: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg

Line 11901: [Comment] 	;;#ASMEND
Line 11902: [Comment] 	;;#ASMSTART
Line 11903: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v122":reg, "v54":reg, "v55":reg

Line 11904: [Comment] 	;;#ASMEND
Line 11905: [Comment] 	;;#ASMSTART
Line 11906: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v123":reg, "v56":reg, "v57":reg

Line 11907: [Comment] 	;;#ASMEND
Line 11908: [Comment] 	;;#ASMSTART
Line 11909: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v124":reg, "v58":reg, "v59":reg

Line 11910: [Comment] 	;;#ASMEND
Line 11911: [Comment] 	;;#ASMSTART
Line 11912: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v125":reg, "v60":reg, "v61":reg

Line 11913: [Comment] 	;;#ASMEND
Line 11914: [Comment] 	;;#ASMSTART
Line 11915: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg

Line 11916: [Comment] 	;;#ASMEND
Line 11917: [Comment] 	;;#ASMSTART
Line 11918: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v118":reg, "v120":reg

Line 11919: [Comment] 	;;#ASMEND
Line 11920: [Comment] 	;;#ASMSTART
Line 11921: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v119":reg, "v121":reg

Line 11922: [Comment] 	;;#ASMEND
Line 11923: [Comment] 	;;#ASMSTART
Line 11924: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v122":reg, "v124":reg

Line 11925: [Comment] 	;;#ASMEND
Line 11926: [Comment] 	;;#ASMSTART
Line 11927: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v123":reg, "v125":reg

Line 11928: [Comment] 	;;#ASMEND
Line 11929: [Comment] 	;;#ASMSTART
Line 11930: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg

Line 11931: [Comment] 	;;#ASMEND
Line 11932: [Comment] 	;;#ASMSTART
Line 11933: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 11934: [Comment] 	;;#ASMEND
Line 11935: [Comment] 	;;#ASMSTART
Line 11936: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg

Line 11937: [Comment] 	;;#ASMEND
Line 11938: [Comment] 	;;#ASMSTART
Line 11939: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[0:1]":reg, "v1":reg

Line 11940: [Comment] 	;;#ASMEND
Line 11941: [Comment] 	;;#ASMSTART
Line 11942: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[2:3]":reg, "v1 offset:4096":expr

Line 11943: [Comment] 	;;#ASMEND
Line 11944: [Comment] 	;;#ASMSTART
Line 11945: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[4:5]":reg, "v1 offset:512":expr

Line 11946: [Comment] 	;;#ASMEND
Line 11947: [Comment] 	;;#ASMSTART
Line 11948: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[6:7]":reg, "v1 offset:4608":expr

Line 11949: [Comment] 	;;#ASMEND
Line 11950: [Comment] 	;;#ASMSTART
Line 11951: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg

Line 11952: [Comment] 	;;#ASMEND
Line 11953: [Comment] 	;;#ASMSTART
Line 11954: [Instruction] v_subrev_f32_dpp (with 6 operands) "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 11955: [Comment] 	;;#ASMEND
Line 11956: [Comment] 	;;#ASMSTART
Line 11957: [Instruction] v_subrev_f32_dpp (with 6 operands) "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 11958: [Comment] 	;;#ASMEND
Line 11959: [Comment] 	;;#ASMSTART
Line 11960: [Instruction] v_subrev_f32_dpp (with 6 operands) "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 11961: [Comment] 	;;#ASMEND
Line 11962: [Comment] 	;;#ASMSTART
Line 11963: [Instruction] v_subrev_f32_dpp (with 6 operands) "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 11964: [Comment] 	;;#ASMEND
Line 11965: [Comment] 	;;#ASMSTART
Line 11966: [Instruction] v_subrev_f32_dpp (with 6 operands) "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 11967: [Comment] 	;;#ASMEND
Line 11968: [Comment] 	;;#ASMSTART
Line 11969: [Instruction] v_subrev_f32_dpp (with 6 operands) "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 11970: [Comment] 	;;#ASMEND
Line 11971: [Comment] 	;;#ASMSTART
Line 11972: [Instruction] v_subrev_f32_dpp (with 6 operands) "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 11973: [Comment] 	;;#ASMEND
Line 11974: [Comment] 	;;#ASMSTART
Line 11975: [Instruction] v_subrev_f32_dpp (with 6 operands) "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 11976: [Comment] 	;;#ASMEND
Line 11977: [Comment] 	;;#ASMSTART
Line 11978: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg

Line 11979: [Comment] 	;;#ASMEND
Line 11980: [Comment] 	;;#ASMSTART
Line 11981: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[8:9]":reg, "v1 offset:8192":expr

Line 11982: [Comment] 	;;#ASMEND
Line 11983: [Comment] 	;;#ASMSTART
Line 11984: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[10:11]":reg, "v1 offset:12288":expr

Line 11985: [Comment] 	;;#ASMEND
Line 11986: [Comment] 	;;#ASMSTART
Line 11987: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[12:13]":reg, "v1 offset:8704":expr

Line 11988: [Comment] 	;;#ASMEND
Line 11989: [Comment] 	;;#ASMSTART
Line 11990: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[14:15]":reg, "v1 offset:12800":expr

Line 11991: [Comment] 	;;#ASMEND
Line 11992: [Comment] 	;;#ASMSTART
Line 11993: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg

Line 11994: [Comment] 	;;#ASMEND
Line 11995: [Comment] 	;;#ASMSTART
Line 11996: [Instruction] v_mul_f32_e32 (with 3 operands) "v62":reg, "v46":reg, "v62":reg

Line 11997: [Comment] 	;;#ASMEND
Line 11998: [Comment] 	;;#ASMSTART
Line 11999: [Instruction] v_mul_f32_e32 (with 3 operands) "v63":reg, "v47":reg, "v63":reg

Line 12000: [Comment] 	;;#ASMEND
Line 12001: [Comment] 	;;#ASMSTART
Line 12002: [Instruction] v_mul_f32_e32 (with 3 operands) "v64":reg, "v48":reg, "v64":reg

Line 12003: [Comment] 	;;#ASMEND
Line 12004: [Comment] 	;;#ASMSTART
Line 12005: [Instruction] v_mul_f32_e32 (with 3 operands) "v65":reg, "v49":reg, "v65":reg

Line 12006: [Comment] 	;;#ASMEND
Line 12007: [Comment] 	;;#ASMSTART
Line 12008: [Instruction] v_mul_f32_e32 (with 3 operands) "v66":reg, "v50":reg, "v66":reg

Line 12009: [Comment] 	;;#ASMEND
Line 12010: [Comment] 	;;#ASMSTART
Line 12011: [Instruction] v_mul_f32_e32 (with 3 operands) "v67":reg, "v51":reg, "v67":reg

Line 12012: [Comment] 	;;#ASMEND
Line 12013: [Comment] 	;;#ASMSTART
Line 12014: [Instruction] v_mul_f32_e32 (with 3 operands) "v68":reg, "v52":reg, "v68":reg

Line 12015: [Comment] 	;;#ASMEND
Line 12016: [Comment] 	;;#ASMSTART
Line 12017: [Instruction] v_mul_f32_e32 (with 3 operands) "v69":reg, "v53":reg, "v69":reg

Line 12018: [Comment] 	;;#ASMEND
Line 12019: [Comment] 	;;#ASMSTART
Line 12020: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v62":reg, "v62":reg, "v63":reg

Line 12021: [Comment] 	;;#ASMEND
Line 12022: [Comment] 	;;#ASMSTART
Line 12023: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v63":reg, "v64":reg, "v65":reg

Line 12024: [Comment] 	;;#ASMEND
Line 12025: [Comment] 	;;#ASMSTART
Line 12026: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v64":reg, "v66":reg, "v67":reg

Line 12027: [Comment] 	;;#ASMEND
Line 12028: [Comment] 	;;#ASMSTART
Line 12029: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v65":reg, "v68":reg, "v69":reg

Line 12030: [Comment] 	;;#ASMEND
Line 12031: [Comment] 	;;#ASMSTART
Line 12032: [Instruction] v_subrev_f32_dpp (with 6 operands) "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 12033: [Comment] 	;;#ASMEND
Line 12034: [Comment] 	;;#ASMSTART
Line 12035: [Instruction] v_subrev_f32_dpp (with 6 operands) "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 12036: [Comment] 	;;#ASMEND
Line 12037: [Comment] 	;;#ASMSTART
Line 12038: [Instruction] v_subrev_f32_dpp (with 6 operands) "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 12039: [Comment] 	;;#ASMEND
Line 12040: [Comment] 	;;#ASMSTART
Line 12041: [Instruction] v_subrev_f32_dpp (with 6 operands) "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 12042: [Comment] 	;;#ASMEND
Line 12043: [Comment] 	;;#ASMSTART
Line 12044: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg

Line 12045: [Comment] 	;;#ASMEND
Line 12046: [Comment] 	;;#ASMSTART
Line 12047: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[16:17]":reg, "v1 offset:16384":expr

Line 12048: [Comment] 	;;#ASMEND
Line 12049: [Comment] 	;;#ASMSTART
Line 12050: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[18:19]":reg, "v1 offset:20480":expr

Line 12051: [Comment] 	;;#ASMEND
Line 12052: [Comment] 	;;#ASMSTART
Line 12053: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[62:63]":reg

Line 12054: [Comment] 	;;#ASMEND
Line 12055: [Comment] 	;;#ASMSTART
Line 12056: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[64:65] offset:512":reg

Line 12057: [Comment] 	;;#ASMEND
Line 12058: [Comment] 	;;#ASMSTART
Line 12059: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg

Line 12060: [Comment] 	;;#ASMEND
Line 12061: [Comment] 	;;#ASMSTART
Line 12062: [Instruction] v_subrev_f32_dpp (with 6 operands) "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr

Line 12063: [Comment] 	;;#ASMEND
Line 12064: [Comment] 	;;#ASMSTART
Line 12065: [Instruction] v_subrev_f32_dpp (with 6 operands) "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr

Line 12066: [Comment] 	;;#ASMEND
Line 12067: [Comment] 	;;#ASMSTART
Line 12068: [Instruction] v_subrev_f32_dpp (with 6 operands) "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr

Line 12069: [Comment] 	;;#ASMEND
Line 12070: [Comment] 	;;#ASMSTART
Line 12071: [Instruction] v_subrev_f32_dpp (with 6 operands) "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr

Line 12072: [Comment] 	;;#ASMEND
Line 12073: [Comment] 	;;#ASMSTART
Line 12074: [Instruction] v_mul_f32_e32 (with 3 operands) "v70":reg, "v54":reg, "v70":reg

Line 12075: [Comment] 	;;#ASMEND
Line 12076: [Comment] 	;;#ASMSTART
Line 12077: [Instruction] v_mul_f32_e32 (with 3 operands) "v71":reg, "v55":reg, "v71":reg

Line 12078: [Comment] 	;;#ASMEND
Line 12079: [Comment] 	;;#ASMSTART
Line 12080: [Instruction] v_mul_f32_e32 (with 3 operands) "v72":reg, "v56":reg, "v72":reg

Line 12081: [Comment] 	;;#ASMEND
Line 12082: [Comment] 	;;#ASMSTART
Line 12083: [Instruction] v_mul_f32_e32 (with 3 operands) "v73":reg, "v57":reg, "v73":reg

Line 12084: [Comment] 	;;#ASMEND
Line 12085: [Comment] 	;;#ASMSTART
Line 12086: [Instruction] v_mul_f32_e32 (with 3 operands) "v74":reg, "v58":reg, "v74":reg

Line 12087: [Comment] 	;;#ASMEND
Line 12088: [Comment] 	;;#ASMSTART
Line 12089: [Instruction] v_mul_f32_e32 (with 3 operands) "v75":reg, "v59":reg, "v75":reg

Line 12090: [Comment] 	;;#ASMEND
Line 12091: [Comment] 	;;#ASMSTART
Line 12092: [Instruction] v_mul_f32_e32 (with 3 operands) "v76":reg, "v60":reg, "v76":reg

Line 12093: [Comment] 	;;#ASMEND
Line 12094: [Comment] 	;;#ASMSTART
Line 12095: [Instruction] v_mul_f32_e32 (with 3 operands) "v77":reg, "v61":reg, "v77":reg

Line 12096: [Comment] 	;;#ASMEND
Line 12097: [Comment] 	;;#ASMSTART
Line 12098: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v66":reg, "v70":reg, "v71":reg

Line 12099: [Comment] 	;;#ASMEND
Line 12100: [Comment] 	;;#ASMSTART
Line 12101: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v67":reg, "v72":reg, "v73":reg

Line 12102: [Comment] 	;;#ASMEND
Line 12103: [Comment] 	;;#ASMSTART
Line 12104: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v68":reg, "v74":reg, "v75":reg

Line 12105: [Comment] 	;;#ASMEND
Line 12106: [Comment] 	;;#ASMSTART
Line 12107: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v69":reg, "v76":reg, "v77":reg

Line 12108: [Comment] 	;;#ASMEND
Line 12109: [Comment] 	;;#ASMSTART
Line 12110: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg

Line 12111: [Comment] 	;;#ASMEND
Line 12112: [Comment] 	;;#ASMSTART
Line 12113: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[66:67] offset:1024":reg

Line 12114: [Comment] 	;;#ASMEND
Line 12115: [Comment] 	;;#ASMSTART
Line 12116: [Instruction] ds_write_b64 (with 2 operands) "v9":reg, "v[68:69] offset:1536":reg

Line 12117: [Comment] 	;;#ASMEND
Line 12118: [Comment] 	;;#ASMSTART
Line 12119: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg

Line 12120: [Comment] 	;;#ASMEND
Line 12121: [Comment] 	;;#ASMSTART
Line 12122: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v62":reg, "v64":reg

Line 12123: [Comment] 	;;#ASMEND
Line 12124: [Comment] 	;;#ASMSTART
Line 12125: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v63":reg, "v65":reg

Line 12126: [Comment] 	;;#ASMEND
Line 12127: [Comment] 	;;#ASMSTART
Line 12128: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v66":reg, "v68":reg

Line 12129: [Comment] 	;;#ASMEND
Line 12130: [Comment] 	;;#ASMSTART
Line 12131: [Instruction] v_permlane16_swap_b32_e32 (with 2 operands) "v67":reg, "v69":reg

Line 12132: [Comment] 	;;#ASMEND
Line 12133: [Comment] 	;;#ASMSTART
Line 12134: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(12)":expr

Line 12135: [Comment] 	;;#ASMEND
Line 12136: [Comment] 	;;#ASMSTART
Line 12137: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg

Line 12138: [Comment] 	;;#ASMEND
Line 12139: [Comment] 	;;#ASMSTART
Line 12140: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[20:21]":reg, "v1 offset:16896":expr

Line 12141: [Comment] 	;;#ASMEND
Line 12142: [Comment] 	;;#ASMSTART
Line 12143: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[22:23]":reg, "v1 offset:20992":expr

Line 12144: [Comment] 	;;#ASMEND
Line 12145: [Comment] 	;;#ASMSTART
Line 12146: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[24:25]":reg, "v1 offset:24576":expr

Line 12147: [Comment] 	;;#ASMEND
Line 12148: [Comment] 	;;#ASMSTART
Line 12149: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[26:27]":reg, "v1 offset:28672":expr

Line 12150: [Comment] 	;;#ASMEND
Line 12151: [Comment] 	;;#ASMSTART
Line 12152: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[28:29]":reg, "v1 offset:25088":expr

Line 12153: [Comment] 	;;#ASMEND
Line 12154: [Comment] 	;;#ASMSTART
Line 12155: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[30:31]":reg, "v1 offset:29184":expr

Line 12156: [Comment] 	;;#ASMEND
Line 12157: [Comment] 	;;#ASMSTART
Line 12158: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[32:33]":reg, "v1 offset:32768":expr

Line 12159: [Comment] 	;;#ASMEND
Line 12160: [Comment] 	;;#ASMSTART
Line 12161: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[34:35]":reg, "v1 offset:36864":expr

Line 12162: [Comment] 	;;#ASMEND
Line 12163: [Comment] 	;;#ASMSTART
Line 12164: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg

Line 12165: [Comment] 	;;#ASMEND
Line 12166: [Comment] 	;;#ASMSTART
Line 12167: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(8)":expr

Line 12168: [Comment] 	;;#ASMEND
Line 12169: [Instruction] s_barrier (with 0 operands)

Line 12170: [Comment] 	;;#ASMSTART
Line 12171: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg

Line 12172: [Comment] 	;;#ASMEND
Line 12173: [Comment] 	;;#ASMSTART
Line 12174: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[30:31]":reg, "v4":reg

Line 12175: [Comment] 	;;#ASMEND
Line 12176: [Comment] 	;;#ASMSTART
Line 12177: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[32:33]":reg, "v4 offset:512":expr

Line 12178: [Comment] 	;;#ASMEND
Line 12179: [Comment] 	;;#ASMSTART
Line 12180: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[34:35]":reg, "v4 offset:1024":expr

Line 12181: [Comment] 	;;#ASMEND
Line 12182: [Comment] 	;;#ASMSTART
Line 12183: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[36:37]":reg, "v4 offset:1536":expr

Line 12184: [Comment] 	;;#ASMEND
Line 12185: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s0":reg, "s13":reg

Line 12186: [Comment] 	;;#ASMSTART
Line 12187: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[38:39]":reg, "v4 offset:2048":expr

Line 12188: [Comment] 	;;#ASMEND
Line 12189: [Instruction] s_ashr_i32 (with 3 operands) "s1":reg, "s0":reg, "31":imm

Line 12190: [Comment] 	;;#ASMSTART
Line 12191: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[40:41]":reg, "v4 offset:2560":expr

Line 12192: [Comment] 	;;#ASMEND
Line 12193: [Instruction] s_lshl_b64 (with 3 operands) "s[0:1]":reg, "s[0:1]":reg, "1":imm

Line 12194: [Comment] 	;;#ASMSTART
Line 12195: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[42:43]":reg, "v4 offset:3072":expr

Line 12196: [Comment] 	;;#ASMEND
Line 12197: [Instruction] s_add_u32 (with 3 operands) "s8":reg, "s6":reg, "s0":reg

Line 12198: [Comment] 	;;#ASMSTART
Line 12199: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[44:45]":reg, "v4 offset:3584":expr

Line 12200: [Comment] 	;;#ASMEND
Line 12201: [Comment] 	;;#ASMSTART
Line 12202: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg

Line 12203: [Comment] 	;;#ASMEND
Line 12204: [Instruction] s_addc_u32 (with 3 operands) "s9":reg, "s7":reg, "s1":reg

Line 12205: [Comment] 	;;#ASMSTART
Line 12206: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v110":reg, "v110":reg, "v111":reg

Line 12207: [Comment] 	;;#ASMEND
Line 12208: [Comment] 	;;#ASMSTART
Line 12209: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v111":reg, "v112":reg, "v113":reg

Line 12210: [Comment] 	;;#ASMEND
Line 12211: [Comment] 	;;#ASMSTART
Line 12212: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label

Line 12213: [Comment] 	;;#ASMEND
Line 12214: [Comment] 	;;#ASMSTART
Line 12215: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label

Line 12216: [Comment] 	;;#ASMEND
Line 12217: [Comment] 	;;#ASMSTART
Line 12218: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg

Line 12219: [Comment] 	;;#ASMEND
Line 12220: [Comment] 	;;#ASMSTART
Line 12221: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[46:47]":reg, "v4 offset:4096":expr

Line 12222: [Comment] 	;;#ASMEND
Line 12223: [Comment] 	;;#ASMSTART
Line 12224: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[48:49]":reg, "v4 offset:4608":expr

Line 12225: [Comment] 	;;#ASMEND
Line 12226: [Comment] 	;;#ASMSTART
Line 12227: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[50:51]":reg, "v4 offset:5120":expr

Line 12228: [Comment] 	;;#ASMEND
Line 12229: [Comment] 	;;#ASMSTART
Line 12230: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[52:53]":reg, "v4 offset:5632":expr

Line 12231: [Comment] 	;;#ASMEND
Line 12232: [Comment] 	;;#ASMSTART
Line 12233: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[36:37]":reg, "v1 offset:33280":expr

Line 12234: [Comment] 	;;#ASMEND
Line 12235: [Comment] 	;;#ASMSTART
Line 12236: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[38:39]":reg, "v1 offset:37376":expr

Line 12237: [Comment] 	;;#ASMEND
Line 12238: [Comment] 	;;#ASMSTART
Line 12239: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[40:41]":reg, "v1 offset:40960":expr

Line 12240: [Comment] 	;;#ASMEND
Line 12241: [Comment] 	;;#ASMSTART
Line 12242: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[42:43]":reg, "v1 offset:45056":expr

Line 12243: [Comment] 	;;#ASMEND
Line 12244: [Comment] 	;;#ASMSTART
Line 12245: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg

Line 12246: [Comment] 	;;#ASMEND
Line 12247: [Comment] 	;;#ASMSTART
Line 12248: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v114":reg, "v114":reg, "v115":reg

Line 12249: [Comment] 	;;#ASMEND
Line 12250: [Comment] 	;;#ASMSTART
Line 12251: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v115":reg, "v116":reg, "v117":reg

Line 12252: [Comment] 	;;#ASMEND
Line 12253: [Comment] 	;;#ASMSTART
Line 12254: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label

Line 12255: [Comment] 	;;#ASMEND
Line 12256: [Comment] 	;;#ASMSTART
Line 12257: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label

Line 12258: [Comment] 	;;#ASMEND
Line 12259: [Comment] 	;;#ASMSTART
Line 12260: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg

Line 12261: [Comment] 	;;#ASMEND
Line 12262: [Comment] 	;;#ASMSTART
Line 12263: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[54:55]":reg, "v4 offset:6144":expr

Line 12264: [Comment] 	;;#ASMEND
Line 12265: [Comment] 	;;#ASMSTART
Line 12266: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[56:57]":reg, "v4 offset:6656":expr

Line 12267: [Comment] 	;;#ASMEND
Line 12268: [Comment] 	;;#ASMSTART
Line 12269: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[58:59]":reg, "v4 offset:7168":expr

Line 12270: [Comment] 	;;#ASMEND
Line 12271: [Comment] 	;;#ASMSTART
Line 12272: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[60:61]":reg, "v4 offset:7680":expr

Line 12273: [Comment] 	;;#ASMEND
Line 12274: [Comment] 	;;#ASMSTART
Line 12275: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[44:45]":reg, "v1 offset:41472":expr

Line 12276: [Comment] 	;;#ASMEND
Line 12277: [Instruction] s_mul_i32 (with 3 operands) "s0":reg, "s4":reg, "s16":reg

Line 12278: [Comment] 	;;#ASMSTART
Line 12279: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "a[46:47]":reg, "v1 offset:45568":expr

Line 12280: [Comment] 	;;#ASMEND
Line 12281: [Comment] 	;;#ASMSTART
Line 12282: [Instruction] v_mfma_f32_32x32x16_bf16 (with 4 operands) "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg

Line 12283: [Comment] 	;;#ASMEND
Line 12284: [Comment] 	;;#ASMSTART
Line 12285: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(6)":expr

Line 12286: [Comment] 	;;#ASMEND
Line 12287: [Instruction] s_barrier (with 0 operands)

Line 12288: [Comment] 	;;#ASMSTART
Line 12289: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm

Line 12290: [Comment] 	;;#ASMEND
Line 12291: [Comment] 	;;#ASMSTART
Line 12292: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[62:63]":reg, "v1 offset:49152":expr

Line 12293: [Comment] 	;;#ASMEND
Line 12294: [Instruction] s_mul_i32 (with 3 operands) "s0":reg, "s0":reg, "s18":reg

Line 12295: [Comment] 	;;#ASMSTART
Line 12296: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[64:65]":reg, "v1 offset:53248":expr

Line 12297: [Comment] 	;;#ASMEND
Line 12298: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s0":reg, "s2":reg

Line 12299: [Comment] 	;;#ASMSTART
Line 12300: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[66:67]":reg, "v1 offset:49664":expr

Line 12301: [Comment] 	;;#ASMEND
Line 12302: [Instruction] s_mul_i32 (with 3 operands) "s0":reg, "s0":reg, "s34":reg

Line 12303: [Comment] 	;;#ASMSTART
Line 12304: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[68:69]":reg, "v1 offset:53760":expr

Line 12305: [Comment] 	;;#ASMEND
Line 12306: [Comment] 	;;#ASMSTART
Line 12307: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg

Line 12308: [Comment] 	;;#ASMEND
Line 12309: [Comment] 	;;#ASMSTART
Line 12310: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg

Line 12311: [Comment] 	;;#ASMEND
Line 12312: [Comment] 	;;#ASMSTART
Line 12313: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[70:71]":reg, "v1 offset:57344":expr

Line 12314: [Comment] 	;;#ASMEND
Line 12315: [Instruction] s_ashr_i32 (with 3 operands) "s1":reg, "s0":reg, "31":imm

Line 12316: [Comment] 	;;#ASMSTART
Line 12317: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[72:73]":reg, "v1 offset:61440":expr

Line 12318: [Comment] 	;;#ASMEND
Line 12319: [Instruction] s_lshl_b64 (with 3 operands) "s[0:1]":reg, "s[0:1]":reg, "1":imm

Line 12320: [Instruction] s_mul_i32 (with 3 operands) "s8":reg, "s18":reg, "s34":reg

Line 12321: [Comment] 	;;#ASMSTART
Line 12322: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[74:75]":reg, "v1 offset:57856":expr

Line 12323: [Comment] 	;;#ASMEND
Line 12324: [Instruction] s_add_u32 (with 3 operands) "s16":reg, "s48":reg, "s0":reg

Line 12325: [Instruction] v_mul_lo_u32 (with 3 operands) "v4":reg, "s8":reg, "v3":reg

Line 12326: [Instruction] v_and_b32_e32 (with 3 operands) "v23":reg, "31":imm, "v0":reg

Line 12327: [Instruction] v_lshrrev_b32_e32 (with 3 operands) "v0":reg, "3":imm, "v0":reg

Line 12328: [Comment] 	;;#ASMSTART
Line 12329: [Instruction] ds_read_b64_tr_b16 (with 2 operands) "v[76:77]":reg, "v1 offset:61952":expr

Line 12330: [Comment] 	;;#ASMEND
Line 12331: [Instruction] s_addc_u32 (with 3 operands) "s17":reg, "s49":reg, "s1":reg

Line 12332: [Instruction] v_and_b32_e32 (with 3 operands) "v2":reg, "4":imm, "v0":reg

Line 12333: [Instruction] v_mad_u64_u32 (with 5 operands) "v[0:1]":reg, "s[0:1]":reg, "v23":reg, "s8":reg, "v[4:5]":reg

Line 12334: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v2":reg, "1":imm

Line 12335: [Instruction] v_or_b32_e32 (with 3 operands) "v10":reg, "8":imm, "v2":reg

Line 12336: [Comment] 	;;#ASMSTART
Line 12337: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg

Line 12338: [Comment] 	;;#ASMEND
Line 12339: [Comment] 	;;#ASMSTART
Line 12340: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg

Line 12341: [Comment] 	;;#ASMEND
Line 12342: [Comment] 	;;#ASMSTART
Line 12343: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg

Line 12344: [Comment] 	;;#ASMEND
Line 12345: [Comment] 	;;#ASMSTART
Line 12346: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(4)":expr

Line 12347: [Comment] 	;;#ASMEND
Line 12348: [Instruction] s_barrier (with 0 operands)

Line 12349: [Comment] 	;;#ASMSTART
Line 12350: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg

Line 12351: [Comment] 	;;#ASMEND
Line 12352: [Comment] 	;;#ASMSTART
Line 12353: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg

Line 12354: [Comment] 	;;#ASMEND
Line 12355: [Comment] 	;;#ASMSTART
Line 12356: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm

Line 12357: [Comment] 	;;#ASMEND
Line 12358: [Comment] 	;;#ASMSTART
Line 12359: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg

Line 12360: [Comment] 	;;#ASMEND
Line 12361: [Comment] 	;;#ASMSTART
Line 12362: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg

Line 12363: [Comment] 	;;#ASMEND
Line 12364: [Comment] 	;;#ASMSTART
Line 12365: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg

Line 12366: [Comment] 	;;#ASMEND
Line 12367: [Comment] 	;;#ASMSTART
Line 12368: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg

Line 12369: [Comment] 	;;#ASMEND
Line 12370: [Comment] 	;;#ASMSTART
Line 12371: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg

Line 12372: [Comment] 	;;#ASMEND
Line 12373: [Comment] 	;;#ASMSTART
Line 12374: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(10)":expr

Line 12375: [Comment] 	;;#ASMEND
Line 12376: [Comment] 	;;#ASMSTART
Line 12377: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg

Line 12378: [Comment] 	;;#ASMEND
Line 12379: [Comment] 	;;#ASMSTART
Line 12380: [Instruction] v_mfma_f32_16x16x32_bf16 (with 4 operands) "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg

Line 12381: [Comment] 	;;#ASMEND
Line 12382: [Comment] 	;;#ASMSTART
Line 12383: [Instruction] s_waitcnt (with 1 operands) "lgkmcnt(2)":expr

Line 12384: [Comment] 	;;#ASMEND
Line 12385: [Instruction] s_mov_b32 (with 2 operands) "s18":reg, "-1":imm

Line 12386: [Instruction] s_mov_b32 (with 2 operands) "s19":reg, "s11":reg

Line 12387: [Comment] 	;;#ASMSTART
Line 12388: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v128":reg, "v128":reg, "v129":reg

Line 12389: [Comment] 	;;#ASMEND
Line 12390: [Comment] 	;;#ASMSTART
Line 12391: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v129":reg, "v130":reg, "v131":reg

Line 12392: [Comment] 	;;#ASMEND
Line 12393: [Comment] 	;;#ASMSTART
Line 12394: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v130":reg, "v132":reg, "v133":reg

Line 12395: [Comment] 	;;#ASMEND
Line 12396: [Comment] 	;;#ASMSTART
Line 12397: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v131":reg, "v134":reg, "v135":reg

Line 12398: [Comment] 	;;#ASMEND
Line 12399: [Comment] 	;;#ASMSTART
Line 12400: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v132":reg, "v136":reg, "v137":reg

Line 12401: [Comment] 	;;#ASMEND
Line 12402: [Comment] 	;;#ASMSTART
Line 12403: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v133":reg, "v138":reg, "v139":reg

Line 12404: [Comment] 	;;#ASMEND
Line 12405: [Comment] 	;;#ASMSTART
Line 12406: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v134":reg, "v140":reg, "v141":reg

Line 12407: [Comment] 	;;#ASMEND
Line 12408: [Comment] 	;;#ASMSTART
Line 12409: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v135":reg, "v142":reg, "v143":reg

Line 12410: [Comment] 	;;#ASMEND
Line 12411: [Comment] 	;;#ASMSTART
Line 12412: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[128:129]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12413: [Comment] 	;;#ASMEND
Line 12414: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v10":reg, "1":imm

Line 12415: [Instruction] v_or_b32_e32 (with 3 operands) "v11":reg, "16":imm, "v2":reg

Line 12416: [Comment] 	;;#ASMSTART
Line 12417: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[130:131]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12418: [Comment] 	;;#ASMEND
Line 12419: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v11":reg, "1":imm

Line 12420: [Instruction] v_or_b32_e32 (with 3 operands) "v12":reg, "24":imm, "v2":reg

Line 12421: [Comment] 	;;#ASMSTART
Line 12422: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[132:133]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12423: [Comment] 	;;#ASMEND
Line 12424: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v12":reg, "1":imm

Line 12425: [Instruction] v_or_b32_e32 (with 3 operands) "v4":reg, "32":imm, "v2":reg

Line 12426: [Comment] 	;;#ASMSTART
Line 12427: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[134:135]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12428: [Comment] 	;;#ASMEND
Line 12429: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v4":reg, "1":imm

Line 12430: [Instruction] v_or_b32_e32 (with 3 operands) "v14":reg, "40":imm, "v2":reg

Line 12431: [Comment] 	;;#ASMSTART
Line 12432: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v160":reg, "v160":reg, "v161":reg

Line 12433: [Comment] 	;;#ASMEND
Line 12434: [Comment] 	;;#ASMSTART
Line 12435: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v161":reg, "v162":reg, "v163":reg

Line 12436: [Comment] 	;;#ASMEND
Line 12437: [Comment] 	;;#ASMSTART
Line 12438: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v162":reg, "v164":reg, "v165":reg

Line 12439: [Comment] 	;;#ASMEND
Line 12440: [Comment] 	;;#ASMSTART
Line 12441: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v163":reg, "v166":reg, "v167":reg

Line 12442: [Comment] 	;;#ASMEND
Line 12443: [Comment] 	;;#ASMSTART
Line 12444: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v164":reg, "v168":reg, "v169":reg

Line 12445: [Comment] 	;;#ASMEND
Line 12446: [Comment] 	;;#ASMSTART
Line 12447: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v165":reg, "v170":reg, "v171":reg

Line 12448: [Comment] 	;;#ASMEND
Line 12449: [Comment] 	;;#ASMSTART
Line 12450: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v166":reg, "v172":reg, "v173":reg

Line 12451: [Comment] 	;;#ASMEND
Line 12452: [Comment] 	;;#ASMSTART
Line 12453: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v167":reg, "v174":reg, "v175":reg

Line 12454: [Comment] 	;;#ASMEND
Line 12455: [Comment] 	;;#ASMSTART
Line 12456: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[160:161]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12457: [Comment] 	;;#ASMEND
Line 12458: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v14":reg, "1":imm

Line 12459: [Instruction] v_or_b32_e32 (with 3 operands) "v15":reg, "48":imm, "v2":reg

Line 12460: [Comment] 	;;#ASMSTART
Line 12461: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[162:163]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12462: [Comment] 	;;#ASMEND
Line 12463: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v15":reg, "1":imm

Line 12464: [Instruction] v_or_b32_e32 (with 3 operands) "v16":reg, "56":imm, "v2":reg

Line 12465: [Comment] 	;;#ASMSTART
Line 12466: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[164:165]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12467: [Comment] 	;;#ASMEND
Line 12468: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v16":reg, "1":imm

Line 12469: [Instruction] v_or_b32_e32 (with 3 operands) "v9":reg, "64":imm, "v2":reg

Line 12470: [Comment] 	;;#ASMSTART
Line 12471: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[166:167]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12472: [Comment] 	;;#ASMEND
Line 12473: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v9":reg, "1":imm

Line 12474: [Instruction] v_or_b32_e32 (with 3 operands) "v17":reg, "0x48":imm, "v2":reg

Line 12475: [Comment] 	;;#ASMSTART
Line 12476: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v192":reg, "v192":reg, "v193":reg

Line 12477: [Comment] 	;;#ASMEND
Line 12478: [Comment] 	;;#ASMSTART
Line 12479: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v193":reg, "v194":reg, "v195":reg

Line 12480: [Comment] 	;;#ASMEND
Line 12481: [Comment] 	;;#ASMSTART
Line 12482: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v194":reg, "v196":reg, "v197":reg

Line 12483: [Comment] 	;;#ASMEND
Line 12484: [Comment] 	;;#ASMSTART
Line 12485: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v195":reg, "v198":reg, "v199":reg

Line 12486: [Comment] 	;;#ASMEND
Line 12487: [Comment] 	;;#ASMSTART
Line 12488: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v196":reg, "v200":reg, "v201":reg

Line 12489: [Comment] 	;;#ASMEND
Line 12490: [Comment] 	;;#ASMSTART
Line 12491: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v197":reg, "v202":reg, "v203":reg

Line 12492: [Comment] 	;;#ASMEND
Line 12493: [Comment] 	;;#ASMSTART
Line 12494: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v198":reg, "v204":reg, "v205":reg

Line 12495: [Comment] 	;;#ASMEND
Line 12496: [Comment] 	;;#ASMSTART
Line 12497: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v199":reg, "v206":reg, "v207":reg

Line 12498: [Comment] 	;;#ASMEND
Line 12499: [Comment] 	;;#ASMSTART
Line 12500: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[192:193]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12501: [Comment] 	;;#ASMEND
Line 12502: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v17":reg, "1":imm

Line 12503: [Instruction] v_or_b32_e32 (with 3 operands) "v18":reg, "0x50":imm, "v2":reg

Line 12504: [Comment] 	;;#ASMSTART
Line 12505: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[194:195]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12506: [Comment] 	;;#ASMEND
Line 12507: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v18":reg, "1":imm

Line 12508: [Instruction] v_or_b32_e32 (with 3 operands) "v19":reg, "0x58":imm, "v2":reg

Line 12509: [Comment] 	;;#ASMSTART
Line 12510: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[196:197]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12511: [Comment] 	;;#ASMEND
Line 12512: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v19":reg, "1":imm

Line 12513: [Instruction] v_or_b32_e32 (with 3 operands) "v13":reg, "0x60":imm, "v2":reg

Line 12514: [Comment] 	;;#ASMSTART
Line 12515: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[198:199]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12516: [Comment] 	;;#ASMEND
Line 12517: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v13":reg, "1":imm

Line 12518: [Instruction] v_or_b32_e32 (with 3 operands) "v20":reg, "0x68":imm, "v2":reg

Line 12519: [Comment] 	;;#ASMSTART
Line 12520: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v224":reg, "v224":reg, "v225":reg

Line 12521: [Comment] 	;;#ASMEND
Line 12522: [Comment] 	;;#ASMSTART
Line 12523: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v225":reg, "v226":reg, "v227":reg

Line 12524: [Comment] 	;;#ASMEND
Line 12525: [Comment] 	;;#ASMSTART
Line 12526: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v226":reg, "v228":reg, "v229":reg

Line 12527: [Comment] 	;;#ASMEND
Line 12528: [Comment] 	;;#ASMSTART
Line 12529: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v227":reg, "v230":reg, "v231":reg

Line 12530: [Comment] 	;;#ASMEND
Line 12531: [Comment] 	;;#ASMSTART
Line 12532: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v228":reg, "v232":reg, "v233":reg

Line 12533: [Comment] 	;;#ASMEND
Line 12534: [Comment] 	;;#ASMSTART
Line 12535: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v229":reg, "v234":reg, "v235":reg

Line 12536: [Comment] 	;;#ASMEND
Line 12537: [Comment] 	;;#ASMSTART
Line 12538: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v230":reg, "v236":reg, "v237":reg

Line 12539: [Comment] 	;;#ASMEND
Line 12540: [Comment] 	;;#ASMSTART
Line 12541: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v231":reg, "v238":reg, "v239":reg

Line 12542: [Comment] 	;;#ASMEND
Line 12543: [Comment] 	;;#ASMSTART
Line 12544: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[224:225]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12545: [Comment] 	;;#ASMEND
Line 12546: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v20":reg, "1":imm

Line 12547: [Instruction] v_or_b32_e32 (with 3 operands) "v21":reg, "0x70":imm, "v2":reg

Line 12548: [Comment] 	;;#ASMSTART
Line 12549: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[226:227]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12550: [Comment] 	;;#ASMEND
Line 12551: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v21":reg, "1":imm

Line 12552: [Instruction] v_or_b32_e32 (with 3 operands) "v22":reg, "0x78":imm, "v2":reg

Line 12553: [Comment] 	;;#ASMSTART
Line 12554: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[228:229]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12555: [Comment] 	;;#ASMEND
Line 12556: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v22":reg, "1":imm

Line 12557: [Instruction] v_lshl_add_u32 (with 4 operands) "v0":reg, "s8":reg, "5":imm, "v0":reg

Line 12558: [Comment] 	;;#ASMSTART
Line 12559: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[230:231]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12560: [Comment] 	;;#ASMEND
Line 12561: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v2":reg, "1":imm

Line 12562: [Comment] 	;;#ASMSTART
Line 12563: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v144":reg, "v144":reg, "v145":reg

Line 12564: [Comment] 	;;#ASMEND
Line 12565: [Comment] 	;;#ASMSTART
Line 12566: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v145":reg, "v146":reg, "v147":reg

Line 12567: [Comment] 	;;#ASMEND
Line 12568: [Comment] 	;;#ASMSTART
Line 12569: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v146":reg, "v148":reg, "v149":reg

Line 12570: [Comment] 	;;#ASMEND
Line 12571: [Comment] 	;;#ASMSTART
Line 12572: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v147":reg, "v150":reg, "v151":reg

Line 12573: [Comment] 	;;#ASMEND
Line 12574: [Comment] 	;;#ASMSTART
Line 12575: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v148":reg, "v152":reg, "v153":reg

Line 12576: [Comment] 	;;#ASMEND
Line 12577: [Comment] 	;;#ASMSTART
Line 12578: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v149":reg, "v154":reg, "v155":reg

Line 12579: [Comment] 	;;#ASMEND
Line 12580: [Comment] 	;;#ASMSTART
Line 12581: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v150":reg, "v156":reg, "v157":reg

Line 12582: [Comment] 	;;#ASMEND
Line 12583: [Comment] 	;;#ASMSTART
Line 12584: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v151":reg, "v158":reg, "v159":reg

Line 12585: [Comment] 	;;#ASMEND
Line 12586: [Comment] 	;;#ASMSTART
Line 12587: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[144:145]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12588: [Comment] 	;;#ASMEND
Line 12589: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v10":reg, "1":imm

Line 12590: [Comment] 	;;#ASMSTART
Line 12591: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[146:147]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12592: [Comment] 	;;#ASMEND
Line 12593: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v11":reg, "1":imm

Line 12594: [Comment] 	;;#ASMSTART
Line 12595: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[148:149]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12596: [Comment] 	;;#ASMEND
Line 12597: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v12":reg, "1":imm

Line 12598: [Comment] 	;;#ASMSTART
Line 12599: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[150:151]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12600: [Comment] 	;;#ASMEND
Line 12601: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v4":reg, "1":imm

Line 12602: [Comment] 	;;#ASMSTART
Line 12603: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v176":reg, "v176":reg, "v177":reg

Line 12604: [Comment] 	;;#ASMEND
Line 12605: [Comment] 	;;#ASMSTART
Line 12606: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v177":reg, "v178":reg, "v179":reg

Line 12607: [Comment] 	;;#ASMEND
Line 12608: [Comment] 	;;#ASMSTART
Line 12609: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v178":reg, "v180":reg, "v181":reg

Line 12610: [Comment] 	;;#ASMEND
Line 12611: [Comment] 	;;#ASMSTART
Line 12612: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v179":reg, "v182":reg, "v183":reg

Line 12613: [Comment] 	;;#ASMEND
Line 12614: [Comment] 	;;#ASMSTART
Line 12615: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v180":reg, "v184":reg, "v185":reg

Line 12616: [Comment] 	;;#ASMEND
Line 12617: [Comment] 	;;#ASMSTART
Line 12618: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v181":reg, "v186":reg, "v187":reg

Line 12619: [Comment] 	;;#ASMEND
Line 12620: [Comment] 	;;#ASMSTART
Line 12621: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v182":reg, "v188":reg, "v189":reg

Line 12622: [Comment] 	;;#ASMEND
Line 12623: [Comment] 	;;#ASMSTART
Line 12624: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v183":reg, "v190":reg, "v191":reg

Line 12625: [Comment] 	;;#ASMEND
Line 12626: [Comment] 	;;#ASMSTART
Line 12627: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[176:177]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12628: [Comment] 	;;#ASMEND
Line 12629: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v14":reg, "1":imm

Line 12630: [Comment] 	;;#ASMSTART
Line 12631: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[178:179]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12632: [Comment] 	;;#ASMEND
Line 12633: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v15":reg, "1":imm

Line 12634: [Comment] 	;;#ASMSTART
Line 12635: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[180:181]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12636: [Comment] 	;;#ASMEND
Line 12637: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v16":reg, "1":imm

Line 12638: [Comment] 	;;#ASMSTART
Line 12639: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[182:183]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12640: [Comment] 	;;#ASMEND
Line 12641: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v9":reg, "1":imm

Line 12642: [Comment] 	;;#ASMSTART
Line 12643: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v208":reg, "v208":reg, "v209":reg

Line 12644: [Comment] 	;;#ASMEND
Line 12645: [Comment] 	;;#ASMSTART
Line 12646: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v209":reg, "v210":reg, "v211":reg

Line 12647: [Comment] 	;;#ASMEND
Line 12648: [Comment] 	;;#ASMSTART
Line 12649: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v210":reg, "v212":reg, "v213":reg

Line 12650: [Comment] 	;;#ASMEND
Line 12651: [Comment] 	;;#ASMSTART
Line 12652: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v211":reg, "v214":reg, "v215":reg

Line 12653: [Comment] 	;;#ASMEND
Line 12654: [Comment] 	;;#ASMSTART
Line 12655: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v212":reg, "v216":reg, "v217":reg

Line 12656: [Comment] 	;;#ASMEND
Line 12657: [Comment] 	;;#ASMSTART
Line 12658: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v213":reg, "v218":reg, "v219":reg

Line 12659: [Comment] 	;;#ASMEND
Line 12660: [Comment] 	;;#ASMSTART
Line 12661: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v214":reg, "v220":reg, "v221":reg

Line 12662: [Comment] 	;;#ASMEND
Line 12663: [Comment] 	;;#ASMSTART
Line 12664: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v215":reg, "v222":reg, "v223":reg

Line 12665: [Comment] 	;;#ASMEND
Line 12666: [Comment] 	;;#ASMSTART
Line 12667: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[208:209]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12668: [Comment] 	;;#ASMEND
Line 12669: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v17":reg, "1":imm

Line 12670: [Instruction] s_mul_i32 (with 3 operands) "s0":reg, "s4":reg, "s12":reg

Line 12671: [Comment] 	;;#ASMSTART
Line 12672: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[210:211]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12673: [Comment] 	;;#ASMEND
Line 12674: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v18":reg, "1":imm

Line 12675: [Instruction] s_mul_i32 (with 3 operands) "s0":reg, "s0":reg, "s14":reg

Line 12676: [Comment] 	;;#ASMSTART
Line 12677: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[212:213]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12678: [Comment] 	;;#ASMEND
Line 12679: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v19":reg, "1":imm

Line 12680: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s0":reg, "s2":reg

Line 12681: [Comment] 	;;#ASMSTART
Line 12682: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[214:215]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12683: [Comment] 	;;#ASMEND
Line 12684: [Comment] 	;;#ASMSTART
Line 12685: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v240":reg, "v240":reg, "v241":reg

Line 12686: [Comment] 	;;#ASMEND
Line 12687: [Comment] 	;;#ASMSTART
Line 12688: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v241":reg, "v242":reg, "v243":reg

Line 12689: [Comment] 	;;#ASMEND
Line 12690: [Comment] 	;;#ASMSTART
Line 12691: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v242":reg, "v244":reg, "v245":reg

Line 12692: [Comment] 	;;#ASMEND
Line 12693: [Comment] 	;;#ASMSTART
Line 12694: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v243":reg, "v246":reg, "v247":reg

Line 12695: [Comment] 	;;#ASMEND
Line 12696: [Comment] 	;;#ASMSTART
Line 12697: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v244":reg, "v248":reg, "v249":reg

Line 12698: [Comment] 	;;#ASMEND
Line 12699: [Comment] 	;;#ASMSTART
Line 12700: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v245":reg, "v250":reg, "v251":reg

Line 12701: [Comment] 	;;#ASMEND
Line 12702: [Comment] 	;;#ASMSTART
Line 12703: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v246":reg, "v252":reg, "v253":reg

Line 12704: [Comment] 	;;#ASMEND
Line 12705: [Comment] 	;;#ASMSTART
Line 12706: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v247":reg, "v254":reg, "v255":reg

Line 12707: [Comment] 	;;#ASMEND
Line 12708: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v13":reg, "1":imm

Line 12709: [Comment] 	;;#ASMSTART
Line 12710: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[240:241]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12711: [Comment] 	;;#ASMEND
Line 12712: [Instruction] s_mul_i32 (with 3 operands) "s0":reg, "s0":reg, "s24":reg

Line 12713: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v20":reg, "1":imm

Line 12714: [Comment] 	;;#ASMSTART
Line 12715: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[242:243]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12716: [Comment] 	;;#ASMEND
Line 12717: [Instruction] s_ashr_i32 (with 3 operands) "s1":reg, "s0":reg, "31":imm

Line 12718: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v21":reg, "1":imm

Line 12719: [Comment] 	;;#ASMSTART
Line 12720: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[244:245]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 12721: [Comment] 	;;#ASMEND
Line 12722: [Instruction] v_add_lshl_u32 (with 4 operands) "v0":reg, "v0":reg, "v22":reg, "1":imm

Line 12723: [Instruction] s_lshl_b64 (with 3 operands) "s[0:1]":reg, "s[0:1]":reg, "1":imm

Line 12724: [Instruction] s_mul_i32 (with 3 operands) "s2":reg, "s14":reg, "s24":reg

Line 12725: [Comment] 	;;#ASMSTART
Line 12726: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[246:247]":reg, "v0":reg, "s[16:19]":reg, "0 offen":label

Line 12727: [Comment] 	;;#ASMEND
Line 12728: [Instruction] s_add_u32 (with 3 operands) "s16":reg, "s20":reg, "s0":reg

Line 12729: [Instruction] v_mul_lo_u32 (with 3 operands) "v0":reg, "s2":reg, "v3":reg

Line 12730: [Instruction] s_addc_u32 (with 3 operands) "s17":reg, "s21":reg, "s1":reg

Line 12731: [Instruction] v_mad_u64_u32 (with 5 operands) "v[0:1]":reg, "s[0:1]":reg, "v23":reg, "s2":reg, "v[0:1]":reg

Line 12732: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v2":reg, "1":imm

Line 12733: [Instruction] s_waitcnt (with 1 operands) "vmcnt(0) expcnt(0) lgkmcnt(0)":expr

Line 12734: [Instruction] s_barrier (with 0 operands)

Line 12735: [Comment] 	;;#ASMSTART
Line 12736: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v128":reg, "a128":reg

Line 12737: [Comment] 	;;#ASMEND
Line 12738: [Comment] 	;;#ASMSTART
Line 12739: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v129":reg, "a129":reg

Line 12740: [Comment] 	;;#ASMEND
Line 12741: [Comment] 	;;#ASMSTART
Line 12742: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v130":reg, "a130":reg

Line 12743: [Comment] 	;;#ASMEND
Line 12744: [Comment] 	;;#ASMSTART
Line 12745: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v131":reg, "a131":reg

Line 12746: [Comment] 	;;#ASMEND
Line 12747: [Comment] 	;;#ASMSTART
Line 12748: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v132":reg, "a132":reg

Line 12749: [Comment] 	;;#ASMEND
Line 12750: [Comment] 	;;#ASMSTART
Line 12751: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v133":reg, "a133":reg

Line 12752: [Comment] 	;;#ASMEND
Line 12753: [Comment] 	;;#ASMSTART
Line 12754: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v134":reg, "a134":reg

Line 12755: [Comment] 	;;#ASMEND
Line 12756: [Comment] 	;;#ASMSTART
Line 12757: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v135":reg, "a135":reg

Line 12758: [Comment] 	;;#ASMEND
Line 12759: [Comment] 	;;#ASMSTART
Line 12760: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v136":reg, "a136":reg

Line 12761: [Comment] 	;;#ASMEND
Line 12762: [Comment] 	;;#ASMSTART
Line 12763: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v137":reg, "a137":reg

Line 12764: [Comment] 	;;#ASMEND
Line 12765: [Comment] 	;;#ASMSTART
Line 12766: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v138":reg, "a138":reg

Line 12767: [Comment] 	;;#ASMEND
Line 12768: [Comment] 	;;#ASMSTART
Line 12769: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v139":reg, "a139":reg

Line 12770: [Comment] 	;;#ASMEND
Line 12771: [Comment] 	;;#ASMSTART
Line 12772: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v140":reg, "a140":reg

Line 12773: [Comment] 	;;#ASMEND
Line 12774: [Comment] 	;;#ASMSTART
Line 12775: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v141":reg, "a141":reg

Line 12776: [Comment] 	;;#ASMEND
Line 12777: [Comment] 	;;#ASMSTART
Line 12778: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v142":reg, "a142":reg

Line 12779: [Comment] 	;;#ASMEND
Line 12780: [Comment] 	;;#ASMSTART
Line 12781: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v143":reg, "a143":reg

Line 12782: [Comment] 	;;#ASMEND
Line 12783: [Comment] 	;;#ASMSTART
Line 12784: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v144":reg, "a144":reg

Line 12785: [Comment] 	;;#ASMEND
Line 12786: [Comment] 	;;#ASMSTART
Line 12787: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v145":reg, "a145":reg

Line 12788: [Comment] 	;;#ASMEND
Line 12789: [Comment] 	;;#ASMSTART
Line 12790: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v146":reg, "a146":reg

Line 12791: [Comment] 	;;#ASMEND
Line 12792: [Comment] 	;;#ASMSTART
Line 12793: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v147":reg, "a147":reg

Line 12794: [Comment] 	;;#ASMEND
Line 12795: [Comment] 	;;#ASMSTART
Line 12796: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v148":reg, "a148":reg

Line 12797: [Comment] 	;;#ASMEND
Line 12798: [Comment] 	;;#ASMSTART
Line 12799: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v149":reg, "a149":reg

Line 12800: [Comment] 	;;#ASMEND
Line 12801: [Comment] 	;;#ASMSTART
Line 12802: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v150":reg, "a150":reg

Line 12803: [Comment] 	;;#ASMEND
Line 12804: [Comment] 	;;#ASMSTART
Line 12805: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v151":reg, "a151":reg

Line 12806: [Comment] 	;;#ASMEND
Line 12807: [Comment] 	;;#ASMSTART
Line 12808: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v152":reg, "a152":reg

Line 12809: [Comment] 	;;#ASMEND
Line 12810: [Comment] 	;;#ASMSTART
Line 12811: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v153":reg, "a153":reg

Line 12812: [Comment] 	;;#ASMEND
Line 12813: [Comment] 	;;#ASMSTART
Line 12814: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v154":reg, "a154":reg

Line 12815: [Comment] 	;;#ASMEND
Line 12816: [Comment] 	;;#ASMSTART
Line 12817: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v155":reg, "a155":reg

Line 12818: [Comment] 	;;#ASMEND
Line 12819: [Comment] 	;;#ASMSTART
Line 12820: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v156":reg, "a156":reg

Line 12821: [Comment] 	;;#ASMEND
Line 12822: [Comment] 	;;#ASMSTART
Line 12823: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v157":reg, "a157":reg

Line 12824: [Comment] 	;;#ASMEND
Line 12825: [Comment] 	;;#ASMSTART
Line 12826: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v158":reg, "a158":reg

Line 12827: [Comment] 	;;#ASMEND
Line 12828: [Comment] 	;;#ASMSTART
Line 12829: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v159":reg, "a159":reg

Line 12830: [Comment] 	;;#ASMEND
Line 12831: [Comment] 	;;#ASMSTART
Line 12832: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v160":reg, "a160":reg

Line 12833: [Comment] 	;;#ASMEND
Line 12834: [Comment] 	;;#ASMSTART
Line 12835: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v161":reg, "a161":reg

Line 12836: [Comment] 	;;#ASMEND
Line 12837: [Comment] 	;;#ASMSTART
Line 12838: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v162":reg, "a162":reg

Line 12839: [Comment] 	;;#ASMEND
Line 12840: [Comment] 	;;#ASMSTART
Line 12841: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v163":reg, "a163":reg

Line 12842: [Comment] 	;;#ASMEND
Line 12843: [Comment] 	;;#ASMSTART
Line 12844: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v164":reg, "a164":reg

Line 12845: [Comment] 	;;#ASMEND
Line 12846: [Comment] 	;;#ASMSTART
Line 12847: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v165":reg, "a165":reg

Line 12848: [Comment] 	;;#ASMEND
Line 12849: [Comment] 	;;#ASMSTART
Line 12850: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v166":reg, "a166":reg

Line 12851: [Comment] 	;;#ASMEND
Line 12852: [Comment] 	;;#ASMSTART
Line 12853: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v167":reg, "a167":reg

Line 12854: [Comment] 	;;#ASMEND
Line 12855: [Comment] 	;;#ASMSTART
Line 12856: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v168":reg, "a168":reg

Line 12857: [Comment] 	;;#ASMEND
Line 12858: [Comment] 	;;#ASMSTART
Line 12859: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v169":reg, "a169":reg

Line 12860: [Comment] 	;;#ASMEND
Line 12861: [Comment] 	;;#ASMSTART
Line 12862: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v170":reg, "a170":reg

Line 12863: [Comment] 	;;#ASMEND
Line 12864: [Comment] 	;;#ASMSTART
Line 12865: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v171":reg, "a171":reg

Line 12866: [Comment] 	;;#ASMEND
Line 12867: [Comment] 	;;#ASMSTART
Line 12868: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v172":reg, "a172":reg

Line 12869: [Comment] 	;;#ASMEND
Line 12870: [Comment] 	;;#ASMSTART
Line 12871: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v173":reg, "a173":reg

Line 12872: [Comment] 	;;#ASMEND
Line 12873: [Comment] 	;;#ASMSTART
Line 12874: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v174":reg, "a174":reg

Line 12875: [Comment] 	;;#ASMEND
Line 12876: [Comment] 	;;#ASMSTART
Line 12877: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v175":reg, "a175":reg

Line 12878: [Comment] 	;;#ASMEND
Line 12879: [Comment] 	;;#ASMSTART
Line 12880: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v176":reg, "a176":reg

Line 12881: [Comment] 	;;#ASMEND
Line 12882: [Comment] 	;;#ASMSTART
Line 12883: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v177":reg, "a177":reg

Line 12884: [Comment] 	;;#ASMEND
Line 12885: [Comment] 	;;#ASMSTART
Line 12886: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v178":reg, "a178":reg

Line 12887: [Comment] 	;;#ASMEND
Line 12888: [Comment] 	;;#ASMSTART
Line 12889: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v179":reg, "a179":reg

Line 12890: [Comment] 	;;#ASMEND
Line 12891: [Comment] 	;;#ASMSTART
Line 12892: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v180":reg, "a180":reg

Line 12893: [Comment] 	;;#ASMEND
Line 12894: [Comment] 	;;#ASMSTART
Line 12895: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v181":reg, "a181":reg

Line 12896: [Comment] 	;;#ASMEND
Line 12897: [Comment] 	;;#ASMSTART
Line 12898: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v182":reg, "a182":reg

Line 12899: [Comment] 	;;#ASMEND
Line 12900: [Comment] 	;;#ASMSTART
Line 12901: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v183":reg, "a183":reg

Line 12902: [Comment] 	;;#ASMEND
Line 12903: [Comment] 	;;#ASMSTART
Line 12904: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v184":reg, "a184":reg

Line 12905: [Comment] 	;;#ASMEND
Line 12906: [Comment] 	;;#ASMSTART
Line 12907: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v185":reg, "a185":reg

Line 12908: [Comment] 	;;#ASMEND
Line 12909: [Comment] 	;;#ASMSTART
Line 12910: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v186":reg, "a186":reg

Line 12911: [Comment] 	;;#ASMEND
Line 12912: [Comment] 	;;#ASMSTART
Line 12913: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v187":reg, "a187":reg

Line 12914: [Comment] 	;;#ASMEND
Line 12915: [Comment] 	;;#ASMSTART
Line 12916: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v188":reg, "a188":reg

Line 12917: [Comment] 	;;#ASMEND
Line 12918: [Comment] 	;;#ASMSTART
Line 12919: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v189":reg, "a189":reg

Line 12920: [Comment] 	;;#ASMEND
Line 12921: [Comment] 	;;#ASMSTART
Line 12922: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v190":reg, "a190":reg

Line 12923: [Comment] 	;;#ASMEND
Line 12924: [Comment] 	;;#ASMSTART
Line 12925: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v191":reg, "a191":reg

Line 12926: [Comment] 	;;#ASMEND
Line 12927: [Comment] 	;;#ASMSTART
Line 12928: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v192":reg, "a192":reg

Line 12929: [Comment] 	;;#ASMEND
Line 12930: [Comment] 	;;#ASMSTART
Line 12931: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v193":reg, "a193":reg

Line 12932: [Comment] 	;;#ASMEND
Line 12933: [Comment] 	;;#ASMSTART
Line 12934: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v194":reg, "a194":reg

Line 12935: [Comment] 	;;#ASMEND
Line 12936: [Comment] 	;;#ASMSTART
Line 12937: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v195":reg, "a195":reg

Line 12938: [Comment] 	;;#ASMEND
Line 12939: [Comment] 	;;#ASMSTART
Line 12940: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v196":reg, "a196":reg

Line 12941: [Comment] 	;;#ASMEND
Line 12942: [Comment] 	;;#ASMSTART
Line 12943: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v197":reg, "a197":reg

Line 12944: [Comment] 	;;#ASMEND
Line 12945: [Comment] 	;;#ASMSTART
Line 12946: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v198":reg, "a198":reg

Line 12947: [Comment] 	;;#ASMEND
Line 12948: [Comment] 	;;#ASMSTART
Line 12949: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v199":reg, "a199":reg

Line 12950: [Comment] 	;;#ASMEND
Line 12951: [Comment] 	;;#ASMSTART
Line 12952: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v200":reg, "a200":reg

Line 12953: [Comment] 	;;#ASMEND
Line 12954: [Comment] 	;;#ASMSTART
Line 12955: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v201":reg, "a201":reg

Line 12956: [Comment] 	;;#ASMEND
Line 12957: [Comment] 	;;#ASMSTART
Line 12958: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v202":reg, "a202":reg

Line 12959: [Comment] 	;;#ASMEND
Line 12960: [Comment] 	;;#ASMSTART
Line 12961: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v203":reg, "a203":reg

Line 12962: [Comment] 	;;#ASMEND
Line 12963: [Comment] 	;;#ASMSTART
Line 12964: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v204":reg, "a204":reg

Line 12965: [Comment] 	;;#ASMEND
Line 12966: [Comment] 	;;#ASMSTART
Line 12967: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v205":reg, "a205":reg

Line 12968: [Comment] 	;;#ASMEND
Line 12969: [Comment] 	;;#ASMSTART
Line 12970: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v206":reg, "a206":reg

Line 12971: [Comment] 	;;#ASMEND
Line 12972: [Comment] 	;;#ASMSTART
Line 12973: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v207":reg, "a207":reg

Line 12974: [Comment] 	;;#ASMEND
Line 12975: [Comment] 	;;#ASMSTART
Line 12976: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v208":reg, "a208":reg

Line 12977: [Comment] 	;;#ASMEND
Line 12978: [Comment] 	;;#ASMSTART
Line 12979: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v209":reg, "a209":reg

Line 12980: [Comment] 	;;#ASMEND
Line 12981: [Comment] 	;;#ASMSTART
Line 12982: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v210":reg, "a210":reg

Line 12983: [Comment] 	;;#ASMEND
Line 12984: [Comment] 	;;#ASMSTART
Line 12985: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v211":reg, "a211":reg

Line 12986: [Comment] 	;;#ASMEND
Line 12987: [Comment] 	;;#ASMSTART
Line 12988: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v212":reg, "a212":reg

Line 12989: [Comment] 	;;#ASMEND
Line 12990: [Comment] 	;;#ASMSTART
Line 12991: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v213":reg, "a213":reg

Line 12992: [Comment] 	;;#ASMEND
Line 12993: [Comment] 	;;#ASMSTART
Line 12994: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v214":reg, "a214":reg

Line 12995: [Comment] 	;;#ASMEND
Line 12996: [Comment] 	;;#ASMSTART
Line 12997: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v215":reg, "a215":reg

Line 12998: [Comment] 	;;#ASMEND
Line 12999: [Comment] 	;;#ASMSTART
Line 13000: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v216":reg, "a216":reg

Line 13001: [Comment] 	;;#ASMEND
Line 13002: [Comment] 	;;#ASMSTART
Line 13003: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v217":reg, "a217":reg

Line 13004: [Comment] 	;;#ASMEND
Line 13005: [Comment] 	;;#ASMSTART
Line 13006: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v218":reg, "a218":reg

Line 13007: [Comment] 	;;#ASMEND
Line 13008: [Comment] 	;;#ASMSTART
Line 13009: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v219":reg, "a219":reg

Line 13010: [Comment] 	;;#ASMEND
Line 13011: [Comment] 	;;#ASMSTART
Line 13012: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v220":reg, "a220":reg

Line 13013: [Comment] 	;;#ASMEND
Line 13014: [Comment] 	;;#ASMSTART
Line 13015: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v221":reg, "a221":reg

Line 13016: [Comment] 	;;#ASMEND
Line 13017: [Comment] 	;;#ASMSTART
Line 13018: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v222":reg, "a222":reg

Line 13019: [Comment] 	;;#ASMEND
Line 13020: [Comment] 	;;#ASMSTART
Line 13021: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v223":reg, "a223":reg

Line 13022: [Comment] 	;;#ASMEND
Line 13023: [Comment] 	;;#ASMSTART
Line 13024: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v224":reg, "a224":reg

Line 13025: [Comment] 	;;#ASMEND
Line 13026: [Comment] 	;;#ASMSTART
Line 13027: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v225":reg, "a225":reg

Line 13028: [Comment] 	;;#ASMEND
Line 13029: [Comment] 	;;#ASMSTART
Line 13030: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v226":reg, "a226":reg

Line 13031: [Comment] 	;;#ASMEND
Line 13032: [Comment] 	;;#ASMSTART
Line 13033: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v227":reg, "a227":reg

Line 13034: [Comment] 	;;#ASMEND
Line 13035: [Comment] 	;;#ASMSTART
Line 13036: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v228":reg, "a228":reg

Line 13037: [Comment] 	;;#ASMEND
Line 13038: [Comment] 	;;#ASMSTART
Line 13039: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v229":reg, "a229":reg

Line 13040: [Comment] 	;;#ASMEND
Line 13041: [Comment] 	;;#ASMSTART
Line 13042: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v230":reg, "a230":reg

Line 13043: [Comment] 	;;#ASMEND
Line 13044: [Comment] 	;;#ASMSTART
Line 13045: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v231":reg, "a231":reg

Line 13046: [Comment] 	;;#ASMEND
Line 13047: [Comment] 	;;#ASMSTART
Line 13048: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v232":reg, "a232":reg

Line 13049: [Comment] 	;;#ASMEND
Line 13050: [Comment] 	;;#ASMSTART
Line 13051: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v233":reg, "a233":reg

Line 13052: [Comment] 	;;#ASMEND
Line 13053: [Comment] 	;;#ASMSTART
Line 13054: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v234":reg, "a234":reg

Line 13055: [Comment] 	;;#ASMEND
Line 13056: [Comment] 	;;#ASMSTART
Line 13057: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v235":reg, "a235":reg

Line 13058: [Comment] 	;;#ASMEND
Line 13059: [Comment] 	;;#ASMSTART
Line 13060: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v236":reg, "a236":reg

Line 13061: [Comment] 	;;#ASMEND
Line 13062: [Comment] 	;;#ASMSTART
Line 13063: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v237":reg, "a237":reg

Line 13064: [Comment] 	;;#ASMEND
Line 13065: [Comment] 	;;#ASMSTART
Line 13066: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v238":reg, "a238":reg

Line 13067: [Comment] 	;;#ASMEND
Line 13068: [Comment] 	;;#ASMSTART
Line 13069: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v239":reg, "a239":reg

Line 13070: [Comment] 	;;#ASMEND
Line 13071: [Comment] 	;;#ASMSTART
Line 13072: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v240":reg, "a240":reg

Line 13073: [Comment] 	;;#ASMEND
Line 13074: [Comment] 	;;#ASMSTART
Line 13075: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v241":reg, "a241":reg

Line 13076: [Comment] 	;;#ASMEND
Line 13077: [Comment] 	;;#ASMSTART
Line 13078: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v242":reg, "a242":reg

Line 13079: [Comment] 	;;#ASMEND
Line 13080: [Comment] 	;;#ASMSTART
Line 13081: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v243":reg, "a243":reg

Line 13082: [Comment] 	;;#ASMEND
Line 13083: [Comment] 	;;#ASMSTART
Line 13084: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v244":reg, "a244":reg

Line 13085: [Comment] 	;;#ASMEND
Line 13086: [Comment] 	;;#ASMSTART
Line 13087: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v245":reg, "a245":reg

Line 13088: [Comment] 	;;#ASMEND
Line 13089: [Comment] 	;;#ASMSTART
Line 13090: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v246":reg, "a246":reg

Line 13091: [Comment] 	;;#ASMEND
Line 13092: [Comment] 	;;#ASMSTART
Line 13093: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v247":reg, "a247":reg

Line 13094: [Comment] 	;;#ASMEND
Line 13095: [Comment] 	;;#ASMSTART
Line 13096: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v248":reg, "a248":reg

Line 13097: [Comment] 	;;#ASMEND
Line 13098: [Comment] 	;;#ASMSTART
Line 13099: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v249":reg, "a249":reg

Line 13100: [Comment] 	;;#ASMEND
Line 13101: [Comment] 	;;#ASMSTART
Line 13102: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v250":reg, "a250":reg

Line 13103: [Comment] 	;;#ASMEND
Line 13104: [Comment] 	;;#ASMSTART
Line 13105: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v251":reg, "a251":reg

Line 13106: [Comment] 	;;#ASMEND
Line 13107: [Comment] 	;;#ASMSTART
Line 13108: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v252":reg, "a252":reg

Line 13109: [Comment] 	;;#ASMEND
Line 13110: [Comment] 	;;#ASMSTART
Line 13111: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v253":reg, "a253":reg

Line 13112: [Comment] 	;;#ASMEND
Line 13113: [Comment] 	;;#ASMSTART
Line 13114: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v254":reg, "a254":reg

Line 13115: [Comment] 	;;#ASMEND
Line 13116: [Comment] 	;;#ASMSTART
Line 13117: [Instruction] v_accvgpr_read_b32 (with 2 operands) "v255":reg, "a255":reg

Line 13118: [Comment] 	;;#ASMEND
Line 13119: [Comment] 	;;#ASMSTART
Line 13120: [Instruction] v_mul_f32_e32 (with 3 operands) "v128":reg, "0x3db504f3":imm, "v128":reg

Line 13121: [Comment] 	;;#ASMEND
Line 13122: [Comment] 	;;#ASMSTART
Line 13123: [Instruction] v_mul_f32_e32 (with 3 operands) "v129":reg, "0x3db504f3":imm, "v129":reg

Line 13124: [Comment] 	;;#ASMEND
Line 13125: [Comment] 	;;#ASMSTART
Line 13126: [Instruction] v_mul_f32_e32 (with 3 operands) "v130":reg, "0x3db504f3":imm, "v130":reg

Line 13127: [Comment] 	;;#ASMEND
Line 13128: [Comment] 	;;#ASMSTART
Line 13129: [Instruction] v_mul_f32_e32 (with 3 operands) "v131":reg, "0x3db504f3":imm, "v131":reg

Line 13130: [Comment] 	;;#ASMEND
Line 13131: [Comment] 	;;#ASMSTART
Line 13132: [Instruction] v_mul_f32_e32 (with 3 operands) "v132":reg, "0x3db504f3":imm, "v132":reg

Line 13133: [Comment] 	;;#ASMEND
Line 13134: [Comment] 	;;#ASMSTART
Line 13135: [Instruction] v_mul_f32_e32 (with 3 operands) "v133":reg, "0x3db504f3":imm, "v133":reg

Line 13136: [Comment] 	;;#ASMEND
Line 13137: [Comment] 	;;#ASMSTART
Line 13138: [Instruction] v_mul_f32_e32 (with 3 operands) "v134":reg, "0x3db504f3":imm, "v134":reg

Line 13139: [Comment] 	;;#ASMEND
Line 13140: [Comment] 	;;#ASMSTART
Line 13141: [Instruction] v_mul_f32_e32 (with 3 operands) "v135":reg, "0x3db504f3":imm, "v135":reg

Line 13142: [Comment] 	;;#ASMEND
Line 13143: [Comment] 	;;#ASMSTART
Line 13144: [Instruction] v_mul_f32_e32 (with 3 operands) "v136":reg, "0x3db504f3":imm, "v136":reg

Line 13145: [Comment] 	;;#ASMEND
Line 13146: [Comment] 	;;#ASMSTART
Line 13147: [Instruction] v_mul_f32_e32 (with 3 operands) "v137":reg, "0x3db504f3":imm, "v137":reg

Line 13148: [Comment] 	;;#ASMEND
Line 13149: [Comment] 	;;#ASMSTART
Line 13150: [Instruction] v_mul_f32_e32 (with 3 operands) "v138":reg, "0x3db504f3":imm, "v138":reg

Line 13151: [Comment] 	;;#ASMEND
Line 13152: [Comment] 	;;#ASMSTART
Line 13153: [Instruction] v_mul_f32_e32 (with 3 operands) "v139":reg, "0x3db504f3":imm, "v139":reg

Line 13154: [Comment] 	;;#ASMEND
Line 13155: [Comment] 	;;#ASMSTART
Line 13156: [Instruction] v_mul_f32_e32 (with 3 operands) "v140":reg, "0x3db504f3":imm, "v140":reg

Line 13157: [Comment] 	;;#ASMEND
Line 13158: [Comment] 	;;#ASMSTART
Line 13159: [Instruction] v_mul_f32_e32 (with 3 operands) "v141":reg, "0x3db504f3":imm, "v141":reg

Line 13160: [Comment] 	;;#ASMEND
Line 13161: [Comment] 	;;#ASMSTART
Line 13162: [Instruction] v_mul_f32_e32 (with 3 operands) "v142":reg, "0x3db504f3":imm, "v142":reg

Line 13163: [Comment] 	;;#ASMEND
Line 13164: [Comment] 	;;#ASMSTART
Line 13165: [Instruction] v_mul_f32_e32 (with 3 operands) "v143":reg, "0x3db504f3":imm, "v143":reg

Line 13166: [Comment] 	;;#ASMEND
Line 13167: [Comment] 	;;#ASMSTART
Line 13168: [Instruction] v_mul_f32_e32 (with 3 operands) "v144":reg, "0x3db504f3":imm, "v144":reg

Line 13169: [Comment] 	;;#ASMEND
Line 13170: [Comment] 	;;#ASMSTART
Line 13171: [Instruction] v_mul_f32_e32 (with 3 operands) "v145":reg, "0x3db504f3":imm, "v145":reg

Line 13172: [Comment] 	;;#ASMEND
Line 13173: [Comment] 	;;#ASMSTART
Line 13174: [Instruction] v_mul_f32_e32 (with 3 operands) "v146":reg, "0x3db504f3":imm, "v146":reg

Line 13175: [Comment] 	;;#ASMEND
Line 13176: [Comment] 	;;#ASMSTART
Line 13177: [Instruction] v_mul_f32_e32 (with 3 operands) "v147":reg, "0x3db504f3":imm, "v147":reg

Line 13178: [Comment] 	;;#ASMEND
Line 13179: [Comment] 	;;#ASMSTART
Line 13180: [Instruction] v_mul_f32_e32 (with 3 operands) "v148":reg, "0x3db504f3":imm, "v148":reg

Line 13181: [Comment] 	;;#ASMEND
Line 13182: [Comment] 	;;#ASMSTART
Line 13183: [Instruction] v_mul_f32_e32 (with 3 operands) "v149":reg, "0x3db504f3":imm, "v149":reg

Line 13184: [Comment] 	;;#ASMEND
Line 13185: [Comment] 	;;#ASMSTART
Line 13186: [Instruction] v_mul_f32_e32 (with 3 operands) "v150":reg, "0x3db504f3":imm, "v150":reg

Line 13187: [Comment] 	;;#ASMEND
Line 13188: [Comment] 	;;#ASMSTART
Line 13189: [Instruction] v_mul_f32_e32 (with 3 operands) "v151":reg, "0x3db504f3":imm, "v151":reg

Line 13190: [Comment] 	;;#ASMEND
Line 13191: [Comment] 	;;#ASMSTART
Line 13192: [Instruction] v_mul_f32_e32 (with 3 operands) "v152":reg, "0x3db504f3":imm, "v152":reg

Line 13193: [Comment] 	;;#ASMEND
Line 13194: [Comment] 	;;#ASMSTART
Line 13195: [Instruction] v_mul_f32_e32 (with 3 operands) "v153":reg, "0x3db504f3":imm, "v153":reg

Line 13196: [Comment] 	;;#ASMEND
Line 13197: [Comment] 	;;#ASMSTART
Line 13198: [Instruction] v_mul_f32_e32 (with 3 operands) "v154":reg, "0x3db504f3":imm, "v154":reg

Line 13199: [Comment] 	;;#ASMEND
Line 13200: [Comment] 	;;#ASMSTART
Line 13201: [Instruction] v_mul_f32_e32 (with 3 operands) "v155":reg, "0x3db504f3":imm, "v155":reg

Line 13202: [Comment] 	;;#ASMEND
Line 13203: [Comment] 	;;#ASMSTART
Line 13204: [Instruction] v_mul_f32_e32 (with 3 operands) "v156":reg, "0x3db504f3":imm, "v156":reg

Line 13205: [Comment] 	;;#ASMEND
Line 13206: [Comment] 	;;#ASMSTART
Line 13207: [Instruction] v_mul_f32_e32 (with 3 operands) "v157":reg, "0x3db504f3":imm, "v157":reg

Line 13208: [Comment] 	;;#ASMEND
Line 13209: [Comment] 	;;#ASMSTART
Line 13210: [Instruction] v_mul_f32_e32 (with 3 operands) "v158":reg, "0x3db504f3":imm, "v158":reg

Line 13211: [Comment] 	;;#ASMEND
Line 13212: [Comment] 	;;#ASMSTART
Line 13213: [Instruction] v_mul_f32_e32 (with 3 operands) "v159":reg, "0x3db504f3":imm, "v159":reg

Line 13214: [Comment] 	;;#ASMEND
Line 13215: [Comment] 	;;#ASMSTART
Line 13216: [Instruction] v_mul_f32_e32 (with 3 operands) "v160":reg, "0x3db504f3":imm, "v160":reg

Line 13217: [Comment] 	;;#ASMEND
Line 13218: [Comment] 	;;#ASMSTART
Line 13219: [Instruction] v_mul_f32_e32 (with 3 operands) "v161":reg, "0x3db504f3":imm, "v161":reg

Line 13220: [Comment] 	;;#ASMEND
Line 13221: [Comment] 	;;#ASMSTART
Line 13222: [Instruction] v_mul_f32_e32 (with 3 operands) "v162":reg, "0x3db504f3":imm, "v162":reg

Line 13223: [Comment] 	;;#ASMEND
Line 13224: [Comment] 	;;#ASMSTART
Line 13225: [Instruction] v_mul_f32_e32 (with 3 operands) "v163":reg, "0x3db504f3":imm, "v163":reg

Line 13226: [Comment] 	;;#ASMEND
Line 13227: [Comment] 	;;#ASMSTART
Line 13228: [Instruction] v_mul_f32_e32 (with 3 operands) "v164":reg, "0x3db504f3":imm, "v164":reg

Line 13229: [Comment] 	;;#ASMEND
Line 13230: [Comment] 	;;#ASMSTART
Line 13231: [Instruction] v_mul_f32_e32 (with 3 operands) "v165":reg, "0x3db504f3":imm, "v165":reg

Line 13232: [Comment] 	;;#ASMEND
Line 13233: [Comment] 	;;#ASMSTART
Line 13234: [Instruction] v_mul_f32_e32 (with 3 operands) "v166":reg, "0x3db504f3":imm, "v166":reg

Line 13235: [Comment] 	;;#ASMEND
Line 13236: [Comment] 	;;#ASMSTART
Line 13237: [Instruction] v_mul_f32_e32 (with 3 operands) "v167":reg, "0x3db504f3":imm, "v167":reg

Line 13238: [Comment] 	;;#ASMEND
Line 13239: [Comment] 	;;#ASMSTART
Line 13240: [Instruction] v_mul_f32_e32 (with 3 operands) "v168":reg, "0x3db504f3":imm, "v168":reg

Line 13241: [Comment] 	;;#ASMEND
Line 13242: [Comment] 	;;#ASMSTART
Line 13243: [Instruction] v_mul_f32_e32 (with 3 operands) "v169":reg, "0x3db504f3":imm, "v169":reg

Line 13244: [Comment] 	;;#ASMEND
Line 13245: [Comment] 	;;#ASMSTART
Line 13246: [Instruction] v_mul_f32_e32 (with 3 operands) "v170":reg, "0x3db504f3":imm, "v170":reg

Line 13247: [Comment] 	;;#ASMEND
Line 13248: [Comment] 	;;#ASMSTART
Line 13249: [Instruction] v_mul_f32_e32 (with 3 operands) "v171":reg, "0x3db504f3":imm, "v171":reg

Line 13250: [Comment] 	;;#ASMEND
Line 13251: [Comment] 	;;#ASMSTART
Line 13252: [Instruction] v_mul_f32_e32 (with 3 operands) "v172":reg, "0x3db504f3":imm, "v172":reg

Line 13253: [Comment] 	;;#ASMEND
Line 13254: [Comment] 	;;#ASMSTART
Line 13255: [Instruction] v_mul_f32_e32 (with 3 operands) "v173":reg, "0x3db504f3":imm, "v173":reg

Line 13256: [Comment] 	;;#ASMEND
Line 13257: [Comment] 	;;#ASMSTART
Line 13258: [Instruction] v_mul_f32_e32 (with 3 operands) "v174":reg, "0x3db504f3":imm, "v174":reg

Line 13259: [Comment] 	;;#ASMEND
Line 13260: [Comment] 	;;#ASMSTART
Line 13261: [Instruction] v_mul_f32_e32 (with 3 operands) "v175":reg, "0x3db504f3":imm, "v175":reg

Line 13262: [Comment] 	;;#ASMEND
Line 13263: [Comment] 	;;#ASMSTART
Line 13264: [Instruction] v_mul_f32_e32 (with 3 operands) "v176":reg, "0x3db504f3":imm, "v176":reg

Line 13265: [Comment] 	;;#ASMEND
Line 13266: [Comment] 	;;#ASMSTART
Line 13267: [Instruction] v_mul_f32_e32 (with 3 operands) "v177":reg, "0x3db504f3":imm, "v177":reg

Line 13268: [Comment] 	;;#ASMEND
Line 13269: [Comment] 	;;#ASMSTART
Line 13270: [Instruction] v_mul_f32_e32 (with 3 operands) "v178":reg, "0x3db504f3":imm, "v178":reg

Line 13271: [Comment] 	;;#ASMEND
Line 13272: [Comment] 	;;#ASMSTART
Line 13273: [Instruction] v_mul_f32_e32 (with 3 operands) "v179":reg, "0x3db504f3":imm, "v179":reg

Line 13274: [Comment] 	;;#ASMEND
Line 13275: [Comment] 	;;#ASMSTART
Line 13276: [Instruction] v_mul_f32_e32 (with 3 operands) "v180":reg, "0x3db504f3":imm, "v180":reg

Line 13277: [Comment] 	;;#ASMEND
Line 13278: [Comment] 	;;#ASMSTART
Line 13279: [Instruction] v_mul_f32_e32 (with 3 operands) "v181":reg, "0x3db504f3":imm, "v181":reg

Line 13280: [Comment] 	;;#ASMEND
Line 13281: [Comment] 	;;#ASMSTART
Line 13282: [Instruction] v_mul_f32_e32 (with 3 operands) "v182":reg, "0x3db504f3":imm, "v182":reg

Line 13283: [Comment] 	;;#ASMEND
Line 13284: [Comment] 	;;#ASMSTART
Line 13285: [Instruction] v_mul_f32_e32 (with 3 operands) "v183":reg, "0x3db504f3":imm, "v183":reg

Line 13286: [Comment] 	;;#ASMEND
Line 13287: [Comment] 	;;#ASMSTART
Line 13288: [Instruction] v_mul_f32_e32 (with 3 operands) "v184":reg, "0x3db504f3":imm, "v184":reg

Line 13289: [Comment] 	;;#ASMEND
Line 13290: [Comment] 	;;#ASMSTART
Line 13291: [Instruction] v_mul_f32_e32 (with 3 operands) "v185":reg, "0x3db504f3":imm, "v185":reg

Line 13292: [Comment] 	;;#ASMEND
Line 13293: [Comment] 	;;#ASMSTART
Line 13294: [Instruction] v_mul_f32_e32 (with 3 operands) "v186":reg, "0x3db504f3":imm, "v186":reg

Line 13295: [Comment] 	;;#ASMEND
Line 13296: [Comment] 	;;#ASMSTART
Line 13297: [Instruction] v_mul_f32_e32 (with 3 operands) "v187":reg, "0x3db504f3":imm, "v187":reg

Line 13298: [Comment] 	;;#ASMEND
Line 13299: [Comment] 	;;#ASMSTART
Line 13300: [Instruction] v_mul_f32_e32 (with 3 operands) "v188":reg, "0x3db504f3":imm, "v188":reg

Line 13301: [Comment] 	;;#ASMEND
Line 13302: [Comment] 	;;#ASMSTART
Line 13303: [Instruction] v_mul_f32_e32 (with 3 operands) "v189":reg, "0x3db504f3":imm, "v189":reg

Line 13304: [Comment] 	;;#ASMEND
Line 13305: [Comment] 	;;#ASMSTART
Line 13306: [Instruction] v_mul_f32_e32 (with 3 operands) "v190":reg, "0x3db504f3":imm, "v190":reg

Line 13307: [Comment] 	;;#ASMEND
Line 13308: [Comment] 	;;#ASMSTART
Line 13309: [Instruction] v_mul_f32_e32 (with 3 operands) "v191":reg, "0x3db504f3":imm, "v191":reg

Line 13310: [Comment] 	;;#ASMEND
Line 13311: [Comment] 	;;#ASMSTART
Line 13312: [Instruction] v_mul_f32_e32 (with 3 operands) "v192":reg, "0x3db504f3":imm, "v192":reg

Line 13313: [Comment] 	;;#ASMEND
Line 13314: [Comment] 	;;#ASMSTART
Line 13315: [Instruction] v_mul_f32_e32 (with 3 operands) "v193":reg, "0x3db504f3":imm, "v193":reg

Line 13316: [Comment] 	;;#ASMEND
Line 13317: [Comment] 	;;#ASMSTART
Line 13318: [Instruction] v_mul_f32_e32 (with 3 operands) "v194":reg, "0x3db504f3":imm, "v194":reg

Line 13319: [Comment] 	;;#ASMEND
Line 13320: [Comment] 	;;#ASMSTART
Line 13321: [Instruction] v_mul_f32_e32 (with 3 operands) "v195":reg, "0x3db504f3":imm, "v195":reg

Line 13322: [Comment] 	;;#ASMEND
Line 13323: [Comment] 	;;#ASMSTART
Line 13324: [Instruction] v_mul_f32_e32 (with 3 operands) "v196":reg, "0x3db504f3":imm, "v196":reg

Line 13325: [Comment] 	;;#ASMEND
Line 13326: [Comment] 	;;#ASMSTART
Line 13327: [Instruction] v_mul_f32_e32 (with 3 operands) "v197":reg, "0x3db504f3":imm, "v197":reg

Line 13328: [Comment] 	;;#ASMEND
Line 13329: [Comment] 	;;#ASMSTART
Line 13330: [Instruction] v_mul_f32_e32 (with 3 operands) "v198":reg, "0x3db504f3":imm, "v198":reg

Line 13331: [Comment] 	;;#ASMEND
Line 13332: [Comment] 	;;#ASMSTART
Line 13333: [Instruction] v_mul_f32_e32 (with 3 operands) "v199":reg, "0x3db504f3":imm, "v199":reg

Line 13334: [Comment] 	;;#ASMEND
Line 13335: [Comment] 	;;#ASMSTART
Line 13336: [Instruction] v_mul_f32_e32 (with 3 operands) "v200":reg, "0x3db504f3":imm, "v200":reg

Line 13337: [Comment] 	;;#ASMEND
Line 13338: [Comment] 	;;#ASMSTART
Line 13339: [Instruction] v_mul_f32_e32 (with 3 operands) "v201":reg, "0x3db504f3":imm, "v201":reg

Line 13340: [Comment] 	;;#ASMEND
Line 13341: [Comment] 	;;#ASMSTART
Line 13342: [Instruction] v_mul_f32_e32 (with 3 operands) "v202":reg, "0x3db504f3":imm, "v202":reg

Line 13343: [Comment] 	;;#ASMEND
Line 13344: [Comment] 	;;#ASMSTART
Line 13345: [Instruction] v_mul_f32_e32 (with 3 operands) "v203":reg, "0x3db504f3":imm, "v203":reg

Line 13346: [Comment] 	;;#ASMEND
Line 13347: [Comment] 	;;#ASMSTART
Line 13348: [Instruction] v_mul_f32_e32 (with 3 operands) "v204":reg, "0x3db504f3":imm, "v204":reg

Line 13349: [Comment] 	;;#ASMEND
Line 13350: [Comment] 	;;#ASMSTART
Line 13351: [Instruction] v_mul_f32_e32 (with 3 operands) "v205":reg, "0x3db504f3":imm, "v205":reg

Line 13352: [Comment] 	;;#ASMEND
Line 13353: [Comment] 	;;#ASMSTART
Line 13354: [Instruction] v_mul_f32_e32 (with 3 operands) "v206":reg, "0x3db504f3":imm, "v206":reg

Line 13355: [Comment] 	;;#ASMEND
Line 13356: [Comment] 	;;#ASMSTART
Line 13357: [Instruction] v_mul_f32_e32 (with 3 operands) "v207":reg, "0x3db504f3":imm, "v207":reg

Line 13358: [Comment] 	;;#ASMEND
Line 13359: [Comment] 	;;#ASMSTART
Line 13360: [Instruction] v_mul_f32_e32 (with 3 operands) "v208":reg, "0x3db504f3":imm, "v208":reg

Line 13361: [Comment] 	;;#ASMEND
Line 13362: [Comment] 	;;#ASMSTART
Line 13363: [Instruction] v_mul_f32_e32 (with 3 operands) "v209":reg, "0x3db504f3":imm, "v209":reg

Line 13364: [Comment] 	;;#ASMEND
Line 13365: [Comment] 	;;#ASMSTART
Line 13366: [Instruction] v_mul_f32_e32 (with 3 operands) "v210":reg, "0x3db504f3":imm, "v210":reg

Line 13367: [Comment] 	;;#ASMEND
Line 13368: [Comment] 	;;#ASMSTART
Line 13369: [Instruction] v_mul_f32_e32 (with 3 operands) "v211":reg, "0x3db504f3":imm, "v211":reg

Line 13370: [Comment] 	;;#ASMEND
Line 13371: [Comment] 	;;#ASMSTART
Line 13372: [Instruction] v_mul_f32_e32 (with 3 operands) "v212":reg, "0x3db504f3":imm, "v212":reg

Line 13373: [Comment] 	;;#ASMEND
Line 13374: [Comment] 	;;#ASMSTART
Line 13375: [Instruction] v_mul_f32_e32 (with 3 operands) "v213":reg, "0x3db504f3":imm, "v213":reg

Line 13376: [Comment] 	;;#ASMEND
Line 13377: [Comment] 	;;#ASMSTART
Line 13378: [Instruction] v_mul_f32_e32 (with 3 operands) "v214":reg, "0x3db504f3":imm, "v214":reg

Line 13379: [Comment] 	;;#ASMEND
Line 13380: [Comment] 	;;#ASMSTART
Line 13381: [Instruction] v_mul_f32_e32 (with 3 operands) "v215":reg, "0x3db504f3":imm, "v215":reg

Line 13382: [Comment] 	;;#ASMEND
Line 13383: [Comment] 	;;#ASMSTART
Line 13384: [Instruction] v_mul_f32_e32 (with 3 operands) "v216":reg, "0x3db504f3":imm, "v216":reg

Line 13385: [Comment] 	;;#ASMEND
Line 13386: [Comment] 	;;#ASMSTART
Line 13387: [Instruction] v_mul_f32_e32 (with 3 operands) "v217":reg, "0x3db504f3":imm, "v217":reg

Line 13388: [Comment] 	;;#ASMEND
Line 13389: [Comment] 	;;#ASMSTART
Line 13390: [Instruction] v_mul_f32_e32 (with 3 operands) "v218":reg, "0x3db504f3":imm, "v218":reg

Line 13391: [Comment] 	;;#ASMEND
Line 13392: [Comment] 	;;#ASMSTART
Line 13393: [Instruction] v_mul_f32_e32 (with 3 operands) "v219":reg, "0x3db504f3":imm, "v219":reg

Line 13394: [Comment] 	;;#ASMEND
Line 13395: [Comment] 	;;#ASMSTART
Line 13396: [Instruction] v_mul_f32_e32 (with 3 operands) "v220":reg, "0x3db504f3":imm, "v220":reg

Line 13397: [Comment] 	;;#ASMEND
Line 13398: [Comment] 	;;#ASMSTART
Line 13399: [Instruction] v_mul_f32_e32 (with 3 operands) "v221":reg, "0x3db504f3":imm, "v221":reg

Line 13400: [Comment] 	;;#ASMEND
Line 13401: [Comment] 	;;#ASMSTART
Line 13402: [Instruction] v_mul_f32_e32 (with 3 operands) "v222":reg, "0x3db504f3":imm, "v222":reg

Line 13403: [Comment] 	;;#ASMEND
Line 13404: [Comment] 	;;#ASMSTART
Line 13405: [Instruction] v_mul_f32_e32 (with 3 operands) "v223":reg, "0x3db504f3":imm, "v223":reg

Line 13406: [Comment] 	;;#ASMEND
Line 13407: [Comment] 	;;#ASMSTART
Line 13408: [Instruction] v_mul_f32_e32 (with 3 operands) "v224":reg, "0x3db504f3":imm, "v224":reg

Line 13409: [Comment] 	;;#ASMEND
Line 13410: [Comment] 	;;#ASMSTART
Line 13411: [Instruction] v_mul_f32_e32 (with 3 operands) "v225":reg, "0x3db504f3":imm, "v225":reg

Line 13412: [Comment] 	;;#ASMEND
Line 13413: [Comment] 	;;#ASMSTART
Line 13414: [Instruction] v_mul_f32_e32 (with 3 operands) "v226":reg, "0x3db504f3":imm, "v226":reg

Line 13415: [Comment] 	;;#ASMEND
Line 13416: [Comment] 	;;#ASMSTART
Line 13417: [Instruction] v_mul_f32_e32 (with 3 operands) "v227":reg, "0x3db504f3":imm, "v227":reg

Line 13418: [Comment] 	;;#ASMEND
Line 13419: [Comment] 	;;#ASMSTART
Line 13420: [Instruction] v_mul_f32_e32 (with 3 operands) "v228":reg, "0x3db504f3":imm, "v228":reg

Line 13421: [Comment] 	;;#ASMEND
Line 13422: [Comment] 	;;#ASMSTART
Line 13423: [Instruction] v_mul_f32_e32 (with 3 operands) "v229":reg, "0x3db504f3":imm, "v229":reg

Line 13424: [Comment] 	;;#ASMEND
Line 13425: [Comment] 	;;#ASMSTART
Line 13426: [Instruction] v_mul_f32_e32 (with 3 operands) "v230":reg, "0x3db504f3":imm, "v230":reg

Line 13427: [Comment] 	;;#ASMEND
Line 13428: [Comment] 	;;#ASMSTART
Line 13429: [Instruction] v_mul_f32_e32 (with 3 operands) "v231":reg, "0x3db504f3":imm, "v231":reg

Line 13430: [Comment] 	;;#ASMEND
Line 13431: [Comment] 	;;#ASMSTART
Line 13432: [Instruction] v_mul_f32_e32 (with 3 operands) "v232":reg, "0x3db504f3":imm, "v232":reg

Line 13433: [Comment] 	;;#ASMEND
Line 13434: [Comment] 	;;#ASMSTART
Line 13435: [Instruction] v_mul_f32_e32 (with 3 operands) "v233":reg, "0x3db504f3":imm, "v233":reg

Line 13436: [Comment] 	;;#ASMEND
Line 13437: [Comment] 	;;#ASMSTART
Line 13438: [Instruction] v_mul_f32_e32 (with 3 operands) "v234":reg, "0x3db504f3":imm, "v234":reg

Line 13439: [Comment] 	;;#ASMEND
Line 13440: [Comment] 	;;#ASMSTART
Line 13441: [Instruction] v_mul_f32_e32 (with 3 operands) "v235":reg, "0x3db504f3":imm, "v235":reg

Line 13442: [Comment] 	;;#ASMEND
Line 13443: [Comment] 	;;#ASMSTART
Line 13444: [Instruction] v_mul_f32_e32 (with 3 operands) "v236":reg, "0x3db504f3":imm, "v236":reg

Line 13445: [Comment] 	;;#ASMEND
Line 13446: [Comment] 	;;#ASMSTART
Line 13447: [Instruction] v_mul_f32_e32 (with 3 operands) "v237":reg, "0x3db504f3":imm, "v237":reg

Line 13448: [Comment] 	;;#ASMEND
Line 13449: [Comment] 	;;#ASMSTART
Line 13450: [Instruction] v_mul_f32_e32 (with 3 operands) "v238":reg, "0x3db504f3":imm, "v238":reg

Line 13451: [Comment] 	;;#ASMEND
Line 13452: [Comment] 	;;#ASMSTART
Line 13453: [Instruction] v_mul_f32_e32 (with 3 operands) "v239":reg, "0x3db504f3":imm, "v239":reg

Line 13454: [Comment] 	;;#ASMEND
Line 13455: [Comment] 	;;#ASMSTART
Line 13456: [Instruction] v_mul_f32_e32 (with 3 operands) "v240":reg, "0x3db504f3":imm, "v240":reg

Line 13457: [Comment] 	;;#ASMEND
Line 13458: [Comment] 	;;#ASMSTART
Line 13459: [Instruction] v_mul_f32_e32 (with 3 operands) "v241":reg, "0x3db504f3":imm, "v241":reg

Line 13460: [Comment] 	;;#ASMEND
Line 13461: [Comment] 	;;#ASMSTART
Line 13462: [Instruction] v_mul_f32_e32 (with 3 operands) "v242":reg, "0x3db504f3":imm, "v242":reg

Line 13463: [Comment] 	;;#ASMEND
Line 13464: [Comment] 	;;#ASMSTART
Line 13465: [Instruction] v_mul_f32_e32 (with 3 operands) "v243":reg, "0x3db504f3":imm, "v243":reg

Line 13466: [Comment] 	;;#ASMEND
Line 13467: [Comment] 	;;#ASMSTART
Line 13468: [Instruction] v_mul_f32_e32 (with 3 operands) "v244":reg, "0x3db504f3":imm, "v244":reg

Line 13469: [Comment] 	;;#ASMEND
Line 13470: [Comment] 	;;#ASMSTART
Line 13471: [Instruction] v_mul_f32_e32 (with 3 operands) "v245":reg, "0x3db504f3":imm, "v245":reg

Line 13472: [Comment] 	;;#ASMEND
Line 13473: [Comment] 	;;#ASMSTART
Line 13474: [Instruction] v_mul_f32_e32 (with 3 operands) "v246":reg, "0x3db504f3":imm, "v246":reg

Line 13475: [Comment] 	;;#ASMEND
Line 13476: [Comment] 	;;#ASMSTART
Line 13477: [Instruction] v_mul_f32_e32 (with 3 operands) "v247":reg, "0x3db504f3":imm, "v247":reg

Line 13478: [Comment] 	;;#ASMEND
Line 13479: [Comment] 	;;#ASMSTART
Line 13480: [Instruction] v_mul_f32_e32 (with 3 operands) "v248":reg, "0x3db504f3":imm, "v248":reg

Line 13481: [Comment] 	;;#ASMEND
Line 13482: [Comment] 	;;#ASMSTART
Line 13483: [Instruction] v_mul_f32_e32 (with 3 operands) "v249":reg, "0x3db504f3":imm, "v249":reg

Line 13484: [Comment] 	;;#ASMEND
Line 13485: [Comment] 	;;#ASMSTART
Line 13486: [Instruction] v_mul_f32_e32 (with 3 operands) "v250":reg, "0x3db504f3":imm, "v250":reg

Line 13487: [Comment] 	;;#ASMEND
Line 13488: [Comment] 	;;#ASMSTART
Line 13489: [Instruction] v_mul_f32_e32 (with 3 operands) "v251":reg, "0x3db504f3":imm, "v251":reg

Line 13490: [Comment] 	;;#ASMEND
Line 13491: [Comment] 	;;#ASMSTART
Line 13492: [Instruction] v_mul_f32_e32 (with 3 operands) "v252":reg, "0x3db504f3":imm, "v252":reg

Line 13493: [Comment] 	;;#ASMEND
Line 13494: [Comment] 	;;#ASMSTART
Line 13495: [Instruction] v_mul_f32_e32 (with 3 operands) "v253":reg, "0x3db504f3":imm, "v253":reg

Line 13496: [Comment] 	;;#ASMEND
Line 13497: [Comment] 	;;#ASMSTART
Line 13498: [Instruction] v_mul_f32_e32 (with 3 operands) "v254":reg, "0x3db504f3":imm, "v254":reg

Line 13499: [Comment] 	;;#ASMEND
Line 13500: [Comment] 	;;#ASMSTART
Line 13501: [Instruction] v_mul_f32_e32 (with 3 operands) "v255":reg, "0x3db504f3":imm, "v255":reg

Line 13502: [Comment] 	;;#ASMEND
Line 13503: [Comment] 	;;#ASMSTART
Line 13504: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v128":reg, "v128":reg, "v129":reg

Line 13505: [Comment] 	;;#ASMEND
Line 13506: [Comment] 	;;#ASMSTART
Line 13507: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v129":reg, "v130":reg, "v131":reg

Line 13508: [Comment] 	;;#ASMEND
Line 13509: [Comment] 	;;#ASMSTART
Line 13510: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v130":reg, "v132":reg, "v133":reg

Line 13511: [Comment] 	;;#ASMEND
Line 13512: [Comment] 	;;#ASMSTART
Line 13513: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v131":reg, "v134":reg, "v135":reg

Line 13514: [Comment] 	;;#ASMEND
Line 13515: [Comment] 	;;#ASMSTART
Line 13516: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v132":reg, "v136":reg, "v137":reg

Line 13517: [Comment] 	;;#ASMEND
Line 13518: [Comment] 	;;#ASMSTART
Line 13519: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v133":reg, "v138":reg, "v139":reg

Line 13520: [Comment] 	;;#ASMEND
Line 13521: [Comment] 	;;#ASMSTART
Line 13522: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v134":reg, "v140":reg, "v141":reg

Line 13523: [Comment] 	;;#ASMEND
Line 13524: [Comment] 	;;#ASMSTART
Line 13525: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v135":reg, "v142":reg, "v143":reg

Line 13526: [Comment] 	;;#ASMEND
Line 13527: [Comment] 	;;#ASMSTART
Line 13528: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[128:129]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13529: [Comment] 	;;#ASMEND
Line 13530: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v10":reg, "1":imm

Line 13531: [Comment] 	;;#ASMSTART
Line 13532: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[130:131]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13533: [Comment] 	;;#ASMEND
Line 13534: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v11":reg, "1":imm

Line 13535: [Comment] 	;;#ASMSTART
Line 13536: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[132:133]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13537: [Comment] 	;;#ASMEND
Line 13538: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v12":reg, "1":imm

Line 13539: [Comment] 	;;#ASMSTART
Line 13540: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[134:135]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13541: [Comment] 	;;#ASMEND
Line 13542: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v4":reg, "1":imm

Line 13543: [Comment] 	;;#ASMSTART
Line 13544: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v160":reg, "v160":reg, "v161":reg

Line 13545: [Comment] 	;;#ASMEND
Line 13546: [Comment] 	;;#ASMSTART
Line 13547: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v161":reg, "v162":reg, "v163":reg

Line 13548: [Comment] 	;;#ASMEND
Line 13549: [Comment] 	;;#ASMSTART
Line 13550: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v162":reg, "v164":reg, "v165":reg

Line 13551: [Comment] 	;;#ASMEND
Line 13552: [Comment] 	;;#ASMSTART
Line 13553: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v163":reg, "v166":reg, "v167":reg

Line 13554: [Comment] 	;;#ASMEND
Line 13555: [Comment] 	;;#ASMSTART
Line 13556: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v164":reg, "v168":reg, "v169":reg

Line 13557: [Comment] 	;;#ASMEND
Line 13558: [Comment] 	;;#ASMSTART
Line 13559: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v165":reg, "v170":reg, "v171":reg

Line 13560: [Comment] 	;;#ASMEND
Line 13561: [Comment] 	;;#ASMSTART
Line 13562: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v166":reg, "v172":reg, "v173":reg

Line 13563: [Comment] 	;;#ASMEND
Line 13564: [Comment] 	;;#ASMSTART
Line 13565: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v167":reg, "v174":reg, "v175":reg

Line 13566: [Comment] 	;;#ASMEND
Line 13567: [Comment] 	;;#ASMSTART
Line 13568: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[160:161]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13569: [Comment] 	;;#ASMEND
Line 13570: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v14":reg, "1":imm

Line 13571: [Comment] 	;;#ASMSTART
Line 13572: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[162:163]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13573: [Comment] 	;;#ASMEND
Line 13574: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v15":reg, "1":imm

Line 13575: [Comment] 	;;#ASMSTART
Line 13576: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[164:165]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13577: [Comment] 	;;#ASMEND
Line 13578: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v16":reg, "1":imm

Line 13579: [Comment] 	;;#ASMSTART
Line 13580: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[166:167]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13581: [Comment] 	;;#ASMEND
Line 13582: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v9":reg, "1":imm

Line 13583: [Comment] 	;;#ASMSTART
Line 13584: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v192":reg, "v192":reg, "v193":reg

Line 13585: [Comment] 	;;#ASMEND
Line 13586: [Comment] 	;;#ASMSTART
Line 13587: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v193":reg, "v194":reg, "v195":reg

Line 13588: [Comment] 	;;#ASMEND
Line 13589: [Comment] 	;;#ASMSTART
Line 13590: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v194":reg, "v196":reg, "v197":reg

Line 13591: [Comment] 	;;#ASMEND
Line 13592: [Comment] 	;;#ASMSTART
Line 13593: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v195":reg, "v198":reg, "v199":reg

Line 13594: [Comment] 	;;#ASMEND
Line 13595: [Comment] 	;;#ASMSTART
Line 13596: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v196":reg, "v200":reg, "v201":reg

Line 13597: [Comment] 	;;#ASMEND
Line 13598: [Comment] 	;;#ASMSTART
Line 13599: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v197":reg, "v202":reg, "v203":reg

Line 13600: [Comment] 	;;#ASMEND
Line 13601: [Comment] 	;;#ASMSTART
Line 13602: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v198":reg, "v204":reg, "v205":reg

Line 13603: [Comment] 	;;#ASMEND
Line 13604: [Comment] 	;;#ASMSTART
Line 13605: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v199":reg, "v206":reg, "v207":reg

Line 13606: [Comment] 	;;#ASMEND
Line 13607: [Comment] 	;;#ASMSTART
Line 13608: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[192:193]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13609: [Comment] 	;;#ASMEND
Line 13610: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v17":reg, "1":imm

Line 13611: [Comment] 	;;#ASMSTART
Line 13612: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[194:195]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13613: [Comment] 	;;#ASMEND
Line 13614: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v18":reg, "1":imm

Line 13615: [Comment] 	;;#ASMSTART
Line 13616: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[196:197]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13617: [Comment] 	;;#ASMEND
Line 13618: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v19":reg, "1":imm

Line 13619: [Comment] 	;;#ASMSTART
Line 13620: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[198:199]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13621: [Comment] 	;;#ASMEND
Line 13622: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v13":reg, "1":imm

Line 13623: [Comment] 	;;#ASMSTART
Line 13624: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v224":reg, "v224":reg, "v225":reg

Line 13625: [Comment] 	;;#ASMEND
Line 13626: [Comment] 	;;#ASMSTART
Line 13627: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v225":reg, "v226":reg, "v227":reg

Line 13628: [Comment] 	;;#ASMEND
Line 13629: [Comment] 	;;#ASMSTART
Line 13630: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v226":reg, "v228":reg, "v229":reg

Line 13631: [Comment] 	;;#ASMEND
Line 13632: [Comment] 	;;#ASMSTART
Line 13633: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v227":reg, "v230":reg, "v231":reg

Line 13634: [Comment] 	;;#ASMEND
Line 13635: [Comment] 	;;#ASMSTART
Line 13636: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v228":reg, "v232":reg, "v233":reg

Line 13637: [Comment] 	;;#ASMEND
Line 13638: [Comment] 	;;#ASMSTART
Line 13639: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v229":reg, "v234":reg, "v235":reg

Line 13640: [Comment] 	;;#ASMEND
Line 13641: [Comment] 	;;#ASMSTART
Line 13642: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v230":reg, "v236":reg, "v237":reg

Line 13643: [Comment] 	;;#ASMEND
Line 13644: [Comment] 	;;#ASMSTART
Line 13645: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v231":reg, "v238":reg, "v239":reg

Line 13646: [Comment] 	;;#ASMEND
Line 13647: [Comment] 	;;#ASMSTART
Line 13648: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[224:225]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13649: [Comment] 	;;#ASMEND
Line 13650: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v20":reg, "1":imm

Line 13651: [Comment] 	;;#ASMSTART
Line 13652: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[226:227]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13653: [Comment] 	;;#ASMEND
Line 13654: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v21":reg, "1":imm

Line 13655: [Comment] 	;;#ASMSTART
Line 13656: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[228:229]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13657: [Comment] 	;;#ASMEND
Line 13658: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v22":reg, "1":imm

Line 13659: [Instruction] v_lshl_add_u32 (with 4 operands) "v0":reg, "s2":reg, "5":imm, "v0":reg

Line 13660: [Comment] 	;;#ASMSTART
Line 13661: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[230:231]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13662: [Comment] 	;;#ASMEND
Line 13663: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v2":reg, "1":imm

Line 13664: [Comment] 	;;#ASMSTART
Line 13665: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v144":reg, "v144":reg, "v145":reg

Line 13666: [Comment] 	;;#ASMEND
Line 13667: [Comment] 	;;#ASMSTART
Line 13668: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v145":reg, "v146":reg, "v147":reg

Line 13669: [Comment] 	;;#ASMEND
Line 13670: [Comment] 	;;#ASMSTART
Line 13671: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v146":reg, "v148":reg, "v149":reg

Line 13672: [Comment] 	;;#ASMEND
Line 13673: [Comment] 	;;#ASMSTART
Line 13674: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v147":reg, "v150":reg, "v151":reg

Line 13675: [Comment] 	;;#ASMEND
Line 13676: [Comment] 	;;#ASMSTART
Line 13677: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v148":reg, "v152":reg, "v153":reg

Line 13678: [Comment] 	;;#ASMEND
Line 13679: [Comment] 	;;#ASMSTART
Line 13680: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v149":reg, "v154":reg, "v155":reg

Line 13681: [Comment] 	;;#ASMEND
Line 13682: [Comment] 	;;#ASMSTART
Line 13683: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v150":reg, "v156":reg, "v157":reg

Line 13684: [Comment] 	;;#ASMEND
Line 13685: [Comment] 	;;#ASMSTART
Line 13686: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v151":reg, "v158":reg, "v159":reg

Line 13687: [Comment] 	;;#ASMEND
Line 13688: [Comment] 	;;#ASMSTART
Line 13689: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[144:145]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13690: [Comment] 	;;#ASMEND
Line 13691: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v10":reg, "1":imm

Line 13692: [Comment] 	;;#ASMSTART
Line 13693: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[146:147]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13694: [Comment] 	;;#ASMEND
Line 13695: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v11":reg, "1":imm

Line 13696: [Comment] 	;;#ASMSTART
Line 13697: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[148:149]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13698: [Comment] 	;;#ASMEND
Line 13699: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v12":reg, "1":imm

Line 13700: [Comment] 	;;#ASMSTART
Line 13701: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[150:151]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13702: [Comment] 	;;#ASMEND
Line 13703: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v4":reg, "1":imm

Line 13704: [Comment] 	;;#ASMSTART
Line 13705: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v176":reg, "v176":reg, "v177":reg

Line 13706: [Comment] 	;;#ASMEND
Line 13707: [Comment] 	;;#ASMSTART
Line 13708: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v177":reg, "v178":reg, "v179":reg

Line 13709: [Comment] 	;;#ASMEND
Line 13710: [Comment] 	;;#ASMSTART
Line 13711: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v178":reg, "v180":reg, "v181":reg

Line 13712: [Comment] 	;;#ASMEND
Line 13713: [Comment] 	;;#ASMSTART
Line 13714: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v179":reg, "v182":reg, "v183":reg

Line 13715: [Comment] 	;;#ASMEND
Line 13716: [Comment] 	;;#ASMSTART
Line 13717: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v180":reg, "v184":reg, "v185":reg

Line 13718: [Comment] 	;;#ASMEND
Line 13719: [Comment] 	;;#ASMSTART
Line 13720: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v181":reg, "v186":reg, "v187":reg

Line 13721: [Comment] 	;;#ASMEND
Line 13722: [Comment] 	;;#ASMSTART
Line 13723: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v182":reg, "v188":reg, "v189":reg

Line 13724: [Comment] 	;;#ASMEND
Line 13725: [Comment] 	;;#ASMSTART
Line 13726: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v183":reg, "v190":reg, "v191":reg

Line 13727: [Comment] 	;;#ASMEND
Line 13728: [Comment] 	;;#ASMSTART
Line 13729: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[176:177]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13730: [Comment] 	;;#ASMEND
Line 13731: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v14":reg, "1":imm

Line 13732: [Comment] 	;;#ASMSTART
Line 13733: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[178:179]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13734: [Comment] 	;;#ASMEND
Line 13735: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v15":reg, "1":imm

Line 13736: [Comment] 	;;#ASMSTART
Line 13737: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[180:181]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13738: [Comment] 	;;#ASMEND
Line 13739: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v16":reg, "1":imm

Line 13740: [Comment] 	;;#ASMSTART
Line 13741: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[182:183]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13742: [Comment] 	;;#ASMEND
Line 13743: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v9":reg, "1":imm

Line 13744: [Comment] 	;;#ASMSTART
Line 13745: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v208":reg, "v208":reg, "v209":reg

Line 13746: [Comment] 	;;#ASMEND
Line 13747: [Comment] 	;;#ASMSTART
Line 13748: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v209":reg, "v210":reg, "v211":reg

Line 13749: [Comment] 	;;#ASMEND
Line 13750: [Comment] 	;;#ASMSTART
Line 13751: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v210":reg, "v212":reg, "v213":reg

Line 13752: [Comment] 	;;#ASMEND
Line 13753: [Comment] 	;;#ASMSTART
Line 13754: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v211":reg, "v214":reg, "v215":reg

Line 13755: [Comment] 	;;#ASMEND
Line 13756: [Comment] 	;;#ASMSTART
Line 13757: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v212":reg, "v216":reg, "v217":reg

Line 13758: [Comment] 	;;#ASMEND
Line 13759: [Comment] 	;;#ASMSTART
Line 13760: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v213":reg, "v218":reg, "v219":reg

Line 13761: [Comment] 	;;#ASMEND
Line 13762: [Comment] 	;;#ASMSTART
Line 13763: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v214":reg, "v220":reg, "v221":reg

Line 13764: [Comment] 	;;#ASMEND
Line 13765: [Comment] 	;;#ASMSTART
Line 13766: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v215":reg, "v222":reg, "v223":reg

Line 13767: [Comment] 	;;#ASMEND
Line 13768: [Comment] 	;;#ASMSTART
Line 13769: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[208:209]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13770: [Comment] 	;;#ASMEND
Line 13771: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v17":reg, "1":imm

Line 13772: [Comment] 	;;#ASMSTART
Line 13773: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[210:211]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13774: [Comment] 	;;#ASMEND
Line 13775: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v18":reg, "1":imm

Line 13776: [Comment] 	;;#ASMSTART
Line 13777: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[212:213]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13778: [Comment] 	;;#ASMEND
Line 13779: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v19":reg, "1":imm

Line 13780: [Instruction] s_add_i32 (with 3 operands) "s0":reg, "s5":reg, "0x1ff0":imm

Line 13781: [Comment] 	;;#ASMSTART
Line 13782: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[214:215]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13783: [Comment] 	;;#ASMEND
Line 13784: [Comment] 	;;#ASMSTART
Line 13785: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v240":reg, "v240":reg, "v241":reg

Line 13786: [Comment] 	;;#ASMEND
Line 13787: [Comment] 	;;#ASMSTART
Line 13788: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v241":reg, "v242":reg, "v243":reg

Line 13789: [Comment] 	;;#ASMEND
Line 13790: [Comment] 	;;#ASMSTART
Line 13791: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v242":reg, "v244":reg, "v245":reg

Line 13792: [Comment] 	;;#ASMEND
Line 13793: [Comment] 	;;#ASMSTART
Line 13794: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v243":reg, "v246":reg, "v247":reg

Line 13795: [Comment] 	;;#ASMEND
Line 13796: [Comment] 	;;#ASMSTART
Line 13797: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v244":reg, "v248":reg, "v249":reg

Line 13798: [Comment] 	;;#ASMEND
Line 13799: [Comment] 	;;#ASMSTART
Line 13800: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v245":reg, "v250":reg, "v251":reg

Line 13801: [Comment] 	;;#ASMEND
Line 13802: [Comment] 	;;#ASMSTART
Line 13803: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v246":reg, "v252":reg, "v253":reg

Line 13804: [Comment] 	;;#ASMEND
Line 13805: [Comment] 	;;#ASMSTART
Line 13806: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v247":reg, "v254":reg, "v255":reg

Line 13807: [Comment] 	;;#ASMEND
Line 13808: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v13":reg, "1":imm

Line 13809: [Comment] 	;;#ASMSTART
Line 13810: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[240:241]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13811: [Comment] 	;;#ASMEND
Line 13812: [Instruction] s_mul_i32 (with 3 operands) "s0":reg, "s0":reg, "s3":reg

Line 13813: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v20":reg, "1":imm

Line 13814: [Comment] 	;;#ASMSTART
Line 13815: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[242:243]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13816: [Comment] 	;;#ASMEND
Line 13817: [Instruction] s_ashr_i32 (with 3 operands) "s1":reg, "s0":reg, "31":imm

Line 13818: [Instruction] v_add_lshl_u32 (with 4 operands) "v1":reg, "v0":reg, "v21":reg, "1":imm

Line 13819: [Comment] 	;;#ASMSTART
Line 13820: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[244:245]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label

Line 13821: [Comment] 	;;#ASMEND
Line 13822: [Instruction] s_lshl_b64 (with 3 operands) "s[0:1]":reg, "s[0:1]":reg, "1":imm

Line 13823: [Instruction] v_add_lshl_u32 (with 4 operands) "v0":reg, "v0":reg, "v22":reg, "1":imm

Line 13824: [Comment] 	;;#ASMSTART
Line 13825: [Instruction] buffer_store_dwordx2 (with 4 operands) "v[246:247]":reg, "v0":reg, "s[16:19]":reg, "0 offen":label

Line 13826: [Comment] 	;;#ASMEND
Line 13827: [Instruction] s_add_u32 (with 3 operands) "s8":reg, "s6":reg, "s0":reg

Line 13828: [Comment] 	;;#ASMSTART
Line 13829: [Instruction] v_mul_f32_e32 (with 3 operands) "v110":reg, "0x3db504f3":imm, "v110":reg

Line 13830: [Comment] 	;;#ASMEND
Line 13831: [Comment] 	;;#ASMSTART
Line 13832: [Instruction] v_mul_f32_e32 (with 3 operands) "v111":reg, "0x3db504f3":imm, "v111":reg

Line 13833: [Comment] 	;;#ASMEND
Line 13834: [Comment] 	;;#ASMSTART
Line 13835: [Instruction] v_mul_f32_e32 (with 3 operands) "v112":reg, "0x3db504f3":imm, "v112":reg

Line 13836: [Comment] 	;;#ASMEND
Line 13837: [Comment] 	;;#ASMSTART
Line 13838: [Instruction] v_mul_f32_e32 (with 3 operands) "v113":reg, "0x3db504f3":imm, "v113":reg

Line 13839: [Comment] 	;;#ASMEND
Line 13840: [Comment] 	;;#ASMSTART
Line 13841: [Instruction] v_mul_f32_e32 (with 3 operands) "v114":reg, "0x3db504f3":imm, "v114":reg

Line 13842: [Comment] 	;;#ASMEND
Line 13843: [Comment] 	;;#ASMSTART
Line 13844: [Instruction] v_mul_f32_e32 (with 3 operands) "v115":reg, "0x3db504f3":imm, "v115":reg

Line 13845: [Comment] 	;;#ASMEND
Line 13846: [Comment] 	;;#ASMSTART
Line 13847: [Instruction] v_mul_f32_e32 (with 3 operands) "v116":reg, "0x3db504f3":imm, "v116":reg

Line 13848: [Comment] 	;;#ASMEND
Line 13849: [Comment] 	;;#ASMSTART
Line 13850: [Instruction] v_mul_f32_e32 (with 3 operands) "v117":reg, "0x3db504f3":imm, "v117":reg

Line 13851: [Comment] 	;;#ASMEND
Line 13852: [Instruction] s_addc_u32 (with 3 operands) "s9":reg, "s7":reg, "s1":reg

Line 13853: [Comment] 	;;#ASMSTART
Line 13854: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v110":reg, "v110":reg, "v111":reg

Line 13855: [Comment] 	;;#ASMEND
Line 13856: [Comment] 	;;#ASMSTART
Line 13857: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v111":reg, "v112":reg, "v113":reg

Line 13858: [Comment] 	;;#ASMEND
Line 13859: [Comment] 	;;#ASMSTART
Line 13860: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label

Line 13861: [Comment] 	;;#ASMEND
Line 13862: [Comment] 	;;#ASMSTART
Line 13863: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label

Line 13864: [Comment] 	;;#ASMEND
Line 13865: [Comment] 	;;#ASMSTART
Line 13866: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v114":reg, "v114":reg, "v115":reg

Line 13867: [Comment] 	;;#ASMEND
Line 13868: [Comment] 	;;#ASMSTART
Line 13869: [Instruction] v_cvt_pk_bf16_f32 (with 3 operands) "v115":reg, "v116":reg, "v117":reg

Line 13870: [Comment] 	;;#ASMEND
Line 13871: [Comment] 	;;#ASMSTART
Line 13872: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label

Line 13873: [Comment] 	;;#ASMEND
Line 13874: [Comment] 	;;#ASMSTART
Line 13875: [Instruction] buffer_atomic_pk_add_bf16 (with 4 operands) "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label

Line 13876: [Comment] 	;;#ASMEND
Line 13877: [Instruction] s_endpgm (with 0 operands)

Line 13878: [Directive] .section .rodata,"a",@progbits
Line 13879: [Directive] .p2align 6, 0x0
Line 13880: [Directive] .amdhsa_kernel _Z23attend_bwd_combined_kerILi...
Line 13881: [Directive] .amdhsa_group_segment_fixed_size 0
Line 13882: [Directive] .amdhsa_private_segment_fixed_size 0
Line 13883: [Directive] .amdhsa_kernarg_size 440
Line 13884: [Directive] .amdhsa_user_sgpr_count 2
Line 13885: [Directive] .amdhsa_user_sgpr_dispatch_ptr 0
Line 13886: [Directive] .amdhsa_user_sgpr_queue_ptr 0
Line 13887: [Directive] .amdhsa_user_sgpr_kernarg_segment_ptr 1
Line 13888: [Directive] .amdhsa_user_sgpr_dispatch_id 0
Line 13889: [Directive] .amdhsa_user_sgpr_kernarg_preload_length 0
Line 13890: [Directive] .amdhsa_user_sgpr_kernarg_preload_offset 0
Line 13891: [Directive] .amdhsa_user_sgpr_private_segment_size 0
Line 13892: [Directive] .amdhsa_uses_dynamic_stack 0
Line 13893: [Directive] .amdhsa_enable_private_segment 0
Line 13894: [Directive] .amdhsa_system_sgpr_workgroup_id_x 1
Line 13895: [Directive] .amdhsa_system_sgpr_workgroup_id_y 1
Line 13896: [Directive] .amdhsa_system_sgpr_workgroup_id_z 1
Line 13897: [Directive] .amdhsa_system_sgpr_workgroup_info 0
Line 13898: [Directive] .amdhsa_system_vgpr_workitem_id 0
Line 13899: [Directive] .amdhsa_next_free_vgpr 512
Line 13900: [Directive] .amdhsa_next_free_sgpr 79
Line 13901: [Directive] .amdhsa_accum_offset 256
Line 13902: [Directive] .amdhsa_reserve_vcc 0
Line 13903: [Directive] .amdhsa_float_round_mode_32 0
Line 13904: [Directive] .amdhsa_float_round_mode_16_64 0
Line 13905: [Directive] .amdhsa_float_denorm_mode_32 3
Line 13906: [Directive] .amdhsa_float_denorm_mode_16_64 3
Line 13907: [Directive] .amdhsa_dx10_clamp 1
Line 13908: [Directive] .amdhsa_ieee_mode 1
Line 13909: [Directive] .amdhsa_fp16_overflow 0
Line 13910: [Directive] .amdhsa_tg_split 0
Line 13911: [Directive] .amdhsa_exception_fp_ieee_invalid_op 0
Line 13912: [Directive] .amdhsa_exception_fp_denorm_src 0
Line 13913: [Directive] .amdhsa_exception_fp_ieee_div_zero 0
Line 13914: [Directive] .amdhsa_exception_fp_ieee_overflow 0
Line 13915: [Directive] .amdhsa_exception_fp_ieee_underflow 0
Line 13916: [Directive] .amdhsa_exception_fp_ieee_inexact 0
Line 13917: [Directive] .amdhsa_exception_int_div_zero 0
Line 13918: [Directive] .end_amdhsa_kernel
Line 13919: [Directive] .section .text._Z23attend_bwd_combined_...
Line 13920: [Label] .Lfunc_end0
Line 13921: [Directive] .size _Z23attend_bwd_combined_kerILi...
Line 13922: [Comment]                                         
Line 13923: [Directive] .set _Z23attend_bwd_combined_kerILi...
Line 13924: [Directive] .set _Z23attend_bwd_combined_kerILi...
Line 13925: [Directive] .set _Z23attend_bwd_combined_kerILi...
Line 13926: [Directive] .set _Z23attend_bwd_combined_kerILi...
Line 13927: [Directive] .set _Z23attend_bwd_combined_kerILi...
Line 13928: [Directive] .set _Z23attend_bwd_combined_kerILi...
Line 13929: [Directive] .set _Z23attend_bwd_combined_kerILi...
Line 13930: [Directive] .set _Z23attend_bwd_combined_kerILi...
Line 13931: [Directive] .set _Z23attend_bwd_combined_kerILi...
Line 13932: [Directive] .section .AMDGPU.csdata,"",@progbits
Line 13933: [Comment] ; Kernel info:
Line 13934: [Comment] ; codeLenInByte = 68160
Line 13935: [Comment] ; TotalNumSgprs: 85
Line 13936: [Comment] ; NumVgprs: 256
Line 13937: [Comment] ; NumAgprs: 256
Line 13938: [Comment] ; TotalNumVgprs: 512
Line 13939: [Comment] ; ScratchSize: 0
Line 13940: [Comment] ; MemoryBound: 0
Line 13941: [Comment] ; FloatMode: 240
Line 13942: [Comment] ; IeeeMode: 1
Line 13943: [Comment] ; LDSByteSize: 0 bytes/workgroup (compil
Line 13944: [Comment] ; SGPRBlocks: 10
Line 13945: [Comment] ; VGPRBlocks: 63
Line 13946: [Comment] ; NumSGPRsForWavesPerEU: 85
Line 13947: [Comment] ; NumVGPRsForWavesPerEU: 512
Line 13948: [Comment] ; AccumOffset: 256
Line 13949: [Comment] ; Occupancy: 1
Line 13950: [Comment] ; WaveLimiterHint : 0
Line 13951: [Comment] ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
Line 13952: [Comment] ; COMPUTE_PGM_RSRC2:USER_SGPR: 2
Line 13953: [Comment] ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
Line 13954: [Comment] ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
Line 13955: [Comment] ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
Line 13956: [Comment] ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
Line 13957: [Comment] ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
Line 13958: [Comment] ; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET:
Line 13959: [Comment] ; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
Line 13960: [Directive] .text
Line 13961: [Directive] .p2alignl 6, 3212836864
Line 13962: [Directive] .fill 256, 4, 3212836864
Line 13963: [Directive] .section .AMDGPU.gpr_maximums,"",@progb...
Line 13964: [Directive] .set amdgpu.max_num_vgpr, 0
Line 13965: [Directive] .set amdgpu.max_num_agpr, 0
Line 13966: [Directive] .set amdgpu.max_num_sgpr, 0
Line 13967: [Directive] .text
Line 13968: [Directive] .type __hip_cuid_d4519934d15c1d39,@o...
Line 13969: [Directive] .section .bss,"aw",@nobits
Line 13970: [KernelName] __hip_cuid_d4519934d15c1d39
Line 13971: [Label] __hip_cuid_d4519934d15c1d39
Line 13972: [Directive] .byte 0                             ...
Line 13973: [Directive] .size __hip_cuid_d4519934d15c1d39, 1
Line 13974: [Unknown]
Line 13975: [Directive] .ident "AMD clang version 20.0.0git (...
Line 13976: [Directive] .section ".note.GNU-stack","",@progbits
Line 13977: [Directive] .addrsig
Line 13978: [Directive] .addrsig_sym __shm
Line 13979: [Directive] .addrsig_sym __hip_cuid_d4519934d15c1d39
Line 13980: [Metadata] 	.amdgpu_metadata
Line 13981: [Metadata] ---
Line 13982: [Metadata] amdhsa.kernels:
Line 13983: [Metadata]   - .agpr_count:     256
Line 13984: [Metadata]     .args:
Line 13985: [Metadata]       - .offset:         0
Line 13986: [Metadata]         .size:           440
Line 13987: [Metadata]         .value_kind:     by_value
Line 13988: [Metadata]     .group_segment_fixed_size: 0
Line 13989: [Metadata]     .kernarg_segment_align: 8
Line 13990: [Metadata]     .kernarg_segment_size: 440
Line 13991: [Metadata]     .language:       OpenCL C
Line 13992: [Metadata]     .language_version:
Line 13993: [Metadata]       - 2
Line 13994: [Metadata]       - 0
Line 13995: [Metadata]     .max_flat_workgroup_size: 256
Line 13996: [Metadata]     .name:           _Z23attend_bwd_comb
Line 13997: [Metadata]     .private_segment_fixed_size: 0
Line 13998: [Metadata]     .sgpr_count:     85
Line 13999: [Metadata]     .sgpr_spill_count: 0
Line 14000: [Metadata]     .symbol:         _Z23attend_bwd_comb
Line 14001: [Metadata]     .uniform_work_group_size: 1
Line 14002: [Metadata]     .uses_dynamic_stack: false
Line 14003: [Metadata]     .vgpr_count:     512
Line 14004: [Metadata]     .vgpr_spill_count: 0
Line 14005: [Metadata]     .wavefront_size: 64
Line 14006: [Metadata] amdhsa.target:   amdgcn-amd-amdhsa--gfx9
Line 14007: [Metadata] amdhsa.version:
Line 14008: [Metadata]   - 1
Line 14009: [Metadata]   - 2
Line 14010: [Metadata] ...
Line 14011: [Metadata] 
Line 14012: [Metadata] 	.end_amdgpu_metadata
Line 14013: [Unknown]

=== Alternative: Using switch statement ===

Line 1: [AmdgcnTarget] "amdgcn-amd-amdhsa--gfx950"
Line 2: [AmdhsaCodeObjectVersion] 6
Line 3: [Directive] .section .text._Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE,"axG",@progbits,_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE,comdat
Line 4: [Directive] .protected _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE ; -- Begin function _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
Line 5: [KernelName] _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
Line 6: [Directive] .p2align 8
Line 7: [Directive] .type _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE,@function
Line 8: [Label] _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE: ; @_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
Line 9: [Comment]
Line 10: [Instruction] s_load_dwordx2
Line 11: [Instruction] s_load_dwordx4
Line 12: [Instruction] s_load_dword
Line 13: [Instruction] s_load_dwordx2
Line 14: [Instruction] s_load_dwordx4
Line 15: [Instruction] s_lshl_b32
Line 16: [Instruction] s_waitcnt
Line 17: [Instruction] s_load_dword
Line 18: [Instruction] s_load_dwordx8
Line 19: [Instruction] s_cmp_lg_u32
Line 20: [Instruction] s_mov_b64
