# Asynchronous FIFO
VHDL code for dual clock asynchronous FIFO with testbench
![plot](./waveform.png)
