LIBRARY ieee;
USE ieee.std_logic.ALL;

ENTITY prime_control IS
	PORT();
END prime_control;

ARCHITECTURE arch OF prime_control IS


END arch;