Analysis & Synthesis report for TP5
Mon Oct 29 14:27:13 2018
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for Inferred Entity Instance: decodificador_dec_7_seg:decoder_display_aula|lpm_divide:Div0
 14. Port Connectivity Checks: "maquina:maquina_aula"
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+---------------------------------+------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Oct 29 14:27:13 2018    ;
; Quartus II 64-Bit Version       ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                   ; TP5                                      ;
; Top-level Entity Name           ; TP5                                      ;
; Family                          ; Cyclone V                                ;
; Logic utilization (in ALMs)     ; N/A                                      ;
; Total registers                 ; 69                                       ;
; Total pins                      ; 22                                       ;
; Total virtual pins              ; 0                                        ;
; Total block memory bits         ; 0                                        ;
; Total DSP Blocks                ; 0                                        ;
; Total HSSI RX PCSs              ; 0                                        ;
; Total HSSI PMA RX Deserializers ; 0                                        ;
; Total HSSI TX PCSs              ; 0                                        ;
; Total HSSI PMA TX Serializers   ; 0                                        ;
; Total PLLs                      ; 0                                        ;
; Total DLLs                      ; 0                                        ;
+---------------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C6F23C7     ;                    ;
; Top-level entity name                                                           ; TP5                ; TP5                ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                   ; Library ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; maquina.vhd                       ; yes             ; User VHDL File               ; C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd                       ;         ;
; decodificador_dec_7_segmentos.vhd ; yes             ; User VHDL File               ; C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/decodificador_dec_7_segmentos.vhd ;         ;
; divisor_clock.vhd                 ; yes             ; User VHDL File               ; C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/divisor_clock.vhd                 ;         ;
; TP5.vhd                           ; yes             ; User VHDL File               ; C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/TP5.vhd                           ;         ;
; myLibrary/felipe.vhd              ; yes             ; User VHDL File               ; C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/myLibrary/felipe.vhd              ;         ;
; lpm_divide.tdf                    ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_divide.tdf                                  ;         ;
; abs_divider.inc                   ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/abs_divider.inc                                 ;         ;
; sign_div_unsign.inc               ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/sign_div_unsign.inc                             ;         ;
; aglobal121.inc                    ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                                  ;         ;
; db/lpm_divide_hbm.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/db/lpm_divide_hbm.tdf             ;         ;
; db/sign_div_unsign_nlh.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/db/sign_div_unsign_nlh.tdf        ;         ;
; db/alt_u_div_kve.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/db/alt_u_div_kve.tdf              ;         ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 264   ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 493   ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 34    ;
;     -- 5 input functions                    ; 8     ;
;     -- 4 input functions                    ; 33    ;
;     -- <=3 input functions                  ; 418   ;
;                                             ;       ;
; Dedicated logic registers                   ; 69    ;
;                                             ;       ;
; I/O pins                                    ; 22    ;
; Total DSP Blocks                            ; 0     ;
; Maximum fan-out                             ; 32    ;
; Total fan-out                               ; 1706  ;
; Average fan-out                             ; 2.82  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+---------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                               ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TP5                                              ; 493 (0)           ; 69 (0)       ; 0                 ; 0          ; 22   ; 0            ; |TP5                                                                                                                                              ;              ;
;    |decodificador_dec_7_seg:decoder_display_aula| ; 387 (85)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |TP5|decodificador_dec_7_seg:decoder_display_aula                                                                                                 ;              ;
;       |lpm_divide:Div0|                           ; 302 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |TP5|decodificador_dec_7_seg:decoder_display_aula|lpm_divide:Div0                                                                                 ;              ;
;          |lpm_divide_hbm:auto_generated|          ; 302 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |TP5|decodificador_dec_7_seg:decoder_display_aula|lpm_divide:Div0|lpm_divide_hbm:auto_generated                                                   ;              ;
;             |sign_div_unsign_nlh:divider|         ; 302 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |TP5|decodificador_dec_7_seg:decoder_display_aula|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                       ;              ;
;                |alt_u_div_kve:divider|            ; 302 (302)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |TP5|decodificador_dec_7_seg:decoder_display_aula|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider ;              ;
;    |divisor_clock:divisor_clock_aula|             ; 38 (38)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |TP5|divisor_clock:divisor_clock_aula                                                                                                             ;              ;
;    |maquina:maquina_aula|                         ; 68 (68)           ; 37 (37)      ; 0                 ; 0          ; 0    ; 0            ; |TP5|maquina:maquina_aula                                                                                                                         ;              ;
+---------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                               ;
+----------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                 ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------+------------------------+
; maquina:maquina_aula|sinalVermelhoV                ; maquina:maquina_aula|sinalVermelhoV ; yes                    ;
; maquina:maquina_aula|sinalAmareloV                 ; maquina:maquina_aula|sinalVermelhoV ; yes                    ;
; maquina:maquina_aula|sinalVerdeV                   ; maquina:maquina_aula|sinalVerdeV    ; yes                    ;
; maquina:maquina_aula|sinalVermelhoP                ; maquina:maquina_aula|sinalVermelhoV ; yes                    ;
; maquina:maquina_aula|sinalVerdeP                   ; maquina:maquina_aula|sinalVermelhoV ; yes                    ;
; Number of user-specified and inferred latches = 5  ;                                     ;                        ;
+----------------------------------------------------+-------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+------------------------------------------------+----------------------------------------+
; Register name                                  ; Reason for Removal                     ;
+------------------------------------------------+----------------------------------------+
; maquina:maquina_aula|state.luzVermelhaPed~reg0 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1          ;                                        ;
+------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 69    ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 37    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 30    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------+
; Inverted Register Statistics                               ;
+--------------------------------------------------+---------+
; Inverted Register                                ; Fan out ;
+--------------------------------------------------+---------+
; maquina:maquina_aula|state.inicial~reg0_emulated ; 1       ;
; Total number of inverted registers = 1           ;         ;
+--------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TP5|maquina:maquina_aula|sinalVermelhoP ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TP5|maquina:maquina_aula|state          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decodificador_dec_7_seg:decoder_display_aula|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                ;
+------------------------+----------------+---------------------------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                             ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                      ;
+------------------------+----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "maquina:maquina_aula"                                                               ;
+-------+-------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------+
; state ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Mon Oct 29 14:27:04 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TP5 -c TP5
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file maquina.vhd
    Info (12022): Found design unit 1: maquina-maquina_arq
    Info (12023): Found entity 1: maquina
Info (12021): Found 2 design units, including 1 entities, in source file decodificador_dec_7_segmentos.vhd
    Info (12022): Found design unit 1: decodificador_dec_7_seg-decoder_display
    Info (12023): Found entity 1: decodificador_dec_7_seg
Info (12021): Found 2 design units, including 1 entities, in source file divisor_clock.vhd
    Info (12022): Found design unit 1: divisor_clock-divisor_clock_arq
    Info (12023): Found entity 1: divisor_clock
Info (12021): Found 2 design units, including 1 entities, in source file tp5.vhd
    Info (12022): Found design unit 1: TP5-TP5_arq
    Info (12023): Found entity 1: TP5
Info (12021): Found 1 design units, including 0 entities, in source file mylibrary/felipe.vhd
    Info (12022): Found design unit 1: felipe
Info (12127): Elaborating entity "TP5" for the top level hierarchy
Info (12128): Elaborating entity "divisor_clock" for hierarchy "divisor_clock:divisor_clock_aula"
Info (12128): Elaborating entity "maquina" for hierarchy "maquina:maquina_aula"
Warning (10492): VHDL Process Statement warning at maquina.vhd(30): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(40): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(42): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(43): signal "sinalVerdeV" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(44): signal "sinalVerdeV" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(45): signal "sinalVerdeV" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(48): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(56): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(64): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(72): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(73): signal "sinalVerdeP" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(74): signal "sinalVerdeP" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(75): signal "sinalVerdeP" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(78): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at maquina.vhd(25): inferring latch(es) for signal or variable "sinalVermelhoV", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at maquina.vhd(25): inferring latch(es) for signal or variable "sinalAmareloV", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at maquina.vhd(25): inferring latch(es) for signal or variable "sinalVerdeV", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at maquina.vhd(25): inferring latch(es) for signal or variable "sinalVermelhoP", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at maquina.vhd(25): inferring latch(es) for signal or variable "sinalVerdeP", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "sinalVerdeP" at maquina.vhd(25)
Info (10041): Inferred latch for "sinalVermelhoP" at maquina.vhd(25)
Info (10041): Inferred latch for "sinalVerdeV" at maquina.vhd(25)
Info (10041): Inferred latch for "sinalAmareloV" at maquina.vhd(25)
Info (10041): Inferred latch for "sinalVermelhoV" at maquina.vhd(25)
Info (10018): Can't recognize finite state machine "state" because it has a complex reset state
Info (12128): Elaborating entity "decodificador_dec_7_seg" for hierarchy "decodificador_dec_7_seg:decoder_display_aula"
Warning (10492): VHDL Process Statement warning at decodificador_dec_7_segmentos.vhd(24): signal "aux1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decodificador_dec_7_segmentos.vhd(38): signal "aux2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "No instance name"
        Warning (14320): Synthesized away node "No instance name"
        Warning (14320): Synthesized away node "No instance name"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decodificador_dec_7_seg:decoder_display_aula|Div0"
Info (12130): Elaborated megafunction instantiation "decodificador_dec_7_seg:decoder_display_aula|lpm_divide:Div0"
Info (12133): Instantiated megafunction "decodificador_dec_7_seg:decoder_display_aula|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch maquina:maquina_aula|sinalVermelhoV has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal maquina:maquina_aula|state.inicial~reg0
Warning (13012): Latch maquina:maquina_aula|sinalAmareloV has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal maquina:maquina_aula|state.inicial~reg0
Warning (13012): Latch maquina:maquina_aula|sinalVerdeV has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal maquina:maquina_aula|state.inicial~reg0
Warning (13012): Latch maquina:maquina_aula|sinalVermelhoP has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal maquina:maquina_aula|state.atravessa~reg0
Warning (13012): Latch maquina:maquina_aula|sinalVerdeP has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal maquina:maquina_aula|state.atravessa~reg0
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "maquina:maquina_aula|state.inicial~reg0" is converted into an equivalent circuit using register "maquina:maquina_aula|state.inicial~reg0_emulated" and latch "maquina:maquina_aula|state.inicial~reg0latch"
    Warning (13310): Register "maquina:maquina_aula|state.atravessa~reg0" is converted into an equivalent circuit using register "maquina:maquina_aula|state.atravessa~reg0_emulated" and latch "maquina:maquina_aula|state.atravessa~reg0latch"
    Warning (13310): Register "maquina:maquina_aula|state.luzVermelhaVec~reg0" is converted into an equivalent circuit using register "maquina:maquina_aula|state.luzVermelhaVec~reg0_emulated" and latch "maquina:maquina_aula|state.luzVermelhaVec~reg0latch"
    Warning (13310): Register "maquina:maquina_aula|state.luzAmarelaVec~reg0" is converted into an equivalent circuit using register "maquina:maquina_aula|state.luzAmarelaVec~reg0_emulated" and latch "maquina:maquina_aula|state.luzAmarelaVec~reg0latch"
    Warning (13310): Register "maquina:maquina_aula|state.piscaVerdeVec~reg0" is converted into an equivalent circuit using register "maquina:maquina_aula|state.piscaVerdeVec~reg0_emulated" and latch "maquina:maquina_aula|state.piscaVerdeVec~reg0latch"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 520 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 19 output pins
    Info (21061): Implemented 498 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4707 megabytes
    Info: Processing ended: Mon Oct 29 14:27:14 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:04


