{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II " "Info: Running Quartus II Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 13:06:02 2017 " "Info: Processing started: Tue Nov 21 13:06:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Complete_MIPS -c Complete_MIPS --analysis_and_elaboration " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Complete_MIPS -c Complete_MIPS --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complete_mips.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file complete_mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 Complete_MIPS " "Info: Found entity 1: Complete_MIPS" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Memory.v(23) " "Warning (10273): Verilog HDL warning at Memory.v(23): extended using \"x\" or \"z\"" {  } { { "Memory.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Memory.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Info: Found entity 1: Memory" {  } { { "Memory.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "j J MIPS.v(35) " "Info (10281): Verilog HDL Declaration information at MIPS.v(35): object \"j\" differs only in case from object \"J\" in the same scope" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Info: Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Info: Found entity 1: Register" {  } { { "Register.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_MIPS.v(37) " "Warning (10268): Verilog HDL information at tb_MIPS.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "tb_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/tb_MIPS.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mips.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb_mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_MIPS " "Info: Found entity 1: tb_MIPS" {  } { { "tb_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/tb_MIPS.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Complete_MIPS " "Info: Elaborating entity \"Complete_MIPS\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS MIPS:CPU " "Info: Elaborating entity \"MIPS\" for hierarchy \"MIPS:CPU\"" {  } { { "Complete_MIPS.v" "CPU" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register MIPS:CPU\|Register:REG " "Info: Elaborating entity \"Register\" for hierarchy \"MIPS:CPU\|Register:REG\"" {  } { { "MIPS.v" "REG" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MEM " "Info: Elaborating entity \"Memory\" for hierarchy \"Memory:MEM\"" {  } { { "Complete_MIPS.v" "MEM" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "27 0 127 Memory.v(20) " "Warning (10850): Verilog HDL warning at Memory.v(20): number of words (27) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "Memory.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Memory.v" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.map.smsg " "Info: Generated suppressed messages file D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus II " "Info: Quartus II Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 13:06:03 2017 " "Info: Processing ended: Tue Nov 21 13:06:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
