0.6
2018.2
Jun 14 2018
20:07:38
/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.sim/sim_1/impl/func/xsim/bd_wrapper_func_impl.v,1543449648,verilog,,,,bd;bd_NAND_Flash_Controller_0_0;bd_NAND_Flash_Controller_0_0_ACounter;bd_NAND_Flash_Controller_0_0_H_gen;bd_NAND_Flash_Controller_0_0_MFSM;bd_NAND_Flash_Controller_0_0_NAND_Flash_Controller_v1_0;bd_NAND_Flash_Controller_0_0_NAND_Flash_Controller_v1_0_S00_AXI;bd_NAND_Flash_Controller_0_0_TFSM;bd_NAND_Flash_Controller_0_0_ebr_buffer;bd_NAND_Flash_Controller_0_0_nfcm_top;bd_NAND_Flash_Controller_0_0_raminfr;bd_auto_pc_0;bd_auto_pc_0_axi_protocol_converter_v2_1_17_axi_protocol_converter;bd_auto_pc_0_axi_protocol_converter_v2_1_17_b2s;bd_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_ar_channel;bd_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_aw_channel;bd_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_b_channel;bd_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_cmd_translator;bd_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_cmd_translator_1;bd_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_incr_cmd;bd_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_incr_cmd_2;bd_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_r_channel;bd_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm;bd_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo;bd_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0;bd_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1;bd_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2;bd_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm;bd_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wrap_cmd;bd_auto_pc_0_axi_protocol_converter_v2_1_17_b2s_wrap_cmd_3;bd_auto_pc_0_axi_register_slice_v2_1_17_axi_register_slice;bd_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice;bd_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice_0;bd_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice__parameterized1;bd_auto_pc_0_axi_register_slice_v2_1_17_axic_register_slice__parameterized2;bd_processing_system7_0_3;bd_processing_system7_0_3_processing_system7_v5_5_processing_system7;bd_ps7_0_axi_periph_0;bd_rst_ps7_0_100M_0;bd_rst_ps7_0_100M_0_cdc_sync;bd_rst_ps7_0_100M_0_cdc_sync_0;bd_rst_ps7_0_100M_0_lpf;bd_rst_ps7_0_100M_0_proc_sys_reset;bd_rst_ps7_0_100M_0_sequence_psr;bd_rst_ps7_0_100M_0_upcnt_n;bd_wrapper;glbl;s00_couplers_imp_1HOBFE2,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,../../../../../K9F1G08U0E_controller.srcs/sources_1/bd/bd/ipshared/5bb9/hdl/verilog;../../../../../K9F1G08U0E_controller.srcs/sources_1/bd/bd/ipshared/70fd/hdl;../../../../../K9F1G08U0E_controller.srcs/sources_1/bd/bd/ipshared/ec67/hdl;/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include,,,,,
