// Seed: 3319261952
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output id_3
);
  logic id_4;
  type_8(
      1, 1, id_0, 1
  );
  assign id_3 = id_4;
endmodule
