0.7
2020.1
May 27 2020
19:59:15
/home/sebastian/Desktop/Git/HWSWCoDesign/Assignment2/Assignment2.ip_user_files/bd/design_1/ip/design_1_MIPS_BRAM_IFACE_0_0/sim/design_1_MIPS_BRAM_IFACE_0_0.vhd,1654763043,vhdl,,,,design_1_mips_bram_iface_0_0,,,,,,,,
/home/sebastian/Desktop/Git/HWSWCoDesign/Assignment2/Assignment2.ip_user_files/bd/design_1/ip/design_1_MIPS_BRAM_IFACE_1_0/sim/design_1_MIPS_BRAM_IFACE_1_0.vhd,1654763043,vhdl,,,,design_1_mips_bram_iface_1_0,,,,,,,,
/home/sebastian/Desktop/Git/HWSWCoDesign/Assignment2/Assignment2.ip_user_files/bd/design_1/ip/design_1_addr_decoder_0_0/sim/design_1_addr_decoder_0_0.vhd,1654763043,vhdl,,,,design_1_addr_decoder_0_0,,,,,,,,
/home/sebastian/Desktop/Git/HWSWCoDesign/Assignment2/Assignment2.ip_user_files/bd/design_1/ip/design_1_addr_decoder_0_1/sim/design_1_addr_decoder_0_1.vhd,1654763043,vhdl,,,,design_1_addr_decoder_0_1,,,,,,,,
/home/sebastian/Desktop/Git/HWSWCoDesign/Assignment2/Assignment2.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,1654763043,verilog,,/home/sebastian/Desktop/Git/HWSWCoDesign/Assignment2/Assignment2.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v,,design_1_blk_mem_gen_0_0,,,,,,,,
/home/sebastian/Desktop/Git/HWSWCoDesign/Assignment2/Assignment2.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v,1654763043,verilog,,,,design_1_blk_mem_gen_0_1,,,,,,,,
/home/sebastian/Desktop/Git/HWSWCoDesign/Assignment2/Assignment2.ip_user_files/bd/design_1/ip/design_1_gpio_module_0_0/sim/design_1_gpio_module_0_0.vhd,1654763043,vhdl,,,,design_1_gpio_module_0_0,,,,,,,,
/home/sebastian/Desktop/Git/HWSWCoDesign/Assignment2/Assignment2.ip_user_files/bd/design_1/ip/design_1_gpio_module_1_0/sim/design_1_gpio_module_1_0.vhd,1654763043,vhdl,,,,design_1_gpio_module_1_0,,,,,,,,
/home/sebastian/Desktop/Git/HWSWCoDesign/Assignment2/Assignment2.ip_user_files/bd/design_1/ipshared/a2f0/mips_bram_iface.vhd,1654763043,vhdl,,,,mips_bram_iface,,,,,,,,
/home/sebastian/Desktop/Git/HWSWCoDesign/Assignment2/Assignment2.ip_user_files/bd/design_1/ipshared/a2f0/reg_bank.vhd,1654763043,vhdl,,,,reg,,,,,,,,
/home/sebastian/Desktop/Git/HWSWCoDesign/Assignment2/Assignment2.ip_user_files/bd/design_1/ipshared/ebf8/addr_decoder.vhd,1654763043,vhdl,,,,addr_decoder,,,,,,,,
/home/sebastian/Desktop/Git/HWSWCoDesign/Assignment2/Assignment2.ip_user_files/bd/design_1/ipshared/f64d/project_hscod_mips_gpio_module.srcs/sources_1/new/gpio_module.vhd,1654763043,vhdl,,,,gpio_module,,,,,,,,
/home/sebastian/Desktop/Git/HWSWCoDesign/Assignment2/Assignment2.ip_user_files/bd/design_1/sim/design_1.vhd,1654763043,vhdl,,,,design_1,,,,,,,,
/home/sebastian/Desktop/Git/HWSWCoDesign/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
/home/sebastian/Desktop/Git/HWSWCoDesign/Assignment2/Assignment2.srcs/sim_1/new/dual_mips_tb.vhd,1654765221,vhdl,,,,dual_mips_tb,,,,,,,,
/home/sebastian/Desktop/Git/HWSWCoDesign/Assignment2/Assignment2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1654763043,vhdl,,,,design_1_wrapper,,,,,,,,
