// Seed: 765119318
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7 = id_4;
  wire id_8;
  module_0(
      id_3, id_7, id_5, id_6
  );
  wire  id_9;
  wire  id_10;
  wire  id_11;
  wire  id_12;
  uwire id_13 = 1;
  wire  id_14;
endmodule
