<?xml version="1.0" ?>
<node id="sw_reg">
	<node address="0x0" axi4lite_mode="" description="sw_reg_dest_ip" hw_rst="0" id="dest_ip" mask="0xffffffff" permission="rw"/>
	<node address="0x4" axi4lite_mode="" description="sw_reg_dest_port" hw_rst="0" id="dest_port" mask="0xffffffff" permission="rw"/>
	<node address="0x8" axi4lite_mode="" description="sw_reg_gbe0_rxbadctr" hw_permission="w" id="gbe0_rxbadctr" mask="0xffffffff" permission="r"/>
	<node address="0xc" axi4lite_mode="" description="sw_reg_gbe0_rxctr" hw_permission="w" id="gbe0_rxctr" mask="0xffffffff" permission="r"/>
	<node address="0x10" axi4lite_mode="" description="sw_reg_gbe0_rxeofctr" hw_permission="w" id="gbe0_rxeofctr" mask="0xffffffff" permission="r"/>
	<node address="0x14" axi4lite_mode="" description="sw_reg_gbe0_rxofctr" hw_permission="w" id="gbe0_rxofctr" mask="0xffffffff" permission="r"/>
	<node address="0x18" axi4lite_mode="" description="sw_reg_gbe0_rxvldctr" hw_permission="w" id="gbe0_rxvldctr" mask="0xffffffff" permission="r"/>
	<node address="0x1c" axi4lite_mode="" description="sw_reg_gbe0_txctr" hw_permission="w" id="gbe0_txctr" mask="0xffffffff" permission="r"/>
	<node address="0x20" axi4lite_mode="" description="sw_reg_gbe0_txfullctr" hw_permission="w" id="gbe0_txfullctr" mask="0xffffffff" permission="r"/>
	<node address="0x24" axi4lite_mode="" description="sw_reg_gbe0_txofctr" hw_permission="w" id="gbe0_txofctr" mask="0xffffffff" permission="r"/>
	<node address="0x28" axi4lite_mode="" description="sw_reg_gbe0_txvldctr" hw_permission="w" id="gbe0_txvldctr" mask="0xffffffff" permission="r"/>
	<node address="0x2c" axi4lite_mode="" description="sw_reg_gbe0_linkup" hw_permission="w" id="gbe0_linkup" mask="0xffffffff" permission="r"/>
	<node address="0x30" axi4lite_mode="" description="sw_reg_gbe0_tx_cnt" hw_permission="w" id="gbe0_tx_cnt" mask="0xffffffff" permission="r"/>
	<node address="0x34" axi4lite_mode="" description="sw_reg_pkt_sim_enable" hw_rst="0" id="pkt_sim_enable" mask="0xffffffff" permission="rw"/>
	<node address="0x38" axi4lite_mode="" description="sw_reg_pkt_sim_payload_len" hw_rst="0" id="pkt_sim_payload_len" mask="0xffffffff" permission="rw"/>
	<node address="0x3c" axi4lite_mode="" description="sw_reg_pkt_sim_period" hw_rst="0" id="pkt_sim_period" mask="0xffffffff" permission="rw"/>
	<node address="0x40" axi4lite_mode="" description="sw_reg_rst" hw_rst="0" id="rst" mask="0xffffffff" permission="rw"/>
	<node address="0x44" axi4lite_mode="" description="sw_reg_tx_snapshot_ss_ctrl" hw_rst="0" id="tx_snapshot_ss_ctrl" mask="0xffffffff" permission="rw"/>
	<node address="0x48" axi4lite_mode="" description="sw_reg_tx_snapshot_ss_status" hw_permission="w" id="tx_snapshot_ss_status" mask="0xffffffff" permission="r"/>
</node>
<!-- This file has been automatically generated by generate_xml_memory_map function. /!-->
