/home/daseul/templates/verilog/timescale.v