<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - gcc.info - gcc/lra-constraints.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">gcc</a> - lra-constraints.c<span style="font-size: 80%;"> (source / <a href="lra-constraints.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">gcc.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">2879</td>
            <td class="headerCovTableEntry">3338</td>
            <td class="headerCovTableEntryMed">86.2 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-09-22 10:58:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">84</td>
            <td class="headerCovTableEntry">96</td>
            <td class="headerCovTableEntryMed">87.5 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Code for RTL transformations to satisfy insn constraints.</a>
<span class="lineNum">       2 </span>            :    Copyright (C) 2010-2018 Free Software Foundation, Inc.
<span class="lineNum">       3 </span>            :    Contributed by Vladimir Makarov &lt;vmakarov@redhat.com&gt;.
<span class="lineNum">       4 </span>            : 
<span class="lineNum">       5 </span>            :    This file is part of GCC.
<span class="lineNum">       6 </span>            : 
<span class="lineNum">       7 </span>            :    GCC is free software; you can redistribute it and/or modify it under
<span class="lineNum">       8 </span>            :    the terms of the GNU General Public License as published by the Free
<span class="lineNum">       9 </span>            :    Software Foundation; either version 3, or (at your option) any later
<span class="lineNum">      10 </span>            :    version.
<span class="lineNum">      11 </span>            : 
<span class="lineNum">      12 </span>            :    GCC is distributed in the hope that it will be useful, but WITHOUT ANY
<span class="lineNum">      13 </span>            :    WARRANTY; without even the implied warranty of MERCHANTABILITY or
<span class="lineNum">      14 </span>            :    FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
<span class="lineNum">      15 </span>            :    for more details.
<span class="lineNum">      16 </span>            : 
<span class="lineNum">      17 </span>            :    You should have received a copy of the GNU General Public License
<span class="lineNum">      18 </span>            :    along with GCC; see the file COPYING3.  If not see
<span class="lineNum">      19 </span>            :    &lt;http://www.gnu.org/licenses/&gt;.  */
<span class="lineNum">      20 </span>            : 
<span class="lineNum">      21 </span>            : 
<span class="lineNum">      22 </span>            : /* This file contains code for 3 passes: constraint pass,
<span class="lineNum">      23 </span>            :    inheritance/split pass, and pass for undoing failed inheritance and
<span class="lineNum">      24 </span>            :    split.
<span class="lineNum">      25 </span>            : 
<span class="lineNum">      26 </span>            :    The major goal of constraint pass is to transform RTL to satisfy
<span class="lineNum">      27 </span>            :    insn and address constraints by:
<span class="lineNum">      28 </span>            :      o choosing insn alternatives;
<span class="lineNum">      29 </span>            :      o generating *reload insns* (or reloads in brief) and *reload
<span class="lineNum">      30 </span>            :        pseudos* which will get necessary hard registers later;
<span class="lineNum">      31 </span>            :      o substituting pseudos with equivalent values and removing the
<span class="lineNum">      32 </span>            :        instructions that initialized those pseudos.
<span class="lineNum">      33 </span>            : 
<span class="lineNum">      34 </span>            :    The constraint pass has biggest and most complicated code in LRA.
<span class="lineNum">      35 </span>            :    There are a lot of important details like:
<span class="lineNum">      36 </span>            :      o reuse of input reload pseudos to simplify reload pseudo
<span class="lineNum">      37 </span>            :        allocations;
<span class="lineNum">      38 </span>            :      o some heuristics to choose insn alternative to improve the
<span class="lineNum">      39 </span>            :        inheritance;
<span class="lineNum">      40 </span>            :      o early clobbers etc.
<span class="lineNum">      41 </span>            : 
<span class="lineNum">      42 </span>            :    The pass is mimicking former reload pass in alternative choosing
<span class="lineNum">      43 </span>            :    because the reload pass is oriented to current machine description
<span class="lineNum">      44 </span>            :    model.  It might be changed if the machine description model is
<span class="lineNum">      45 </span>            :    changed.
<span class="lineNum">      46 </span>            : 
<span class="lineNum">      47 </span>            :    There is special code for preventing all LRA and this pass cycling
<span class="lineNum">      48 </span>            :    in case of bugs.
<span class="lineNum">      49 </span>            : 
<span class="lineNum">      50 </span>            :    On the first iteration of the pass we process every instruction and
<span class="lineNum">      51 </span>            :    choose an alternative for each one.  On subsequent iterations we try
<span class="lineNum">      52 </span>            :    to avoid reprocessing instructions if we can be sure that the old
<span class="lineNum">      53 </span>            :    choice is still valid.
<span class="lineNum">      54 </span>            : 
<span class="lineNum">      55 </span>            :    The inheritance/spilt pass is to transform code to achieve
<span class="lineNum">      56 </span>            :    ineheritance and live range splitting.  It is done on backward
<span class="lineNum">      57 </span>            :    traversal of EBBs.
<span class="lineNum">      58 </span>            : 
<span class="lineNum">      59 </span>            :    The inheritance optimization goal is to reuse values in hard
<span class="lineNum">      60 </span>            :    registers. There is analogous optimization in old reload pass.  The
<span class="lineNum">      61 </span>            :    inheritance is achieved by following transformation:
<span class="lineNum">      62 </span>            : 
<span class="lineNum">      63 </span>            :        reload_p1 &lt;- p             reload_p1 &lt;- p
<span class="lineNum">      64 </span>            :        ...                   new_p &lt;- reload_p1
<span class="lineNum">      65 </span>            :        ...              =&gt;   ...
<span class="lineNum">      66 </span>            :        reload_p2 &lt;- p             reload_p2 &lt;- new_p
<span class="lineNum">      67 </span>            : 
<span class="lineNum">      68 </span>            :    where p is spilled and not changed between the insns.  Reload_p1 is
<span class="lineNum">      69 </span>            :    also called *original pseudo* and new_p is called *inheritance
<span class="lineNum">      70 </span>            :    pseudo*.
<span class="lineNum">      71 </span>            : 
<span class="lineNum">      72 </span>            :    The subsequent assignment pass will try to assign the same (or
<span class="lineNum">      73 </span>            :    another if it is not possible) hard register to new_p as to
<span class="lineNum">      74 </span>            :    reload_p1 or reload_p2.
<span class="lineNum">      75 </span>            : 
<span class="lineNum">      76 </span>            :    If the assignment pass fails to assign a hard register to new_p,
<span class="lineNum">      77 </span>            :    this file will undo the inheritance and restore the original code.
<span class="lineNum">      78 </span>            :    This is because implementing the above sequence with a spilled
<span class="lineNum">      79 </span>            :    new_p would make the code much worse.  The inheritance is done in
<span class="lineNum">      80 </span>            :    EBB scope.  The above is just a simplified example to get an idea
<span class="lineNum">      81 </span>            :    of the inheritance as the inheritance is also done for non-reload
<span class="lineNum">      82 </span>            :    insns.
<span class="lineNum">      83 </span>            : 
<span class="lineNum">      84 </span>            :    Splitting (transformation) is also done in EBB scope on the same
<span class="lineNum">      85 </span>            :    pass as the inheritance:
<span class="lineNum">      86 </span>            : 
<span class="lineNum">      87 </span>            :        r &lt;- ... or ... &lt;- r                r &lt;- ... or ... &lt;- r
<span class="lineNum">      88 </span>            :        ...                               s &lt;- r (new insn -- save)
<span class="lineNum">      89 </span>            :        ...                        =&gt;
<span class="lineNum">      90 </span>            :        ...                               r &lt;- s (new insn -- restore)
<span class="lineNum">      91 </span>            :        ... &lt;- r                               ... &lt;- r
<span class="lineNum">      92 </span>            : 
<span class="lineNum">      93 </span>            :     The *split pseudo* s is assigned to the hard register of the
<span class="lineNum">      94 </span>            :     original pseudo or hard register r.
<span class="lineNum">      95 </span>            : 
<span class="lineNum">      96 </span>            :     Splitting is done:
<span class="lineNum">      97 </span>            :       o In EBBs with high register pressure for global pseudos (living
<span class="lineNum">      98 </span>            :         in at least 2 BBs) and assigned to hard registers when there
<span class="lineNum">      99 </span>            :         are more one reloads needing the hard registers;
<span class="lineNum">     100 </span>            :       o for pseudos needing save/restore code around calls.
<span class="lineNum">     101 </span>            : 
<span class="lineNum">     102 </span>            :     If the split pseudo still has the same hard register as the
<span class="lineNum">     103 </span>            :     original pseudo after the subsequent assignment pass or the
<span class="lineNum">     104 </span>            :     original pseudo was split, the opposite transformation is done on
<span class="lineNum">     105 </span>            :     the same pass for undoing inheritance.  */
<span class="lineNum">     106 </span>            : 
<span class="lineNum">     107 </span>            : #undef REG_OK_STRICT
<span class="lineNum">     108 </span>            : 
<span class="lineNum">     109 </span>            : #include &quot;config.h&quot;
<span class="lineNum">     110 </span>            : #include &quot;system.h&quot;
<span class="lineNum">     111 </span>            : #include &quot;coretypes.h&quot;
<span class="lineNum">     112 </span>            : #include &quot;backend.h&quot;
<span class="lineNum">     113 </span>            : #include &quot;target.h&quot;
<span class="lineNum">     114 </span>            : #include &quot;rtl.h&quot;
<span class="lineNum">     115 </span>            : #include &quot;tree.h&quot;
<span class="lineNum">     116 </span>            : #include &quot;predict.h&quot;
<span class="lineNum">     117 </span>            : #include &quot;df.h&quot;
<span class="lineNum">     118 </span>            : #include &quot;memmodel.h&quot;
<span class="lineNum">     119 </span>            : #include &quot;tm_p.h&quot;
<span class="lineNum">     120 </span>            : #include &quot;expmed.h&quot;
<span class="lineNum">     121 </span>            : #include &quot;optabs.h&quot;
<span class="lineNum">     122 </span>            : #include &quot;regs.h&quot;
<span class="lineNum">     123 </span>            : #include &quot;ira.h&quot;
<span class="lineNum">     124 </span>            : #include &quot;recog.h&quot;
<span class="lineNum">     125 </span>            : #include &quot;output.h&quot;
<span class="lineNum">     126 </span>            : #include &quot;addresses.h&quot;
<span class="lineNum">     127 </span>            : #include &quot;expr.h&quot;
<span class="lineNum">     128 </span>            : #include &quot;cfgrtl.h&quot;
<span class="lineNum">     129 </span>            : #include &quot;rtl-error.h&quot;
<span class="lineNum">     130 </span>            : #include &quot;params.h&quot;
<span class="lineNum">     131 </span>            : #include &quot;lra.h&quot;
<span class="lineNum">     132 </span>            : #include &quot;lra-int.h&quot;
<span class="lineNum">     133 </span>            : #include &quot;print-rtl.h&quot;
<span class="lineNum">     134 </span>            : 
<span class="lineNum">     135 </span>            : /* Value of LRA_CURR_RELOAD_NUM at the beginning of BB of the current
<span class="lineNum">     136 </span>            :    insn.  Remember that LRA_CURR_RELOAD_NUM is the number of emitted
<span class="lineNum">     137 </span>            :    reload insns.  */
<span class="lineNum">     138 </span>            : static int bb_reload_num;
<span class="lineNum">     139 </span>            : 
<span class="lineNum">     140 </span>            : /* The current insn being processed and corresponding its single set
<span class="lineNum">     141 </span>            :    (NULL otherwise), its data (basic block, the insn data, the insn
<span class="lineNum">     142 </span>            :    static data, and the mode of each operand).  */
<span class="lineNum">     143 </span>            : static rtx_insn *curr_insn;
<span class="lineNum">     144 </span>            : static rtx curr_insn_set;
<span class="lineNum">     145 </span>            : static basic_block curr_bb;
<span class="lineNum">     146 </span>            : static lra_insn_recog_data_t curr_id;
<span class="lineNum">     147 </span>            : static struct lra_static_insn_data *curr_static_id;
<span class="lineNum">     148 </span>            : static machine_mode curr_operand_mode[MAX_RECOG_OPERANDS];
<span class="lineNum">     149 </span>            : /* Mode of the register substituted by its equivalence with VOIDmode
<span class="lineNum">     150 </span>            :    (e.g. constant) and whose subreg is given operand of the current
<span class="lineNum">     151 </span>            :    insn.  VOIDmode in all other cases.  */
<span class="lineNum">     152 </span>            : static machine_mode original_subreg_reg_mode[MAX_RECOG_OPERANDS];
<span class="lineNum">     153 </span>            : 
<span class="lineNum">     154 </span>            : 
<span class="lineNum">     155 </span>            : 
<span class="lineNum">     156 </span>            : /* Start numbers for new registers and insns at the current constraints
<span class="lineNum">     157 </span>            :    pass start.  */
<span class="lineNum">     158 </span>            : static int new_regno_start;
<span class="lineNum">     159 </span>            : static int new_insn_uid_start;
<span class="lineNum">     160 </span>            : 
<span class="lineNum">     161 </span>            : /* If LOC is nonnull, strip any outer subreg from it.  */
<span class="lineNum">     162 </span>            : static inline rtx *
<span class="lineNum">     163 </span>            : strip_subreg (rtx *loc)
<span class="lineNum">     164 </span>            : {
<span class="lineNum">     165 </span><span class="lineCov">   56098686 :   return loc &amp;&amp; GET_CODE (*loc) == SUBREG ? &amp;SUBREG_REG (*loc) : loc;</span>
<span class="lineNum">     166 </span>            : }
<span class="lineNum">     167 </span>            : 
<span class="lineNum">     168 </span>            : /* Return hard regno of REGNO or if it is was not assigned to a hard
<a name="169"><span class="lineNum">     169 </span>            :    register, use a hard register from its allocno class.  */</a>
<span class="lineNum">     170 </span>            : static int
<span class="lineNum">     171 </span><span class="lineCov">      65625 : get_try_hard_regno (int regno)</span>
<span class="lineNum">     172 </span>            : {
<span class="lineNum">     173 </span><span class="lineCov">      65625 :   int hard_regno;</span>
<span class="lineNum">     174 </span><span class="lineCov">      65625 :   enum reg_class rclass;</span>
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span><span class="lineCov">      65625 :   if ((hard_regno = regno) &gt;= FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">     177 </span><span class="lineCov">      65625 :     hard_regno = lra_get_regno_hard_regno (regno);</span>
<span class="lineNum">     178 </span><span class="lineCov">      65625 :   if (hard_regno &gt;= 0)</span>
<span class="lineNum">     179 </span>            :     return hard_regno;
<span class="lineNum">     180 </span><span class="lineCov">      26760 :   rclass = lra_get_allocno_class (regno);</span>
<span class="lineNum">     181 </span><span class="lineCov">      26760 :   if (rclass == NO_REGS)</span>
<span class="lineNum">     182 </span>            :     return -1;
<span class="lineNum">     183 </span><span class="lineCov">      13655 :   return ira_class_hard_regs[rclass][0];</span>
<span class="lineNum">     184 </span>            : }
<span class="lineNum">     185 </span>            : 
<span class="lineNum">     186 </span>            : /* Return the hard regno of X after removing its subreg.  If X is not
<span class="lineNum">     187 </span>            :    a register or a subreg of a register, return -1.  If X is a pseudo,
<span class="lineNum">     188 </span>            :    use its assignment.  If FINAL_P return the final hard regno which will
<a name="189"><span class="lineNum">     189 </span>            :    be after elimination.  */</a>
<span class="lineNum">     190 </span>            : static int
<span class="lineNum">     191 </span><span class="lineCov">  145275781 : get_hard_regno (rtx x, bool final_p)</span>
<span class="lineNum">     192 </span>            : {
<span class="lineNum">     193 </span><span class="lineCov">  145275781 :   rtx reg;</span>
<span class="lineNum">     194 </span><span class="lineCov">  145275781 :   int hard_regno;</span>
<span class="lineNum">     195 </span>            : 
<span class="lineNum">     196 </span><span class="lineCov">  145275781 :   reg = x;</span>
<span class="lineNum">     197 </span><span class="lineCov">  145275781 :   if (SUBREG_P (x))</span>
<span class="lineNum">     198 </span><span class="lineCov">    2226608 :     reg = SUBREG_REG (x);</span>
<span class="lineNum">     199 </span><span class="lineCov">  145275781 :   if (! REG_P (reg))</span>
<span class="lineNum">     200 </span>            :     return -1;
<span class="lineNum">     201 </span><span class="lineCov">  187965464 :   if (! HARD_REGISTER_NUM_P (hard_regno = REGNO (reg)))</span>
<span class="lineNum">     202 </span><span class="lineCov">   76457734 :     hard_regno = lra_get_regno_hard_regno (hard_regno);</span>
<span class="lineNum">     203 </span><span class="lineCov">   93982732 :   if (hard_regno &lt; 0)</span>
<span class="lineNum">     204 </span>            :     return -1;
<span class="lineNum">     205 </span><span class="lineCov">   82964926 :   if (final_p)</span>
<span class="lineNum">     206 </span><span class="lineCov">   54391788 :     hard_regno = lra_get_elimination_hard_regno (hard_regno);</span>
<span class="lineNum">     207 </span><span class="lineCov">   82964926 :   if (SUBREG_P (x))</span>
<span class="lineNum">     208 </span><span class="lineCov">    1901918 :     hard_regno += subreg_regno_offset (hard_regno, GET_MODE (reg),</span>
<span class="lineNum">     209 </span><span class="lineCov">    1901918 :                                        SUBREG_BYTE (x),  GET_MODE (x));</span>
<span class="lineNum">     210 </span>            :   return hard_regno;
<span class="lineNum">     211 </span>            : }
<span class="lineNum">     212 </span>            : 
<span class="lineNum">     213 </span>            : /* If REGNO is a hard register or has been allocated a hard register,
<span class="lineNum">     214 </span>            :    return the class of that register.  If REGNO is a reload pseudo
<span class="lineNum">     215 </span>            :    created by the current constraints pass, return its allocno class.
<a name="216"><span class="lineNum">     216 </span>            :    Return NO_REGS otherwise.  */</a>
<span class="lineNum">     217 </span>            : static enum reg_class
<span class="lineNum">     218 </span><span class="lineCov">  241506625 : get_reg_class (int regno)</span>
<span class="lineNum">     219 </span>            : {
<span class="lineNum">     220 </span><span class="lineCov">  241506625 :   int hard_regno;</span>
<span class="lineNum">     221 </span>            : 
<span class="lineNum">     222 </span><span class="lineCov">  241506625 :   if (! HARD_REGISTER_NUM_P (hard_regno = regno))</span>
<span class="lineNum">     223 </span><span class="lineCov">  203771280 :     hard_regno = lra_get_regno_hard_regno (regno);</span>
<span class="lineNum">     224 </span><span class="lineCov">  241506625 :   if (hard_regno &gt;= 0)</span>
<span class="lineNum">     225 </span>            :     {
<span class="lineNum">     226 </span><span class="lineCov">  154746789 :       hard_regno = lra_get_elimination_hard_regno (hard_regno);</span>
<span class="lineNum">     227 </span><span class="lineCov">  154746789 :       return REGNO_REG_CLASS (hard_regno);</span>
<span class="lineNum">     228 </span>            :     }
<span class="lineNum">     229 </span><span class="lineCov">   86759836 :   if (regno &gt;= new_regno_start)</span>
<span class="lineNum">     230 </span><span class="lineCov">   28895056 :     return lra_get_allocno_class (regno);</span>
<span class="lineNum">     231 </span>            :   return NO_REGS;
<span class="lineNum">     232 </span>            : }
<span class="lineNum">     233 </span>            : 
<span class="lineNum">     234 </span>            : /* Return true if REG satisfies (or will satisfy) reg class constraint
<span class="lineNum">     235 </span>            :    CL.  Use elimination first if REG is a hard register.  If REG is a
<span class="lineNum">     236 </span>            :    reload pseudo created by this constraints pass, assume that it will
<span class="lineNum">     237 </span>            :    be allocated a hard register from its allocno class, but allow that
<span class="lineNum">     238 </span>            :    class to be narrowed to CL if it is currently a superset of CL.
<span class="lineNum">     239 </span>            : 
<span class="lineNum">     240 </span>            :    If NEW_CLASS is nonnull, set *NEW_CLASS to the new allocno class of
<a name="241"><span class="lineNum">     241 </span>            :    REGNO (reg), or NO_REGS if no change in its class was needed.  */</a>
<span class="lineNum">     242 </span>            : static bool
<span class="lineNum">     243 </span><span class="lineCov">  102650823 : in_class_p (rtx reg, enum reg_class cl, enum reg_class *new_class)</span>
<span class="lineNum">     244 </span>            : {
<span class="lineNum">     245 </span><span class="lineCov">  102650823 :   enum reg_class rclass, common_class;</span>
<span class="lineNum">     246 </span><span class="lineCov">  102650823 :   machine_mode reg_mode;</span>
<span class="lineNum">     247 </span><span class="lineCov">  102650823 :   int class_size, hard_regno, nregs, i, j;</span>
<span class="lineNum">     248 </span><span class="lineCov">  102650823 :   int regno = REGNO (reg);</span>
<span class="lineNum">     249 </span>            : 
<span class="lineNum">     250 </span><span class="lineCov">  102650823 :   if (new_class != NULL)</span>
<span class="lineNum">     251 </span><span class="lineCov">   59926183 :     *new_class = NO_REGS;</span>
<span class="lineNum">     252 </span><span class="lineCov">  102650823 :   if (regno &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">     253 </span>            :     {
<span class="lineNum">     254 </span><span class="lineCov">   16608438 :       rtx final_reg = reg;</span>
<span class="lineNum">     255 </span><span class="lineCov">   16608438 :       rtx *final_loc = &amp;final_reg;</span>
<span class="lineNum">     256 </span>            : 
<span class="lineNum">     257 </span><span class="lineCov">   16608438 :       lra_eliminate_reg_if_possible (final_loc);</span>
<span class="lineNum">     258 </span><span class="lineCov">   49825314 :       return TEST_HARD_REG_BIT (reg_class_contents[cl], REGNO (*final_loc));</span>
<span class="lineNum">     259 </span>            :     }
<span class="lineNum">     260 </span><span class="lineCov">   86042385 :   reg_mode = GET_MODE (reg);</span>
<span class="lineNum">     261 </span><span class="lineCov">   86042385 :   rclass = get_reg_class (regno);</span>
<span class="lineNum">     262 </span><span class="lineCov">   86042385 :   if (regno &lt; new_regno_start</span>
<span class="lineNum">     263 </span>            :       /* Do not allow the constraints for reload instructions to
<span class="lineNum">     264 </span>            :          influence the classes of new pseudos.  These reloads are
<span class="lineNum">     265 </span>            :          typically moves that have many alternatives, and restricting
<span class="lineNum">     266 </span>            :          reload pseudos for one alternative may lead to situations
<span class="lineNum">     267 </span>            :          where other reload pseudos are no longer allocatable.  */
<span class="lineNum">     268 </span><span class="lineCov">   86042385 :       || (INSN_UID (curr_insn) &gt;= new_insn_uid_start</span>
<span class="lineNum">     269 </span><span class="lineCov">   16384028 :           &amp;&amp; curr_insn_set != NULL</span>
<span class="lineNum">     270 </span><span class="lineCov">   16384028 :           &amp;&amp; ((OBJECT_P (SET_SRC (curr_insn_set))</span>
<span class="lineNum">     271 </span><span class="lineCov">   13917911 :                &amp;&amp; ! CONSTANT_P (SET_SRC (curr_insn_set)))</span>
<span class="lineNum">     272 </span><span class="lineCov">    2633788 :               || (GET_CODE (SET_SRC (curr_insn_set)) == SUBREG</span>
<span class="lineNum">     273 </span><span class="lineCov">     788126 :                   &amp;&amp; OBJECT_P (SUBREG_REG (SET_SRC (curr_insn_set)))</span>
<span class="lineNum">     274 </span><span class="lineCov">     788126 :                   &amp;&amp; ! CONSTANT_P (SUBREG_REG (SET_SRC (curr_insn_set)))))))</span>
<span class="lineNum">     275 </span>            :     /* When we don't know what class will be used finally for reload
<span class="lineNum">     276 </span>            :        pseudos, we use ALL_REGS.  */
<span class="lineNum">     277 </span><span class="lineCov">   14538366 :     return ((regno &gt;= new_regno_start &amp;&amp; rclass == ALL_REGS)</span>
<span class="lineNum">     278 </span><span class="lineCov">   98051368 :             || (rclass != NO_REGS &amp;&amp; ira_class_subset_p[rclass][cl]</span>
<span class="lineNum">     279 </span><span class="lineCov">   53085150 :                 &amp;&amp; ! hard_reg_set_subset_p (reg_class_contents[cl],</span>
<span class="lineNum">     280 </span>            :                                             lra_no_alloc_regs)));
<span class="lineNum">     281 </span>            :   else
<span class="lineNum">     282 </span>            :     {
<span class="lineNum">     283 </span><span class="lineCov">    2524036 :       common_class = ira_reg_class_subset[rclass][cl];</span>
<span class="lineNum">     284 </span><span class="lineCov">    2524036 :       if (new_class != NULL)</span>
<span class="lineNum">     285 </span><span class="lineCov">    1024713 :         *new_class = common_class;</span>
<span class="lineNum">     286 </span><span class="lineCov">    2524036 :       if (hard_reg_set_subset_p (reg_class_contents[common_class],</span>
<span class="lineNum">     287 </span>            :                                  lra_no_alloc_regs))
<span class="lineNum">     288 </span>            :         return false;
<span class="lineNum">     289 </span>            :       /* Check that there are enough allocatable regs.  */
<span class="lineNum">     290 </span><span class="lineCov">    1775438 :       class_size = ira_class_hard_regs_num[common_class];</span>
<span class="lineNum">     291 </span><span class="lineCov">    1775438 :       for (i = 0; i &lt; class_size; i++)</span>
<span class="lineNum">     292 </span>            :         {
<span class="lineNum">     293 </span><span class="lineCov">    1775438 :           hard_regno = ira_class_hard_regs[common_class][i];</span>
<span class="lineNum">     294 </span><span class="lineCov">    1775438 :           nregs = hard_regno_nregs (hard_regno, reg_mode);</span>
<span class="lineNum">     295 </span><span class="lineCov">    1775438 :           if (nregs == 1)</span>
<span class="lineNum">     296 </span>            :             return true;
<span class="lineNum">     297 </span><span class="lineCov">      64365 :           for (j = 0; j &lt; nregs; j++)</span>
<span class="lineNum">     298 </span><span class="lineCov">      42910 :             if (TEST_HARD_REG_BIT (lra_no_alloc_regs, hard_regno + j)</span>
<span class="lineNum">     299 </span><span class="lineCov">      42910 :                 || ! TEST_HARD_REG_BIT (reg_class_contents[common_class],</span>
<span class="lineNum">     300 </span>            :                                         hard_regno + j))
<span class="lineNum">     301 </span>            :               break;
<span class="lineNum">     302 </span><span class="lineCov">      21455 :           if (j &gt;= nregs)</span>
<span class="lineNum">     303 </span>            :             return true;
<span class="lineNum">     304 </span>            :         }
<span class="lineNum">     305 </span>            :       return false;
<span class="lineNum">     306 </span>            :     }
<span class="lineNum">     307 </span>            : }
<span class="lineNum">     308 </span>            : 
<a name="309"><span class="lineNum">     309 </span>            : /* Return true if REGNO satisfies a memory constraint.  */</a>
<span class="lineNum">     310 </span>            : static bool
<span class="lineNum">     311 </span><span class="lineNoCov">          0 : in_mem_p (int regno)</span>
<span class="lineNum">     312 </span>            : {
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :   return get_reg_class (regno) == NO_REGS;</span>
<span class="lineNum">     314 </span>            : }
<span class="lineNum">     315 </span>            : 
<span class="lineNum">     316 </span>            : /* Return 1 if ADDR is a valid memory address for mode MODE in address
<span class="lineNum">     317 </span>            :    space AS, and check that each pseudo has the proper kind of hard
<a name="318"><span class="lineNum">     318 </span>            :    reg.  */</a>
<span class="lineNum">     319 </span>            : static int
<span class="lineNum">     320 </span><span class="lineNoCov">          0 : valid_address_p (machine_mode mode ATTRIBUTE_UNUSED,</span>
<span class="lineNum">     321 </span>            :                  rtx addr, addr_space_t as)
<span class="lineNum">     322 </span>            : {
<span class="lineNum">     323 </span>            : #ifdef GO_IF_LEGITIMATE_ADDRESS
<span class="lineNum">     324 </span>            :   lra_assert (ADDR_SPACE_GENERIC_P (as));
<span class="lineNum">     325 </span>            :   GO_IF_LEGITIMATE_ADDRESS (mode, addr, win);
<span class="lineNum">     326 </span>            :   return 0;
<span class="lineNum">     327 </span>            : 
<span class="lineNum">     328 </span>            :  win:
<span class="lineNum">     329 </span>            :   return 1;
<span class="lineNum">     330 </span>            : #else
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :   return targetm.addr_space.legitimate_address_p (mode, addr, 0, as);</span>
<span class="lineNum">     332 </span>            : #endif
<span class="lineNum">     333 </span>            : }
<span class="lineNum">     334 </span>            : 
<span class="lineNum">     335 </span>            : namespace {
<span class="lineNum">     336 </span>            :   /* Temporarily eliminates registers in an address (for the lifetime of
<span class="lineNum">     337 </span>            :      the object).  */
<span class="lineNum">     338 </span>            :   class address_eliminator {
<span class="lineNum">     339 </span>            :   public:
<span class="lineNum">     340 </span>            :     address_eliminator (struct address_info *ad);
<span class="lineNum">     341 </span>            :     ~address_eliminator ();
<span class="lineNum">     342 </span>            : 
<span class="lineNum">     343 </span>            :   private:
<span class="lineNum">     344 </span>            :     struct address_info *m_ad;
<span class="lineNum">     345 </span>            :     rtx *m_base_loc;
<span class="lineNum">     346 </span>            :     rtx m_base_reg;
<span class="lineNum">     347 </span>            :     rtx *m_index_loc;
<span class="lineNum">     348 </span>            :     rtx m_index_reg;
<span class="lineNum">     349 </span>            :   };
<a name="350"><span class="lineNum">     350 </span>            : }</a>
<span class="lineNum">     351 </span>            : 
<span class="lineNum">     352 </span><span class="lineCov">   40919841 : address_eliminator::address_eliminator (struct address_info *ad)</span>
<span class="lineNum">     353 </span>            :   : m_ad (ad),
<span class="lineNum">     354 </span><span class="lineCov">   81839682 :     m_base_loc (strip_subreg (ad-&gt;base_term)),</span>
<span class="lineNum">     355 </span>            :     m_base_reg (NULL_RTX),
<span class="lineNum">     356 </span><span class="lineCov">   81839682 :     m_index_loc (strip_subreg (ad-&gt;index_term)),</span>
<span class="lineNum">     357 </span><span class="lineCov">   74653957 :     m_index_reg (NULL_RTX)</span>
<span class="lineNum">     358 </span>            : {
<span class="lineNum">     359 </span><span class="lineCov">   40919841 :   if (m_base_loc != NULL)</span>
<span class="lineNum">     360 </span>            :     {
<span class="lineNum">     361 </span><span class="lineCov">   33734116 :       m_base_reg = *m_base_loc;</span>
<span class="lineNum">     362 </span><span class="lineCov">   33734116 :       lra_eliminate_reg_if_possible (m_base_loc);</span>
<span class="lineNum">     363 </span><span class="lineCov">   33734116 :       if (m_ad-&gt;base_term2 != NULL)</span>
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :         *m_ad-&gt;base_term2 = *m_ad-&gt;base_term;</span>
<span class="lineNum">     365 </span>            :     }
<span class="lineNum">     366 </span><span class="lineCov">   40919841 :   if (m_index_loc != NULL)</span>
<span class="lineNum">     367 </span>            :     {
<span class="lineNum">     368 </span><span class="lineCov">    1988365 :       m_index_reg = *m_index_loc;</span>
<span class="lineNum">     369 </span><span class="lineCov">    1988365 :       lra_eliminate_reg_if_possible (m_index_loc);</span>
<span class="lineNum">     370 </span>            :     }
<a name="371"><span class="lineNum">     371 </span><span class="lineCov">   40919841 : }</span></a>
<span class="lineNum">     372 </span>            : 
<span class="lineNum">     373 </span><span class="lineCov">   81839682 : address_eliminator::~address_eliminator ()</span>
<span class="lineNum">     374 </span>            : {
<span class="lineNum">     375 </span><span class="lineCov">   40919841 :   if (m_base_loc &amp;&amp; *m_base_loc != m_base_reg)</span>
<span class="lineNum">     376 </span>            :     {
<span class="lineNum">     377 </span><span class="lineCov">   24956029 :       *m_base_loc = m_base_reg;</span>
<span class="lineNum">     378 </span><span class="lineCov">   24956029 :       if (m_ad-&gt;base_term2 != NULL)</span>
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :         *m_ad-&gt;base_term2 = *m_ad-&gt;base_term;</span>
<span class="lineNum">     380 </span>            :     }
<span class="lineNum">     381 </span><span class="lineCov">   40919841 :   if (m_index_loc &amp;&amp; *m_index_loc != m_index_reg)</span>
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :     *m_index_loc = m_index_reg;</span>
<span class="lineNum">     383 </span><span class="lineCov">   40919841 : }</span>
<span class="lineNum">     384 </span>            : 
<a name="385"><span class="lineNum">     385 </span>            : /* Return true if the eliminated form of AD is a legitimate target address.  */</a>
<span class="lineNum">     386 </span>            : static bool
<span class="lineNum">     387 </span><span class="lineCov">   19675082 : valid_address_p (struct address_info *ad)</span>
<span class="lineNum">     388 </span>            : {
<span class="lineNum">     389 </span><span class="lineCov">   19675082 :   address_eliminator eliminator (ad);</span>
<span class="lineNum">     390 </span><span class="lineCov">   19675082 :   return valid_address_p (ad-&gt;mode, *ad-&gt;outer, ad-&gt;as);</span>
<span class="lineNum">     391 </span>            : }
<span class="lineNum">     392 </span>            : 
<span class="lineNum">     393 </span>            : /* Return true if the eliminated form of memory reference OP satisfies
<a name="394"><span class="lineNum">     394 </span>            :    extra (special) memory constraint CONSTRAINT.  */</a>
<span class="lineNum">     395 </span>            : static bool
<span class="lineNum">     396 </span><span class="lineCov">   18939432 : satisfies_memory_constraint_p (rtx op, enum constraint_num constraint)</span>
<span class="lineNum">     397 </span>            : {
<span class="lineNum">     398 </span><span class="lineCov">   18939432 :   struct address_info ad;</span>
<span class="lineNum">     399 </span>            : 
<span class="lineNum">     400 </span><span class="lineCov">   18939432 :   decompose_mem_address (&amp;ad, op);</span>
<span class="lineNum">     401 </span><span class="lineCov">   18939432 :   address_eliminator eliminator (&amp;ad);</span>
<span class="lineNum">     402 </span><span class="lineCov">   37878864 :   return constraint_satisfied_p (op, constraint);</span>
<span class="lineNum">     403 </span>            : }
<span class="lineNum">     404 </span>            : 
<span class="lineNum">     405 </span>            : /* Return true if the eliminated form of address AD satisfies extra
<a name="406"><span class="lineNum">     406 </span>            :    address constraint CONSTRAINT.  */</a>
<span class="lineNum">     407 </span>            : static bool
<span class="lineNum">     408 </span><span class="lineCov">    2305327 : satisfies_address_constraint_p (struct address_info *ad,</span>
<span class="lineNum">     409 </span>            :                                 enum constraint_num constraint)
<span class="lineNum">     410 </span>            : {
<span class="lineNum">     411 </span><span class="lineCov">    2305327 :   address_eliminator eliminator (ad);</span>
<span class="lineNum">     412 </span><span class="lineCov">    4610654 :   return constraint_satisfied_p (*ad-&gt;outer, constraint);</span>
<span class="lineNum">     413 </span>            : }
<span class="lineNum">     414 </span>            : 
<span class="lineNum">     415 </span>            : /* Return true if the eliminated form of address OP satisfies extra
<a name="416"><span class="lineNum">     416 </span>            :    address constraint CONSTRAINT.  */</a>
<span class="lineNum">     417 </span>            : static bool
<span class="lineNum">     418 </span><span class="lineCov">    1132288 : satisfies_address_constraint_p (rtx op, enum constraint_num constraint)</span>
<span class="lineNum">     419 </span>            : {
<span class="lineNum">     420 </span><span class="lineCov">    1132288 :   struct address_info ad;</span>
<span class="lineNum">     421 </span>            : 
<span class="lineNum">     422 </span><span class="lineCov">    1132288 :   decompose_lea_address (&amp;ad, &amp;op);</span>
<span class="lineNum">     423 </span><span class="lineCov">    1132288 :   return satisfies_address_constraint_p (&amp;ad, constraint);</span>
<span class="lineNum">     424 </span>            : }
<span class="lineNum">     425 </span>            : 
<span class="lineNum">     426 </span>            : /* Initiate equivalences for LRA.  As we keep original equivalences
<span class="lineNum">     427 </span>            :    before any elimination, we need to make copies otherwise any change
<a name="428"><span class="lineNum">     428 </span>            :    in insns might change the equivalences.  */</a>
<span class="lineNum">     429 </span>            : void
<span class="lineNum">     430 </span><span class="lineCov">     832590 : lra_init_equiv (void)</span>
<span class="lineNum">     431 </span>            : {
<span class="lineNum">     432 </span><span class="lineCov">     832590 :   ira_expand_reg_equiv ();</span>
<span class="lineNum">     433 </span><span class="lineCov">   35655668 :   for (int i = FIRST_PSEUDO_REGISTER; i &lt; max_reg_num (); i++)</span>
<span class="lineNum">     434 </span>            :     {
<span class="lineNum">     435 </span><span class="lineCov">   34823078 :       rtx res;</span>
<span class="lineNum">     436 </span>            : 
<span class="lineNum">     437 </span><span class="lineCov">   34823078 :       if ((res = ira_reg_equiv[i].memory) != NULL_RTX)</span>
<span class="lineNum">     438 </span><span class="lineCov">    1517710 :         ira_reg_equiv[i].memory = copy_rtx (res);</span>
<span class="lineNum">     439 </span><span class="lineCov">   34823078 :       if ((res = ira_reg_equiv[i].invariant) != NULL_RTX)</span>
<span class="lineNum">     440 </span><span class="lineCov">     525796 :         ira_reg_equiv[i].invariant = copy_rtx (res);</span>
<span class="lineNum">     441 </span>            :     }
<span class="lineNum">     442 </span><span class="lineCov">     832590 : }</span>
<span class="lineNum">     443 </span>            : 
<span class="lineNum">     444 </span>            : static rtx loc_equivalence_callback (rtx, const_rtx, void *);
<span class="lineNum">     445 </span>            : 
<span class="lineNum">     446 </span>            : /* Update equivalence for REGNO.  We need to this as the equivalence
<span class="lineNum">     447 </span>            :    might contain other pseudos which are changed by their
<a name="448"><span class="lineNum">     448 </span>            :    equivalences.  */</a>
<span class="lineNum">     449 </span>            : static void
<span class="lineNum">     450 </span><span class="lineCov">  107083317 : update_equiv (int regno)</span>
<span class="lineNum">     451 </span>            : {
<span class="lineNum">     452 </span><span class="lineCov">  107083317 :   rtx x;</span>
<span class="lineNum">     453 </span>            :   
<span class="lineNum">     454 </span><span class="lineCov">  107083317 :   if ((x = ira_reg_equiv[regno].memory) != NULL_RTX)</span>
<span class="lineNum">     455 </span><span class="lineCov">    4439575 :     ira_reg_equiv[regno].memory</span>
<span class="lineNum">     456 </span><span class="lineCov">    4439575 :       = simplify_replace_fn_rtx (x, NULL_RTX, loc_equivalence_callback,</span>
<span class="lineNum">     457 </span>            :                                  NULL_RTX);
<span class="lineNum">     458 </span><span class="lineCov">  107083317 :   if ((x = ira_reg_equiv[regno].invariant) != NULL_RTX)</span>
<span class="lineNum">     459 </span><span class="lineCov">    1565464 :     ira_reg_equiv[regno].invariant</span>
<span class="lineNum">     460 </span><span class="lineCov">    1565464 :       = simplify_replace_fn_rtx (x, NULL_RTX, loc_equivalence_callback,</span>
<span class="lineNum">     461 </span>            :                                  NULL_RTX);
<span class="lineNum">     462 </span><span class="lineCov">  107083317 : }</span>
<span class="lineNum">     463 </span>            : 
<span class="lineNum">     464 </span>            : /* If we have decided to substitute X with another value, return that
<a name="465"><span class="lineNum">     465 </span>            :    value, otherwise return X.  */</a>
<span class="lineNum">     466 </span>            : static rtx
<span class="lineNum">     467 </span><span class="lineCov">  240542882 : get_equiv (rtx x)</span>
<span class="lineNum">     468 </span>            : {
<span class="lineNum">     469 </span><span class="lineCov">  240542882 :   int regno;</span>
<span class="lineNum">     470 </span><span class="lineCov">  240542882 :   rtx res;</span>
<span class="lineNum">     471 </span>            : 
<span class="lineNum">     472 </span><span class="lineCov">  320964636 :   if (! REG_P (x) || (regno = REGNO (x)) &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">     473 </span><span class="lineCov">  102710261 :       || ! ira_reg_equiv[regno].defined_p</span>
<span class="lineNum">     474 </span><span class="lineCov">   13492859 :       || ! ira_reg_equiv[regno].profitable_p</span>
<span class="lineNum">     475 </span><span class="lineCov">  253989793 :       || lra_get_regno_hard_regno (regno) &gt;= 0)</span>
<span class="lineNum">     476 </span><span class="lineCov">  235971818 :     return x;</span>
<span class="lineNum">     477 </span><span class="lineCov">    4571064 :   if ((res = ira_reg_equiv[regno].memory) != NULL_RTX)</span>
<span class="lineNum">     478 </span>            :     {
<span class="lineNum">     479 </span><span class="lineCov">    1989897 :       if (targetm.cannot_substitute_mem_equiv_p (res))</span>
<span class="lineNum">     480 </span>            :         return x;
<span class="lineNum">     481 </span><span class="lineCov">    1989897 :       return res;</span>
<span class="lineNum">     482 </span>            :     }
<span class="lineNum">     483 </span><span class="lineCov">    2581167 :   if ((res = ira_reg_equiv[regno].constant) != NULL_RTX)</span>
<span class="lineNum">     484 </span>            :     return res;
<span class="lineNum">     485 </span><span class="lineCov">    2216317 :   if ((res = ira_reg_equiv[regno].invariant) != NULL_RTX)</span>
<span class="lineNum">     486 </span>            :     return res;
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :   gcc_unreachable ();</span>
<span class="lineNum">     488 </span>            : }
<span class="lineNum">     489 </span>            : 
<span class="lineNum">     490 </span>            : /* If we have decided to substitute X with the equivalent value,
<span class="lineNum">     491 </span>            :    return that value after elimination for INSN, otherwise return
<a name="492"><span class="lineNum">     492 </span>            :    X.  */</a>
<span class="lineNum">     493 </span>            : static rtx
<span class="lineNum">     494 </span><span class="lineCov">  137327692 : get_equiv_with_elimination (rtx x, rtx_insn *insn)</span>
<span class="lineNum">     495 </span>            : {
<span class="lineNum">     496 </span><span class="lineCov">  137327692 :   rtx res = get_equiv (x);</span>
<span class="lineNum">     497 </span>            : 
<span class="lineNum">     498 </span><span class="lineCov">  137327692 :   if (x == res || CONSTANT_P (res))</span>
<span class="lineNum">     499 </span>            :     return res;
<span class="lineNum">     500 </span><span class="lineCov">    1321162 :   return lra_eliminate_regs_1 (insn, res, GET_MODE (res),</span>
<span class="lineNum">     501 </span><span class="lineCov">    1321162 :                                false, false, 0, true);</span>
<span class="lineNum">     502 </span>            : }
<span class="lineNum">     503 </span>            : 
<a name="504"><span class="lineNum">     504 </span>            : /* Set up curr_operand_mode.  */</a>
<span class="lineNum">     505 </span>            : static void
<span class="lineNum">     506 </span><span class="lineCov">   58173246 : init_curr_operand_mode (void)</span>
<span class="lineNum">     507 </span>            : {
<span class="lineNum">     508 </span><span class="lineCov">   58173246 :   int nop = curr_static_id-&gt;n_operands;</span>
<span class="lineNum">     509 </span><span class="lineCov">  180647195 :   for (int i = 0; i &lt; nop; i++)</span>
<span class="lineNum">     510 </span>            :     {
<span class="lineNum">     511 </span><span class="lineCov">  122473949 :       machine_mode mode = GET_MODE (*curr_id-&gt;operand_loc[i]);</span>
<span class="lineNum">     512 </span><span class="lineCov">  122473949 :       if (mode == VOIDmode)</span>
<span class="lineNum">     513 </span>            :         {
<span class="lineNum">     514 </span>            :           /* The .md mode for address operands is the mode of the
<span class="lineNum">     515 </span>            :              addressed value rather than the mode of the address itself.  */
<span class="lineNum">     516 </span><span class="lineCov">   24598360 :           if (curr_id-&gt;icode &gt;= 0 &amp;&amp; curr_static_id-&gt;operand[i].is_address)</span>
<span class="lineNum">     517 </span><span class="lineCov">         62 :             mode = Pmode;</span>
<span class="lineNum">     518 </span>            :           else
<span class="lineNum">     519 </span><span class="lineCov">   24598298 :             mode = curr_static_id-&gt;operand[i].mode;</span>
<span class="lineNum">     520 </span>            :         }
<span class="lineNum">     521 </span><span class="lineCov">  122473949 :       curr_operand_mode[i] = mode;</span>
<span class="lineNum">     522 </span>            :     }
<span class="lineNum">     523 </span><span class="lineCov">   58173246 : }</span>
<span class="lineNum">     524 </span>            : 
<span class="lineNum">     525 </span>            : 
<span class="lineNum">     526 </span>            : 
<span class="lineNum">     527 </span>            : /* The page contains code to reuse input reloads.  */
<span class="lineNum">     528 </span>            : 
<span class="lineNum">     529 </span>            : /* Structure describes input reload of the current insns.  */
<span class="lineNum">     530 </span>            : struct input_reload
<span class="lineNum">     531 </span>            : {
<span class="lineNum">     532 </span>            :   /* True for input reload of matched operands.  */
<span class="lineNum">     533 </span>            :   bool match_p;
<span class="lineNum">     534 </span>            :   /* Reloaded value.  */
<span class="lineNum">     535 </span>            :   rtx input;
<span class="lineNum">     536 </span>            :   /* Reload pseudo used.  */
<span class="lineNum">     537 </span>            :   rtx reg;
<span class="lineNum">     538 </span>            : };
<span class="lineNum">     539 </span>            : 
<span class="lineNum">     540 </span>            : /* The number of elements in the following array.  */
<span class="lineNum">     541 </span>            : static int curr_insn_input_reloads_num;
<span class="lineNum">     542 </span>            : /* Array containing info about input reloads.  It is used to find the
<span class="lineNum">     543 </span>            :    same input reload and reuse the reload pseudo in this case.  */
<span class="lineNum">     544 </span>            : static struct input_reload curr_insn_input_reloads[LRA_MAX_INSN_RELOADS];
<span class="lineNum">     545 </span>            : 
<span class="lineNum">     546 </span>            : /* Initiate data concerning reuse of input reloads for the current
<a name="547"><span class="lineNum">     547 </span>            :    insn.  */</a>
<span class="lineNum">     548 </span>            : static void
<span class="lineNum">     549 </span><span class="lineNoCov">          0 : init_curr_insn_input_reloads (void)</span>
<span class="lineNum">     550 </span>            : {
<span class="lineNum">     551 </span><span class="lineCov">   58173246 :   curr_insn_input_reloads_num = 0;</span>
<span class="lineNum">     552 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     553 </span>            : 
<span class="lineNum">     554 </span>            : /* Create a new pseudo using MODE, RCLASS, ORIGINAL or reuse already
<span class="lineNum">     555 </span>            :    created input reload pseudo (only if TYPE is not OP_OUT).  Don't
<span class="lineNum">     556 </span>            :    reuse pseudo if IN_SUBREG_P is true and the reused pseudo should be
<span class="lineNum">     557 </span>            :    wrapped up in SUBREG.  The result pseudo is returned through
<span class="lineNum">     558 </span>            :    RESULT_REG.  Return TRUE if we created a new pseudo, FALSE if we
<span class="lineNum">     559 </span>            :    reused the already created input reload pseudo.  Use TITLE to
<a name="560"><span class="lineNum">     560 </span>            :    describe new registers for debug purposes.  */</a>
<span class="lineNum">     561 </span>            : static bool
<span class="lineNum">     562 </span><span class="lineCov">    2681984 : get_reload_reg (enum op_type type, machine_mode mode, rtx original,</span>
<span class="lineNum">     563 </span>            :                 enum reg_class rclass, bool in_subreg_p,
<span class="lineNum">     564 </span>            :                 const char *title, rtx *result_reg)
<span class="lineNum">     565 </span>            : {
<span class="lineNum">     566 </span><span class="lineCov">    2681984 :   int i, regno;</span>
<span class="lineNum">     567 </span><span class="lineCov">    2681984 :   enum reg_class new_class;</span>
<span class="lineNum">     568 </span><span class="lineCov">    2681984 :   bool unique_p = false;</span>
<span class="lineNum">     569 </span>            : 
<span class="lineNum">     570 </span><span class="lineCov">    2681984 :   if (type == OP_OUT)</span>
<span class="lineNum">     571 </span>            :     {
<span class="lineNum">     572 </span><span class="lineCov">     628863 :       *result_reg</span>
<span class="lineNum">     573 </span><span class="lineCov">     628863 :         = lra_create_new_reg_with_unique_value (mode, original, rclass, title);</span>
<span class="lineNum">     574 </span><span class="lineCov">     628863 :       return true;</span>
<span class="lineNum">     575 </span>            :     }
<span class="lineNum">     576 </span>            :   /* Prevent reuse value of expression with side effects,
<span class="lineNum">     577 </span>            :      e.g. volatile memory.  */
<span class="lineNum">     578 </span><span class="lineCov">    2053121 :   if (! side_effects_p (original))</span>
<span class="lineNum">     579 </span><span class="lineCov">    2215229 :     for (i = 0; i &lt; curr_insn_input_reloads_num; i++)</span>
<span class="lineNum">     580 </span>            :       {
<span class="lineNum">     581 </span><span class="lineCov">     172239 :         if (! curr_insn_input_reloads[i].match_p</span>
<span class="lineNum">     582 </span><span class="lineCov">      77057 :             &amp;&amp; rtx_equal_p (curr_insn_input_reloads[i].input, original)</span>
<span class="lineNum">     583 </span><span class="lineCov">     182370 :             &amp;&amp; in_class_p (curr_insn_input_reloads[i].reg, rclass, &amp;new_class))</span>
<span class="lineNum">     584 </span>            :           {
<span class="lineNum">     585 </span><span class="lineCov">      10131 :             rtx reg = curr_insn_input_reloads[i].reg;</span>
<span class="lineNum">     586 </span><span class="lineCov">      10131 :             regno = REGNO (reg);</span>
<span class="lineNum">     587 </span>            :             /* If input is equal to original and both are VOIDmode,
<span class="lineNum">     588 </span>            :                GET_MODE (reg) might be still different from mode.
<span class="lineNum">     589 </span>            :                Ensure we don't return *result_reg with wrong mode.  */
<span class="lineNum">     590 </span><span class="lineCov">      10131 :             if (GET_MODE (reg) != mode)</span>
<span class="lineNum">     591 </span>            :               {
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :                 if (in_subreg_p)</span>
<span class="lineNum">     593 </span>            :                   continue;
<span class="lineNum">     594 </span><span class="lineNoCov">          0 :                 if (maybe_lt (GET_MODE_SIZE (GET_MODE (reg)),</span>
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :                               GET_MODE_SIZE (mode)))</span>
<span class="lineNum">     596 </span>            :                   continue;
<span class="lineNum">     597 </span><span class="lineNoCov">          0 :                 reg = lowpart_subreg (mode, reg, GET_MODE (reg));</span>
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :                 if (reg == NULL_RTX || GET_CODE (reg) != SUBREG)</span>
<span class="lineNum">     599 </span>            :                   continue;
<span class="lineNum">     600 </span>            :               }
<span class="lineNum">     601 </span><span class="lineCov">      10131 :             *result_reg = reg;</span>
<span class="lineNum">     602 </span><span class="lineCov">      10131 :             if (lra_dump_file != NULL)</span>
<span class="lineNum">     603 </span>            :               {
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :                 fprintf (lra_dump_file, &quot;   Reuse r%d for reload &quot;, regno);</span>
<span class="lineNum">     605 </span><span class="lineNoCov">          0 :                 dump_value_slim (lra_dump_file, original, 1);</span>
<span class="lineNum">     606 </span>            :               }
<span class="lineNum">     607 </span><span class="lineCov">      20262 :             if (new_class != lra_get_allocno_class (regno))</span>
<span class="lineNum">     608 </span><span class="lineCov">       6505 :               lra_change_class (regno, new_class, &quot;, change to&quot;, false);</span>
<span class="lineNum">     609 </span><span class="lineCov">      10131 :             if (lra_dump_file != NULL)</span>
<span class="lineNum">     610 </span><span class="lineNoCov">          0 :               fprintf (lra_dump_file, &quot;\n&quot;);</span>
<span class="lineNum">     611 </span><span class="lineCov">      10131 :             return false;</span>
<span class="lineNum">     612 </span>            :           }
<span class="lineNum">     613 </span>            :         /* If we have an input reload with a different mode, make sure it
<span class="lineNum">     614 </span>            :            will get a different hard reg.  */
<span class="lineNum">     615 </span><span class="lineCov">     162108 :         else if (REG_P (original)</span>
<span class="lineNum">     616 </span><span class="lineCov">     132348 :                  &amp;&amp; REG_P (curr_insn_input_reloads[i].input)</span>
<span class="lineNum">     617 </span><span class="lineCov">     361500 :                  &amp;&amp; REGNO (original) == REGNO (curr_insn_input_reloads[i].input)</span>
<span class="lineNum">     618 </span><span class="lineCov">     162108 :                  &amp;&amp; (GET_MODE (original)</span>
<span class="lineNum">     619 </span><span class="lineCov">       1012 :                      != GET_MODE (curr_insn_input_reloads[i].input)))</span>
<span class="lineNum">     620 </span>            :           unique_p = true;
<span class="lineNum">     621 </span>            :       }
<span class="lineNum">     622 </span><span class="lineCov">    4085980 :   *result_reg = (unique_p</span>
<span class="lineNum">     623 </span><span class="lineCov">    2042990 :                  ? lra_create_new_reg_with_unique_value</span>
<span class="lineNum">     624 </span><span class="lineCov">    2042990 :                  : lra_create_new_reg) (mode, original, rclass, title);</span>
<span class="lineNum">     625 </span><span class="lineCov">    2042990 :   lra_assert (curr_insn_input_reloads_num &lt; LRA_MAX_INSN_RELOADS);</span>
<span class="lineNum">     626 </span><span class="lineCov">    2042990 :   curr_insn_input_reloads[curr_insn_input_reloads_num].input = original;</span>
<span class="lineNum">     627 </span><span class="lineCov">    2042990 :   curr_insn_input_reloads[curr_insn_input_reloads_num].match_p = false;</span>
<span class="lineNum">     628 </span><span class="lineCov">    2042990 :   curr_insn_input_reloads[curr_insn_input_reloads_num++].reg = *result_reg;</span>
<span class="lineNum">     629 </span><span class="lineCov">    2042990 :   return true;</span>
<span class="lineNum">     630 </span>            : }
<span class="lineNum">     631 </span>            : 
<span class="lineNum">     632 </span>            : 
<span class="lineNum">     633 </span>            : 
<span class="lineNum">     634 </span>            : /* The page contains code to extract memory address parts.  */
<span class="lineNum">     635 </span>            : 
<span class="lineNum">     636 </span>            : /* Wrapper around REGNO_OK_FOR_INDEX_P, to allow pseudos.  */
<span class="lineNum">     637 </span>            : static inline bool
<span class="lineNum">     638 </span>            : ok_for_index_p_nonstrict (rtx reg)
<span class="lineNum">     639 </span>            : {
<span class="lineNum">     640 </span>            :   unsigned regno = REGNO (reg);
<span class="lineNum">     641 </span>            : 
<span class="lineNum">     642 </span>            :   return regno &gt;= FIRST_PSEUDO_REGISTER || REGNO_OK_FOR_INDEX_P (regno);
<span class="lineNum">     643 </span>            : }
<span class="lineNum">     644 </span>            : 
<span class="lineNum">     645 </span>            : /* A version of regno_ok_for_base_p for use here, when all pseudos
<span class="lineNum">     646 </span>            :    should count as OK.  Arguments as for regno_ok_for_base_p.  */
<span class="lineNum">     647 </span>            : static inline bool
<span class="lineNum">     648 </span>            : ok_for_base_p_nonstrict (rtx reg, machine_mode mode, addr_space_t as,
<span class="lineNum">     649 </span>            :                          enum rtx_code outer_code, enum rtx_code index_code)
<span class="lineNum">     650 </span>            : {
<span class="lineNum">     651 </span>            :   unsigned regno = REGNO (reg);
<span class="lineNum">     652 </span>            : 
<span class="lineNum">     653 </span>            :   if (regno &gt;= FIRST_PSEUDO_REGISTER)
<span class="lineNum">     654 </span>            :     return true;
<span class="lineNum">     655 </span>            :   return ok_for_base_p_1 (regno, mode, as, outer_code, index_code);
<span class="lineNum">     656 </span>            : }
<span class="lineNum">     657 </span>            : 
<span class="lineNum">     658 </span>            : 
<span class="lineNum">     659 </span>            : 
<span class="lineNum">     660 </span>            : /* The page contains major code to choose the current insn alternative
<span class="lineNum">     661 </span>            :    and generate reloads for it.  */
<span class="lineNum">     662 </span>            : 
<span class="lineNum">     663 </span>            : /* Return the offset from REGNO of the least significant register
<span class="lineNum">     664 </span>            :    in (reg:MODE REGNO).
<span class="lineNum">     665 </span>            : 
<span class="lineNum">     666 </span>            :    This function is used to tell whether two registers satisfy
<span class="lineNum">     667 </span>            :    a matching constraint.  (reg:MODE1 REGNO1) matches (reg:MODE2 REGNO2) if:
<span class="lineNum">     668 </span>            : 
<span class="lineNum">     669 </span>            :          REGNO1 + lra_constraint_offset (REGNO1, MODE1)
<a name="670"><span class="lineNum">     670 </span>            :          == REGNO2 + lra_constraint_offset (REGNO2, MODE2)  */</a>
<span class="lineNum">     671 </span>            : int
<span class="lineNum">     672 </span><span class="lineCov">   15951058 : lra_constraint_offset (int regno, machine_mode mode)</span>
<span class="lineNum">     673 </span>            : {
<span class="lineNum">     674 </span><span class="lineCov">   15951058 :   lra_assert (regno &lt; FIRST_PSEUDO_REGISTER);</span>
<span class="lineNum">     675 </span>            : 
<span class="lineNum">     676 </span><span class="lineCov">   15951058 :   scalar_int_mode int_mode;</span>
<span class="lineNum">     677 </span><span class="lineCov">   15951058 :   if (WORDS_BIG_ENDIAN</span>
<span class="lineNum">     678 </span>            :       &amp;&amp; is_a &lt;scalar_int_mode&gt; (mode, &amp;int_mode)
<span class="lineNum">     679 </span>            :       &amp;&amp; GET_MODE_SIZE (int_mode) &gt; UNITS_PER_WORD)
<span class="lineNum">     680 </span>            :     return hard_regno_nregs (regno, mode) - 1;
<span class="lineNum">     681 </span><span class="lineCov">   15951058 :   return 0;</span>
<span class="lineNum">     682 </span>            : }
<span class="lineNum">     683 </span>            : 
<span class="lineNum">     684 </span>            : /* Like rtx_equal_p except that it allows a REG and a SUBREG to match
<span class="lineNum">     685 </span>            :    if they are the same hard reg, and has special hacks for
<span class="lineNum">     686 </span>            :    auto-increment and auto-decrement.  This is specifically intended for
<span class="lineNum">     687 </span>            :    process_alt_operands to use in determining whether two operands
<span class="lineNum">     688 </span>            :    match.  X is the operand whose number is the lower of the two.
<span class="lineNum">     689 </span>            : 
<span class="lineNum">     690 </span>            :    It is supposed that X is the output operand and Y is the input
<span class="lineNum">     691 </span>            :    operand.  Y_HARD_REGNO is the final hard regno of register Y or
<span class="lineNum">     692 </span>            :    register in subreg Y as we know it now.  Otherwise, it is a
<a name="693"><span class="lineNum">     693 </span>            :    negative value.  */</a>
<span class="lineNum">     694 </span>            : static bool
<span class="lineNum">     695 </span><span class="lineCov">   22663864 : operands_match_p (rtx x, rtx y, int y_hard_regno)</span>
<span class="lineNum">     696 </span>            : {
<span class="lineNum">     697 </span><span class="lineCov">   22663864 :   int i;</span>
<span class="lineNum">     698 </span><span class="lineCov">   22663864 :   RTX_CODE code = GET_CODE (x);</span>
<span class="lineNum">     699 </span><span class="lineCov">   22663864 :   const char *fmt;</span>
<span class="lineNum">     700 </span>            : 
<span class="lineNum">     701 </span><span class="lineCov">   22663864 :   if (x == y)</span>
<span class="lineNum">     702 </span>            :     return true;
<span class="lineNum">     703 </span><span class="lineCov">   19542015 :   if ((code == REG || (code == SUBREG &amp;&amp; REG_P (SUBREG_REG (x))))</span>
<span class="lineNum">     704 </span><span class="lineCov">    9095908 :       &amp;&amp; (REG_P (y) || (GET_CODE (y) == SUBREG &amp;&amp; REG_P (SUBREG_REG (y)))))</span>
<span class="lineNum">     705 </span>            :     {
<span class="lineNum">     706 </span><span class="lineCov">    9061564 :       int j;</span>
<span class="lineNum">     707 </span>            : 
<span class="lineNum">     708 </span><span class="lineCov">    9061564 :       i = get_hard_regno (x, false);</span>
<span class="lineNum">     709 </span><span class="lineCov">    9061564 :       if (i &lt; 0)</span>
<span class="lineNum">     710 </span>            :         goto slow;
<span class="lineNum">     711 </span>            : 
<span class="lineNum">     712 </span><span class="lineCov">    8337808 :       if ((j = y_hard_regno) &lt; 0)</span>
<span class="lineNum">     713 </span>            :         goto slow;
<span class="lineNum">     714 </span>            : 
<span class="lineNum">     715 </span><span class="lineCov">    7975529 :       i += lra_constraint_offset (i, GET_MODE (x));</span>
<span class="lineNum">     716 </span><span class="lineCov">    7975529 :       j += lra_constraint_offset (j, GET_MODE (y));</span>
<span class="lineNum">     717 </span>            : 
<span class="lineNum">     718 </span><span class="lineCov">    7975529 :       return i == j;</span>
<span class="lineNum">     719 </span>            :     }
<span class="lineNum">     720 </span>            : 
<span class="lineNum">     721 </span>            :   /* If two operands must match, because they are really a single
<span class="lineNum">     722 </span>            :      operand of an assembler insn, then two post-increments are invalid
<span class="lineNum">     723 </span>            :      because the assembler insn would increment only once.  On the
<span class="lineNum">     724 </span>            :      other hand, a post-increment matches ordinary indexing if the
<span class="lineNum">     725 </span>            :      post-increment is the output operand.  */
<span class="lineNum">     726 </span><span class="lineCov">   10480451 :   if (code == POST_DEC || code == POST_INC || code == POST_MODIFY)</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :     return operands_match_p (XEXP (x, 0), y, y_hard_regno);</span>
<span class="lineNum">     728 </span>            : 
<span class="lineNum">     729 </span>            :   /* Two pre-increments are invalid because the assembler insn would
<span class="lineNum">     730 </span>            :      increment only once.  On the other hand, a pre-increment matches
<span class="lineNum">     731 </span>            :      ordinary indexing if the pre-increment is the input operand.  */
<span class="lineNum">     732 </span><span class="lineCov">   10480451 :   if (GET_CODE (y) == PRE_DEC || GET_CODE (y) == PRE_INC</span>
<span class="lineNum">     733 </span><span class="lineCov">   10480451 :       || GET_CODE (y) == PRE_MODIFY)</span>
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :     return operands_match_p (x, XEXP (y, 0), -1);</span>
<span class="lineNum">     735 </span>            : 
<span class="lineNum">     736 </span><span class="lineCov">   10480451 :  slow:</span>
<span class="lineNum">     737 </span>            : 
<span class="lineNum">     738 </span><span class="lineCov">   11566486 :   if (code == REG &amp;&amp; REG_P (y))</span>
<span class="lineNum">     739 </span><span class="lineCov">    3074607 :     return REGNO (x) == REGNO (y);</span>
<span class="lineNum">     740 </span>            : 
<span class="lineNum">     741 </span><span class="lineCov">   10541617 :   if (code == REG &amp;&amp; GET_CODE (y) == SUBREG &amp;&amp; REG_P (SUBREG_REG (y))</span>
<span class="lineNum">     742 </span><span class="lineCov">       7192 :       &amp;&amp; x == SUBREG_REG (y))</span>
<span class="lineNum">     743 </span>            :     return true;
<span class="lineNum">     744 </span><span class="lineCov">   10541617 :   if (GET_CODE (y) == REG &amp;&amp; code == SUBREG &amp;&amp; REG_P (SUBREG_REG (x))</span>
<span class="lineNum">     745 </span><span class="lineCov">      46675 :       &amp;&amp; SUBREG_REG (x) == y)</span>
<span class="lineNum">     746 </span>            :     return true;
<span class="lineNum">     747 </span>            : 
<span class="lineNum">     748 </span>            :   /* Now we have disposed of all the cases in which different rtx
<span class="lineNum">     749 </span>            :      codes can match.  */
<span class="lineNum">     750 </span><span class="lineCov">   10541591 :   if (code != GET_CODE (y))</span>
<span class="lineNum">     751 </span>            :     return false;
<span class="lineNum">     752 </span>            : 
<span class="lineNum">     753 </span>            :   /* (MULT:SI x y) and (MULT:HI x y) are NOT equivalent.  */
<span class="lineNum">     754 </span><span class="lineCov">     658765 :   if (GET_MODE (x) != GET_MODE (y))</span>
<span class="lineNum">     755 </span>            :     return false;
<span class="lineNum">     756 </span>            : 
<span class="lineNum">     757 </span><span class="lineCov">     658466 :   switch (code)</span>
<span class="lineNum">     758 </span>            :     {
<span class="lineNum">     759 </span>            :     CASE_CONST_UNIQUE:
<span class="lineNum">     760 </span>            :       return false;
<span class="lineNum">     761 </span>            : 
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :     case LABEL_REF:</span>
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :       return label_ref_label (x) == label_ref_label (y);</span>
<span class="lineNum">     764 </span><span class="lineCov">         38 :     case SYMBOL_REF:</span>
<span class="lineNum">     765 </span><span class="lineCov">         38 :       return XSTR (x, 0) == XSTR (y, 0);</span>
<span class="lineNum">     766 </span>            : 
<span class="lineNum">     767 </span><span class="lineCov">     657949 :     default:</span>
<span class="lineNum">     768 </span><span class="lineCov">     657949 :       break;</span>
<span class="lineNum">     769 </span>            :     }
<span class="lineNum">     770 </span>            : 
<span class="lineNum">     771 </span>            :   /* Compare the elements.  If any pair of corresponding elements fail
<span class="lineNum">     772 </span>            :      to match, return false for the whole things.  */
<span class="lineNum">     773 </span>            : 
<span class="lineNum">     774 </span><span class="lineCov">     657949 :   fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">     775 </span><span class="lineCov">    1953455 :   for (i = GET_RTX_LENGTH (code) - 1; i &gt;= 0; i--)</span>
<span class="lineNum">     776 </span>            :     {
<span class="lineNum">     777 </span><span class="lineCov">    1303592 :       int val, j;</span>
<span class="lineNum">     778 </span><span class="lineCov">    1303592 :       switch (fmt[i])</span>
<span class="lineNum">     779 </span>            :         {
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :         case 'w':</span>
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :           if (XWINT (x, i) != XWINT (y, i))</span>
<span class="lineNum">     782 </span>            :             return false;
<span class="lineNum">     783 </span>            :           break;
<span class="lineNum">     784 </span>            : 
<span class="lineNum">     785 </span><span class="lineCov">        215 :         case 'i':</span>
<span class="lineNum">     786 </span><span class="lineCov">        215 :           if (XINT (x, i) != XINT (y, i))</span>
<span class="lineNum">     787 </span>            :             return false;
<span class="lineNum">     788 </span>            :           break;
<span class="lineNum">     789 </span>            : 
<span class="lineNum">     790 </span><span class="lineCov">       7298 :         case 'p':</span>
<span class="lineNum">     791 </span><span class="lineCov">       7298 :           if (maybe_ne (SUBREG_BYTE (x), SUBREG_BYTE (y)))</span>
<span class="lineNum">     792 </span>            :             return false;
<span class="lineNum">     793 </span>            :           break;
<span class="lineNum">     794 </span>            : 
<span class="lineNum">     795 </span><span class="lineCov">     966931 :         case 'e':</span>
<span class="lineNum">     796 </span><span class="lineCov">     966931 :           val = operands_match_p (XEXP (x, i), XEXP (y, i), -1);</span>
<span class="lineNum">     797 </span><span class="lineCov">     966931 :           if (val == 0)</span>
<span class="lineNum">     798 </span>            :             return false;
<span class="lineNum">     799 </span>            :           break;
<span class="lineNum">     800 </span>            : 
<span class="lineNum">     801 </span>            :         case '0':
<span class="lineNum">     802 </span>            :           break;
<span class="lineNum">     803 </span>            : 
<span class="lineNum">     804 </span><span class="lineCov">        215 :         case 'E':</span>
<span class="lineNum">     805 </span><span class="lineCov">        215 :           if (XVECLEN (x, i) != XVECLEN (y, i))</span>
<span class="lineNum">     806 </span>            :             return false;
<span class="lineNum">     807 </span><span class="lineCov">        430 :           for (j = XVECLEN (x, i) - 1; j &gt;= 0; --j)</span>
<span class="lineNum">     808 </span>            :             {
<span class="lineNum">     809 </span><span class="lineCov">        215 :               val = operands_match_p (XVECEXP (x, i, j), XVECEXP (y, i, j), -1);</span>
<span class="lineNum">     810 </span><span class="lineCov">        215 :               if (val == 0)</span>
<span class="lineNum">     811 </span>            :                 return false;
<span class="lineNum">     812 </span>            :             }
<span class="lineNum">     813 </span>            :           break;
<span class="lineNum">     814 </span>            : 
<span class="lineNum">     815 </span>            :           /* It is believed that rtx's at this level will never
<span class="lineNum">     816 </span>            :              contain anything but integers and other rtx's, except for
<span class="lineNum">     817 </span>            :              within LABEL_REFs and SYMBOL_REFs.  */
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :         default:</span>
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :           gcc_unreachable ();</span>
<span class="lineNum">     820 </span>            :         }
<span class="lineNum">     821 </span>            :     }
<span class="lineNum">     822 </span>            :   return true;
<span class="lineNum">     823 </span>            : }
<span class="lineNum">     824 </span>            : 
<span class="lineNum">     825 </span>            : /* True if X is a constant that can be forced into the constant pool.
<span class="lineNum">     826 </span>            :    MODE is the mode of the operand, or VOIDmode if not known.  */
<span class="lineNum">     827 </span>            : #define CONST_POOL_OK_P(MODE, X)                \
<span class="lineNum">     828 </span>            :   ((MODE) != VOIDmode                           \
<span class="lineNum">     829 </span>            :    &amp;&amp; CONSTANT_P (X)                            \
<span class="lineNum">     830 </span>            :    &amp;&amp; GET_CODE (X) != HIGH                      \
<span class="lineNum">     831 </span>            :    &amp;&amp; GET_MODE_SIZE (MODE).is_constant ()       \
<span class="lineNum">     832 </span>            :    &amp;&amp; !targetm.cannot_force_const_mem (MODE, X))
<span class="lineNum">     833 </span>            : 
<span class="lineNum">     834 </span>            : /* True if C is a non-empty register class that has too few registers
<span class="lineNum">     835 </span>            :    to be safely used as a reload target class.  */
<span class="lineNum">     836 </span>            : #define SMALL_REGISTER_CLASS_P(C)               \
<span class="lineNum">     837 </span>            :   (ira_class_hard_regs_num [(C)] == 1           \
<span class="lineNum">     838 </span>            :    || (ira_class_hard_regs_num [(C)] &gt;= 1    \
<span class="lineNum">     839 </span>            :        &amp;&amp; targetm.class_likely_spilled_p (C)))
<span class="lineNum">     840 </span>            : 
<a name="841"><span class="lineNum">     841 </span>            : /* If REG is a reload pseudo, try to make its class satisfying CL.  */</a>
<span class="lineNum">     842 </span>            : static void
<span class="lineNum">     843 </span><span class="lineCov">    2106836 : narrow_reload_pseudo_class (rtx reg, enum reg_class cl)</span>
<span class="lineNum">     844 </span>            : {
<span class="lineNum">     845 </span><span class="lineCov">    2106836 :   enum reg_class rclass;</span>
<span class="lineNum">     846 </span>            : 
<span class="lineNum">     847 </span>            :   /* Do not make more accurate class from reloads generated.  They are
<span class="lineNum">     848 </span>            :      mostly moves with a lot of constraints.  Making more accurate
<span class="lineNum">     849 </span>            :      class may results in very narrow class and impossibility of find
<span class="lineNum">     850 </span>            :      registers for several reloads of one insn.  */
<span class="lineNum">     851 </span><span class="lineCov">    2106836 :   if (INSN_UID (curr_insn) &gt;= new_insn_uid_start)</span>
<span class="lineNum">     852 </span><span class="lineCov">    2042867 :     return;</span>
<span class="lineNum">     853 </span><span class="lineCov">    2106836 :   if (GET_CODE (reg) == SUBREG)</span>
<span class="lineNum">     854 </span><span class="lineCov">      92868 :     reg = SUBREG_REG (reg);</span>
<span class="lineNum">     855 </span><span class="lineCov">    2106836 :   if (! REG_P (reg) || (int) REGNO (reg) &lt; new_regno_start)</span>
<span class="lineNum">     856 </span>            :     return;
<span class="lineNum">     857 </span><span class="lineCov">      63969 :   if (in_class_p (reg, cl, &amp;rclass) &amp;&amp; rclass != cl)</span>
<span class="lineNum">     858 </span><span class="lineCov">     107116 :     lra_change_class (REGNO (reg), rclass, &quot;      Change to&quot;, true);</span>
<span class="lineNum">     859 </span>            : }
<span class="lineNum">     860 </span>            : 
<span class="lineNum">     861 </span>            : /* Searches X for any reference to a reg with the same value as REGNO,
<span class="lineNum">     862 </span>            :    returning the rtx of the reference found if any.  Otherwise,
<a name="863"><span class="lineNum">     863 </span>            :    returns NULL_RTX.  */</a>
<span class="lineNum">     864 </span>            : static rtx
<span class="lineNum">     865 </span><span class="lineCov">     297945 : regno_val_use_in (unsigned int regno, rtx x)</span>
<span class="lineNum">     866 </span>            : {
<span class="lineNum">     867 </span><span class="lineCov">     297945 :   const char *fmt;</span>
<span class="lineNum">     868 </span><span class="lineCov">     297945 :   int i, j;</span>
<span class="lineNum">     869 </span><span class="lineCov">     297945 :   rtx tem;</span>
<span class="lineNum">     870 </span>            : 
<span class="lineNum">     871 </span><span class="lineCov">     297945 :   if (REG_P (x) &amp;&amp; lra_reg_info[REGNO (x)].val == lra_reg_info[regno].val)</span>
<span class="lineNum">     872 </span>            :     return x;
<span class="lineNum">     873 </span>            : 
<span class="lineNum">     874 </span><span class="lineCov">     297677 :   fmt = GET_RTX_FORMAT (GET_CODE (x));</span>
<span class="lineNum">     875 </span><span class="lineCov">     601286 :   for (i = GET_RTX_LENGTH (GET_CODE (x)) - 1; i &gt;= 0; i--)</span>
<span class="lineNum">     876 </span>            :     {
<span class="lineNum">     877 </span><span class="lineCov">     303609 :       if (fmt[i] == 'e')</span>
<span class="lineNum">     878 </span>            :         {
<span class="lineNum">     879 </span><span class="lineCov">       6156 :           if ((tem = regno_val_use_in (regno, XEXP (x, i))))</span>
<span class="lineNum">     880 </span><span class="lineNoCov">          0 :             return tem;</span>
<span class="lineNum">     881 </span>            :         }
<span class="lineNum">     882 </span><span class="lineCov">     297453 :       else if (fmt[i] == 'E')</span>
<span class="lineNum">     883 </span><span class="lineNoCov">          0 :         for (j = XVECLEN (x, i) - 1; j &gt;= 0; j--)</span>
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :           if ((tem = regno_val_use_in (regno , XVECEXP (x, i, j))))</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :             return tem;</span>
<span class="lineNum">     886 </span>            :     }
<span class="lineNum">     887 </span>            : 
<span class="lineNum">     888 </span>            :   return NULL_RTX;
<span class="lineNum">     889 </span>            : }
<span class="lineNum">     890 </span>            : 
<span class="lineNum">     891 </span>            : /* Return true if all current insn non-output operands except INS (it
<span class="lineNum">     892 </span>            :    has a negaitve end marker) do not use pseudos with the same value
<a name="893"><span class="lineNum">     893 </span>            :    as REGNO.  */</a>
<span class="lineNum">     894 </span>            : static bool
<span class="lineNum">     895 </span><span class="lineCov">          1 : check_conflict_input_operands (int regno, signed char *ins)</span>
<span class="lineNum">     896 </span>            : {
<span class="lineNum">     897 </span><span class="lineCov">          1 :   int in;</span>
<span class="lineNum">     898 </span><span class="lineCov">          1 :   int n_operands = curr_static_id-&gt;n_operands;</span>
<span class="lineNum">     899 </span>            : 
<span class="lineNum">     900 </span><span class="lineCov">          4 :   for (int nop = 0; nop &lt; n_operands; nop++)</span>
<span class="lineNum">     901 </span><span class="lineCov">          4 :     if (! curr_static_id-&gt;operand[nop].is_operator</span>
<span class="lineNum">     902 </span><span class="lineCov">          4 :         &amp;&amp; curr_static_id-&gt;operand[nop].type != OP_OUT)</span>
<span class="lineNum">     903 </span>            :       {
<span class="lineNum">     904 </span><span class="lineCov">          2 :         for (int i = 0; (in = ins[i]) &gt;= 0; i++)</span>
<span class="lineNum">     905 </span><span class="lineCov">          1 :           if (in == nop)</span>
<span class="lineNum">     906 </span>            :             break;
<span class="lineNum">     907 </span><span class="lineCov">          1 :         if (in &lt; 0</span>
<span class="lineNum">     908 </span><span class="lineCov">          1 :             &amp;&amp; regno_val_use_in (regno, *curr_id-&gt;operand_loc[nop]) != NULL_RTX)</span>
<span class="lineNum">     909 </span>            :           return false;
<span class="lineNum">     910 </span>            :       }
<span class="lineNum">     911 </span>            :   return true;
<span class="lineNum">     912 </span>            : }
<span class="lineNum">     913 </span>            : 
<span class="lineNum">     914 </span>            : /* Generate reloads for matching OUT and INS (array of input operand
<span class="lineNum">     915 </span>            :    numbers with end marker -1) with reg class GOAL_CLASS, considering
<span class="lineNum">     916 </span>            :    output operands OUTS (similar array to INS) needing to be in different
<span class="lineNum">     917 </span>            :    registers.  Add input and output reloads correspondingly to the lists
<span class="lineNum">     918 </span>            :    *BEFORE and *AFTER.  OUT might be negative.  In this case we generate
<span class="lineNum">     919 </span>            :    input reloads for matched input operands INS.  EARLY_CLOBBER_P is a flag
<a name="920"><span class="lineNum">     920 </span>            :    that the output operand is early clobbered for chosen alternative.  */</a>
<span class="lineNum">     921 </span>            : static void
<span class="lineNum">     922 </span><span class="lineCov">    1053418 : match_reload (signed char out, signed char *ins, signed char *outs,</span>
<span class="lineNum">     923 </span>            :               enum reg_class goal_class, rtx_insn **before,
<span class="lineNum">     924 </span>            :               rtx_insn **after, bool early_clobber_p)
<span class="lineNum">     925 </span>            : {
<span class="lineNum">     926 </span><span class="lineCov">    1053418 :   bool out_conflict;</span>
<span class="lineNum">     927 </span><span class="lineCov">    1053418 :   int i, in;</span>
<span class="lineNum">     928 </span><span class="lineCov">    1053418 :   rtx new_in_reg, new_out_reg, reg;</span>
<span class="lineNum">     929 </span><span class="lineCov">    1053418 :   machine_mode inmode, outmode;</span>
<span class="lineNum">     930 </span><span class="lineCov">    1053418 :   rtx in_rtx = *curr_id-&gt;operand_loc[ins[0]];</span>
<span class="lineNum">     931 </span><span class="lineCov">    1053418 :   rtx out_rtx = out &lt; 0 ? in_rtx : *curr_id-&gt;operand_loc[out];</span>
<span class="lineNum">     932 </span>            : 
<span class="lineNum">     933 </span><span class="lineCov">    1053418 :   inmode = curr_operand_mode[ins[0]];</span>
<span class="lineNum">     934 </span><span class="lineCov">    1053418 :   outmode = out &lt; 0 ? inmode : curr_operand_mode[out];</span>
<span class="lineNum">     935 </span><span class="lineCov">    1053418 :   push_to_sequence (*before);</span>
<span class="lineNum">     936 </span><span class="lineCov">    1053418 :   if (inmode != outmode)</span>
<span class="lineNum">     937 </span>            :     {
<span class="lineNum">     938 </span>            :       /* process_alt_operands has already checked that the mode sizes
<span class="lineNum">     939 </span>            :          are ordered.  */
<span class="lineNum">     940 </span><span class="lineCov">      62258 :       if (partial_subreg_p (outmode, inmode))</span>
<span class="lineNum">     941 </span>            :         {
<span class="lineNum">     942 </span><span class="lineCov">        768 :           reg = new_in_reg</span>
<span class="lineNum">     943 </span><span class="lineCov">        384 :             = lra_create_new_reg_with_unique_value (inmode, in_rtx,</span>
<span class="lineNum">     944 </span>            :                                                     goal_class, &quot;&quot;);
<span class="lineNum">     945 </span><span class="lineCov">        384 :           new_out_reg = gen_lowpart_SUBREG (outmode, reg);</span>
<span class="lineNum">     946 </span><span class="lineCov">        384 :           LRA_SUBREG_P (new_out_reg) = 1;</span>
<span class="lineNum">     947 </span>            :           /* If the input reg is dying here, we can use the same hard
<span class="lineNum">     948 </span>            :              register for REG and IN_RTX.  We do it only for original
<span class="lineNum">     949 </span>            :              pseudos as reload pseudos can die although original
<span class="lineNum">     950 </span>            :              pseudos still live where reload pseudos dies.  */
<span class="lineNum">     951 </span><span class="lineCov">        760 :           if (REG_P (in_rtx) &amp;&amp; (int) REGNO (in_rtx) &lt; lra_new_regno_start</span>
<span class="lineNum">     952 </span><span class="lineCov">        760 :               &amp;&amp; find_regno_note (curr_insn, REG_DEAD, REGNO (in_rtx))</span>
<span class="lineNum">     953 </span><span class="lineCov">        750 :               &amp;&amp; (!early_clobber_p</span>
<span class="lineNum">     954 </span><span class="lineCov">          2 :                   || check_conflict_input_operands(REGNO (in_rtx), ins)))</span>
<span class="lineNum">     955 </span><span class="lineCov">       1095 :             lra_assign_reg_val (REGNO (in_rtx), REGNO (reg));</span>
<span class="lineNum">     956 </span>            :         }
<span class="lineNum">     957 </span>            :       else
<span class="lineNum">     958 </span>            :         {
<span class="lineNum">     959 </span><span class="lineCov">      61490 :           reg = new_out_reg</span>
<span class="lineNum">     960 </span><span class="lineCov">      30745 :             = lra_create_new_reg_with_unique_value (outmode, out_rtx,</span>
<span class="lineNum">     961 </span>            :                                                     goal_class, &quot;&quot;);
<span class="lineNum">     962 </span><span class="lineCov">      30745 :           new_in_reg = gen_lowpart_SUBREG (inmode, reg);</span>
<span class="lineNum">     963 </span>            :           /* NEW_IN_REG is non-paradoxical subreg.  We don't want
<span class="lineNum">     964 </span>            :              NEW_OUT_REG living above.  We add clobber clause for
<span class="lineNum">     965 </span>            :              this.  This is just a temporary clobber.  We can remove
<span class="lineNum">     966 </span>            :              it at the end of LRA work.  */
<span class="lineNum">     967 </span><span class="lineCov">      30745 :           rtx_insn *clobber = emit_clobber (new_out_reg);</span>
<span class="lineNum">     968 </span><span class="lineCov">      61490 :           LRA_TEMP_CLOBBER_P (PATTERN (clobber)) = 1;</span>
<span class="lineNum">     969 </span><span class="lineCov">      30745 :           LRA_SUBREG_P (new_in_reg) = 1;</span>
<span class="lineNum">     970 </span><span class="lineCov">      30745 :           if (GET_CODE (in_rtx) == SUBREG)</span>
<span class="lineNum">     971 </span>            :             {
<span class="lineNum">     972 </span><span class="lineCov">       5121 :               rtx subreg_reg = SUBREG_REG (in_rtx);</span>
<span class="lineNum">     973 </span>            :               
<span class="lineNum">     974 </span>            :               /* If SUBREG_REG is dying here and sub-registers IN_RTX
<span class="lineNum">     975 </span>            :                  and NEW_IN_REG are similar, we can use the same hard
<span class="lineNum">     976 </span>            :                  register for REG and SUBREG_REG.  */
<span class="lineNum">     977 </span><span class="lineCov">       5121 :               if (REG_P (subreg_reg)</span>
<span class="lineNum">     978 </span><span class="lineCov">      10242 :                   &amp;&amp; (int) REGNO (subreg_reg) &lt; lra_new_regno_start</span>
<span class="lineNum">     979 </span><span class="lineCov">       5095 :                   &amp;&amp; GET_MODE (subreg_reg) == outmode</span>
<span class="lineNum">     980 </span><span class="lineCov">       4836 :                   &amp;&amp; known_eq (SUBREG_BYTE (in_rtx), SUBREG_BYTE (new_in_reg))</span>
<span class="lineNum">     981 </span><span class="lineCov">       9670 :                   &amp;&amp; find_regno_note (curr_insn, REG_DEAD, REGNO (subreg_reg))</span>
<span class="lineNum">     982 </span><span class="lineCov">       7435 :                   &amp;&amp; (! early_clobber_p</span>
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :                       || check_conflict_input_operands (REGNO (subreg_reg),</span>
<span class="lineNum">     984 </span>            :                                                         ins)))
<span class="lineNum">     985 </span><span class="lineCov">       6942 :                 lra_assign_reg_val (REGNO (subreg_reg), REGNO (reg));</span>
<span class="lineNum">     986 </span>            :             }
<span class="lineNum">     987 </span>            :         }
<span class="lineNum">     988 </span>            :     }
<span class="lineNum">     989 </span>            :   else
<span class="lineNum">     990 </span>            :     {
<span class="lineNum">     991 </span>            :       /* Pseudos have values -- see comments for lra_reg_info.
<span class="lineNum">     992 </span>            :          Different pseudos with the same value do not conflict even if
<span class="lineNum">     993 </span>            :          they live in the same place.  When we create a pseudo we
<span class="lineNum">     994 </span>            :          assign value of original pseudo (if any) from which we
<span class="lineNum">     995 </span>            :          created the new pseudo.  If we create the pseudo from the
<span class="lineNum">     996 </span>            :          input pseudo, the new pseudo will have no conflict with the
<span class="lineNum">     997 </span>            :          input pseudo which is wrong when the input pseudo lives after
<span class="lineNum">     998 </span>            :          the insn and as the new pseudo value is changed by the insn
<span class="lineNum">     999 </span>            :          output.  Therefore we create the new pseudo from the output
<span class="lineNum">    1000 </span>            :          except the case when we have single matched dying input
<span class="lineNum">    1001 </span>            :          pseudo.
<span class="lineNum">    1002 </span>            : 
<span class="lineNum">    1003 </span>            :          We cannot reuse the current output register because we might
<span class="lineNum">    1004 </span>            :          have a situation like &quot;a &lt;- a op b&quot;, where the constraints
<span class="lineNum">    1005 </span>            :          force the second input operand (&quot;b&quot;) to match the output
<span class="lineNum">    1006 </span>            :          operand (&quot;a&quot;).  &quot;b&quot; must then be copied into a new register
<span class="lineNum">    1007 </span>            :          so that it doesn't clobber the current value of &quot;a&quot;.
<span class="lineNum">    1008 </span>            : 
<span class="lineNum">    1009 </span>            :          We can not use the same value if the output pseudo is
<span class="lineNum">    1010 </span>            :          early clobbered or the input pseudo is mentioned in the
<span class="lineNum">    1011 </span>            :          output, e.g. as an address part in memory, because
<span class="lineNum">    1012 </span>            :          output reload will actually extend the pseudo liveness.
<span class="lineNum">    1013 </span>            :          We don't care about eliminable hard regs here as we are
<span class="lineNum">    1014 </span>            :          interesting only in pseudos.  */
<span class="lineNum">    1015 </span>            : 
<span class="lineNum">    1016 </span>            :       /* Matching input's register value is the same as one of the other
<span class="lineNum">    1017 </span>            :          output operand.  Output operands in a parallel insn must be in
<span class="lineNum">    1018 </span>            :          different registers.  */
<span class="lineNum">    1019 </span><span class="lineCov">    1022289 :       out_conflict = false;</span>
<span class="lineNum">    1020 </span><span class="lineCov">    1022289 :       if (REG_P (in_rtx))</span>
<span class="lineNum">    1021 </span>            :         {
<span class="lineNum">    1022 </span><span class="lineCov">     873108 :           for (i = 0; outs[i] &gt;= 0; i++)</span>
<span class="lineNum">    1023 </span>            :             {
<span class="lineNum">    1024 </span><span class="lineCov">      12074 :               rtx other_out_rtx = *curr_id-&gt;operand_loc[outs[i]];</span>
<span class="lineNum">    1025 </span><span class="lineCov">      12074 :               if (REG_P (other_out_rtx)</span>
<span class="lineNum">    1026 </span><span class="lineCov">      12074 :                   &amp;&amp; (regno_val_use_in (REGNO (in_rtx), other_out_rtx)</span>
<span class="lineNum">    1027 </span>            :                       != NULL_RTX))
<span class="lineNum">    1028 </span>            :                 {
<span class="lineNum">    1029 </span>            :                   out_conflict = true;
<span class="lineNum">    1030 </span>            :                   break;
<span class="lineNum">    1031 </span>            :                 }
<span class="lineNum">    1032 </span>            :             }
<span class="lineNum">    1033 </span>            :         }
<span class="lineNum">    1034 </span>            : 
<span class="lineNum">    1035 </span><span class="lineCov">    1022289 :       new_in_reg = new_out_reg</span>
<span class="lineNum">    1036 </span><span class="lineCov">    1000944 :         = (! early_clobber_p &amp;&amp; ins[1] &lt; 0 &amp;&amp; REG_P (in_rtx)</span>
<span class="lineNum">    1037 </span><span class="lineCov">    1681152 :            &amp;&amp; (int) REGNO (in_rtx) &lt; lra_new_regno_start</span>
<span class="lineNum">    1038 </span><span class="lineCov">    1680934 :            &amp;&amp; find_regno_note (curr_insn, REG_DEAD, REGNO (in_rtx))</span>
<span class="lineNum">    1039 </span>            :            &amp;&amp; (! early_clobber_p
<span class="lineNum">    1040 </span>            :                || check_conflict_input_operands (REGNO (in_rtx), ins))
<span class="lineNum">    1041 </span><span class="lineCov">     279714 :            &amp;&amp; (out &lt; 0</span>
<span class="lineNum">    1042 </span><span class="lineCov">     559428 :                || regno_val_use_in (REGNO (in_rtx), out_rtx) == NULL_RTX)</span>
<span class="lineNum">    1043 </span><span class="lineCov">     279472 :            &amp;&amp; !out_conflict</span>
<span class="lineNum">    1044 </span><span class="lineCov">    1301736 :            ? lra_create_new_reg (inmode, in_rtx, goal_class, &quot;&quot;)</span>
<span class="lineNum">    1045 </span><span class="lineCov">     742842 :            : lra_create_new_reg_with_unique_value (outmode, out_rtx,</span>
<span class="lineNum">    1046 </span>            :                                                    goal_class, &quot;&quot;));
<span class="lineNum">    1047 </span>            :     }
<span class="lineNum">    1048 </span>            :   /* In operand can be got from transformations before processing insn
<span class="lineNum">    1049 </span>            :      constraints.  One example of such transformations is subreg
<span class="lineNum">    1050 </span>            :      reloading (see function simplify_operand_subreg).  The new
<span class="lineNum">    1051 </span>            :      pseudos created by the transformations might have inaccurate
<span class="lineNum">    1052 </span>            :      class (ALL_REGS) and we should make their classes more
<span class="lineNum">    1053 </span>            :      accurate.  */
<span class="lineNum">    1054 </span><span class="lineCov">    1053418 :   narrow_reload_pseudo_class (in_rtx, goal_class);</span>
<span class="lineNum">    1055 </span><span class="lineCov">    1053418 :   lra_emit_move (copy_rtx (new_in_reg), in_rtx);</span>
<span class="lineNum">    1056 </span><span class="lineCov">    1053418 :   *before = get_insns ();</span>
<span class="lineNum">    1057 </span><span class="lineCov">    1053418 :   end_sequence ();</span>
<span class="lineNum">    1058 </span>            :   /* Add the new pseudo to consider values of subsequent input reload
<span class="lineNum">    1059 </span>            :      pseudos.  */
<span class="lineNum">    1060 </span><span class="lineCov">    1053418 :   lra_assert (curr_insn_input_reloads_num &lt; LRA_MAX_INSN_RELOADS);</span>
<span class="lineNum">    1061 </span><span class="lineCov">    1053418 :   curr_insn_input_reloads[curr_insn_input_reloads_num].input = in_rtx;</span>
<span class="lineNum">    1062 </span><span class="lineCov">    1053418 :   curr_insn_input_reloads[curr_insn_input_reloads_num].match_p = true;</span>
<span class="lineNum">    1063 </span><span class="lineCov">    1053418 :   curr_insn_input_reloads[curr_insn_input_reloads_num++].reg = new_in_reg;</span>
<span class="lineNum">    1064 </span><span class="lineCov">    2106836 :   for (i = 0; (in = ins[i]) &gt;= 0; i++)</span>
<span class="lineNum">    1065 </span>            :     {
<span class="lineNum">    1066 </span><span class="lineCov">    1053418 :       lra_assert</span>
<span class="lineNum">    1067 </span>            :         (GET_MODE (*curr_id-&gt;operand_loc[in]) == VOIDmode
<span class="lineNum">    1068 </span>            :          || GET_MODE (new_in_reg) == GET_MODE (*curr_id-&gt;operand_loc[in]));
<span class="lineNum">    1069 </span><span class="lineCov">    1053418 :       *curr_id-&gt;operand_loc[in] = new_in_reg;</span>
<span class="lineNum">    1070 </span>            :     }
<span class="lineNum">    1071 </span><span class="lineCov">    1053418 :   lra_update_dups (curr_id, ins);</span>
<span class="lineNum">    1072 </span><span class="lineCov">    1053418 :   if (out &lt; 0)</span>
<span class="lineNum">    1073 </span>            :     return;
<span class="lineNum">    1074 </span>            :   /* See a comment for the input operand above.  */
<span class="lineNum">    1075 </span><span class="lineCov">    1053418 :   narrow_reload_pseudo_class (out_rtx, goal_class);</span>
<span class="lineNum">    1076 </span><span class="lineCov">    1053418 :   if (find_reg_note (curr_insn, REG_UNUSED, out_rtx) == NULL_RTX)</span>
<span class="lineNum">    1077 </span>            :     {
<span class="lineNum">    1078 </span><span class="lineCov">     944591 :       start_sequence ();</span>
<span class="lineNum">    1079 </span><span class="lineCov">     944591 :       lra_emit_move (out_rtx, copy_rtx (new_out_reg));</span>
<span class="lineNum">    1080 </span><span class="lineCov">     944591 :       emit_insn (*after);</span>
<span class="lineNum">    1081 </span><span class="lineCov">     944591 :       *after = get_insns ();</span>
<span class="lineNum">    1082 </span><span class="lineCov">     944591 :       end_sequence ();</span>
<span class="lineNum">    1083 </span>            :     }
<span class="lineNum">    1084 </span><span class="lineCov">    1053418 :   *curr_id-&gt;operand_loc[out] = new_out_reg;</span>
<span class="lineNum">    1085 </span><span class="lineCov">    1053418 :   lra_update_dup (curr_id, out);</span>
<span class="lineNum">    1086 </span>            : }
<span class="lineNum">    1087 </span>            : 
<span class="lineNum">    1088 </span>            : /* Return register class which is union of all reg classes in insn
<a name="1089"><span class="lineNum">    1089 </span>            :    constraint alternative string starting with P.  */</a>
<span class="lineNum">    1090 </span>            : static enum reg_class
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 : reg_class_from_constraints (const char *p)</span>
<span class="lineNum">    1092 </span>            : {
<span class="lineNum">    1093 </span><span class="lineNoCov">          0 :   int c, len;</span>
<span class="lineNum">    1094 </span><span class="lineNoCov">          0 :   enum reg_class op_class = NO_REGS;</span>
<span class="lineNum">    1095 </span>            : 
<span class="lineNum">    1096 </span><span class="lineNoCov">          0 :   do</span>
<span class="lineNum">    1097 </span><span class="lineNoCov">          0 :     switch ((c = *p, len = CONSTRAINT_LEN (c, p)), c)</span>
<span class="lineNum">    1098 </span>            :       {
<span class="lineNum">    1099 </span>            :       case '#':
<span class="lineNum">    1100 </span>            :       case ',':
<span class="lineNum">    1101 </span>            :         return op_class;
<span class="lineNum">    1102 </span>            : 
<span class="lineNum">    1103 </span><span class="lineNoCov">          0 :       case 'g':</span>
<span class="lineNum">    1104 </span><span class="lineNoCov">          0 :         op_class = reg_class_subunion[op_class][GENERAL_REGS];</span>
<span class="lineNum">    1105 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    1106 </span>            : 
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 :       default:</span>
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :         enum constraint_num cn = lookup_constraint (p);</span>
<span class="lineNum">    1109 </span><span class="lineNoCov">          0 :         enum reg_class cl = reg_class_for_constraint (cn);</span>
<span class="lineNum">    1110 </span><span class="lineNoCov">          0 :         if (cl == NO_REGS)</span>
<span class="lineNum">    1111 </span>            :           {
<span class="lineNum">    1112 </span><span class="lineNoCov">          0 :             if (insn_extra_address_constraint (cn))</span>
<span class="lineNum">    1113 </span><span class="lineNoCov">          0 :               op_class</span>
<span class="lineNum">    1114 </span><span class="lineNoCov">          0 :                 = (reg_class_subunion</span>
<span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                    [op_class][base_reg_class (VOIDmode, ADDR_SPACE_GENERIC,</span>
<span class="lineNum">    1116 </span><span class="lineNoCov">          0 :                                               ADDRESS, SCRATCH)]);</span>
<span class="lineNum">    1117 </span>            :             break;
<span class="lineNum">    1118 </span>            :           }
<span class="lineNum">    1119 </span>            : 
<span class="lineNum">    1120 </span><span class="lineNoCov">          0 :         op_class = reg_class_subunion[op_class][cl];</span>
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    1122 </span>            :       }
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :   while ((p += len), c);</span>
<span class="lineNum">    1124 </span>            :   return op_class;
<span class="lineNum">    1125 </span>            : }
<span class="lineNum">    1126 </span>            : 
<span class="lineNum">    1127 </span>            : /* If OP is a register, return the class of the register as per
<span class="lineNum">    1128 </span>            :    get_reg_class, otherwise return NO_REGS.  */
<span class="lineNum">    1129 </span>            : static inline enum reg_class
<span class="lineNum">    1130 </span>            : get_op_class (rtx op)
<span class="lineNum">    1131 </span>            : {
<span class="lineNum">    1132 </span><span class="lineCov">   99227918 :   return REG_P (op) ? get_reg_class (REGNO (op)) : NO_REGS;</span>
<span class="lineNum">    1133 </span>            : }
<span class="lineNum">    1134 </span>            : 
<span class="lineNum">    1135 </span>            : /* Return generated insn mem_pseudo:=val if TO_P or val:=mem_pseudo
<span class="lineNum">    1136 </span>            :    otherwise.  If modes of MEM_PSEUDO and VAL are different, use
<a name="1137"><span class="lineNum">    1137 </span>            :    SUBREG for VAL to make them equal.  */</a>
<span class="lineNum">    1138 </span>            : static rtx_insn *
<span class="lineNum">    1139 </span><span class="lineCov">     460733 : emit_spill_move (bool to_p, rtx mem_pseudo, rtx val)</span>
<span class="lineNum">    1140 </span>            : {
<span class="lineNum">    1141 </span><span class="lineCov">     460733 :   if (GET_MODE (mem_pseudo) != GET_MODE (val))</span>
<span class="lineNum">    1142 </span>            :     {
<span class="lineNum">    1143 </span>            :       /* Usually size of mem_pseudo is greater than val size but in
<span class="lineNum">    1144 </span>            :          rare cases it can be less as it can be defined by target
<span class="lineNum">    1145 </span>            :          dependent macro HARD_REGNO_CALLER_SAVE_MODE.  */
<span class="lineNum">    1146 </span><span class="lineCov">        672 :       if (! MEM_P (val))</span>
<span class="lineNum">    1147 </span>            :         {
<span class="lineNum">    1148 </span><span class="lineCov">        672 :           val = gen_lowpart_SUBREG (GET_MODE (mem_pseudo),</span>
<span class="lineNum">    1149 </span>            :                                     GET_CODE (val) == SUBREG
<span class="lineNum">    1150 </span>            :                                     ? SUBREG_REG (val) : val);
<span class="lineNum">    1151 </span><span class="lineCov">        672 :           LRA_SUBREG_P (val) = 1;</span>
<span class="lineNum">    1152 </span>            :         }
<span class="lineNum">    1153 </span>            :       else
<span class="lineNum">    1154 </span>            :         {
<span class="lineNum">    1155 </span><span class="lineNoCov">          0 :           mem_pseudo = gen_lowpart_SUBREG (GET_MODE (val), mem_pseudo);</span>
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 :           LRA_SUBREG_P (mem_pseudo) = 1;</span>
<span class="lineNum">    1157 </span>            :         }
<span class="lineNum">    1158 </span>            :     }
<span class="lineNum">    1159 </span><span class="lineCov">     460733 :   return to_p ? gen_move_insn (mem_pseudo, val)</span>
<span class="lineNum">    1160 </span><span class="lineCov">     251935 :               : gen_move_insn (val, mem_pseudo);</span>
<span class="lineNum">    1161 </span>            : }
<span class="lineNum">    1162 </span>            : 
<span class="lineNum">    1163 </span>            : /* Process a special case insn (register move), return true if we
<span class="lineNum">    1164 </span>            :    don't need to process it anymore.  INSN should be a single set
<span class="lineNum">    1165 </span>            :    insn.  Set up that RTL was changed through CHANGE_P and that hook
<span class="lineNum">    1166 </span>            :    TARGET_SECONDARY_MEMORY_NEEDED says to use secondary memory through
<a name="1167"><span class="lineNum">    1167 </span>            :    SEC_MEM_P.  */</a>
<span class="lineNum">    1168 </span>            : static bool
<span class="lineNum">    1169 </span><span class="lineCov">   41394699 : check_and_process_move (bool *change_p, bool *sec_mem_p ATTRIBUTE_UNUSED)</span>
<span class="lineNum">    1170 </span>            : {
<span class="lineNum">    1171 </span><span class="lineCov">   41394699 :   int sregno, dregno;</span>
<span class="lineNum">    1172 </span><span class="lineCov">   41394699 :   rtx dest, src, dreg, sreg, new_reg, scratch_reg;</span>
<span class="lineNum">    1173 </span><span class="lineCov">   41394699 :   rtx_insn *before;</span>
<span class="lineNum">    1174 </span><span class="lineCov">   41394699 :   enum reg_class dclass, sclass, secondary_class;</span>
<span class="lineNum">    1175 </span><span class="lineCov">   41394699 :   secondary_reload_info sri;</span>
<span class="lineNum">    1176 </span>            : 
<span class="lineNum">    1177 </span><span class="lineCov">   41394699 :   lra_assert (curr_insn_set != NULL_RTX);</span>
<span class="lineNum">    1178 </span><span class="lineCov">   41394699 :   dreg = dest = SET_DEST (curr_insn_set);</span>
<span class="lineNum">    1179 </span><span class="lineCov">   41394699 :   sreg = src = SET_SRC (curr_insn_set);</span>
<span class="lineNum">    1180 </span><span class="lineCov">   41394699 :   if (GET_CODE (dest) == SUBREG)</span>
<span class="lineNum">    1181 </span><span class="lineCov">     422792 :     dreg = SUBREG_REG (dest);</span>
<span class="lineNum">    1182 </span><span class="lineCov">   41394699 :   if (GET_CODE (src) == SUBREG)</span>
<span class="lineNum">    1183 </span><span class="lineCov">     565890 :     sreg = SUBREG_REG (src);</span>
<span class="lineNum">    1184 </span><span class="lineCov">   41394699 :   if (! (REG_P (dreg) || MEM_P (dreg)) || ! (REG_P (sreg) || MEM_P (sreg)))</span>
<span class="lineNum">    1185 </span>            :     return false;
<span class="lineNum">    1186 </span><span class="lineCov">   18583462 :   sclass = dclass = NO_REGS;</span>
<span class="lineNum">    1187 </span><span class="lineCov">   18583462 :   if (REG_P (dreg))</span>
<span class="lineNum">    1188 </span><span class="lineCov">   22758134 :     dclass = get_reg_class (REGNO (dreg));</span>
<span class="lineNum">    1189 </span><span class="lineCov">   18583462 :   gcc_assert (dclass &lt; LIM_REG_CLASSES);</span>
<span class="lineNum">    1190 </span><span class="lineCov">   18583462 :   if (dclass == ALL_REGS)</span>
<span class="lineNum">    1191 </span>            :     /* ALL_REGS is used for new pseudos created by transformations
<span class="lineNum">    1192 </span>            :        like reload of SUBREG_REG (see function
<span class="lineNum">    1193 </span>            :        simplify_operand_subreg).  We don't know their class yet.  We
<span class="lineNum">    1194 </span>            :        should figure out the class from processing the insn
<span class="lineNum">    1195 </span>            :        constraints not in this fast path function.  Even if ALL_REGS
<span class="lineNum">    1196 </span>            :        were a right class for the pseudo, secondary_... hooks usually
<span class="lineNum">    1197 </span>            :        are not define for ALL_REGS.  */
<span class="lineNum">    1198 </span>            :     return false;
<span class="lineNum">    1199 </span><span class="lineCov">   18581681 :   if (REG_P (sreg))</span>
<span class="lineNum">    1200 </span><span class="lineCov">   19867624 :     sclass = get_reg_class (REGNO (sreg));</span>
<span class="lineNum">    1201 </span><span class="lineCov">   18581681 :   gcc_assert (sclass &lt; LIM_REG_CLASSES);</span>
<span class="lineNum">    1202 </span><span class="lineCov">   18581681 :   if (sclass == ALL_REGS)</span>
<span class="lineNum">    1203 </span>            :     /* See comments above.  */
<span class="lineNum">    1204 </span>            :     return false;
<span class="lineNum">    1205 </span><span class="lineCov">   18580712 :   if (sclass == NO_REGS &amp;&amp; dclass == NO_REGS)</span>
<span class="lineNum">    1206 </span>            :     return false;
<span class="lineNum">    1207 </span><span class="lineCov">   16901333 :   if (targetm.secondary_memory_needed (GET_MODE (src), sclass, dclass)</span>
<span class="lineNum">    1208 </span><span class="lineCov">   16901333 :       &amp;&amp; ((sclass != NO_REGS &amp;&amp; dclass != NO_REGS)</span>
<span class="lineNum">    1209 </span><span class="lineNoCov">          0 :           || (GET_MODE (src)</span>
<span class="lineNum">    1210 </span><span class="lineNoCov">          0 :               != targetm.secondary_memory_needed_mode (GET_MODE (src)))))</span>
<span class="lineNum">    1211 </span>            :     {
<span class="lineNum">    1212 </span><span class="lineCov">      50744 :       *sec_mem_p = true;</span>
<span class="lineNum">    1213 </span><span class="lineCov">      50744 :       return false;</span>
<span class="lineNum">    1214 </span>            :     }
<span class="lineNum">    1215 </span><span class="lineCov">   16850589 :   if (! REG_P (dreg) || ! REG_P (sreg))</span>
<span class="lineNum">    1216 </span>            :     return false;
<span class="lineNum">    1217 </span><span class="lineCov">    3755112 :   sri.prev_sri = NULL;</span>
<span class="lineNum">    1218 </span><span class="lineCov">    3755112 :   sri.icode = CODE_FOR_nothing;</span>
<span class="lineNum">    1219 </span><span class="lineCov">    3755112 :   sri.extra_cost = 0;</span>
<span class="lineNum">    1220 </span><span class="lineCov">    3755112 :   secondary_class = NO_REGS;</span>
<span class="lineNum">    1221 </span>            :   /* Set up hard register for a reload pseudo for hook
<span class="lineNum">    1222 </span>            :      secondary_reload because some targets just ignore unassigned
<span class="lineNum">    1223 </span>            :      pseudos in the hook.  */
<span class="lineNum">    1224 </span><span class="lineCov">    3755112 :   if (dclass != NO_REGS &amp;&amp; lra_get_regno_hard_regno (REGNO (dreg)) &lt; 0)</span>
<span class="lineNum">    1225 </span>            :     {
<span class="lineNum">    1226 </span><span class="lineCov">    1792838 :       dregno = REGNO (dreg);</span>
<span class="lineNum">    1227 </span><span class="lineCov">    1792838 :       reg_renumber[dregno] = ira_class_hard_regs[dclass][0];</span>
<span class="lineNum">    1228 </span>            :     }
<span class="lineNum">    1229 </span>            :   else
<span class="lineNum">    1230 </span>            :     dregno = -1;
<span class="lineNum">    1231 </span><span class="lineCov">    3755112 :   if (sclass != NO_REGS &amp;&amp; lra_get_regno_hard_regno (REGNO (sreg)) &lt; 0)</span>
<span class="lineNum">    1232 </span>            :     {
<span class="lineNum">    1233 </span><span class="lineCov">     748794 :       sregno = REGNO (sreg);</span>
<span class="lineNum">    1234 </span><span class="lineCov">     748794 :       reg_renumber[sregno] = ira_class_hard_regs[sclass][0];</span>
<span class="lineNum">    1235 </span>            :     }
<span class="lineNum">    1236 </span>            :   else
<span class="lineNum">    1237 </span>            :     sregno = -1;
<span class="lineNum">    1238 </span><span class="lineCov">    3755112 :   if (sclass != NO_REGS)</span>
<span class="lineNum">    1239 </span><span class="lineCov">    1690652 :     secondary_class</span>
<span class="lineNum">    1240 </span><span class="lineCov">    1690652 :       = (enum reg_class) targetm.secondary_reload (false, dest,</span>
<span class="lineNum">    1241 </span>            :                                                    (reg_class_t) sclass,
<span class="lineNum">    1242 </span><span class="lineCov">    1690652 :                                                    GET_MODE (src), &amp;sri);</span>
<span class="lineNum">    1243 </span><span class="lineCov">    3755112 :   if (sclass == NO_REGS</span>
<span class="lineNum">    1244 </span><span class="lineCov">    1690652 :       || ((secondary_class != NO_REGS || sri.icode != CODE_FOR_nothing)</span>
<span class="lineNum">    1245 </span><span class="lineCov">        558 :           &amp;&amp; dclass != NO_REGS))</span>
<span class="lineNum">    1246 </span>            :     {
<span class="lineNum">    1247 </span><span class="lineCov">    2064460 :       enum reg_class old_sclass = secondary_class;</span>
<span class="lineNum">    1248 </span><span class="lineCov">    2064460 :       secondary_reload_info old_sri = sri;</span>
<span class="lineNum">    1249 </span>            : 
<span class="lineNum">    1250 </span><span class="lineCov">    2064460 :       sri.prev_sri = NULL;</span>
<span class="lineNum">    1251 </span><span class="lineCov">    2064460 :       sri.icode = CODE_FOR_nothing;</span>
<span class="lineNum">    1252 </span><span class="lineCov">    2064460 :       sri.extra_cost = 0;</span>
<span class="lineNum">    1253 </span><span class="lineCov">    2064460 :       secondary_class</span>
<span class="lineNum">    1254 </span><span class="lineCov">    6193380 :         = (enum reg_class) targetm.secondary_reload (true, src,</span>
<span class="lineNum">    1255 </span>            :                                                      (reg_class_t) dclass,
<span class="lineNum">    1256 </span><span class="lineCov">    2064460 :                                                      GET_MODE (src), &amp;sri);</span>
<span class="lineNum">    1257 </span>            :       /* Check the target hook consistency.  */
<span class="lineNum">    1258 </span><span class="lineCov">    2064460 :       lra_assert</span>
<span class="lineNum">    1259 </span>            :         ((secondary_class == NO_REGS &amp;&amp; sri.icode == CODE_FOR_nothing)
<span class="lineNum">    1260 </span>            :          || (old_sclass == NO_REGS &amp;&amp; old_sri.icode == CODE_FOR_nothing)
<span class="lineNum">    1261 </span>            :          || (secondary_class == old_sclass &amp;&amp; sri.icode == old_sri.icode));
<span class="lineNum">    1262 </span>            :     }
<span class="lineNum">    1263 </span><span class="lineCov">    3755112 :   if (sregno &gt;= 0)</span>
<span class="lineNum">    1264 </span><span class="lineCov">     748794 :     reg_renumber [sregno] = -1;</span>
<span class="lineNum">    1265 </span><span class="lineCov">    3755112 :   if (dregno &gt;= 0)</span>
<span class="lineNum">    1266 </span><span class="lineCov">    1792838 :     reg_renumber [dregno] = -1;</span>
<span class="lineNum">    1267 </span><span class="lineCov">    3755112 :   if (secondary_class == NO_REGS &amp;&amp; sri.icode == CODE_FOR_nothing)</span>
<span class="lineNum">    1268 </span>            :     return false;
<span class="lineNum">    1269 </span><span class="lineCov">        562 :   *change_p = true;</span>
<span class="lineNum">    1270 </span><span class="lineCov">        562 :   new_reg = NULL_RTX;</span>
<span class="lineNum">    1271 </span><span class="lineCov">        562 :   if (secondary_class != NO_REGS)</span>
<span class="lineNum">    1272 </span><span class="lineCov">        562 :     new_reg = lra_create_new_reg_with_unique_value (GET_MODE (src), NULL_RTX,</span>
<span class="lineNum">    1273 </span>            :                                                     secondary_class,
<span class="lineNum">    1274 </span>            :                                                     &quot;secondary&quot;);
<span class="lineNum">    1275 </span><span class="lineCov">        562 :   start_sequence ();</span>
<span class="lineNum">    1276 </span><span class="lineCov">        562 :   if (sri.icode == CODE_FOR_nothing)</span>
<span class="lineNum">    1277 </span><span class="lineCov">        562 :     lra_emit_move (new_reg, src);</span>
<span class="lineNum">    1278 </span>            :   else
<span class="lineNum">    1279 </span>            :     {
<span class="lineNum">    1280 </span><span class="lineNoCov">          0 :       enum reg_class scratch_class;</span>
<span class="lineNum">    1281 </span>            : 
<span class="lineNum">    1282 </span><span class="lineNoCov">          0 :       scratch_class = (reg_class_from_constraints</span>
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :                        (insn_data[sri.icode].operand[2].constraint));</span>
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :       scratch_reg = (lra_create_new_reg_with_unique_value</span>
<span class="lineNum">    1285 </span><span class="lineNoCov">          0 :                      (insn_data[sri.icode].operand[2].mode, NULL_RTX,</span>
<span class="lineNum">    1286 </span>            :                       scratch_class, &quot;scratch&quot;));
<span class="lineNum">    1287 </span><span class="lineNoCov">          0 :       emit_insn (GEN_FCN (sri.icode) (new_reg != NULL_RTX ? new_reg : dest,</span>
<span class="lineNum">    1288 </span>            :                                       src, scratch_reg));
<span class="lineNum">    1289 </span>            :     }
<span class="lineNum">    1290 </span><span class="lineCov">        562 :   before = get_insns ();</span>
<span class="lineNum">    1291 </span><span class="lineCov">        562 :   end_sequence ();</span>
<span class="lineNum">    1292 </span><span class="lineCov">        562 :   lra_process_new_insns (curr_insn, before, NULL, &quot;Inserting the move&quot;);</span>
<span class="lineNum">    1293 </span><span class="lineCov">        562 :   if (new_reg != NULL_RTX)</span>
<span class="lineNum">    1294 </span><span class="lineCov">        562 :     SET_SRC (curr_insn_set) = new_reg;</span>
<span class="lineNum">    1295 </span>            :   else
<span class="lineNum">    1296 </span>            :     {
<span class="lineNum">    1297 </span><span class="lineNoCov">          0 :       if (lra_dump_file != NULL)</span>
<span class="lineNum">    1298 </span>            :         {
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :           fprintf (lra_dump_file, &quot;Deleting move %u\n&quot;, INSN_UID (curr_insn));</span>
<span class="lineNum">    1300 </span><span class="lineNoCov">          0 :           dump_insn_slim (lra_dump_file, curr_insn);</span>
<span class="lineNum">    1301 </span>            :         }
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :       lra_set_insn_deleted (curr_insn);</span>
<span class="lineNum">    1303 </span><span class="lineNoCov">          0 :       return true;</span>
<span class="lineNum">    1304 </span>            :     }
<span class="lineNum">    1305 </span><span class="lineCov">        562 :   return false;</span>
<span class="lineNum">    1306 </span>            : }
<span class="lineNum">    1307 </span>            : 
<span class="lineNum">    1308 </span>            : /* The following data describe the result of process_alt_operands.
<span class="lineNum">    1309 </span>            :    The data are used in curr_insn_transform to generate reloads.  */
<span class="lineNum">    1310 </span>            : 
<span class="lineNum">    1311 </span>            : /* The chosen reg classes which should be used for the corresponding
<span class="lineNum">    1312 </span>            :    operands.  */
<span class="lineNum">    1313 </span>            : static enum reg_class goal_alt[MAX_RECOG_OPERANDS];
<span class="lineNum">    1314 </span>            : /* True if the operand should be the same as another operand and that
<span class="lineNum">    1315 </span>            :    other operand does not need a reload.  */
<span class="lineNum">    1316 </span>            : static bool goal_alt_match_win[MAX_RECOG_OPERANDS];
<span class="lineNum">    1317 </span>            : /* True if the operand does not need a reload.  */
<span class="lineNum">    1318 </span>            : static bool goal_alt_win[MAX_RECOG_OPERANDS];
<span class="lineNum">    1319 </span>            : /* True if the operand can be offsetable memory.  */
<span class="lineNum">    1320 </span>            : static bool goal_alt_offmemok[MAX_RECOG_OPERANDS];
<span class="lineNum">    1321 </span>            : /* The number of an operand to which given operand can be matched to.  */
<span class="lineNum">    1322 </span>            : static int goal_alt_matches[MAX_RECOG_OPERANDS];
<span class="lineNum">    1323 </span>            : /* The number of elements in the following array.  */
<span class="lineNum">    1324 </span>            : static int goal_alt_dont_inherit_ops_num;
<span class="lineNum">    1325 </span>            : /* Numbers of operands whose reload pseudos should not be inherited.  */
<span class="lineNum">    1326 </span>            : static int goal_alt_dont_inherit_ops[MAX_RECOG_OPERANDS];
<span class="lineNum">    1327 </span>            : /* True if the insn commutative operands should be swapped.  */
<span class="lineNum">    1328 </span>            : static bool goal_alt_swapped;
<span class="lineNum">    1329 </span>            : /* The chosen insn alternative.  */
<span class="lineNum">    1330 </span>            : static int goal_alt_number;
<span class="lineNum">    1331 </span>            : 
<span class="lineNum">    1332 </span>            : /* True if the corresponding operand is the result of an equivalence
<span class="lineNum">    1333 </span>            :    substitution.  */
<span class="lineNum">    1334 </span>            : static bool equiv_substition_p[MAX_RECOG_OPERANDS];
<span class="lineNum">    1335 </span>            : 
<span class="lineNum">    1336 </span>            : /* The following five variables are used to choose the best insn
<span class="lineNum">    1337 </span>            :    alternative.  They reflect final characteristics of the best
<span class="lineNum">    1338 </span>            :    alternative.  */
<span class="lineNum">    1339 </span>            : 
<span class="lineNum">    1340 </span>            : /* Number of necessary reloads and overall cost reflecting the
<span class="lineNum">    1341 </span>            :    previous value and other unpleasantness of the best alternative.  */
<span class="lineNum">    1342 </span>            : static int best_losers, best_overall;
<span class="lineNum">    1343 </span>            : /* Overall number hard registers used for reloads.  For example, on
<span class="lineNum">    1344 </span>            :    some targets we need 2 general registers to reload DFmode and only
<span class="lineNum">    1345 </span>            :    one floating point register.  */
<span class="lineNum">    1346 </span>            : static int best_reload_nregs;
<span class="lineNum">    1347 </span>            : /* Overall number reflecting distances of previous reloading the same
<span class="lineNum">    1348 </span>            :    value.  The distances are counted from the current BB start.  It is
<span class="lineNum">    1349 </span>            :    used to improve inheritance chances.  */
<span class="lineNum">    1350 </span>            : static int best_reload_sum;
<span class="lineNum">    1351 </span>            : 
<span class="lineNum">    1352 </span>            : /* True if the current insn should have no correspondingly input or
<span class="lineNum">    1353 </span>            :    output reloads.  */
<span class="lineNum">    1354 </span>            : static bool no_input_reloads_p, no_output_reloads_p;
<span class="lineNum">    1355 </span>            : 
<span class="lineNum">    1356 </span>            : /* True if we swapped the commutative operands in the current
<span class="lineNum">    1357 </span>            :    insn.  */
<span class="lineNum">    1358 </span>            : static int curr_swapped;
<span class="lineNum">    1359 </span>            : 
<span class="lineNum">    1360 </span>            : /* if CHECK_ONLY_P is false, arrange for address element *LOC to be a
<span class="lineNum">    1361 </span>            :    register of class CL.  Add any input reloads to list BEFORE.  AFTER
<span class="lineNum">    1362 </span>            :    is nonnull if *LOC is an automodified value; handle that case by
<span class="lineNum">    1363 </span>            :    adding the required output reloads to list AFTER.  Return true if
<span class="lineNum">    1364 </span>            :    the RTL was changed.
<span class="lineNum">    1365 </span>            : 
<span class="lineNum">    1366 </span>            :    if CHECK_ONLY_P is true, check that the *LOC is a correct address
<a name="1367"><span class="lineNum">    1367 </span>            :    register.  Return false if the address register is correct.  */</a>
<span class="lineNum">    1368 </span>            : static bool
<span class="lineNum">    1369 </span><span class="lineCov">   20376267 : process_addr_reg (rtx *loc, bool check_only_p, rtx_insn **before, rtx_insn **after,</span>
<span class="lineNum">    1370 </span>            :                   enum reg_class cl)
<span class="lineNum">    1371 </span>            : {
<span class="lineNum">    1372 </span><span class="lineCov">   20376267 :   int regno;</span>
<span class="lineNum">    1373 </span><span class="lineCov">   20376267 :   enum reg_class rclass, new_class;</span>
<span class="lineNum">    1374 </span><span class="lineCov">   20376267 :   rtx reg;</span>
<span class="lineNum">    1375 </span><span class="lineCov">   20376267 :   rtx new_reg;</span>
<span class="lineNum">    1376 </span><span class="lineCov">   20376267 :   machine_mode mode;</span>
<span class="lineNum">    1377 </span><span class="lineCov">   20376267 :   bool subreg_p, before_p = false;</span>
<span class="lineNum">    1378 </span>            : 
<span class="lineNum">    1379 </span><span class="lineCov">   20376267 :   subreg_p = GET_CODE (*loc) == SUBREG;</span>
<span class="lineNum">    1380 </span><span class="lineCov">   20376267 :   if (subreg_p)</span>
<span class="lineNum">    1381 </span>            :     {
<span class="lineNum">    1382 </span><span class="lineCov">       3682 :       reg = SUBREG_REG (*loc);</span>
<span class="lineNum">    1383 </span><span class="lineCov">       3682 :       mode = GET_MODE (reg);</span>
<span class="lineNum">    1384 </span>            : 
<span class="lineNum">    1385 </span>            :       /* For mode with size bigger than ptr_mode, there unlikely to be &quot;mov&quot;
<span class="lineNum">    1386 </span>            :          between two registers with different classes, but there normally will
<span class="lineNum">    1387 </span>            :          be &quot;mov&quot; which transfers element of vector register into the general
<span class="lineNum">    1388 </span>            :          register, and this normally will be a subreg which should be reloaded
<span class="lineNum">    1389 </span>            :          as a whole.  This is particularly likely to be triggered when
<span class="lineNum">    1390 </span>            :          -fno-split-wide-types specified.  */
<span class="lineNum">    1391 </span><span class="lineCov">       3682 :       if (!REG_P (reg)</span>
<span class="lineNum">    1392 </span><span class="lineCov">       3682 :           || in_class_p (reg, cl, &amp;new_class)</span>
<span class="lineNum">    1393 </span><span class="lineCov">       5080 :           || known_le (GET_MODE_SIZE (mode), GET_MODE_SIZE (ptr_mode)))</span>
<span class="lineNum">    1394 </span><span class="lineCov">       3682 :        loc = &amp;SUBREG_REG (*loc);</span>
<span class="lineNum">    1395 </span>            :     }
<span class="lineNum">    1396 </span>            : 
<span class="lineNum">    1397 </span><span class="lineCov">   20376267 :   reg = *loc;</span>
<span class="lineNum">    1398 </span><span class="lineCov">   20376267 :   mode = GET_MODE (reg);</span>
<span class="lineNum">    1399 </span><span class="lineCov">   20376267 :   if (! REG_P (reg))</span>
<span class="lineNum">    1400 </span>            :     {
<span class="lineNum">    1401 </span><span class="lineCov">         16 :       if (check_only_p)</span>
<span class="lineNum">    1402 </span>            :         return true;
<span class="lineNum">    1403 </span>            :       /* Always reload memory in an address even if the target supports
<span class="lineNum">    1404 </span>            :          such addresses.  */
<span class="lineNum">    1405 </span><span class="lineCov">         16 :       new_reg = lra_create_new_reg_with_unique_value (mode, reg, cl, &quot;address&quot;);</span>
<span class="lineNum">    1406 </span><span class="lineCov">         16 :       before_p = true;</span>
<span class="lineNum">    1407 </span>            :     }
<span class="lineNum">    1408 </span>            :   else
<span class="lineNum">    1409 </span>            :     {
<span class="lineNum">    1410 </span><span class="lineCov">   20376251 :       regno = REGNO (reg);</span>
<span class="lineNum">    1411 </span><span class="lineCov">   20376251 :       rclass = get_reg_class (regno);</span>
<span class="lineNum">    1412 </span><span class="lineCov">   20376251 :       if (! check_only_p</span>
<span class="lineNum">    1413 </span><span class="lineCov">   20376251 :           &amp;&amp; (*loc = get_equiv_with_elimination (reg, curr_insn)) != reg)</span>
<span class="lineNum">    1414 </span>            :         {
<span class="lineNum">    1415 </span><span class="lineCov">     100184 :           if (lra_dump_file != NULL)</span>
<span class="lineNum">    1416 </span>            :             {
<span class="lineNum">    1417 </span><span class="lineNoCov">          0 :               fprintf (lra_dump_file,</span>
<span class="lineNum">    1418 </span>            :                        &quot;Changing pseudo %d in address of insn %u on equiv &quot;,
<span class="lineNum">    1419 </span><span class="lineNoCov">          0 :                        REGNO (reg), INSN_UID (curr_insn));</span>
<span class="lineNum">    1420 </span><span class="lineNoCov">          0 :               dump_value_slim (lra_dump_file, *loc, 1);</span>
<span class="lineNum">    1421 </span><span class="lineNoCov">          0 :               fprintf (lra_dump_file, &quot;\n&quot;);</span>
<span class="lineNum">    1422 </span>            :             }
<span class="lineNum">    1423 </span><span class="lineCov">     100184 :           *loc = copy_rtx (*loc);</span>
<span class="lineNum">    1424 </span>            :         }
<span class="lineNum">    1425 </span><span class="lineCov">   20376251 :       if (*loc != reg || ! in_class_p (reg, cl, &amp;new_class))</span>
<span class="lineNum">    1426 </span>            :         {
<span class="lineNum">    1427 </span><span class="lineCov">     335073 :           if (check_only_p)</span>
<span class="lineNum">    1428 </span>            :             return true;
<span class="lineNum">    1429 </span><span class="lineCov">     335073 :           reg = *loc;</span>
<span class="lineNum">    1430 </span><span class="lineCov">     335073 :           if (get_reload_reg (after == NULL ? OP_IN : OP_INOUT,</span>
<span class="lineNum">    1431 </span>            :                               mode, reg, cl, subreg_p, &quot;address&quot;, &amp;new_reg))
<span class="lineNum">    1432 </span>            :             before_p = true;
<span class="lineNum">    1433 </span>            :         }
<span class="lineNum">    1434 </span><span class="lineCov">   20041178 :       else if (new_class != NO_REGS &amp;&amp; rclass != new_class)</span>
<span class="lineNum">    1435 </span>            :         {
<span class="lineNum">    1436 </span><span class="lineCov">     301530 :           if (check_only_p)</span>
<span class="lineNum">    1437 </span>            :             return true;
<span class="lineNum">    1438 </span><span class="lineCov">     301530 :           lra_change_class (regno, new_class, &quot;       Change to&quot;, true);</span>
<span class="lineNum">    1439 </span><span class="lineCov">     301530 :           return false;</span>
<span class="lineNum">    1440 </span>            :         }
<span class="lineNum">    1441 </span>            :       else
<span class="lineNum">    1442 </span>            :         return false;
<span class="lineNum">    1443 </span>            :     }
<span class="lineNum">    1444 </span><span class="lineCov">         16 :   if (before_p)</span>
<span class="lineNum">    1445 </span>            :     {
<span class="lineNum">    1446 </span><span class="lineCov">     328118 :       push_to_sequence (*before);</span>
<span class="lineNum">    1447 </span><span class="lineCov">     328118 :       lra_emit_move (new_reg, reg);</span>
<span class="lineNum">    1448 </span><span class="lineCov">     328118 :       *before = get_insns ();</span>
<span class="lineNum">    1449 </span><span class="lineCov">     328118 :       end_sequence ();</span>
<span class="lineNum">    1450 </span>            :     }
<span class="lineNum">    1451 </span><span class="lineCov">     335089 :   *loc = new_reg;</span>
<span class="lineNum">    1452 </span><span class="lineCov">     335089 :   if (after != NULL)</span>
<span class="lineNum">    1453 </span>            :     {
<span class="lineNum">    1454 </span><span class="lineNoCov">          0 :       start_sequence ();</span>
<span class="lineNum">    1455 </span><span class="lineNoCov">          0 :       lra_emit_move (before_p ? copy_rtx (reg) : reg, new_reg);</span>
<span class="lineNum">    1456 </span><span class="lineNoCov">          0 :       emit_insn (*after);</span>
<span class="lineNum">    1457 </span><span class="lineNoCov">          0 :       *after = get_insns ();</span>
<span class="lineNum">    1458 </span><span class="lineNoCov">          0 :       end_sequence ();</span>
<span class="lineNum">    1459 </span>            :     }
<span class="lineNum">    1460 </span>            :   return true;
<span class="lineNum">    1461 </span>            : }
<span class="lineNum">    1462 </span>            : 
<span class="lineNum">    1463 </span>            : /* Insert move insn in simplify_operand_subreg. BEFORE returns
<span class="lineNum">    1464 </span>            :    the insn to be inserted before curr insn. AFTER returns the
<span class="lineNum">    1465 </span>            :    the insn to be inserted after curr insn.  ORIGREG and NEWREG
<a name="1466"><span class="lineNum">    1466 </span>            :    are the original reg and new reg for reload.  */</a>
<span class="lineNum">    1467 </span>            : static void
<span class="lineNum">    1468 </span><span class="lineCov">       1423 : insert_move_for_subreg (rtx_insn **before, rtx_insn **after, rtx origreg,</span>
<span class="lineNum">    1469 </span>            :                         rtx newreg)
<span class="lineNum">    1470 </span>            : {
<span class="lineNum">    1471 </span><span class="lineCov">       1423 :   if (before)</span>
<span class="lineNum">    1472 </span>            :     {
<span class="lineNum">    1473 </span><span class="lineCov">       1423 :       push_to_sequence (*before);</span>
<span class="lineNum">    1474 </span><span class="lineCov">       1423 :       lra_emit_move (newreg, origreg);</span>
<span class="lineNum">    1475 </span><span class="lineCov">       1423 :       *before = get_insns ();</span>
<span class="lineNum">    1476 </span><span class="lineCov">       1423 :       end_sequence ();</span>
<span class="lineNum">    1477 </span>            :     }
<span class="lineNum">    1478 </span><span class="lineCov">       1423 :   if (after)</span>
<span class="lineNum">    1479 </span>            :     {
<span class="lineNum">    1480 </span><span class="lineNoCov">          0 :       start_sequence ();</span>
<span class="lineNum">    1481 </span><span class="lineNoCov">          0 :       lra_emit_move (origreg, newreg);</span>
<span class="lineNum">    1482 </span><span class="lineNoCov">          0 :       emit_insn (*after);</span>
<span class="lineNum">    1483 </span><span class="lineNoCov">          0 :       *after = get_insns ();</span>
<span class="lineNum">    1484 </span><span class="lineNoCov">          0 :       end_sequence ();</span>
<span class="lineNum">    1485 </span>            :     }
<span class="lineNum">    1486 </span><span class="lineCov">       1423 : }</span>
<span class="lineNum">    1487 </span>            : 
<span class="lineNum">    1488 </span>            : static int valid_address_p (machine_mode mode, rtx addr, addr_space_t as);
<span class="lineNum">    1489 </span>            : static bool process_address (int, bool, rtx_insn **, rtx_insn **);
<span class="lineNum">    1490 </span>            : 
<span class="lineNum">    1491 </span>            : /* Make reloads for subreg in operand NOP with internal subreg mode
<span class="lineNum">    1492 </span>            :    REG_MODE, add new reloads for further processing.  Return true if
<a name="1493"><span class="lineNum">    1493 </span>            :    any change was done.  */</a>
<span class="lineNum">    1494 </span>            : static bool
<span class="lineNum">    1495 </span><span class="lineCov">   96549869 : simplify_operand_subreg (int nop, machine_mode reg_mode)</span>
<span class="lineNum">    1496 </span>            : {
<span class="lineNum">    1497 </span><span class="lineCov">   96549869 :   int hard_regno;</span>
<span class="lineNum">    1498 </span><span class="lineCov">   96549869 :   rtx_insn *before, *after;</span>
<span class="lineNum">    1499 </span><span class="lineCov">   96549869 :   machine_mode mode, innermode;</span>
<span class="lineNum">    1500 </span><span class="lineCov">   96549869 :   rtx reg, new_reg;</span>
<span class="lineNum">    1501 </span><span class="lineCov">   96549869 :   rtx operand = *curr_id-&gt;operand_loc[nop];</span>
<span class="lineNum">    1502 </span><span class="lineCov">   96549869 :   enum reg_class regclass;</span>
<span class="lineNum">    1503 </span><span class="lineCov">   96549869 :   enum op_type type;</span>
<span class="lineNum">    1504 </span>            : 
<span class="lineNum">    1505 </span><span class="lineCov">   96549869 :   before = after = NULL;</span>
<span class="lineNum">    1506 </span>            : 
<span class="lineNum">    1507 </span><span class="lineCov">   96549869 :   if (GET_CODE (operand) != SUBREG)</span>
<span class="lineNum">    1508 </span>            :     return false;
<span class="lineNum">    1509 </span>            : 
<span class="lineNum">    1510 </span><span class="lineCov">    1689841 :   mode = GET_MODE (operand);</span>
<span class="lineNum">    1511 </span><span class="lineCov">    1689841 :   reg = SUBREG_REG (operand);</span>
<span class="lineNum">    1512 </span><span class="lineCov">    1689841 :   innermode = GET_MODE (reg);</span>
<span class="lineNum">    1513 </span><span class="lineCov">    1689841 :   type = curr_static_id-&gt;operand[nop].type;</span>
<span class="lineNum">    1514 </span><span class="lineCov">    1689841 :   if (MEM_P (reg))</span>
<span class="lineNum">    1515 </span>            :     {
<span class="lineNum">    1516 </span><span class="lineCov">     151526 :       const bool addr_was_valid</span>
<span class="lineNum">    1517 </span><span class="lineCov">     151526 :         = valid_address_p (innermode, XEXP (reg, 0), MEM_ADDR_SPACE (reg));</span>
<span class="lineNum">    1518 </span><span class="lineCov">     151526 :       alter_subreg (curr_id-&gt;operand_loc[nop], false);</span>
<span class="lineNum">    1519 </span><span class="lineCov">     151526 :       rtx subst = *curr_id-&gt;operand_loc[nop];</span>
<span class="lineNum">    1520 </span><span class="lineCov">     151526 :       lra_assert (MEM_P (subst));</span>
<span class="lineNum">    1521 </span>            : 
<span class="lineNum">    1522 </span><span class="lineCov">     151526 :       if (!addr_was_valid</span>
<span class="lineNum">    1523 </span><span class="lineCov">     151526 :           || valid_address_p (GET_MODE (subst), XEXP (subst, 0),</span>
<span class="lineNum">    1524 </span><span class="lineCov">     151526 :                               MEM_ADDR_SPACE (subst))</span>
<span class="lineNum">    1525 </span><span class="lineCov">     151526 :           || ((get_constraint_type (lookup_constraint</span>
<span class="lineNum">    1526 </span><span class="lineNoCov">          0 :                                     (curr_static_id-&gt;operand[nop].constraint))</span>
<span class="lineNum">    1527 </span>            :                != CT_SPECIAL_MEMORY)
<span class="lineNum">    1528 </span>            :               /* We still can reload address and if the address is
<span class="lineNum">    1529 </span>            :                  valid, we can remove subreg without reloading its
<span class="lineNum">    1530 </span>            :                  inner memory.  */
<span class="lineNum">    1531 </span><span class="lineNoCov">          0 :               &amp;&amp; valid_address_p (GET_MODE (subst),</span>
<span class="lineNum">    1532 </span>            :                                   regno_reg_rtx
<span class="lineNum">    1533 </span>            :                                   [ira_class_hard_regs
<span class="lineNum">    1534 </span><span class="lineNoCov">          0 :                                    [base_reg_class (GET_MODE (subst),</span>
<span class="lineNum">    1535 </span><span class="lineNoCov">          0 :                                                     MEM_ADDR_SPACE (subst),</span>
<span class="lineNum">    1536 </span><span class="lineNoCov">          0 :                                                     ADDRESS, SCRATCH)][0]],</span>
<span class="lineNum">    1537 </span><span class="lineNoCov">          0 :                                   MEM_ADDR_SPACE (subst))))</span>
<span class="lineNum">    1538 </span>            :         {
<span class="lineNum">    1539 </span>            :           /* If we change the address for a paradoxical subreg of memory, the
<span class="lineNum">    1540 </span>            :              new address might violate the necessary alignment or the access
<span class="lineNum">    1541 </span>            :              might be slow; take this into consideration.  We need not worry
<span class="lineNum">    1542 </span>            :              about accesses beyond allocated memory for paradoxical memory
<span class="lineNum">    1543 </span>            :              subregs as we don't substitute such equiv memory (see processing
<span class="lineNum">    1544 </span>            :              equivalences in function lra_constraints) and because for spilled
<span class="lineNum">    1545 </span>            :              pseudos we allocate stack memory enough for the biggest
<span class="lineNum">    1546 </span>            :              corresponding paradoxical subreg.
<span class="lineNum">    1547 </span>            : 
<span class="lineNum">    1548 </span>            :              However, do not blindly simplify a (subreg (mem ...)) for
<span class="lineNum">    1549 </span>            :              WORD_REGISTER_OPERATIONS targets as this may lead to loading junk
<span class="lineNum">    1550 </span>            :              data into a register when the inner is narrower than outer or
<span class="lineNum">    1551 </span>            :              missing important data from memory when the inner is wider than
<span class="lineNum">    1552 </span>            :              outer.  This rule only applies to modes that are no wider than
<span class="lineNum">    1553 </span>            :              a word.  */
<span class="lineNum">    1554 </span><span class="lineCov">     454578 :           if (!(maybe_ne (GET_MODE_PRECISION (mode),</span>
<span class="lineNum">    1555 </span><span class="lineCov">     303052 :                           GET_MODE_PRECISION (innermode))</span>
<span class="lineNum">    1556 </span><span class="lineCov">     202412 :                 &amp;&amp; known_le (GET_MODE_SIZE (mode), UNITS_PER_WORD)</span>
<span class="lineNum">    1557 </span><span class="lineCov">     304004 :                 &amp;&amp; known_le (GET_MODE_SIZE (innermode), UNITS_PER_WORD)</span>
<span class="lineNum">    1558 </span>            :                 &amp;&amp; WORD_REGISTER_OPERATIONS)
<span class="lineNum">    1559 </span><span class="lineCov">     156257 :               &amp;&amp; (!(MEM_ALIGN (subst) &lt; GET_MODE_ALIGNMENT (mode)</span>
<span class="lineNum">    1560 </span><span class="lineCov">       4731 :                     &amp;&amp; targetm.slow_unaligned_access (mode, MEM_ALIGN (subst)))</span>
<span class="lineNum">    1561 </span><span class="lineNoCov">          0 :                   || (MEM_ALIGN (reg) &lt; GET_MODE_ALIGNMENT (innermode)</span>
<span class="lineNum">    1562 </span><span class="lineNoCov">          0 :                       &amp;&amp; targetm.slow_unaligned_access (innermode,</span>
<span class="lineNum">    1563 </span><span class="lineNoCov">          0 :                                                         MEM_ALIGN (reg)))))</span>
<span class="lineNum">    1564 </span><span class="lineCov">     151526 :             return true;</span>
<span class="lineNum">    1565 </span>            : 
<span class="lineNum">    1566 </span><span class="lineNoCov">          0 :           *curr_id-&gt;operand_loc[nop] = operand;</span>
<span class="lineNum">    1567 </span>            : 
<span class="lineNum">    1568 </span>            :           /* But if the address was not valid, we cannot reload the MEM without
<span class="lineNum">    1569 </span>            :              reloading the address first.  */
<span class="lineNum">    1570 </span><span class="lineNoCov">          0 :           if (!addr_was_valid)</span>
<span class="lineNum">    1571 </span>            :             process_address (nop, false, &amp;before, &amp;after);
<span class="lineNum">    1572 </span>            : 
<span class="lineNum">    1573 </span>            :           /* INNERMODE is fast, MODE slow.  Reload the mem in INNERMODE.  */
<span class="lineNum">    1574 </span><span class="lineNoCov">          0 :           enum reg_class rclass</span>
<span class="lineNum">    1575 </span><span class="lineNoCov">          0 :             = (enum reg_class) targetm.preferred_reload_class (reg, ALL_REGS);</span>
<span class="lineNum">    1576 </span><span class="lineNoCov">          0 :           if (get_reload_reg (curr_static_id-&gt;operand[nop].type, innermode,</span>
<span class="lineNum">    1577 </span>            :                               reg, rclass, TRUE, &quot;slow mem&quot;, &amp;new_reg))
<span class="lineNum">    1578 </span>            :             {
<span class="lineNum">    1579 </span><span class="lineNoCov">          0 :               bool insert_before, insert_after;</span>
<span class="lineNum">    1580 </span><span class="lineNoCov">          0 :               bitmap_set_bit (&amp;lra_subreg_reload_pseudos, REGNO (new_reg));</span>
<span class="lineNum">    1581 </span>            : 
<span class="lineNum">    1582 </span><span class="lineNoCov">          0 :               insert_before = (type != OP_OUT</span>
<span class="lineNum">    1583 </span><span class="lineNoCov">          0 :                                || partial_subreg_p (mode, innermode));</span>
<span class="lineNum">    1584 </span><span class="lineNoCov">          0 :               insert_after = type != OP_IN;</span>
<span class="lineNum">    1585 </span><span class="lineNoCov">          0 :               insert_move_for_subreg (insert_before ? &amp;before : NULL,</span>
<span class="lineNum">    1586 </span>            :                                       insert_after ? &amp;after : NULL,
<span class="lineNum">    1587 </span>            :                                       reg, new_reg);
<span class="lineNum">    1588 </span>            :             }
<span class="lineNum">    1589 </span><span class="lineNoCov">          0 :           SUBREG_REG (operand) = new_reg;</span>
<span class="lineNum">    1590 </span>            : 
<span class="lineNum">    1591 </span>            :           /* Convert to MODE.  */
<span class="lineNum">    1592 </span><span class="lineNoCov">          0 :           reg = operand;</span>
<span class="lineNum">    1593 </span><span class="lineNoCov">          0 :           rclass</span>
<span class="lineNum">    1594 </span><span class="lineNoCov">          0 :             = (enum reg_class) targetm.preferred_reload_class (reg, ALL_REGS);</span>
<span class="lineNum">    1595 </span><span class="lineNoCov">          0 :           if (get_reload_reg (curr_static_id-&gt;operand[nop].type, mode, reg,</span>
<span class="lineNum">    1596 </span>            :                               rclass, TRUE, &quot;slow mem&quot;, &amp;new_reg))
<span class="lineNum">    1597 </span>            :             {
<span class="lineNum">    1598 </span><span class="lineNoCov">          0 :               bool insert_before, insert_after;</span>
<span class="lineNum">    1599 </span><span class="lineNoCov">          0 :               bitmap_set_bit (&amp;lra_subreg_reload_pseudos, REGNO (new_reg));</span>
<span class="lineNum">    1600 </span>            : 
<span class="lineNum">    1601 </span><span class="lineNoCov">          0 :               insert_before = type != OP_OUT;</span>
<span class="lineNum">    1602 </span><span class="lineNoCov">          0 :               insert_after = type != OP_IN;</span>
<span class="lineNum">    1603 </span><span class="lineNoCov">          0 :               insert_move_for_subreg (insert_before ? &amp;before : NULL,</span>
<span class="lineNum">    1604 </span>            :                                       insert_after ? &amp;after : NULL,
<span class="lineNum">    1605 </span>            :                                       reg, new_reg);
<span class="lineNum">    1606 </span>            :             }
<span class="lineNum">    1607 </span><span class="lineNoCov">          0 :           *curr_id-&gt;operand_loc[nop] = new_reg;</span>
<span class="lineNum">    1608 </span><span class="lineNoCov">          0 :           lra_process_new_insns (curr_insn, before, after,</span>
<span class="lineNum">    1609 </span>            :                                  &quot;Inserting slow mem reload&quot;);
<span class="lineNum">    1610 </span><span class="lineNoCov">          0 :           return true;</span>
<span class="lineNum">    1611 </span>            :         }
<span class="lineNum">    1612 </span>            : 
<span class="lineNum">    1613 </span>            :       /* If the address was valid and became invalid, prefer to reload
<span class="lineNum">    1614 </span>            :          the memory.  Typical case is when the index scale should
<span class="lineNum">    1615 </span>            :          correspond the memory.  */
<span class="lineNum">    1616 </span><span class="lineNoCov">          0 :       *curr_id-&gt;operand_loc[nop] = operand;</span>
<span class="lineNum">    1617 </span>            :       /* Do not return false here as the MEM_P (reg) will be processed
<span class="lineNum">    1618 </span>            :          later in this function.  */
<span class="lineNum">    1619 </span>            :     }
<span class="lineNum">    1620 </span><span class="lineCov">    1538315 :   else if (REG_P (reg) &amp;&amp; REGNO (reg) &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    1621 </span>            :     {
<span class="lineNum">    1622 </span><span class="lineCov">        417 :       alter_subreg (curr_id-&gt;operand_loc[nop], false);</span>
<span class="lineNum">    1623 </span><span class="lineCov">        417 :       return true;</span>
<span class="lineNum">    1624 </span>            :     }
<span class="lineNum">    1625 </span><span class="lineCov">    1537898 :   else if (CONSTANT_P (reg))</span>
<span class="lineNum">    1626 </span>            :     {
<span class="lineNum">    1627 </span>            :       /* Try to simplify subreg of constant.  It is usually result of
<span class="lineNum">    1628 </span>            :          equivalence substitution.  */
<span class="lineNum">    1629 </span><span class="lineCov">        514 :       if (innermode == VOIDmode</span>
<span class="lineNum">    1630 </span><span class="lineCov">        514 :           &amp;&amp; (innermode = original_subreg_reg_mode[nop]) == VOIDmode)</span>
<span class="lineNum">    1631 </span><span class="lineNoCov">          0 :         innermode = curr_static_id-&gt;operand[nop].mode;</span>
<span class="lineNum">    1632 </span><span class="lineCov">        514 :       if ((new_reg = simplify_subreg (mode, reg, innermode,</span>
<span class="lineNum">    1633 </span><span class="lineCov">        514 :                                       SUBREG_BYTE (operand))) != NULL_RTX)</span>
<span class="lineNum">    1634 </span>            :         {
<span class="lineNum">    1635 </span><span class="lineCov">        102 :           *curr_id-&gt;operand_loc[nop] = new_reg;</span>
<span class="lineNum">    1636 </span><span class="lineCov">        102 :           return true;</span>
<span class="lineNum">    1637 </span>            :         }
<span class="lineNum">    1638 </span>            :     }
<span class="lineNum">    1639 </span>            :   /* Put constant into memory when we have mixed modes.  It generates
<span class="lineNum">    1640 </span>            :      a better code in most cases as it does not need a secondary
<span class="lineNum">    1641 </span>            :      reload memory.  It also prevents LRA looping when LRA is using
<span class="lineNum">    1642 </span>            :      secondary reload memory again and again.  */
<span class="lineNum">    1643 </span><span class="lineCov">        824 :   if (CONSTANT_P (reg) &amp;&amp; CONST_POOL_OK_P (reg_mode, reg)</span>
<span class="lineNum">    1644 </span><span class="lineCov">    1538208 :       &amp;&amp; SCALAR_INT_MODE_P (reg_mode) != SCALAR_INT_MODE_P (mode))</span>
<span class="lineNum">    1645 </span>            :     {
<span class="lineNum">    1646 </span><span class="lineCov">          5 :       SUBREG_REG (operand) = force_const_mem (reg_mode, reg);</span>
<span class="lineNum">    1647 </span><span class="lineCov">          5 :       alter_subreg (curr_id-&gt;operand_loc[nop], false);</span>
<span class="lineNum">    1648 </span><span class="lineCov">          5 :       return true;</span>
<span class="lineNum">    1649 </span>            :     }
<span class="lineNum">    1650 </span>            :   /* Force a reload of the SUBREG_REG if this is a constant or PLUS or
<span class="lineNum">    1651 </span>            :      if there may be a problem accessing OPERAND in the outer
<span class="lineNum">    1652 </span>            :      mode.  */
<span class="lineNum">    1653 </span><span class="lineCov">    1537791 :   if ((REG_P (reg)</span>
<span class="lineNum">    1654 </span><span class="lineCov">    3074674 :        &amp;&amp; REGNO (reg) &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    1655 </span><span class="lineCov">    3074674 :        &amp;&amp; (hard_regno = lra_get_regno_hard_regno (REGNO (reg))) &gt;= 0</span>
<span class="lineNum">    1656 </span>            :        /* Don't reload paradoxical subregs because we could be looping
<span class="lineNum">    1657 </span>            :           having repeatedly final regno out of hard regs range.  */
<span class="lineNum">    1658 </span><span class="lineCov">    1269216 :        &amp;&amp; (hard_regno_nregs (hard_regno, innermode)</span>
<span class="lineNum">    1659 </span><span class="lineCov">    2538432 :            &gt;= hard_regno_nregs (hard_regno, mode))</span>
<span class="lineNum">    1660 </span><span class="lineCov">    1263450 :        &amp;&amp; simplify_subreg_regno (hard_regno, innermode,</span>
<span class="lineNum">    1661 </span><span class="lineCov">    1263450 :                                  SUBREG_BYTE (operand), mode) &lt; 0</span>
<span class="lineNum">    1662 </span>            :        /* Don't reload subreg for matching reload.  It is actually
<span class="lineNum">    1663 </span>            :           valid subreg in LRA.  */
<span class="lineNum">    1664 </span><span class="lineNoCov">          0 :        &amp;&amp; ! LRA_SUBREG_P (operand))</span>
<span class="lineNum">    1665 </span><span class="lineCov">    3075128 :       || CONSTANT_P (reg) || GET_CODE (reg) == PLUS || MEM_P (reg))</span>
<span class="lineNum">    1666 </span>            :     {
<span class="lineNum">    1667 </span><span class="lineCov">        454 :       enum reg_class rclass;</span>
<span class="lineNum">    1668 </span>            : 
<span class="lineNum">    1669 </span><span class="lineCov">        454 :       if (REG_P (reg))</span>
<span class="lineNum">    1670 </span>            :         /* There is a big probability that we will get the same class
<span class="lineNum">    1671 </span>            :            for the new pseudo and we will get the same insn which
<span class="lineNum">    1672 </span>            :            means infinite looping.  So spill the new pseudo.  */
<span class="lineNum">    1673 </span>            :         rclass = NO_REGS;
<span class="lineNum">    1674 </span>            :       else
<span class="lineNum">    1675 </span>            :         /* The class will be defined later in curr_insn_transform.  */
<span class="lineNum">    1676 </span><span class="lineCov">        454 :         rclass</span>
<span class="lineNum">    1677 </span><span class="lineCov">        454 :           = (enum reg_class) targetm.preferred_reload_class (reg, ALL_REGS);</span>
<span class="lineNum">    1678 </span>            : 
<span class="lineNum">    1679 </span><span class="lineCov">        454 :       if (get_reload_reg (curr_static_id-&gt;operand[nop].type, reg_mode, reg,</span>
<span class="lineNum">    1680 </span>            :                           rclass, TRUE, &quot;subreg reg&quot;, &amp;new_reg))
<span class="lineNum">    1681 </span>            :         {
<span class="lineNum">    1682 </span><span class="lineCov">        454 :           bool insert_before, insert_after;</span>
<span class="lineNum">    1683 </span><span class="lineCov">        908 :           bitmap_set_bit (&amp;lra_subreg_reload_pseudos, REGNO (new_reg));</span>
<span class="lineNum">    1684 </span>            : 
<span class="lineNum">    1685 </span><span class="lineCov">        908 :           insert_before = (type != OP_OUT</span>
<span class="lineNum">    1686 </span><span class="lineCov">        454 :                            || read_modify_subreg_p (operand));</span>
<span class="lineNum">    1687 </span><span class="lineCov">        454 :           insert_after = (type != OP_IN);</span>
<span class="lineNum">    1688 </span><span class="lineCov">        908 :           insert_move_for_subreg (insert_before ? &amp;before : NULL,</span>
<span class="lineNum">    1689 </span>            :                                   insert_after ? &amp;after : NULL,
<span class="lineNum">    1690 </span>            :                                   reg, new_reg);
<span class="lineNum">    1691 </span>            :         }
<span class="lineNum">    1692 </span><span class="lineCov">        454 :       SUBREG_REG (operand) = new_reg;</span>
<span class="lineNum">    1693 </span><span class="lineCov">        454 :       lra_process_new_insns (curr_insn, before, after,</span>
<span class="lineNum">    1694 </span>            :                              &quot;Inserting subreg reload&quot;);
<span class="lineNum">    1695 </span><span class="lineCov">        454 :       return true;</span>
<span class="lineNum">    1696 </span>            :     }
<span class="lineNum">    1697 </span>            :   /* Force a reload for a paradoxical subreg. For paradoxical subreg,
<span class="lineNum">    1698 </span>            :      IRA allocates hardreg to the inner pseudo reg according to its mode
<span class="lineNum">    1699 </span>            :      instead of the outermode, so the size of the hardreg may not be enough
<span class="lineNum">    1700 </span>            :      to contain the outermode operand, in that case we may need to insert
<span class="lineNum">    1701 </span>            :      reload for the reg. For the following two types of paradoxical subreg,
<span class="lineNum">    1702 </span>            :      we need to insert reload:
<span class="lineNum">    1703 </span>            :      1. If the op_type is OP_IN, and the hardreg could not be paired with
<span class="lineNum">    1704 </span>            :         other hardreg to contain the outermode operand
<span class="lineNum">    1705 </span>            :         (checked by in_hard_reg_set_p), we need to insert the reload.
<span class="lineNum">    1706 </span>            :      2. If the op_type is OP_OUT or OP_INOUT.
<span class="lineNum">    1707 </span>            : 
<span class="lineNum">    1708 </span>            :      Here is a paradoxical subreg example showing how the reload is generated:
<span class="lineNum">    1709 </span>            : 
<span class="lineNum">    1710 </span>            :      (insn 5 4 7 2 (set (reg:TI 106 [ __comp ])
<span class="lineNum">    1711 </span>            :         (subreg:TI (reg:DI 107 [ __comp ]) 0)) {*movti_internal_rex64}
<span class="lineNum">    1712 </span>            : 
<span class="lineNum">    1713 </span>            :      In IRA, reg107 is allocated to a DImode hardreg. We use x86-64 as example
<span class="lineNum">    1714 </span>            :      here, if reg107 is assigned to hardreg R15, because R15 is the last
<span class="lineNum">    1715 </span>            :      hardreg, compiler cannot find another hardreg to pair with R15 to
<span class="lineNum">    1716 </span>            :      contain TImode data. So we insert a TImode reload reg180 for it.
<span class="lineNum">    1717 </span>            :      After reload is inserted:
<span class="lineNum">    1718 </span>            : 
<span class="lineNum">    1719 </span>            :      (insn 283 0 0 (set (subreg:DI (reg:TI 180 [orig:107 __comp ] [107]) 0)
<span class="lineNum">    1720 </span>            :         (reg:DI 107 [ __comp ])) -1
<span class="lineNum">    1721 </span>            :      (insn 5 4 7 2 (set (reg:TI 106 [ __comp ])
<span class="lineNum">    1722 </span>            :         (subreg:TI (reg:TI 180 [orig:107 __comp ] [107]) 0)) {*movti_internal_rex64}
<span class="lineNum">    1723 </span>            : 
<span class="lineNum">    1724 </span>            :      Two reload hard registers will be allocated to reg180 to save TImode data
<span class="lineNum">    1725 </span>            :      in LRA_assign.
<span class="lineNum">    1726 </span>            : 
<span class="lineNum">    1727 </span>            :      For LRA pseudos this should normally be handled by the biggest_mode
<span class="lineNum">    1728 </span>            :      mechanism.  However, it's possible for new uses of an LRA pseudo
<span class="lineNum">    1729 </span>            :      to be introduced after we've allocated it, such as when undoing
<span class="lineNum">    1730 </span>            :      inheritance, and the allocated register might not then be appropriate
<span class="lineNum">    1731 </span>            :      for the new uses.  */
<span class="lineNum">    1732 </span><span class="lineCov">    1537337 :   else if (REG_P (reg)</span>
<span class="lineNum">    1733 </span><span class="lineCov">    3074674 :            &amp;&amp; REGNO (reg) &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    1734 </span><span class="lineCov">    3074674 :            &amp;&amp; (hard_regno = lra_get_regno_hard_regno (REGNO (reg))) &gt;= 0</span>
<span class="lineNum">    1735 </span><span class="lineCov">    1269216 :            &amp;&amp; (hard_regno_nregs (hard_regno, innermode)</span>
<span class="lineNum">    1736 </span><span class="lineCov">    2538432 :                &lt; hard_regno_nregs (hard_regno, mode))</span>
<span class="lineNum">    1737 </span><span class="lineCov">      17298 :            &amp;&amp; (regclass = lra_get_allocno_class (REGNO (reg)))</span>
<span class="lineNum">    1738 </span><span class="lineCov">    1543103 :            &amp;&amp; (type != OP_IN</span>
<span class="lineNum">    1739 </span><span class="lineCov">       5766 :                || !in_hard_reg_set_p (reg_class_contents[regclass],</span>
<span class="lineNum">    1740 </span>            :                                       mode, hard_regno)
<span class="lineNum">    1741 </span><span class="lineCov">       5766 :                || overlaps_hard_reg_set_p (lra_no_alloc_regs,</span>
<span class="lineNum">    1742 </span>            :                                            mode, hard_regno)))
<span class="lineNum">    1743 </span>            :     {
<span class="lineNum">    1744 </span>            :       /* The class will be defined later in curr_insn_transform.  */
<span class="lineNum">    1745 </span><span class="lineCov">        969 :       enum reg_class rclass</span>
<span class="lineNum">    1746 </span><span class="lineCov">        969 :         = (enum reg_class) targetm.preferred_reload_class (reg, ALL_REGS);</span>
<span class="lineNum">    1747 </span>            : 
<span class="lineNum">    1748 </span><span class="lineCov">        969 :       if (get_reload_reg (curr_static_id-&gt;operand[nop].type, mode, reg,</span>
<span class="lineNum">    1749 </span>            :                           rclass, TRUE, &quot;paradoxical subreg&quot;, &amp;new_reg))
<span class="lineNum">    1750 </span>            :         {
<span class="lineNum">    1751 </span><span class="lineCov">        969 :           rtx subreg;</span>
<span class="lineNum">    1752 </span><span class="lineCov">        969 :           bool insert_before, insert_after;</span>
<span class="lineNum">    1753 </span>            : 
<span class="lineNum">    1754 </span><span class="lineCov">        969 :           PUT_MODE (new_reg, mode);</span>
<span class="lineNum">    1755 </span><span class="lineCov">        969 :           subreg = gen_lowpart_SUBREG (innermode, new_reg);</span>
<span class="lineNum">    1756 </span><span class="lineCov">       1938 :           bitmap_set_bit (&amp;lra_subreg_reload_pseudos, REGNO (new_reg));</span>
<span class="lineNum">    1757 </span>            : 
<span class="lineNum">    1758 </span><span class="lineCov">        969 :           insert_before = (type != OP_OUT);</span>
<span class="lineNum">    1759 </span><span class="lineCov">        969 :           insert_after = (type != OP_IN);</span>
<span class="lineNum">    1760 </span><span class="lineCov">       1938 :           insert_move_for_subreg (insert_before ? &amp;before : NULL,</span>
<span class="lineNum">    1761 </span>            :                                   insert_after ? &amp;after : NULL,
<span class="lineNum">    1762 </span>            :                                   reg, subreg);
<span class="lineNum">    1763 </span>            :         }
<span class="lineNum">    1764 </span><span class="lineCov">        969 :       SUBREG_REG (operand) = new_reg;</span>
<span class="lineNum">    1765 </span><span class="lineCov">        969 :       lra_process_new_insns (curr_insn, before, after,</span>
<span class="lineNum">    1766 </span>            :                              &quot;Inserting paradoxical subreg reload&quot;);
<span class="lineNum">    1767 </span><span class="lineCov">        969 :       return true;</span>
<span class="lineNum">    1768 </span>            :     }
<span class="lineNum">    1769 </span>            :   return false;
<span class="lineNum">    1770 </span>            : }
<span class="lineNum">    1771 </span>            : 
<a name="1772"><span class="lineNum">    1772 </span>            : /* Return TRUE if X refers for a hard register from SET.  */</a>
<span class="lineNum">    1773 </span>            : static bool
<span class="lineNum">    1774 </span><span class="lineCov">     243376 : uses_hard_regs_p (rtx x, HARD_REG_SET set)</span>
<span class="lineNum">    1775 </span>            : {
<span class="lineNum">    1776 </span><span class="lineCov">     243376 :   int i, j, x_hard_regno;</span>
<span class="lineNum">    1777 </span><span class="lineCov">     243376 :   machine_mode mode;</span>
<span class="lineNum">    1778 </span><span class="lineCov">     243376 :   const char *fmt;</span>
<span class="lineNum">    1779 </span><span class="lineCov">     243376 :   enum rtx_code code;</span>
<span class="lineNum">    1780 </span>            : 
<span class="lineNum">    1781 </span><span class="lineCov">     243376 :   if (x == NULL_RTX)</span>
<span class="lineNum">    1782 </span>            :     return false;
<span class="lineNum">    1783 </span><span class="lineCov">     243376 :   code = GET_CODE (x);</span>
<span class="lineNum">    1784 </span><span class="lineCov">     243376 :   mode = GET_MODE (x);</span>
<span class="lineNum">    1785 </span><span class="lineCov">     243376 :   if (code == SUBREG)</span>
<span class="lineNum">    1786 </span>            :     {
<span class="lineNum">    1787 </span><span class="lineCov">        926 :       mode = wider_subreg_mode (x);</span>
<span class="lineNum">    1788 </span><span class="lineCov">        926 :       x = SUBREG_REG (x);</span>
<span class="lineNum">    1789 </span><span class="lineCov">        926 :       code = GET_CODE (x);</span>
<span class="lineNum">    1790 </span>            :     }
<span class="lineNum">    1791 </span>            : 
<span class="lineNum">    1792 </span><span class="lineCov">     243376 :   if (REG_P (x))</span>
<span class="lineNum">    1793 </span>            :     {
<span class="lineNum">    1794 </span><span class="lineCov">     159205 :       x_hard_regno = get_hard_regno (x, true);</span>
<span class="lineNum">    1795 </span><span class="lineCov">     159205 :       return (x_hard_regno &gt;= 0</span>
<span class="lineNum">    1796 </span><span class="lineCov">     159205 :               &amp;&amp; overlaps_hard_reg_set_p (set, mode, x_hard_regno));</span>
<span class="lineNum">    1797 </span>            :     }
<span class="lineNum">    1798 </span><span class="lineCov">      84171 :   if (MEM_P (x))</span>
<span class="lineNum">    1799 </span>            :     {
<span class="lineNum">    1800 </span><span class="lineCov">      23275 :       struct address_info ad;</span>
<span class="lineNum">    1801 </span>            : 
<span class="lineNum">    1802 </span><span class="lineCov">      23275 :       decompose_mem_address (&amp;ad, x);</span>
<span class="lineNum">    1803 </span><span class="lineCov">      23275 :       if (ad.base_term != NULL &amp;&amp; uses_hard_regs_p (*ad.base_term, set))</span>
<span class="lineNum">    1804 </span><span class="lineCov">          2 :         return true;</span>
<span class="lineNum">    1805 </span><span class="lineCov">      23273 :       if (ad.index_term != NULL &amp;&amp; uses_hard_regs_p (*ad.index_term, set))</span>
<span class="lineNum">    1806 </span>            :         return true;
<span class="lineNum">    1807 </span>            :     }
<span class="lineNum">    1808 </span><span class="lineCov">      84169 :   fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">    1809 </span><span class="lineCov">     222423 :   for (i = GET_RTX_LENGTH (code) - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    1810 </span>            :     {
<span class="lineNum">    1811 </span><span class="lineCov">     138254 :       if (fmt[i] == 'e')</span>
<span class="lineNum">    1812 </span>            :         {
<span class="lineNum">    1813 </span><span class="lineCov">      84328 :           if (uses_hard_regs_p (XEXP (x, i), set))</span>
<span class="lineNum">    1814 </span>            :             return true;
<span class="lineNum">    1815 </span>            :         }
<span class="lineNum">    1816 </span><span class="lineCov">      53926 :       else if (fmt[i] == 'E')</span>
<span class="lineNum">    1817 </span>            :         {
<span class="lineNum">    1818 </span><span class="lineCov">          4 :           for (j = XVECLEN (x, i) - 1; j &gt;= 0; j--)</span>
<span class="lineNum">    1819 </span><span class="lineCov">          2 :             if (uses_hard_regs_p (XVECEXP (x, i, j), set))</span>
<span class="lineNum">    1820 </span>            :               return true;
<span class="lineNum">    1821 </span>            :         }
<span class="lineNum">    1822 </span>            :     }
<span class="lineNum">    1823 </span>            :   return false;
<span class="lineNum">    1824 </span>            : }
<span class="lineNum">    1825 </span>            : 
<a name="1826"><span class="lineNum">    1826 </span>            : /* Return true if OP is a spilled pseudo. */</a>
<span class="lineNum">    1827 </span>            : static inline bool
<span class="lineNum">    1828 </span><span class="lineCov">   37769605 : spilled_pseudo_p (rtx op)</span>
<span class="lineNum">    1829 </span>            : {
<span class="lineNum">    1830 </span><span class="lineCov">   37769605 :   return (REG_P (op)</span>
<span class="lineNum">    1831 </span><span class="lineCov">   37769605 :           &amp;&amp; REGNO (op) &gt;= FIRST_PSEUDO_REGISTER &amp;&amp; in_mem_p (REGNO (op)));</span>
<span class="lineNum">    1832 </span>            : }
<span class="lineNum">    1833 </span>            : 
<a name="1834"><span class="lineNum">    1834 </span>            : /* Return true if X is a general constant.  */</a>
<span class="lineNum">    1835 </span>            : static inline bool
<span class="lineNum">    1836 </span><span class="lineCov">    5213299 : general_constant_p (rtx x)</span>
<span class="lineNum">    1837 </span>            : {
<span class="lineNum">    1838 </span><span class="lineCov">    5213299 :   return CONSTANT_P (x) &amp;&amp; (! flag_pic || LEGITIMATE_PIC_OPERAND_P (x));</span>
<span class="lineNum">    1839 </span>            : }
<a name="1840"><span class="lineNum">    1840 </span>            : </a>
<span class="lineNum">    1841 </span>            : static bool
<span class="lineNum">    1842 </span><span class="lineCov">   12221297 : reg_in_class_p (rtx reg, enum reg_class cl)</span>
<span class="lineNum">    1843 </span>            : {
<span class="lineNum">    1844 </span><span class="lineCov">   12221297 :   if (cl == NO_REGS)</span>
<span class="lineNum">    1845 </span><span class="lineCov">     787258 :     return get_reg_class (REGNO (reg)) == NO_REGS;</span>
<span class="lineNum">    1846 </span><span class="lineCov">   11827668 :   return in_class_p (reg, cl, NULL);</span>
<span class="lineNum">    1847 </span>            : }
<span class="lineNum">    1848 </span>            : 
<span class="lineNum">    1849 </span>            : /* Return true if SET of RCLASS contains no hard regs which can be
<a name="1850"><span class="lineNum">    1850 </span>            :    used in MODE.  */</a>
<span class="lineNum">    1851 </span>            : static bool
<span class="lineNum">    1852 </span><span class="lineCov">    2452083 : prohibited_class_reg_set_mode_p (enum reg_class rclass,</span>
<span class="lineNum">    1853 </span>            :                                  HARD_REG_SET &amp;set,
<span class="lineNum">    1854 </span>            :                                  machine_mode mode)
<span class="lineNum">    1855 </span>            : {
<span class="lineNum">    1856 </span><span class="lineCov">    2452083 :   HARD_REG_SET temp;</span>
<span class="lineNum">    1857 </span>            :   
<span class="lineNum">    1858 </span><span class="lineCov">    2452083 :   lra_assert (hard_reg_set_subset_p (reg_class_contents[rclass], set));</span>
<span class="lineNum">    1859 </span><span class="lineCov">    2452083 :   COPY_HARD_REG_SET (temp, set);</span>
<span class="lineNum">    1860 </span><span class="lineCov">    2452083 :   AND_COMPL_HARD_REG_SET (temp, lra_no_alloc_regs);</span>
<span class="lineNum">    1861 </span><span class="lineCov">    2452083 :   return (hard_reg_set_subset_p</span>
<span class="lineNum">    1862 </span><span class="lineCov">    2452083 :           (temp, ira_prohibited_class_mode_regs[rclass][mode]));</span>
<span class="lineNum">    1863 </span>            : }
<span class="lineNum">    1864 </span>            : 
<span class="lineNum">    1865 </span>            : 
<span class="lineNum">    1866 </span>            : /* Used to check validity info about small class input operands.  It
<span class="lineNum">    1867 </span>            :    should be incremented at start of processing an insn
<span class="lineNum">    1868 </span>            :    alternative.  */
<span class="lineNum">    1869 </span>            : static unsigned int curr_small_class_check = 0;
<span class="lineNum">    1870 </span>            : 
<span class="lineNum">    1871 </span>            : /* Update number of used inputs of class OP_CLASS for operand NOP.
<span class="lineNum">    1872 </span>            :    Return true if we have more such class operands than the number of
<a name="1873"><span class="lineNum">    1873 </span>            :    available regs.  */</a>
<span class="lineNum">    1874 </span>            : static bool
<span class="lineNum">    1875 </span><span class="lineCov">  191440795 : update_and_check_small_class_inputs (int nop, enum reg_class op_class)</span>
<span class="lineNum">    1876 </span>            : {
<span class="lineNum">    1877 </span><span class="lineCov">  191440795 :   static unsigned int small_class_check[LIM_REG_CLASSES];</span>
<span class="lineNum">    1878 </span><span class="lineCov">  191440795 :   static int small_class_input_nums[LIM_REG_CLASSES];</span>
<span class="lineNum">    1879 </span>            :   
<span class="lineNum">    1880 </span><span class="lineCov">  189581289 :   if (SMALL_REGISTER_CLASS_P (op_class)</span>
<span class="lineNum">    1881 </span>            :       /* We are interesting in classes became small because of fixing
<span class="lineNum">    1882 </span>            :          some hard regs, e.g. by an user through GCC options.  */
<span class="lineNum">    1883 </span><span class="lineCov">    1972488 :       &amp;&amp; hard_reg_set_intersect_p (reg_class_contents[op_class],</span>
<span class="lineNum">    1884 </span><span class="lineCov">    1972488 :                                    ira_no_alloc_regs)</span>
<span class="lineNum">    1885 </span><span class="lineCov">  191440795 :       &amp;&amp; (curr_static_id-&gt;operand[nop].type != OP_OUT</span>
<span class="lineNum">    1886 </span><span class="lineCov">         18 :           || curr_static_id-&gt;operand[nop].early_clobber))</span>
<span class="lineNum">    1887 </span>            :     {
<span class="lineNum">    1888 </span><span class="lineCov">          9 :       if (small_class_check[op_class] == curr_small_class_check)</span>
<span class="lineNum">    1889 </span><span class="lineNoCov">          0 :         small_class_input_nums[op_class]++;</span>
<span class="lineNum">    1890 </span>            :       else
<span class="lineNum">    1891 </span>            :         {
<span class="lineNum">    1892 </span><span class="lineCov">          9 :           small_class_check[op_class] = curr_small_class_check;</span>
<span class="lineNum">    1893 </span><span class="lineCov">          9 :           small_class_input_nums[op_class] = 1;</span>
<span class="lineNum">    1894 </span>            :         }
<span class="lineNum">    1895 </span><span class="lineCov">          9 :       if (small_class_input_nums[op_class] &gt; ira_class_hard_regs_num[op_class])</span>
<span class="lineNum">    1896 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">    1897 </span>            :     }
<span class="lineNum">    1898 </span>            :   return false;
<span class="lineNum">    1899 </span>            : }
<span class="lineNum">    1900 </span>            : 
<span class="lineNum">    1901 </span>            : /* Major function to choose the current insn alternative and what
<span class="lineNum">    1902 </span>            :    operands should be reloaded and how.  If ONLY_ALTERNATIVE is not
<span class="lineNum">    1903 </span>            :    negative we should consider only this alternative.  Return false if
<span class="lineNum">    1904 </span>            :    we can not choose the alternative or find how to reload the
<a name="1905"><span class="lineNum">    1905 </span>            :    operands.  */</a>
<span class="lineNum">    1906 </span>            : static bool
<span class="lineNum">    1907 </span><span class="lineCov">   49436799 : process_alt_operands (int only_alternative)</span>
<span class="lineNum">    1908 </span>            : {
<span class="lineNum">    1909 </span><span class="lineCov">   49436799 :   bool ok_p = false;</span>
<span class="lineNum">    1910 </span><span class="lineCov">   49436799 :   int nop, overall, nalt;</span>
<span class="lineNum">    1911 </span><span class="lineCov">   49436799 :   int n_alternatives = curr_static_id-&gt;n_alternatives;</span>
<span class="lineNum">    1912 </span><span class="lineCov">   49436799 :   int n_operands = curr_static_id-&gt;n_operands;</span>
<span class="lineNum">    1913 </span>            :   /* LOSERS counts the operands that don't fit this alternative and
<span class="lineNum">    1914 </span>            :      would require loading.  */
<span class="lineNum">    1915 </span><span class="lineCov">   49436799 :   int losers;</span>
<span class="lineNum">    1916 </span><span class="lineCov">   49436799 :   int addr_losers;</span>
<span class="lineNum">    1917 </span>            :   /* REJECT is a count of how undesirable this alternative says it is
<span class="lineNum">    1918 </span>            :      if any reloading is required.  If the alternative matches exactly
<span class="lineNum">    1919 </span>            :      then REJECT is ignored, but otherwise it gets this much counted
<span class="lineNum">    1920 </span>            :      against it in addition to the reloading needed.  */
<span class="lineNum">    1921 </span><span class="lineCov">   49436799 :   int reject;</span>
<span class="lineNum">    1922 </span>            :   /* This is defined by '!' or '?' alternative constraint and added to
<span class="lineNum">    1923 </span>            :      reject.  But in some cases it can be ignored.  */
<span class="lineNum">    1924 </span><span class="lineCov">   49436799 :   int static_reject;</span>
<span class="lineNum">    1925 </span><span class="lineCov">   49436799 :   int op_reject;</span>
<span class="lineNum">    1926 </span>            :   /* The number of elements in the following array.  */
<span class="lineNum">    1927 </span><span class="lineCov">   49436799 :   int early_clobbered_regs_num;</span>
<span class="lineNum">    1928 </span>            :   /* Numbers of operands which are early clobber registers.  */
<span class="lineNum">    1929 </span><span class="lineCov">   49436799 :   int early_clobbered_nops[MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    1930 </span><span class="lineCov">   49436799 :   enum reg_class curr_alt[MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    1931 </span><span class="lineCov">   49436799 :   HARD_REG_SET curr_alt_set[MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    1932 </span><span class="lineCov">   49436799 :   bool curr_alt_match_win[MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    1933 </span><span class="lineCov">   49436799 :   bool curr_alt_win[MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    1934 </span><span class="lineCov">   49436799 :   bool curr_alt_offmemok[MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    1935 </span><span class="lineCov">   49436799 :   int curr_alt_matches[MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    1936 </span>            :   /* The number of elements in the following array.  */
<span class="lineNum">    1937 </span><span class="lineCov">   49436799 :   int curr_alt_dont_inherit_ops_num;</span>
<span class="lineNum">    1938 </span>            :   /* Numbers of operands whose reload pseudos should not be inherited.  */
<span class="lineNum">    1939 </span><span class="lineCov">   49436799 :   int curr_alt_dont_inherit_ops[MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    1940 </span><span class="lineCov">   49436799 :   rtx op;</span>
<span class="lineNum">    1941 </span>            :   /* The register when the operand is a subreg of register, otherwise the
<span class="lineNum">    1942 </span>            :      operand itself.  */
<span class="lineNum">    1943 </span><span class="lineCov">   49436799 :   rtx no_subreg_reg_operand[MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    1944 </span>            :   /* The register if the operand is a register or subreg of register,
<span class="lineNum">    1945 </span>            :      otherwise NULL.  */
<span class="lineNum">    1946 </span><span class="lineCov">   49436799 :   rtx operand_reg[MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    1947 </span><span class="lineCov">   49436799 :   int hard_regno[MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    1948 </span><span class="lineCov">   49436799 :   machine_mode biggest_mode[MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    1949 </span><span class="lineCov">   49436799 :   int reload_nregs, reload_sum;</span>
<span class="lineNum">    1950 </span><span class="lineCov">   49436799 :   bool costly_p;</span>
<span class="lineNum">    1951 </span><span class="lineCov">   49436799 :   enum reg_class cl;</span>
<span class="lineNum">    1952 </span>            : 
<span class="lineNum">    1953 </span>            :   /* Calculate some data common for all alternatives to speed up the
<span class="lineNum">    1954 </span>            :      function.  */
<span class="lineNum">    1955 </span><span class="lineCov">  163795094 :   for (nop = 0; nop &lt; n_operands; nop++)</span>
<span class="lineNum">    1956 </span>            :     {
<span class="lineNum">    1957 </span><span class="lineCov">  114358295 :       rtx reg;</span>
<span class="lineNum">    1958 </span>            : 
<span class="lineNum">    1959 </span><span class="lineCov">  114358295 :       op = no_subreg_reg_operand[nop] = *curr_id-&gt;operand_loc[nop];</span>
<span class="lineNum">    1960 </span>            :       /* The real hard regno of the operand after the allocation.  */
<span class="lineNum">    1961 </span><span class="lineCov">  114358295 :       hard_regno[nop] = get_hard_regno (op, true);</span>
<span class="lineNum">    1962 </span>            : 
<span class="lineNum">    1963 </span><span class="lineCov">  114358295 :       operand_reg[nop] = reg = op;</span>
<span class="lineNum">    1964 </span><span class="lineCov">  114358295 :       biggest_mode[nop] = GET_MODE (op);</span>
<span class="lineNum">    1965 </span><span class="lineCov">  114358295 :       if (GET_CODE (op) == SUBREG)</span>
<span class="lineNum">    1966 </span>            :         {
<span class="lineNum">    1967 </span><span class="lineCov">    1768098 :           biggest_mode[nop] = wider_subreg_mode (op);</span>
<span class="lineNum">    1968 </span><span class="lineCov">    1768098 :           operand_reg[nop] = reg = SUBREG_REG (op);</span>
<span class="lineNum">    1969 </span>            :         }
<span class="lineNum">    1970 </span><span class="lineCov">  114358295 :       if (! REG_P (reg))</span>
<span class="lineNum">    1971 </span><span class="lineCov">   50794489 :         operand_reg[nop] = NULL_RTX;</span>
<span class="lineNum">    1972 </span><span class="lineCov">   63563806 :       else if (REGNO (reg) &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    1973 </span><span class="lineCov">   63563806 :                || ((int) REGNO (reg)</span>
<span class="lineNum">    1974 </span><span class="lineCov">   24728978 :                    == lra_get_elimination_hard_regno (REGNO (reg))))</span>
<span class="lineNum">    1975 </span><span class="lineCov">   62237202 :         no_subreg_reg_operand[nop] = reg;</span>
<span class="lineNum">    1976 </span>            :       else
<span class="lineNum">    1977 </span><span class="lineCov">    2653208 :         operand_reg[nop] = no_subreg_reg_operand[nop]</span>
<span class="lineNum">    1978 </span>            :           /* Just use natural mode for elimination result.  It should
<span class="lineNum">    1979 </span>            :              be enough for extra constraints hooks.  */
<span class="lineNum">    1980 </span><span class="lineCov">    1326604 :           = regno_reg_rtx[hard_regno[nop]];</span>
<span class="lineNum">    1981 </span>            :     }
<span class="lineNum">    1982 </span>            : 
<span class="lineNum">    1983 </span>            :   /* The constraints are made of several alternatives.  Each operand's
<span class="lineNum">    1984 </span>            :      constraint looks like foo,bar,... with commas separating the
<span class="lineNum">    1985 </span>            :      alternatives.  The first alternatives for all operands go
<span class="lineNum">    1986 </span>            :      together, the second alternatives go together, etc.
<span class="lineNum">    1987 </span>            : 
<span class="lineNum">    1988 </span>            :      First loop over alternatives.  */
<span class="lineNum">    1989 </span><span class="lineCov">   49436799 :   alternative_mask preferred = curr_id-&gt;preferred_alternatives;</span>
<span class="lineNum">    1990 </span><span class="lineCov">   49436799 :   if (only_alternative &gt;= 0)</span>
<span class="lineNum">    1991 </span><span class="lineCov">     690976 :     preferred &amp;= ALTERNATIVE_BIT (only_alternative);</span>
<span class="lineNum">    1992 </span>            : 
<span class="lineNum">    1993 </span><span class="lineCov">  171142632 :   for (nalt = 0; nalt &lt; n_alternatives; nalt++)</span>
<span class="lineNum">    1994 </span>            :     {
<span class="lineNum">    1995 </span>            :       /* Loop over operands for one constraint alternative.  */
<span class="lineNum">    1996 </span><span class="lineCov">  163128852 :       if (!TEST_BIT (preferred, nalt))</span>
<span class="lineNum">    1997 </span>            :         continue;
<span class="lineNum">    1998 </span>            : 
<span class="lineNum">    1999 </span><span class="lineCov">  128994365 :       curr_small_class_check++;</span>
<span class="lineNum">    2000 </span><span class="lineCov">  128994365 :       overall = losers = addr_losers = 0;</span>
<span class="lineNum">    2001 </span><span class="lineCov">  128994365 :       static_reject = reject = reload_nregs = reload_sum = 0;</span>
<span class="lineNum">    2002 </span><span class="lineCov">  422187587 :       for (nop = 0; nop &lt; n_operands; nop++)</span>
<span class="lineNum">    2003 </span>            :         {
<span class="lineNum">    2004 </span><span class="lineCov">  586386444 :           int inc = (curr_static_id</span>
<span class="lineNum">    2005 </span><span class="lineCov">  293193222 :                      -&gt;operand_alternative[nalt * n_operands + nop].reject);</span>
<span class="lineNum">    2006 </span><span class="lineCov">  293193222 :           if (lra_dump_file != NULL &amp;&amp; inc != 0)</span>
<span class="lineNum">    2007 </span><span class="lineCov">         91 :             fprintf (lra_dump_file,</span>
<span class="lineNum">    2008 </span>            :                      &quot;            Staticly defined alt reject+=%d\n&quot;, inc);
<span class="lineNum">    2009 </span><span class="lineCov">  293193222 :           static_reject += inc;</span>
<span class="lineNum">    2010 </span>            :         }
<span class="lineNum">    2011 </span>            :       reject += static_reject;
<span class="lineNum">    2012 </span>            :       early_clobbered_regs_num = 0;
<span class="lineNum">    2013 </span>            : 
<span class="lineNum">    2014 </span><span class="lineCov">  328609144 :       for (nop = 0; nop &lt; n_operands; nop++)</span>
<span class="lineNum">    2015 </span>            :         {
<span class="lineNum">    2016 </span><span class="lineCov">  258038159 :           const char *p;</span>
<span class="lineNum">    2017 </span><span class="lineCov">  258038159 :           char *end;</span>
<span class="lineNum">    2018 </span><span class="lineCov">  258038159 :           int len, c, m, i, opalt_num, this_alternative_matches;</span>
<span class="lineNum">    2019 </span><span class="lineCov">  258038159 :           bool win, did_match, offmemok, early_clobber_p;</span>
<span class="lineNum">    2020 </span>            :           /* false =&gt; this operand can be reloaded somehow for this
<span class="lineNum">    2021 </span>            :              alternative.  */
<span class="lineNum">    2022 </span><span class="lineCov">  258038159 :           bool badop;</span>
<span class="lineNum">    2023 </span>            :           /* true =&gt; this operand can be reloaded if the alternative
<span class="lineNum">    2024 </span>            :              allows regs.  */
<span class="lineNum">    2025 </span><span class="lineCov">  258038159 :           bool winreg;</span>
<span class="lineNum">    2026 </span>            :           /* True if a constant forced into memory would be OK for
<span class="lineNum">    2027 </span>            :              this operand.  */
<span class="lineNum">    2028 </span><span class="lineCov">  258038159 :           bool constmemok;</span>
<span class="lineNum">    2029 </span><span class="lineCov">  258038159 :           enum reg_class this_alternative, this_costly_alternative;</span>
<span class="lineNum">    2030 </span><span class="lineCov">  258038159 :           HARD_REG_SET this_alternative_set, this_costly_alternative_set;</span>
<span class="lineNum">    2031 </span><span class="lineCov">  258038159 :           bool this_alternative_match_win, this_alternative_win;</span>
<span class="lineNum">    2032 </span><span class="lineCov">  258038159 :           bool this_alternative_offmemok;</span>
<span class="lineNum">    2033 </span><span class="lineCov">  258038159 :           bool scratch_p;</span>
<span class="lineNum">    2034 </span><span class="lineCov">  258038159 :           machine_mode mode;</span>
<span class="lineNum">    2035 </span><span class="lineCov">  258038159 :           enum constraint_num cn;</span>
<span class="lineNum">    2036 </span>            : 
<span class="lineNum">    2037 </span><span class="lineCov">  258038159 :           opalt_num = nalt * n_operands + nop;</span>
<span class="lineNum">    2038 </span><span class="lineCov">  258038159 :           if (curr_static_id-&gt;operand_alternative[opalt_num].anything_ok)</span>
<span class="lineNum">    2039 </span>            :             {
<span class="lineNum">    2040 </span>            :               /* Fast track for no constraints at all.  */
<span class="lineNum">    2041 </span><span class="lineCov">    8173984 :               curr_alt[nop] = NO_REGS;</span>
<span class="lineNum">    2042 </span><span class="lineCov">    8173984 :               CLEAR_HARD_REG_SET (curr_alt_set[nop]);</span>
<span class="lineNum">    2043 </span><span class="lineCov">    8173984 :               curr_alt_win[nop] = true;</span>
<span class="lineNum">    2044 </span><span class="lineCov">    8173984 :               curr_alt_match_win[nop] = false;</span>
<span class="lineNum">    2045 </span><span class="lineCov">    8173984 :               curr_alt_offmemok[nop] = false;</span>
<span class="lineNum">    2046 </span><span class="lineCov">    8173984 :               curr_alt_matches[nop] = -1;</span>
<span class="lineNum">    2047 </span><span class="lineCov">    8173984 :               continue;</span>
<span class="lineNum">    2048 </span>            :             }
<span class="lineNum">    2049 </span>            : 
<span class="lineNum">    2050 </span><span class="lineCov">  249864175 :           op = no_subreg_reg_operand[nop];</span>
<span class="lineNum">    2051 </span><span class="lineCov">  249864175 :           mode = curr_operand_mode[nop];</span>
<span class="lineNum">    2052 </span>            : 
<span class="lineNum">    2053 </span><span class="lineCov">  249864175 :           win = did_match = winreg = offmemok = constmemok = false;</span>
<span class="lineNum">    2054 </span><span class="lineCov">  249864175 :           badop = true;</span>
<span class="lineNum">    2055 </span>            : 
<span class="lineNum">    2056 </span><span class="lineCov">  249864175 :           early_clobber_p = false;</span>
<span class="lineNum">    2057 </span><span class="lineCov">  249864175 :           p = curr_static_id-&gt;operand_alternative[opalt_num].constraint;</span>
<span class="lineNum">    2058 </span>            : 
<span class="lineNum">    2059 </span><span class="lineCov">  249864175 :           this_costly_alternative = this_alternative = NO_REGS;</span>
<span class="lineNum">    2060 </span>            :           /* We update set of possible hard regs besides its class
<span class="lineNum">    2061 </span>            :              because reg class might be inaccurate.  For example,
<span class="lineNum">    2062 </span>            :              union of LO_REGS (l), HI_REGS(h), and STACK_REG(k) in ARM
<span class="lineNum">    2063 </span>            :              is translated in HI_REGS because classes are merged by
<span class="lineNum">    2064 </span>            :              pairs and there is no accurate intermediate class.  */
<span class="lineNum">    2065 </span><span class="lineCov">  249864175 :           CLEAR_HARD_REG_SET (this_alternative_set);</span>
<span class="lineNum">    2066 </span><span class="lineCov">  249864175 :           CLEAR_HARD_REG_SET (this_costly_alternative_set);</span>
<span class="lineNum">    2067 </span><span class="lineCov">  249864175 :           this_alternative_win = false;</span>
<span class="lineNum">    2068 </span><span class="lineCov">  249864175 :           this_alternative_match_win = false;</span>
<span class="lineNum">    2069 </span><span class="lineCov">  249864175 :           this_alternative_offmemok = false;</span>
<span class="lineNum">    2070 </span><span class="lineCov">  249864175 :           this_alternative_matches = -1;</span>
<span class="lineNum">    2071 </span>            : 
<span class="lineNum">    2072 </span>            :           /* An empty constraint should be excluded by the fast
<span class="lineNum">    2073 </span>            :              track.  */
<span class="lineNum">    2074 </span><span class="lineCov">  249864175 :           lra_assert (*p != 0 &amp;&amp; *p != ',');</span>
<span class="lineNum">    2075 </span>            : 
<span class="lineNum">    2076 </span>            :           op_reject = 0;
<span class="lineNum">    2077 </span>            :           /* Scan this alternative's specs for this operand; set WIN
<span class="lineNum">    2078 </span>            :              if the operand fits any letter in this alternative.
<span class="lineNum">    2079 </span>            :              Otherwise, clear BADOP if this operand could fit some
<span class="lineNum">    2080 </span>            :              letter after reloads, or set WINREG if this operand could
<span class="lineNum">    2081 </span>            :              fit after reloads provided the constraint allows some
<span class="lineNum">    2082 </span>            :              registers.  */
<span class="lineNum">    2083 </span>            :           costly_p = false;
<span class="lineNum">    2084 </span><span class="lineCov">  657203685 :           do</span>
<span class="lineNum">    2085 </span>            :             {
<span class="lineNum">    2086 </span><span class="lineCov">  657203685 :               switch ((c = *p, len = CONSTRAINT_LEN (c, p)), c)</span>
<span class="lineNum">    2087 </span>            :                 {
<span class="lineNum">    2088 </span>            :                 case '\0':
<span class="lineNum">    2089 </span>            :                   len = 0;
<span class="lineNum">    2090 </span>            :                   break;
<span class="lineNum">    2091 </span><span class="lineCov">  215854656 :                 case ',':</span>
<span class="lineNum">    2092 </span><span class="lineCov">  215854656 :                   c = '\0';</span>
<span class="lineNum">    2093 </span><span class="lineCov">  215854656 :                   break;</span>
<span class="lineNum">    2094 </span>            : 
<span class="lineNum">    2095 </span><span class="lineCov">      90763 :                 case '&amp;':</span>
<span class="lineNum">    2096 </span><span class="lineCov">      90763 :                   early_clobber_p = true;</span>
<span class="lineNum">    2097 </span><span class="lineCov">      90763 :                   break;</span>
<span class="lineNum">    2098 </span>            : 
<span class="lineNum">    2099 </span><span class="lineCov">       5488 :                 case '$':</span>
<span class="lineNum">    2100 </span><span class="lineCov">       5488 :                   op_reject += LRA_MAX_REJECT;</span>
<span class="lineNum">    2101 </span><span class="lineCov">       5488 :                   break;</span>
<span class="lineNum">    2102 </span><span class="lineNoCov">          0 :                 case '^':</span>
<span class="lineNum">    2103 </span><span class="lineNoCov">          0 :                   op_reject += LRA_LOSER_COST_FACTOR;</span>
<span class="lineNum">    2104 </span><span class="lineNoCov">          0 :                   break;</span>
<span class="lineNum">    2105 </span>            : 
<span class="lineNum">    2106 </span><span class="lineNoCov">          0 :                 case '#':</span>
<span class="lineNum">    2107 </span>            :                   /* Ignore rest of this alternative.  */
<span class="lineNum">    2108 </span><span class="lineNoCov">          0 :                   c = '\0';</span>
<span class="lineNum">    2109 </span><span class="lineNoCov">          0 :                   break;</span>
<span class="lineNum">    2110 </span>            : 
<span class="lineNum">    2111 </span><span class="lineCov">   21696718 :                 case '0':  case '1':  case '2':  case '3':  case '4':</span>
<span class="lineNum">    2112 </span><span class="lineCov">   21696718 :                 case '5':  case '6':  case '7':  case '8':  case '9':</span>
<span class="lineNum">    2113 </span><span class="lineCov">   21696718 :                   {</span>
<span class="lineNum">    2114 </span><span class="lineCov">   21696718 :                     int m_hregno;</span>
<span class="lineNum">    2115 </span><span class="lineCov">   21696718 :                     bool match_p;</span>
<span class="lineNum">    2116 </span>            : 
<span class="lineNum">    2117 </span><span class="lineCov">   21696718 :                     m = strtoul (p, &amp;end, 10);</span>
<span class="lineNum">    2118 </span><span class="lineCov">   21696718 :                     p = end;</span>
<span class="lineNum">    2119 </span><span class="lineCov">   21696718 :                     len = 0;</span>
<span class="lineNum">    2120 </span><span class="lineCov">   21696718 :                     lra_assert (nop &gt; m);</span>
<span class="lineNum">    2121 </span>            : 
<span class="lineNum">    2122 </span>            :                     /* Reject matches if we don't know which operand is
<span class="lineNum">    2123 </span>            :                        bigger.  This situation would arguably be a bug in
<span class="lineNum">    2124 </span>            :                        an .md pattern, but could also occur in a user asm.  */
<span class="lineNum">    2125 </span><span class="lineCov">   65090154 :                     if (!ordered_p (GET_MODE_SIZE (biggest_mode[m]),</span>
<span class="lineNum">    2126 </span><span class="lineCov">   43393436 :                                     GET_MODE_SIZE (biggest_mode[nop])))</span>
<span class="lineNum">    2127 </span>            :                       break;
<span class="lineNum">    2128 </span>            : 
<span class="lineNum">    2129 </span>            :                     /* Don't match wrong asm insn operands for proper
<span class="lineNum">    2130 </span>            :                        diagnostic later.  */
<span class="lineNum">    2131 </span><span class="lineCov">   21696718 :                     if (INSN_CODE (curr_insn) &lt; 0</span>
<span class="lineNum">    2132 </span><span class="lineCov">      29377 :                         &amp;&amp; (curr_operand_mode[m] == BLKmode</span>
<span class="lineNum">    2133 </span><span class="lineCov">      29376 :                             || curr_operand_mode[nop] == BLKmode)</span>
<span class="lineNum">    2134 </span><span class="lineCov">          1 :                         &amp;&amp; curr_operand_mode[m] != curr_operand_mode[nop])</span>
<span class="lineNum">    2135 </span>            :                       break;
<span class="lineNum">    2136 </span>            :                     
<span class="lineNum">    2137 </span><span class="lineCov">   21696717 :                     m_hregno = get_hard_regno (*curr_id-&gt;operand_loc[m], false);</span>
<span class="lineNum">    2138 </span>            :                     /* We are supposed to match a previous operand.
<span class="lineNum">    2139 </span>            :                        If we do, we win if that one did.  If we do
<span class="lineNum">    2140 </span>            :                        not, count both of the operands as losers.
<span class="lineNum">    2141 </span>            :                        (This is too conservative, since most of the
<span class="lineNum">    2142 </span>            :                        time only a single reload insn will be needed
<span class="lineNum">    2143 </span>            :                        to make the two operands win.  As a result,
<span class="lineNum">    2144 </span>            :                        this alternative may be rejected when it is
<span class="lineNum">    2145 </span>            :                        actually desirable.)  */
<span class="lineNum">    2146 </span><span class="lineCov">   21696717 :                     match_p = false;</span>
<span class="lineNum">    2147 </span><span class="lineCov">   21696717 :                     if (operands_match_p (*curr_id-&gt;operand_loc[nop],</span>
<span class="lineNum">    2148 </span><span class="lineCov">   21696717 :                                           *curr_id-&gt;operand_loc[m], m_hregno))</span>
<span class="lineNum">    2149 </span>            :                       {
<span class="lineNum">    2150 </span>            :                         /* We should reject matching of an early
<span class="lineNum">    2151 </span>            :                            clobber operand if the matching operand is
<span class="lineNum">    2152 </span>            :                            not dying in the insn.  */
<span class="lineNum">    2153 </span><span class="lineCov">    5815431 :                         if (! curr_static_id-&gt;operand[m].early_clobber</span>
<span class="lineNum">    2154 </span><span class="lineCov">       7378 :                             || operand_reg[nop] == NULL_RTX</span>
<span class="lineNum">    2155 </span><span class="lineCov">    5830187 :                             || (find_regno_note (curr_insn, REG_DEAD,</span>
<span class="lineNum">    2156 </span>            :                                                  REGNO (op))
<span class="lineNum">    2157 </span><span class="lineCov">       8373 :                                 || REGNO (op) == REGNO (operand_reg[m])))</span>
<span class="lineNum">    2158 </span><span class="lineCov">    5815431 :                           match_p = true;</span>
<span class="lineNum">    2159 </span>            :                       }
<span class="lineNum">    2160 </span><span class="lineCov">    5815431 :                     if (match_p)</span>
<span class="lineNum">    2161 </span>            :                       {
<span class="lineNum">    2162 </span>            :                         /* If we are matching a non-offsettable
<span class="lineNum">    2163 </span>            :                            address where an offsettable address was
<span class="lineNum">    2164 </span>            :                            expected, then we must reject this
<span class="lineNum">    2165 </span>            :                            combination, because we can't reload
<span class="lineNum">    2166 </span>            :                            it.  */
<span class="lineNum">    2167 </span><span class="lineCov">    5815431 :                         if (curr_alt_offmemok[m]</span>
<span class="lineNum">    2168 </span><span class="lineCov">        325 :                             &amp;&amp; MEM_P (*curr_id-&gt;operand_loc[m])</span>
<span class="lineNum">    2169 </span><span class="lineNoCov">          0 :                             &amp;&amp; curr_alt[m] == NO_REGS &amp;&amp; ! curr_alt_win[m])</span>
<span class="lineNum">    2170 </span>            :                           continue;
<span class="lineNum">    2171 </span>            :                       }
<span class="lineNum">    2172 </span>            :                     else
<span class="lineNum">    2173 </span>            :                       {
<span class="lineNum">    2174 </span>            :                         /* Operands don't match.  Both operands must
<span class="lineNum">    2175 </span>            :                            allow a reload register, otherwise we
<span class="lineNum">    2176 </span>            :                            cannot make them match.  */
<span class="lineNum">    2177 </span><span class="lineCov">   15881286 :                         if (curr_alt[m] == NO_REGS)</span>
<span class="lineNum">    2178 </span>            :                           break;
<span class="lineNum">    2179 </span>            :                         /* Retroactively mark the operand we had to
<span class="lineNum">    2180 </span>            :                            match as a loser, if it wasn't already and
<span class="lineNum">    2181 </span>            :                            it wasn't matched to a register constraint
<span class="lineNum">    2182 </span>            :                            (e.g it might be matched by memory). */
<span class="lineNum">    2183 </span><span class="lineCov">   15859164 :                         if (curr_alt_win[m]</span>
<span class="lineNum">    2184 </span><span class="lineCov">   15414684 :                             &amp;&amp; (operand_reg[m] == NULL_RTX</span>
<span class="lineNum">    2185 </span><span class="lineCov">   15258581 :                                 || hard_regno[m] &lt; 0))</span>
<span class="lineNum">    2186 </span>            :                           {
<span class="lineNum">    2187 </span><span class="lineCov">     544611 :                             losers++;</span>
<span class="lineNum">    2188 </span><span class="lineCov">     544611 :                             reload_nregs</span>
<span class="lineNum">    2189 </span><span class="lineCov">    1089222 :                               += (ira_reg_class_max_nregs[curr_alt[m]]</span>
<span class="lineNum">    2190 </span><span class="lineCov">     544611 :                                   [GET_MODE (*curr_id-&gt;operand_loc[m])]);</span>
<span class="lineNum">    2191 </span>            :                           }
<span class="lineNum">    2192 </span>            : 
<span class="lineNum">    2193 </span>            :                         /* Prefer matching earlyclobber alternative as
<span class="lineNum">    2194 </span>            :                            it results in less hard regs required for
<span class="lineNum">    2195 </span>            :                            the insn than a non-matching earlyclobber
<span class="lineNum">    2196 </span>            :                            alternative.  */
<span class="lineNum">    2197 </span><span class="lineCov">   15859164 :                         if (curr_static_id-&gt;operand[m].early_clobber)</span>
<span class="lineNum">    2198 </span>            :                           {
<span class="lineNum">    2199 </span><span class="lineCov">      22128 :                             if (lra_dump_file != NULL)</span>
<span class="lineNum">    2200 </span><span class="lineNoCov">          0 :                               fprintf</span>
<span class="lineNum">    2201 </span><span class="lineNoCov">          0 :                                 (lra_dump_file,</span>
<span class="lineNum">    2202 </span>            :                                  &quot;            %d Matching earlyclobber alt:&quot;
<span class="lineNum">    2203 </span>            :                                  &quot; reject--\n&quot;,
<span class="lineNum">    2204 </span>            :                                  nop);
<span class="lineNum">    2205 </span><span class="lineCov">      22128 :                             reject--;</span>
<span class="lineNum">    2206 </span>            :                           }
<span class="lineNum">    2207 </span>            :                         /* Otherwise we prefer no matching
<span class="lineNum">    2208 </span>            :                            alternatives because it gives more freedom
<span class="lineNum">    2209 </span>            :                            in RA.  */
<span class="lineNum">    2210 </span><span class="lineCov">   15837036 :                         else if (operand_reg[nop] == NULL_RTX</span>
<span class="lineNum">    2211 </span><span class="lineCov">   15837036 :                                  || (find_regno_note (curr_insn, REG_DEAD,</span>
<span class="lineNum">    2212 </span>            :                                                       REGNO (operand_reg[nop]))
<span class="lineNum">    2213 </span>            :                                      == NULL_RTX))
<span class="lineNum">    2214 </span>            :                           {
<span class="lineNum">    2215 </span><span class="lineCov">   13809707 :                             if (lra_dump_file != NULL)</span>
<span class="lineNum">    2216 </span><span class="lineCov">        987 :                               fprintf</span>
<span class="lineNum">    2217 </span><span class="lineCov">        987 :                                 (lra_dump_file,</span>
<span class="lineNum">    2218 </span>            :                                  &quot;            %d Matching alt: reject+=2\n&quot;,
<span class="lineNum">    2219 </span>            :                                  nop);
<span class="lineNum">    2220 </span><span class="lineCov">   13809707 :                             reject += 2;</span>
<span class="lineNum">    2221 </span>            :                           }
<span class="lineNum">    2222 </span>            :                       }
<span class="lineNum">    2223 </span>            :                     /* If we have to reload this operand and some
<span class="lineNum">    2224 </span>            :                        previous operand also had to match the same
<span class="lineNum">    2225 </span>            :                        thing as this operand, we don't know how to do
<span class="lineNum">    2226 </span>            :                        that.  */
<span class="lineNum">    2227 </span><span class="lineCov">   21674595 :                     if (!match_p || !curr_alt_win[m])</span>
<span class="lineNum">    2228 </span>            :                       {
<span class="lineNum">    2229 </span><span class="lineCov">   34445858 :                         for (i = 0; i &lt; nop; i++)</span>
<span class="lineNum">    2230 </span><span class="lineCov">   18255304 :                           if (curr_alt_matches[i] == m)</span>
<span class="lineNum">    2231 </span>            :                             break;
<span class="lineNum">    2232 </span><span class="lineCov">   16190555 :                         if (i &lt; nop)</span>
<span class="lineNum">    2233 </span>            :                           break;
<span class="lineNum">    2234 </span>            :                       }
<span class="lineNum">    2235 </span>            :                     else
<span class="lineNum">    2236 </span>            :                       did_match = true;
<span class="lineNum">    2237 </span>            : 
<span class="lineNum">    2238 </span><span class="lineCov">   21674594 :                     this_alternative_matches = m;</span>
<span class="lineNum">    2239 </span>            :                     /* This can be fixed with reloads if the operand
<span class="lineNum">    2240 </span>            :                        we are supposed to match can be fixed with
<span class="lineNum">    2241 </span>            :                        reloads. */
<span class="lineNum">    2242 </span><span class="lineCov">   21674594 :                     badop = false;</span>
<span class="lineNum">    2243 </span><span class="lineCov">   21674594 :                     this_alternative = curr_alt[m];</span>
<span class="lineNum">    2244 </span><span class="lineCov">   21674594 :                     COPY_HARD_REG_SET (this_alternative_set, curr_alt_set[m]);</span>
<span class="lineNum">    2245 </span><span class="lineCov">   21674594 :                     winreg = this_alternative != NO_REGS;</span>
<span class="lineNum">    2246 </span><span class="lineCov">   21674594 :                     break;</span>
<span class="lineNum">    2247 </span>            :                   }
<span class="lineNum">    2248 </span>            : 
<span class="lineNum">    2249 </span><span class="lineCov">    7676380 :                 case 'g':</span>
<span class="lineNum">    2250 </span><span class="lineCov">    7676380 :                   if (MEM_P (op)</span>
<span class="lineNum">    2251 </span><span class="lineCov">    5213299 :                       || general_constant_p (op)</span>
<span class="lineNum">    2252 </span><span class="lineCov">   10852045 :                       || spilled_pseudo_p (op))</span>
<span class="lineNum">    2253 </span>            :                     win = true;
<span class="lineNum">    2254 </span><span class="lineCov">    7676380 :                   cl = GENERAL_REGS;</span>
<span class="lineNum">    2255 </span><span class="lineCov">    7676380 :                   goto reg;</span>
<span class="lineNum">    2256 </span>            : 
<span class="lineNum">    2257 </span><span class="lineCov">  377870161 :                 default:</span>
<span class="lineNum">    2258 </span><span class="lineCov">  377870161 :                   cn = lookup_constraint (p);</span>
<span class="lineNum">    2259 </span><span class="lineCov">  377870161 :                   switch (get_constraint_type (cn))</span>
<span class="lineNum">    2260 </span>            :                     {
<span class="lineNum">    2261 </span><span class="lineCov">  254495343 :                     case CT_REGISTER:</span>
<span class="lineNum">    2262 </span><span class="lineCov">  254495343 :                       cl = reg_class_for_constraint (cn);</span>
<span class="lineNum">    2263 </span><span class="lineCov">  254495343 :                       if (cl != NO_REGS)</span>
<span class="lineNum">    2264 </span>            :                         goto reg;
<span class="lineNum">    2265 </span>            :                       break;
<span class="lineNum">    2266 </span>            : 
<span class="lineNum">    2267 </span><span class="lineCov">    1136876 :                     case CT_CONST_INT:</span>
<span class="lineNum">    2268 </span><span class="lineCov">    1136876 :                       if (CONST_INT_P (op)</span>
<span class="lineNum">    2269 </span><span class="lineCov">    1136876 :                           &amp;&amp; insn_const_int_ok_for_constraint (INTVAL (op), cn))</span>
<span class="lineNum">    2270 </span>            :                         win = true;
<span class="lineNum">    2271 </span>            :                       break;
<span class="lineNum">    2272 </span>            : 
<span class="lineNum">    2273 </span><span class="lineCov">   53276060 :                     case CT_MEMORY:</span>
<span class="lineNum">    2274 </span><span class="lineCov">   53276060 :                       if (MEM_P (op)</span>
<span class="lineNum">    2275 </span><span class="lineCov">   53276060 :                           &amp;&amp; satisfies_memory_constraint_p (op, cn))</span>
<span class="lineNum">    2276 </span>            :                         win = true;
<span class="lineNum">    2277 </span><span class="lineCov">   34452378 :                       else if (spilled_pseudo_p (op))</span>
<span class="lineNum">    2278 </span><span class="lineCov">    5266517 :                         win = true;</span>
<span class="lineNum">    2279 </span>            : 
<span class="lineNum">    2280 </span>            :                       /* If we didn't already win, we can reload constants
<span class="lineNum">    2281 </span>            :                          via force_const_mem or put the pseudo value into
<span class="lineNum">    2282 </span>            :                          memory, or make other memory by reloading the
<span class="lineNum">    2283 </span>            :                          address like for 'o'.  */
<span class="lineNum">    2284 </span><span class="lineCov">  106548471 :                       if (CONST_POOL_OK_P (mode, op)</span>
<span class="lineNum">    2285 </span><span class="lineCov">   46213097 :                           || MEM_P (op) || REG_P (op)</span>
<span class="lineNum">    2286 </span>            :                           /* We can restore the equiv insn by a
<span class="lineNum">    2287 </span>            :                              reload.  */
<span class="lineNum">    2288 </span><span class="lineCov">   53830801 :                           || equiv_substition_p[nop])</span>
<span class="lineNum">    2289 </span>            :                         badop = false;
<span class="lineNum">    2290 </span>            :                       constmemok = true;
<span class="lineNum">    2291 </span>            :                       offmemok = true;
<span class="lineNum">    2292 </span>            :                       break;
<span class="lineNum">    2293 </span>            : 
<span class="lineNum">    2294 </span><span class="lineCov">    1132307 :                     case CT_ADDRESS:</span>
<span class="lineNum">    2295 </span>            :                       /* An asm operand with an address constraint
<span class="lineNum">    2296 </span>            :                          that doesn't satisfy address_operand has
<span class="lineNum">    2297 </span>            :                          is_address cleared, so that we don't try to
<span class="lineNum">    2298 </span>            :                          make a non-address fit.  */
<span class="lineNum">    2299 </span><span class="lineCov">    1132307 :                       if (!curr_static_id-&gt;operand[nop].is_address)</span>
<span class="lineNum">    2300 </span>            :                         break;
<span class="lineNum">    2301 </span>            :                       /* If we didn't already win, we can reload the address
<span class="lineNum">    2302 </span>            :                          into a base register.  */
<span class="lineNum">    2303 </span><span class="lineCov">    1132288 :                       if (satisfies_address_constraint_p (op, cn))</span>
<span class="lineNum">    2304 </span><span class="lineCov">    1132288 :                         win = true;</span>
<span class="lineNum">    2305 </span><span class="lineCov">    1132288 :                       cl = base_reg_class (VOIDmode, ADDR_SPACE_GENERIC,</span>
<span class="lineNum">    2306 </span>            :                                            ADDRESS, SCRATCH);
<span class="lineNum">    2307 </span><span class="lineCov">    1132288 :                       badop = false;</span>
<span class="lineNum">    2308 </span><span class="lineCov">    1132288 :                       goto reg;</span>
<span class="lineNum">    2309 </span>            : 
<span class="lineNum">    2310 </span><span class="lineCov">   67656204 :                     case CT_FIXED_FORM:</span>
<span class="lineNum">    2311 </span><span class="lineCov">   67656204 :                       if (constraint_satisfied_p (op, cn))</span>
<span class="lineNum">    2312 </span><span class="lineCov">   24955095 :                         win = true;</span>
<span class="lineNum">    2313 </span>            :                       break;
<span class="lineNum">    2314 </span>            : 
<span class="lineNum">    2315 </span><span class="lineCov">     173371 :                     case CT_SPECIAL_MEMORY:</span>
<span class="lineNum">    2316 </span><span class="lineCov">     173371 :                       if (MEM_P (op)</span>
<span class="lineNum">    2317 </span><span class="lineCov">     173371 :                           &amp;&amp; satisfies_memory_constraint_p (op, cn))</span>
<span class="lineNum">    2318 </span>            :                         win = true;
<span class="lineNum">    2319 </span><span class="lineCov">     141562 :                       else if (spilled_pseudo_p (op))</span>
<span class="lineNum">    2320 </span><span class="lineCov">       7902 :                         win = true;</span>
<span class="lineNum">    2321 </span>            :                       break;
<span class="lineNum">    2322 </span>            :                     }
<span class="lineNum">    2323 </span>            :                   break;
<span class="lineNum">    2324 </span>            : 
<span class="lineNum">    2325 </span><span class="lineCov">  180862173 :                 reg:</span>
<span class="lineNum">    2326 </span><span class="lineCov">  180862173 :                   this_alternative = reg_class_subunion[this_alternative][cl];</span>
<span class="lineNum">    2327 </span><span class="lineCov">  180862173 :                   IOR_HARD_REG_SET (this_alternative_set,</span>
<span class="lineNum">    2328 </span>            :                                     reg_class_contents[cl]);
<span class="lineNum">    2329 </span><span class="lineCov">  180862173 :                   if (costly_p)</span>
<span class="lineNum">    2330 </span>            :                     {
<span class="lineNum">    2331 </span><span class="lineCov">   16807534 :                       this_costly_alternative</span>
<span class="lineNum">    2332 </span><span class="lineCov">   16807534 :                         = reg_class_subunion[this_costly_alternative][cl];</span>
<span class="lineNum">    2333 </span><span class="lineCov">   16807534 :                       IOR_HARD_REG_SET (this_costly_alternative_set,</span>
<span class="lineNum">    2334 </span>            :                                         reg_class_contents[cl]);
<span class="lineNum">    2335 </span>            :                     }
<span class="lineNum">    2336 </span><span class="lineCov">  180862173 :                   if (mode == BLKmode)</span>
<span class="lineNum">    2337 </span>            :                     break;
<span class="lineNum">    2338 </span><span class="lineCov">  180862172 :                   winreg = true;</span>
<span class="lineNum">    2339 </span><span class="lineCov">  180862172 :                   if (REG_P (op))</span>
<span class="lineNum">    2340 </span>            :                     {
<span class="lineNum">    2341 </span><span class="lineCov">  108731688 :                       if (hard_regno[nop] &gt;= 0</span>
<span class="lineNum">    2342 </span><span class="lineCov">  108731688 :                           &amp;&amp; in_hard_reg_set_p (this_alternative_set,</span>
<span class="lineNum">    2343 </span>            :                                                 mode, hard_regno[nop]))
<span class="lineNum">    2344 </span>            :                         win = true;
<span class="lineNum">    2345 </span><span class="lineCov">   28747890 :                       else if (hard_regno[nop] &lt; 0</span>
<span class="lineNum">    2346 </span><span class="lineCov">   28747890 :                                &amp;&amp; in_class_p (op, this_alternative, NULL))</span>
<span class="lineNum">    2347 </span>            :                         win = true;
<span class="lineNum">    2348 </span>            :                     }
<span class="lineNum">    2349 </span>            :                   break;
<span class="lineNum">    2350 </span>            :                 }
<span class="lineNum">    2351 </span><span class="lineCov">  657203685 :               if (c != ' ' &amp;&amp; c != '\t')</span>
<span class="lineNum">    2352 </span><span class="lineCov">  657203685 :                 costly_p = c == '*';</span>
<span class="lineNum">    2353 </span>            :             }
<span class="lineNum">    2354 </span><span class="lineCov">  657203685 :           while ((p += len), c);</span>
<span class="lineNum">    2355 </span>            : 
<span class="lineNum">    2356 </span><span class="lineCov">  499728350 :           scratch_p = (operand_reg[nop] != NULL_RTX</span>
<span class="lineNum">    2357 </span><span class="lineCov">  249864175 :                        &amp;&amp; lra_former_scratch_p (REGNO (operand_reg[nop])));</span>
<span class="lineNum">    2358 </span>            :           /* Record which operands fit this alternative.  */
<span class="lineNum">    2359 </span><span class="lineCov">  249864175 :           if (win)</span>
<span class="lineNum">    2360 </span>            :             {
<span class="lineNum">    2361 </span><span class="lineCov">  141647386 :               this_alternative_win = true;</span>
<span class="lineNum">    2362 </span><span class="lineCov">  141647386 :               if (operand_reg[nop] != NULL_RTX)</span>
<span class="lineNum">    2363 </span>            :                 {
<span class="lineNum">    2364 </span><span class="lineCov">   91582565 :                   if (hard_regno[nop] &gt;= 0)</span>
<span class="lineNum">    2365 </span>            :                     {
<span class="lineNum">    2366 </span><span class="lineCov">   79937233 :                       if (in_hard_reg_set_p (this_costly_alternative_set,</span>
<span class="lineNum">    2367 </span>            :                                              mode, hard_regno[nop]))
<span class="lineNum">    2368 </span>            :                         {
<span class="lineNum">    2369 </span><span class="lineCov">    1285245 :                           if (lra_dump_file != NULL)</span>
<span class="lineNum">    2370 </span><span class="lineCov">         46 :                             fprintf (lra_dump_file,</span>
<span class="lineNum">    2371 </span>            :                                      &quot;            %d Costly set: reject++\n&quot;,
<span class="lineNum">    2372 </span>            :                                      nop);
<span class="lineNum">    2373 </span><span class="lineCov">    1285245 :                           reject++;</span>
<span class="lineNum">    2374 </span>            :                         }
<span class="lineNum">    2375 </span>            :                     }
<span class="lineNum">    2376 </span>            :                   else
<span class="lineNum">    2377 </span>            :                     {
<span class="lineNum">    2378 </span>            :                       /* Prefer won reg to spilled pseudo under other
<span class="lineNum">    2379 </span>            :                          equal conditions for possibe inheritance.  */
<span class="lineNum">    2380 </span><span class="lineCov">   11645332 :                       if (! scratch_p)</span>
<span class="lineNum">    2381 </span>            :                         {
<span class="lineNum">    2382 </span><span class="lineCov">   11523479 :                           if (lra_dump_file != NULL)</span>
<span class="lineNum">    2383 </span><span class="lineCov">        334 :                             fprintf</span>
<span class="lineNum">    2384 </span><span class="lineCov">        334 :                               (lra_dump_file,</span>
<span class="lineNum">    2385 </span>            :                                &quot;            %d Non pseudo reload: reject++\n&quot;,
<span class="lineNum">    2386 </span>            :                                nop);
<span class="lineNum">    2387 </span><span class="lineCov">   11523479 :                           reject++;</span>
<span class="lineNum">    2388 </span>            :                         }
<span class="lineNum">    2389 </span><span class="lineCov">   11645332 :                       if (in_class_p (operand_reg[nop],</span>
<span class="lineNum">    2390 </span>            :                                       this_costly_alternative, NULL))
<span class="lineNum">    2391 </span>            :                         {
<span class="lineNum">    2392 </span><span class="lineCov">     128645 :                           if (lra_dump_file != NULL)</span>
<span class="lineNum">    2393 </span><span class="lineCov">         24 :                             fprintf</span>
<span class="lineNum">    2394 </span><span class="lineCov">         24 :                               (lra_dump_file,</span>
<span class="lineNum">    2395 </span>            :                                &quot;            %d Non pseudo costly reload:&quot;
<span class="lineNum">    2396 </span>            :                                &quot; reject++\n&quot;,
<span class="lineNum">    2397 </span>            :                                nop);
<span class="lineNum">    2398 </span><span class="lineCov">     128645 :                           reject++;</span>
<span class="lineNum">    2399 </span>            :                         }
<span class="lineNum">    2400 </span>            :                     }
<span class="lineNum">    2401 </span>            :                   /* We simulate the behavior of old reload here.
<span class="lineNum">    2402 </span>            :                      Although scratches need hard registers and it
<span class="lineNum">    2403 </span>            :                      might result in spilling other pseudos, no reload
<span class="lineNum">    2404 </span>            :                      insns are generated for the scratches.  So it
<span class="lineNum">    2405 </span>            :                      might cost something but probably less than old
<span class="lineNum">    2406 </span>            :                      reload pass believes.  */
<span class="lineNum">    2407 </span><span class="lineCov">   91582565 :                   if (scratch_p)</span>
<span class="lineNum">    2408 </span>            :                     {
<span class="lineNum">    2409 </span><span class="lineCov">     125737 :                       if (lra_dump_file != NULL)</span>
<span class="lineNum">    2410 </span><span class="lineCov">         36 :                         fprintf (lra_dump_file,</span>
<span class="lineNum">    2411 </span>            :                                  &quot;            %d Scratch win: reject+=2\n&quot;,
<span class="lineNum">    2412 </span>            :                                  nop);
<span class="lineNum">    2413 </span><span class="lineCov">     125737 :                       reject += 2;</span>
<span class="lineNum">    2414 </span>            :                     }
<span class="lineNum">    2415 </span>            :                 }
<span class="lineNum">    2416 </span>            :             }
<span class="lineNum">    2417 </span><span class="lineCov">  108216789 :           else if (did_match)</span>
<span class="lineNum">    2418 </span>            :             this_alternative_match_win = true;
<span class="lineNum">    2419 </span>            :           else
<span class="lineNum">    2420 </span>            :             {
<span class="lineNum">    2421 </span><span class="lineCov">  102732898 :               int const_to_mem = 0;</span>
<span class="lineNum">    2422 </span><span class="lineCov">  102732898 :               bool no_regs_p;</span>
<span class="lineNum">    2423 </span>            : 
<span class="lineNum">    2424 </span><span class="lineCov">  102732898 :               reject += op_reject;</span>
<span class="lineNum">    2425 </span>            :               /* Never do output reload of stack pointer.  It makes
<span class="lineNum">    2426 </span>            :                  impossible to do elimination when SP is changed in
<span class="lineNum">    2427 </span>            :                  RTL.  */
<span class="lineNum">    2428 </span><span class="lineCov">  102732898 :               if (op == stack_pointer_rtx &amp;&amp; ! frame_pointer_needed</span>
<span class="lineNum">    2429 </span><span class="lineCov">       3474 :                   &amp;&amp; curr_static_id-&gt;operand[nop].type != OP_IN)</span>
<span class="lineNum">    2430 </span><span class="lineCov">   58423380 :                 goto fail;</span>
<span class="lineNum">    2431 </span>            : 
<span class="lineNum">    2432 </span>            :               /* If this alternative asks for a specific reg class, see if there
<span class="lineNum">    2433 </span>            :                  is at least one allocatable register in that class.  */
<span class="lineNum">    2434 </span><span class="lineCov">  102732898 :               no_regs_p</span>
<span class="lineNum">    2435 </span><span class="lineCov">   77509309 :                 = (this_alternative == NO_REGS</span>
<span class="lineNum">    2436 </span><span class="lineCov">  102732898 :                    || (hard_reg_set_subset_p</span>
<span class="lineNum">    2437 </span><span class="lineCov">   77509311 :                        (reg_class_contents[this_alternative],</span>
<span class="lineNum">    2438 </span>            :                         lra_no_alloc_regs)));
<span class="lineNum">    2439 </span>            : 
<span class="lineNum">    2440 </span>            :               /* For asms, verify that the class for this alternative is possible
<span class="lineNum">    2441 </span>            :                  for the mode that is specified.  */
<span class="lineNum">    2442 </span><span class="lineCov">   77509309 :               if (!no_regs_p &amp;&amp; INSN_CODE (curr_insn) &lt; 0)</span>
<span class="lineNum">    2443 </span>            :                 {
<span class="lineNum">    2444 </span>            :                   int i;
<span class="lineNum">    2445 </span><span class="lineCov">      26322 :                   for (i = 0; i &lt; FIRST_PSEUDO_REGISTER; i++)</span>
<span class="lineNum">    2446 </span><span class="lineCov">      26320 :                     if (targetm.hard_regno_mode_ok (i, mode)</span>
<span class="lineNum">    2447 </span><span class="lineCov">      26320 :                         &amp;&amp; in_hard_reg_set_p (reg_class_contents[this_alternative],</span>
<span class="lineNum">    2448 </span>            :                                               mode, i))
<span class="lineNum">    2449 </span>            :                       break;
<span class="lineNum">    2450 </span><span class="lineCov">      11846 :                   if (i == FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    2451 </span><span class="lineCov">          2 :                     winreg = false;</span>
<span class="lineNum">    2452 </span>            :                 }
<span class="lineNum">    2453 </span>            : 
<span class="lineNum">    2454 </span>            :               /* If this operand accepts a register, and if the
<span class="lineNum">    2455 </span>            :                  register class has at least one allocatable register,
<span class="lineNum">    2456 </span>            :                  then this operand can be reloaded.  */
<span class="lineNum">    2457 </span><span class="lineCov">  102732898 :               if (winreg &amp;&amp; !no_regs_p)</span>
<span class="lineNum">    2458 </span>            :                 badop = false;
<span class="lineNum">    2459 </span>            : 
<span class="lineNum">    2460 </span><span class="lineCov">   25223591 :               if (badop)</span>
<span class="lineNum">    2461 </span>            :                 {
<span class="lineNum">    2462 </span><span class="lineCov">   19895947 :                   if (lra_dump_file != NULL)</span>
<span class="lineNum">    2463 </span><span class="lineCov">        684 :                     fprintf (lra_dump_file,</span>
<span class="lineNum">    2464 </span>            :                              &quot;            alt=%d: Bad operand -- refuse\n&quot;,
<span class="lineNum">    2465 </span>            :                              nalt);
<span class="lineNum">    2466 </span><span class="lineCov">   19895947 :                   goto fail;</span>
<span class="lineNum">    2467 </span>            :                 }
<span class="lineNum">    2468 </span>            : 
<span class="lineNum">    2469 </span><span class="lineCov">   82836951 :               if (this_alternative != NO_REGS)</span>
<span class="lineNum">    2470 </span>            :                 {
<span class="lineNum">    2471 </span><span class="lineCov">   77509308 :                   HARD_REG_SET available_regs;</span>
<span class="lineNum">    2472 </span>            :                   
<span class="lineNum">    2473 </span><span class="lineCov">   77509308 :                   COPY_HARD_REG_SET (available_regs,</span>
<span class="lineNum">    2474 </span>            :                                      reg_class_contents[this_alternative]);
<span class="lineNum">    2475 </span><span class="lineCov">   77509308 :                   AND_COMPL_HARD_REG_SET</span>
<span class="lineNum">    2476 </span>            :                     (available_regs,
<span class="lineNum">    2477 </span>            :                      ira_prohibited_class_mode_regs[this_alternative][mode]);
<span class="lineNum">    2478 </span><span class="lineCov">   77509308 :                   AND_COMPL_HARD_REG_SET (available_regs, lra_no_alloc_regs);</span>
<span class="lineNum">    2479 </span><span class="lineCov">   77509308 :                   if (hard_reg_set_empty_p (available_regs))</span>
<span class="lineNum">    2480 </span>            :                     {
<span class="lineNum">    2481 </span>            :                       /* There are no hard regs holding a value of given
<span class="lineNum">    2482 </span>            :                          mode.  */
<span class="lineNum">    2483 </span><span class="lineCov">      39863 :                       if (offmemok)</span>
<span class="lineNum">    2484 </span>            :                         {
<span class="lineNum">    2485 </span><span class="lineCov">        749 :                           this_alternative = NO_REGS;</span>
<span class="lineNum">    2486 </span><span class="lineCov">        749 :                           if (lra_dump_file != NULL)</span>
<span class="lineNum">    2487 </span><span class="lineCov">          2 :                             fprintf (lra_dump_file,</span>
<span class="lineNum">    2488 </span>            :                                      &quot;            %d Using memory because of&quot;
<span class="lineNum">    2489 </span>            :                                      &quot; a bad mode: reject+=2\n&quot;,
<span class="lineNum">    2490 </span>            :                                      nop);
<span class="lineNum">    2491 </span><span class="lineCov">        749 :                           reject += 2;</span>
<span class="lineNum">    2492 </span>            :                         }
<span class="lineNum">    2493 </span>            :                       else
<span class="lineNum">    2494 </span>            :                         {
<span class="lineNum">    2495 </span><span class="lineCov">      39114 :                           if (lra_dump_file != NULL)</span>
<span class="lineNum">    2496 </span><span class="lineCov">         16 :                             fprintf (lra_dump_file,</span>
<span class="lineNum">    2497 </span>            :                                      &quot;            alt=%d: Wrong mode -- refuse\n&quot;,
<span class="lineNum">    2498 </span>            :                                      nalt);
<span class="lineNum">    2499 </span><span class="lineCov">      39114 :                           goto fail;</span>
<span class="lineNum">    2500 </span>            :                         }
<span class="lineNum">    2501 </span>            :                     }
<span class="lineNum">    2502 </span>            :                 }
<span class="lineNum">    2503 </span>            : 
<span class="lineNum">    2504 </span>            :               /* If not assigned pseudo has a class which a subset of
<span class="lineNum">    2505 </span>            :                  required reg class, it is a less costly alternative
<span class="lineNum">    2506 </span>            :                  as the pseudo still can get a hard reg of necessary
<span class="lineNum">    2507 </span>            :                  class.  */
<span class="lineNum">    2508 </span><span class="lineCov">   77470194 :               if (! no_regs_p &amp;&amp; REG_P (op) &amp;&amp; hard_regno[nop] &lt; 0</span>
<span class="lineNum">    2509 </span><span class="lineCov">   21703854 :                   &amp;&amp; (cl = get_reg_class (REGNO (op))) != NO_REGS</span>
<span class="lineNum">    2510 </span><span class="lineCov">   83854233 :                   &amp;&amp; ira_class_subset_p[this_alternative][cl])</span>
<span class="lineNum">    2511 </span>            :                 {
<span class="lineNum">    2512 </span><span class="lineCov">     140962 :                   if (lra_dump_file != NULL)</span>
<span class="lineNum">    2513 </span><span class="lineCov">         56 :                     fprintf</span>
<span class="lineNum">    2514 </span><span class="lineCov">         56 :                       (lra_dump_file,</span>
<span class="lineNum">    2515 </span>            :                        &quot;            %d Super set class reg: reject-=3\n&quot;, nop);
<span class="lineNum">    2516 </span><span class="lineCov">     140962 :                   reject -= 3;</span>
<span class="lineNum">    2517 </span>            :                 }
<span class="lineNum">    2518 </span>            : 
<span class="lineNum">    2519 </span><span class="lineCov">   82797837 :               this_alternative_offmemok = offmemok;</span>
<span class="lineNum">    2520 </span><span class="lineCov">   82797837 :               if (this_costly_alternative != NO_REGS)</span>
<span class="lineNum">    2521 </span>            :                 {
<span class="lineNum">    2522 </span><span class="lineCov">   14419722 :                   if (lra_dump_file != NULL)</span>
<span class="lineNum">    2523 </span><span class="lineCov">        143 :                     fprintf (lra_dump_file,</span>
<span class="lineNum">    2524 </span>            :                              &quot;            %d Costly loser: reject++\n&quot;, nop);
<span class="lineNum">    2525 </span><span class="lineCov">   14419722 :                   reject++;</span>
<span class="lineNum">    2526 </span>            :                 }
<span class="lineNum">    2527 </span>            :               /* If the operand is dying, has a matching constraint,
<span class="lineNum">    2528 </span>            :                  and satisfies constraints of the matched operand
<span class="lineNum">    2529 </span>            :                  which failed to satisfy the own constraints, most probably
<span class="lineNum">    2530 </span>            :                  the reload for this operand will be gone.  */
<span class="lineNum">    2531 </span><span class="lineCov">   82797837 :               if (this_alternative_matches &gt;= 0</span>
<span class="lineNum">    2532 </span><span class="lineCov">   16171707 :                   &amp;&amp; !curr_alt_win[this_alternative_matches]</span>
<span class="lineNum">    2533 </span><span class="lineCov">     775185 :                   &amp;&amp; REG_P (op)</span>
<span class="lineNum">    2534 </span><span class="lineCov">     988492 :                   &amp;&amp; find_regno_note (curr_insn, REG_DEAD, REGNO (op))</span>
<span class="lineNum">    2535 </span><span class="lineCov">   83142795 :                   &amp;&amp; (hard_regno[nop] &gt;= 0</span>
<span class="lineNum">    2536 </span><span class="lineCov">     181244 :                       ? in_hard_reg_set_p (this_alternative_set,</span>
<span class="lineNum">    2537 </span>            :                                            mode, hard_regno[nop])
<span class="lineNum">    2538 </span><span class="lineCov">      17530 :                       : in_class_p (op, this_alternative, NULL)))</span>
<span class="lineNum">    2539 </span>            :                 {
<span class="lineNum">    2540 </span><span class="lineCov">     106468 :                   if (lra_dump_file != NULL)</span>
<span class="lineNum">    2541 </span><span class="lineCov">          7 :                     fprintf</span>
<span class="lineNum">    2542 </span><span class="lineCov">          7 :                       (lra_dump_file,</span>
<span class="lineNum">    2543 </span>            :                        &quot;            %d Dying matched operand reload: reject++\n&quot;,
<span class="lineNum">    2544 </span>            :                        nop);
<span class="lineNum">    2545 </span><span class="lineCov">     106468 :                   reject++;</span>
<span class="lineNum">    2546 </span>            :                 }
<span class="lineNum">    2547 </span>            :               else
<span class="lineNum">    2548 </span>            :                 {
<span class="lineNum">    2549 </span>            :                   /* Strict_low_part requires to reload the register
<span class="lineNum">    2550 </span>            :                      not the sub-register.  In this case we should
<span class="lineNum">    2551 </span>            :                      check that a final reload hard reg can hold the
<span class="lineNum">    2552 </span>            :                      value mode.  */
<span class="lineNum">    2553 </span><span class="lineCov">   82691369 :                   if (curr_static_id-&gt;operand[nop].strict_low</span>
<span class="lineNum">    2554 </span><span class="lineCov">         55 :                       &amp;&amp; REG_P (op)</span>
<span class="lineNum">    2555 </span><span class="lineCov">         50 :                       &amp;&amp; hard_regno[nop] &lt; 0</span>
<span class="lineNum">    2556 </span><span class="lineCov">         20 :                       &amp;&amp; GET_CODE (*curr_id-&gt;operand_loc[nop]) == SUBREG</span>
<span class="lineNum">    2557 </span><span class="lineCov">         20 :                       &amp;&amp; ira_class_hard_regs_num[this_alternative] &gt; 0</span>
<span class="lineNum">    2558 </span><span class="lineCov">   82691389 :                       &amp;&amp; (!targetm.hard_regno_mode_ok</span>
<span class="lineNum">    2559 </span><span class="lineCov">         20 :                           (ira_class_hard_regs[this_alternative][0],</span>
<span class="lineNum">    2560 </span><span class="lineCov">         20 :                            GET_MODE (*curr_id-&gt;operand_loc[nop]))))</span>
<span class="lineNum">    2561 </span>            :                     {
<span class="lineNum">    2562 </span><span class="lineNoCov">          0 :                       if (lra_dump_file != NULL)</span>
<span class="lineNum">    2563 </span><span class="lineNoCov">          0 :                         fprintf</span>
<span class="lineNum">    2564 </span><span class="lineNoCov">          0 :                           (lra_dump_file,</span>
<span class="lineNum">    2565 </span>            :                            &quot;            alt=%d: Strict low subreg reload -- refuse\n&quot;,
<span class="lineNum">    2566 </span>            :                            nalt);
<span class="lineNum">    2567 </span><span class="lineNoCov">          0 :                       goto fail;</span>
<span class="lineNum">    2568 </span>            :                     }
<span class="lineNum">    2569 </span><span class="lineCov">   82691369 :                   losers++;</span>
<span class="lineNum">    2570 </span>            :                 }
<span class="lineNum">    2571 </span><span class="lineCov">   82797837 :               if (operand_reg[nop] != NULL_RTX</span>
<span class="lineNum">    2572 </span>            :                   /* Output operands and matched input operands are
<span class="lineNum">    2573 </span>            :                      not inherited.  The following conditions do not
<span class="lineNum">    2574 </span>            :                      exactly describe the previous statement but they
<span class="lineNum">    2575 </span>            :                      are pretty close.  */
<span class="lineNum">    2576 </span><span class="lineCov">   30775793 :                   &amp;&amp; curr_static_id-&gt;operand[nop].type != OP_OUT</span>
<span class="lineNum">    2577 </span><span class="lineCov">   11225383 :                   &amp;&amp; (this_alternative_matches &lt; 0</span>
<span class="lineNum">    2578 </span><span class="lineCov">    6225036 :                       || curr_static_id-&gt;operand[nop].type != OP_IN))</span>
<span class="lineNum">    2579 </span>            :                 {
<span class="lineNum">    2580 </span><span class="lineNoCov">          0 :                   int last_reload = (lra_reg_info[ORIGINAL_REGNO</span>
<span class="lineNum">    2581 </span><span class="lineCov">    5000347 :                                                   (operand_reg[nop])]</span>
<span class="lineNum">    2582 </span><span class="lineCov">    5000347 :                                      .last_reload);</span>
<span class="lineNum">    2583 </span>            : 
<span class="lineNum">    2584 </span>            :                   /* The value of reload_sum has sense only if we
<span class="lineNum">    2585 </span>            :                      process insns in their order.  It happens only on
<span class="lineNum">    2586 </span>            :                      the first constraints sub-pass when we do most of
<span class="lineNum">    2587 </span>            :                      reload work.  */
<span class="lineNum">    2588 </span><span class="lineCov">    5000347 :                   if (lra_constraint_iter == 1 &amp;&amp; last_reload &gt; bb_reload_num)</span>
<span class="lineNum">    2589 </span><span class="lineCov">     871426 :                     reload_sum += last_reload - bb_reload_num;</span>
<span class="lineNum">    2590 </span>            :                 }
<span class="lineNum">    2591 </span>            :               /* If this is a constant that is reloaded into the
<span class="lineNum">    2592 </span>            :                  desired class by copying it to memory first, count
<span class="lineNum">    2593 </span>            :                  that as another reload.  This is consistent with
<span class="lineNum">    2594 </span>            :                  other code and is required to avoid choosing another
<span class="lineNum">    2595 </span>            :                  alternative when the constant is moved into memory.
<span class="lineNum">    2596 </span>            :                  Note that the test here is precisely the same as in
<span class="lineNum">    2597 </span>            :                  the code below that calls force_const_mem.  */
<span class="lineNum">    2598 </span><span class="lineCov">  122177455 :               if (CONST_POOL_OK_P (mode, op)</span>
<span class="lineNum">    2599 </span><span class="lineCov">  102487646 :                   &amp;&amp; ((targetm.preferred_reload_class</span>
<span class="lineNum">    2600 </span><span class="lineCov">   19689809 :                        (op, this_alternative) == NO_REGS)</span>
<span class="lineNum">    2601 </span><span class="lineCov">   18984944 :                       || no_input_reloads_p))</span>
<span class="lineNum">    2602 </span>            :                 {
<span class="lineNum">    2603 </span><span class="lineCov">     704865 :                   const_to_mem = 1;</span>
<span class="lineNum">    2604 </span><span class="lineCov">     704865 :                   if (! no_regs_p)</span>
<span class="lineNum">    2605 </span><span class="lineCov">     409968 :                     losers++;</span>
<span class="lineNum">    2606 </span>            :                 }
<span class="lineNum">    2607 </span>            : 
<span class="lineNum">    2608 </span>            :               /* Alternative loses if it requires a type of reload not
<span class="lineNum">    2609 </span>            :                  permitted for this insn.  We can always reload
<span class="lineNum">    2610 </span>            :                  objects with a REG_UNUSED note.  */
<span class="lineNum">    2611 </span><span class="lineCov">   82797837 :               if ((curr_static_id-&gt;operand[nop].type != OP_IN</span>
<span class="lineNum">    2612 </span><span class="lineCov">   44406610 :                    &amp;&amp; no_output_reloads_p</span>
<span class="lineNum">    2613 </span><span class="lineNoCov">          0 :                    &amp;&amp; ! find_reg_note (curr_insn, REG_UNUSED, op))</span>
<span class="lineNum">    2614 </span><span class="lineCov">   82797837 :                   || (curr_static_id-&gt;operand[nop].type != OP_OUT</span>
<span class="lineNum">    2615 </span><span class="lineCov">   38391324 :                       &amp;&amp; no_input_reloads_p &amp;&amp; ! const_to_mem)</span>
<span class="lineNum">    2616 </span><span class="lineCov">  165595674 :                   || (this_alternative_matches &gt;= 0</span>
<span class="lineNum">    2617 </span><span class="lineCov">   16171707 :                       &amp;&amp; (no_input_reloads_p</span>
<span class="lineNum">    2618 </span><span class="lineCov">   16171707 :                           || (no_output_reloads_p</span>
<span class="lineNum">    2619 </span><span class="lineNoCov">          0 :                               &amp;&amp; (curr_static_id-&gt;operand</span>
<span class="lineNum">    2620 </span><span class="lineNoCov">          0 :                                   [this_alternative_matches].type != OP_IN)</span>
<span class="lineNum">    2621 </span><span class="lineNoCov">          0 :                               &amp;&amp; ! find_reg_note (curr_insn, REG_UNUSED,</span>
<span class="lineNum">    2622 </span>            :                                                   no_subreg_reg_operand
<span class="lineNum">    2623 </span><span class="lineNoCov">          0 :                                                   [this_alternative_matches])))))</span>
<span class="lineNum">    2624 </span>            :                 {
<span class="lineNum">    2625 </span><span class="lineNoCov">          0 :                   if (lra_dump_file != NULL)</span>
<span class="lineNum">    2626 </span><span class="lineNoCov">          0 :                     fprintf</span>
<span class="lineNum">    2627 </span><span class="lineNoCov">          0 :                       (lra_dump_file,</span>
<span class="lineNum">    2628 </span>            :                        &quot;            alt=%d: No input/otput reload -- refuse\n&quot;,
<span class="lineNum">    2629 </span>            :                        nalt);
<span class="lineNum">    2630 </span><span class="lineNoCov">          0 :                   goto fail;</span>
<span class="lineNum">    2631 </span>            :                 }
<span class="lineNum">    2632 </span>            : 
<span class="lineNum">    2633 </span>            :               /* Alternative loses if it required class pseudo can not
<span class="lineNum">    2634 </span>            :                  hold value of required mode.  Such insns can be
<span class="lineNum">    2635 </span>            :                  described by insn definitions with mode iterators.  */
<span class="lineNum">    2636 </span><span class="lineCov">   82797837 :               if (GET_MODE (*curr_id-&gt;operand_loc[nop]) != VOIDmode</span>
<span class="lineNum">    2637 </span><span class="lineCov">   63675090 :                   &amp;&amp; ! hard_reg_set_empty_p (this_alternative_set)</span>
<span class="lineNum">    2638 </span>            :                   /* It is common practice for constraints to use a
<span class="lineNum">    2639 </span>            :                      class which does not have actually enough regs to
<span class="lineNum">    2640 </span>            :                      hold the value (e.g. x86 AREG for mode requiring
<span class="lineNum">    2641 </span>            :                      more one general reg).  Therefore we have 2
<span class="lineNum">    2642 </span>            :                      conditions to check that the reload pseudo can
<span class="lineNum">    2643 </span>            :                      not hold the mode value.  */
<span class="lineNum">    2644 </span><span class="lineCov">   58580054 :                   &amp;&amp; (!targetm.hard_regno_mode_ok</span>
<span class="lineNum">    2645 </span><span class="lineCov">   58580054 :                       (ira_class_hard_regs[this_alternative][0],</span>
<span class="lineNum">    2646 </span>            :                        GET_MODE (*curr_id-&gt;operand_loc[nop])))
<span class="lineNum">    2647 </span>            :                   /* The above condition is not enough as the first
<span class="lineNum">    2648 </span>            :                      reg in ira_class_hard_regs can be not aligned for
<span class="lineNum">    2649 </span>            :                      multi-words mode values.  */
<span class="lineNum">    2650 </span><span class="lineCov">   82797837 :                   &amp;&amp; (prohibited_class_reg_set_mode_p</span>
<span class="lineNum">    2651 </span><span class="lineNoCov">          0 :                       (this_alternative, this_alternative_set,</span>
<span class="lineNum">    2652 </span><span class="lineNoCov">          0 :                        GET_MODE (*curr_id-&gt;operand_loc[nop]))))</span>
<span class="lineNum">    2653 </span>            :                 {
<span class="lineNum">    2654 </span><span class="lineNoCov">          0 :                   if (lra_dump_file != NULL)</span>
<span class="lineNum">    2655 </span><span class="lineNoCov">          0 :                     fprintf (lra_dump_file,</span>
<span class="lineNum">    2656 </span>            :                              &quot;            alt=%d: reload pseudo for op %d &quot;
<span class="lineNum">    2657 </span>            :                              &quot; can not hold the mode value -- refuse\n&quot;,
<span class="lineNum">    2658 </span>            :                              nalt, nop);
<span class="lineNum">    2659 </span><span class="lineNoCov">          0 :                   goto fail;</span>
<span class="lineNum">    2660 </span>            :                 }
<span class="lineNum">    2661 </span>            : 
<span class="lineNum">    2662 </span>            :               /* Check strong discouragement of reload of non-constant
<span class="lineNum">    2663 </span>            :                  into class THIS_ALTERNATIVE.  */
<span class="lineNum">    2664 </span><span class="lineCov">   63107893 :               if (! CONSTANT_P (op) &amp;&amp; ! no_regs_p</span>
<span class="lineNum">    2665 </span><span class="lineCov">  140872984 :                   &amp;&amp; (targetm.preferred_reload_class</span>
<span class="lineNum">    2666 </span><span class="lineCov">   58075147 :                       (op, this_alternative) == NO_REGS</span>
<span class="lineNum">    2667 </span><span class="lineCov">   49984671 :                       || (curr_static_id-&gt;operand[nop].type == OP_OUT</span>
<span class="lineNum">    2668 </span><span class="lineCov">   35770101 :                           &amp;&amp; (targetm.preferred_output_reload_class</span>
<span class="lineNum">    2669 </span><span class="lineCov">   35770101 :                               (op, this_alternative) == NO_REGS))))</span>
<span class="lineNum">    2670 </span>            :                 {
<span class="lineNum">    2671 </span><span class="lineCov">    8136170 :                   if (lra_dump_file != NULL)</span>
<span class="lineNum">    2672 </span><span class="lineCov">          8 :                     fprintf (lra_dump_file,</span>
<span class="lineNum">    2673 </span>            :                              &quot;            %d Non-prefered reload: reject+=%d\n&quot;,
<span class="lineNum">    2674 </span>            :                              nop, LRA_MAX_REJECT);
<span class="lineNum">    2675 </span><span class="lineCov">    8136170 :                   reject += LRA_MAX_REJECT;</span>
<span class="lineNum">    2676 </span>            :                 }
<span class="lineNum">    2677 </span>            : 
<span class="lineNum">    2678 </span><span class="lineCov">   82797837 :               if (! (MEM_P (op) &amp;&amp; offmemok)</span>
<span class="lineNum">    2679 </span><span class="lineCov">   82797836 :                   &amp;&amp; ! (const_to_mem &amp;&amp; constmemok))</span>
<span class="lineNum">    2680 </span>            :                 {
<span class="lineNum">    2681 </span>            :                   /* We prefer to reload pseudos over reloading other
<span class="lineNum">    2682 </span>            :                      things, since such reloads may be able to be
<span class="lineNum">    2683 </span>            :                      eliminated later.  So bump REJECT in other cases.
<span class="lineNum">    2684 </span>            :                      Don't do this in the case where we are forcing a
<span class="lineNum">    2685 </span>            :                      constant into memory and it will then win since
<span class="lineNum">    2686 </span>            :                      we don't want to have a different alternative
<span class="lineNum">    2687 </span>            :                      match then.  */
<span class="lineNum">    2688 </span><span class="lineCov">   82399153 :                   if (! (REG_P (op) &amp;&amp; REGNO (op) &gt;= FIRST_PSEUDO_REGISTER))</span>
<span class="lineNum">    2689 </span>            :                     {
<span class="lineNum">    2690 </span><span class="lineCov">   60106224 :                       if (lra_dump_file != NULL)</span>
<span class="lineNum">    2691 </span><span class="lineCov">       1873 :                         fprintf</span>
<span class="lineNum">    2692 </span><span class="lineCov">       1873 :                           (lra_dump_file,</span>
<span class="lineNum">    2693 </span>            :                            &quot;            %d Non-pseudo reload: reject+=2\n&quot;,
<span class="lineNum">    2694 </span>            :                            nop);
<span class="lineNum">    2695 </span><span class="lineCov">   60106224 :                       reject += 2;</span>
<span class="lineNum">    2696 </span>            :                     }
<span class="lineNum">    2697 </span>            : 
<span class="lineNum">    2698 </span><span class="lineCov">   82399153 :                   if (! no_regs_p)</span>
<span class="lineNum">    2699 </span><span class="lineCov">   77366407 :                     reload_nregs</span>
<span class="lineNum">    2700 </span><span class="lineCov">   77366407 :                       += ira_reg_class_max_nregs[this_alternative][mode];</span>
<span class="lineNum">    2701 </span>            : 
<span class="lineNum">    2702 </span><span class="lineCov">   82399153 :                   if (SMALL_REGISTER_CLASS_P (this_alternative))</span>
<span class="lineNum">    2703 </span>            :                     {
<span class="lineNum">    2704 </span><span class="lineCov">     652425 :                       if (lra_dump_file != NULL)</span>
<span class="lineNum">    2705 </span><span class="lineCov">        112 :                         fprintf</span>
<span class="lineNum">    2706 </span><span class="lineCov">        112 :                           (lra_dump_file,</span>
<span class="lineNum">    2707 </span>            :                            &quot;            %d Small class reload: reject+=%d\n&quot;,
<span class="lineNum">    2708 </span>            :                            nop, LRA_LOSER_COST_FACTOR / 2);
<span class="lineNum">    2709 </span><span class="lineCov">     652425 :                       reject += LRA_LOSER_COST_FACTOR / 2;</span>
<span class="lineNum">    2710 </span>            :                     }
<span class="lineNum">    2711 </span>            :                 }
<span class="lineNum">    2712 </span>            : 
<span class="lineNum">    2713 </span>            :               /* We are trying to spill pseudo into memory.  It is
<span class="lineNum">    2714 </span>            :                  usually more costly than moving to a hard register
<span class="lineNum">    2715 </span>            :                  although it might takes the same number of
<span class="lineNum">    2716 </span>            :                  reloads.
<span class="lineNum">    2717 </span>            : 
<span class="lineNum">    2718 </span>            :                  Non-pseudo spill may happen also.  Suppose a target allows both
<span class="lineNum">    2719 </span>            :                  register and memory in the operand constraint alternatives,
<span class="lineNum">    2720 </span>            :                  then it's typical that an eliminable register has a substition
<span class="lineNum">    2721 </span>            :                  of &quot;base + offset&quot; which can either be reloaded by a simple
<span class="lineNum">    2722 </span>            :                  &quot;new_reg &lt;= base + offset&quot; which will match the register
<span class="lineNum">    2723 </span>            :                  constraint, or a similar reg addition followed by further spill
<span class="lineNum">    2724 </span>            :                  to and reload from memory which will match the memory
<span class="lineNum">    2725 </span>            :                  constraint, but this memory spill will be much more costly
<span class="lineNum">    2726 </span>            :                  usually.
<span class="lineNum">    2727 </span>            : 
<span class="lineNum">    2728 </span>            :                  Code below increases the reject for both pseudo and non-pseudo
<span class="lineNum">    2729 </span>            :                  spill.  */
<span class="lineNum">    2730 </span><span class="lineCov">   82797837 :               if (no_regs_p</span>
<span class="lineNum">    2731 </span><span class="lineCov">    5327643 :                   &amp;&amp; !(MEM_P (op) &amp;&amp; offmemok)</span>
<span class="lineNum">    2732 </span><span class="lineCov">    5327643 :                   &amp;&amp; !(REG_P (op) &amp;&amp; hard_regno[nop] &lt; 0))</span>
<span class="lineNum">    2733 </span>            :                 {
<span class="lineNum">    2734 </span><span class="lineCov">    4954884 :                   if (lra_dump_file != NULL)</span>
<span class="lineNum">    2735 </span><span class="lineCov">         43 :                     fprintf</span>
<span class="lineNum">    2736 </span><span class="lineCov">         46 :                       (lra_dump_file,</span>
<span class="lineNum">    2737 </span>            :                        &quot;            %d Spill %spseudo into memory: reject+=3\n&quot;,
<span class="lineNum">    2738 </span>            :                        nop, REG_P (op) ? &quot;&quot; : &quot;Non-&quot;);
<span class="lineNum">    2739 </span><span class="lineCov">    4954884 :                   reject += 3;</span>
<span class="lineNum">    2740 </span><span class="lineCov">    4954884 :                   if (VECTOR_MODE_P (mode))</span>
<span class="lineNum">    2741 </span>            :                     {
<span class="lineNum">    2742 </span>            :                       /* Spilling vectors into memory is usually more
<span class="lineNum">    2743 </span>            :                          costly as they contain big values.  */
<span class="lineNum">    2744 </span><span class="lineCov">      72486 :                       if (lra_dump_file != NULL)</span>
<span class="lineNum">    2745 </span><span class="lineNoCov">          0 :                         fprintf</span>
<span class="lineNum">    2746 </span><span class="lineNoCov">          0 :                           (lra_dump_file,</span>
<span class="lineNum">    2747 </span>            :                            &quot;            %d Spill vector pseudo: reject+=2\n&quot;,
<span class="lineNum">    2748 </span>            :                            nop);
<span class="lineNum">    2749 </span><span class="lineCov">      72486 :                       reject += 2;</span>
<span class="lineNum">    2750 </span>            :                     }
<span class="lineNum">    2751 </span>            :                 }
<span class="lineNum">    2752 </span>            : 
<span class="lineNum">    2753 </span>            :               /* When we use an operand requiring memory in given
<span class="lineNum">    2754 </span>            :                  alternative, the insn should write *and* read the
<span class="lineNum">    2755 </span>            :                  value to/from memory it is costly in comparison with
<span class="lineNum">    2756 </span>            :                  an insn alternative which does not use memory
<span class="lineNum">    2757 </span>            :                  (e.g. register or immediate operand).  We exclude
<span class="lineNum">    2758 </span>            :                  memory operand for such case as we can satisfy the
<span class="lineNum">    2759 </span>            :                  memory constraints by reloading address.  */
<span class="lineNum">    2760 </span><span class="lineCov">   82797837 :               if (no_regs_p &amp;&amp; offmemok &amp;&amp; !MEM_P (op))</span>
<span class="lineNum">    2761 </span>            :                 {
<span class="lineNum">    2762 </span><span class="lineCov">    5327501 :                   if (lra_dump_file != NULL)</span>
<span class="lineNum">    2763 </span><span class="lineCov">         77 :                     fprintf</span>
<span class="lineNum">    2764 </span><span class="lineCov">         77 :                       (lra_dump_file,</span>
<span class="lineNum">    2765 </span>            :                        &quot;            Using memory insn operand %d: reject+=3\n&quot;,
<span class="lineNum">    2766 </span>            :                        nop);
<span class="lineNum">    2767 </span><span class="lineCov">    5327501 :                   reject += 3;</span>
<span class="lineNum">    2768 </span>            :                 }
<span class="lineNum">    2769 </span>            :               
<span class="lineNum">    2770 </span>            :               /* If reload requires moving value through secondary
<span class="lineNum">    2771 </span>            :                  memory, it will need one more insn at least.  */
<span class="lineNum">    2772 </span><span class="lineCov">   82797837 :               if (this_alternative != NO_REGS </span>
<span class="lineNum">    2773 </span><span class="lineCov">   77469445 :                   &amp;&amp; REG_P (op) &amp;&amp; (cl = get_reg_class (REGNO (op))) != NO_REGS</span>
<span class="lineNum">    2774 </span><span class="lineCov">   98750501 :                   &amp;&amp; ((curr_static_id-&gt;operand[nop].type != OP_OUT</span>
<span class="lineNum">    2775 </span><span class="lineCov">    7177660 :                        &amp;&amp; targetm.secondary_memory_needed (GET_MODE (op), cl,</span>
<span class="lineNum">    2776 </span>            :                                                            this_alternative))
<span class="lineNum">    2777 </span><span class="lineCov">   14923983 :                       || (curr_static_id-&gt;operand[nop].type != OP_IN</span>
<span class="lineNum">    2778 </span><span class="lineCov">    8775050 :                           &amp;&amp; (targetm.secondary_memory_needed</span>
<span class="lineNum">    2779 </span><span class="lineCov">    8775050 :                               (GET_MODE (op), this_alternative, cl)))))</span>
<span class="lineNum">    2780 </span><span class="lineCov">    7123744 :                 losers++;</span>
<span class="lineNum">    2781 </span>            : 
<span class="lineNum">    2782 </span>            :               /* Input reloads can be inherited more often than output
<span class="lineNum">    2783 </span>            :                  reloads can be removed, so penalize output
<span class="lineNum">    2784 </span>            :                  reloads.  */
<span class="lineNum">    2785 </span><span class="lineCov">   82797837 :               if (!REG_P (op) || curr_static_id-&gt;operand[nop].type != OP_IN)</span>
<span class="lineNum">    2786 </span>            :                 {
<span class="lineNum">    2787 </span><span class="lineCov">   71572546 :                   if (lra_dump_file != NULL)</span>
<span class="lineNum">    2788 </span><span class="lineCov">       2271 :                     fprintf</span>
<span class="lineNum">    2789 </span><span class="lineCov">       2271 :                       (lra_dump_file,</span>
<span class="lineNum">    2790 </span>            :                        &quot;            %d Non input pseudo reload: reject++\n&quot;,
<span class="lineNum">    2791 </span>            :                        nop);
<span class="lineNum">    2792 </span><span class="lineCov">   71572546 :                   reject++;</span>
<span class="lineNum">    2793 </span>            :                 }
<span class="lineNum">    2794 </span>            : 
<span class="lineNum">    2795 </span><span class="lineCov">   82797837 :               if (MEM_P (op) &amp;&amp; offmemok)</span>
<span class="lineNum">    2796 </span><span class="lineCov">          1 :                 addr_losers++;</span>
<span class="lineNum">    2797 </span><span class="lineCov">   82797836 :               else if (curr_static_id-&gt;operand[nop].type == OP_INOUT)</span>
<span class="lineNum">    2798 </span>            :                 {
<span class="lineNum">    2799 </span><span class="lineCov">         97 :                   if (lra_dump_file != NULL)</span>
<span class="lineNum">    2800 </span><span class="lineNoCov">          0 :                     fprintf</span>
<span class="lineNum">    2801 </span><span class="lineNoCov">          0 :                       (lra_dump_file,</span>
<span class="lineNum">    2802 </span>            :                        &quot;            %d Input/Output reload: reject+=%d\n&quot;,
<span class="lineNum">    2803 </span>            :                        nop, LRA_LOSER_COST_FACTOR);
<span class="lineNum">    2804 </span><span class="lineCov">         97 :                   reject += LRA_LOSER_COST_FACTOR;</span>
<span class="lineNum">    2805 </span>            :                 }
<span class="lineNum">    2806 </span>            :             }
<span class="lineNum">    2807 </span>            : 
<span class="lineNum">    2808 </span><span class="lineCov">  229929114 :           if (early_clobber_p &amp;&amp; ! scratch_p)</span>
<span class="lineNum">    2809 </span>            :             {
<span class="lineNum">    2810 </span><span class="lineCov">      80405 :               if (lra_dump_file != NULL)</span>
<span class="lineNum">    2811 </span><span class="lineCov">         21 :                 fprintf (lra_dump_file,</span>
<span class="lineNum">    2812 </span>            :                          &quot;            %d Early clobber: reject++\n&quot;, nop);
<span class="lineNum">    2813 </span><span class="lineCov">      80405 :               reject++;</span>
<span class="lineNum">    2814 </span>            :             }
<span class="lineNum">    2815 </span>            :           /* ??? We check early clobbers after processing all operands
<span class="lineNum">    2816 </span>            :              (see loop below) and there we update the costs more.
<span class="lineNum">    2817 </span>            :              Should we update the cost (may be approximately) here
<span class="lineNum">    2818 </span>            :              because of early clobber register reloads or it is a rare
<span class="lineNum">    2819 </span>            :              or non-important thing to be worth to do it.  */
<span class="lineNum">    2820 </span><span class="lineCov">  459858228 :           overall = (losers * LRA_LOSER_COST_FACTOR + reject</span>
<span class="lineNum">    2821 </span><span class="lineCov">  229929114 :                      - (addr_losers == losers ? static_reject : 0));</span>
<span class="lineNum">    2822 </span><span class="lineCov">  229929114 :           if ((best_losers == 0 || losers != 0) &amp;&amp; best_overall &lt; overall)</span>
<span class="lineNum">    2823 </span>            :             {
<span class="lineNum">    2824 </span><span class="lineCov">   38488319 :               if (lra_dump_file != NULL)</span>
<span class="lineNum">    2825 </span><span class="lineCov">       1219 :                 fprintf (lra_dump_file,</span>
<span class="lineNum">    2826 </span>            :                          &quot;            alt=%d,overall=%d,losers=%d -- refuse\n&quot;,
<span class="lineNum">    2827 </span>            :                          nalt, overall, losers);
<span class="lineNum">    2828 </span><span class="lineCov">   38488319 :               goto fail;</span>
<span class="lineNum">    2829 </span>            :             }
<span class="lineNum">    2830 </span>            : 
<span class="lineNum">    2831 </span><span class="lineCov">  191440795 :           if (update_and_check_small_class_inputs (nop, this_alternative))</span>
<span class="lineNum">    2832 </span>            :             {
<span class="lineNum">    2833 </span><span class="lineNoCov">          0 :               if (lra_dump_file != NULL)</span>
<span class="lineNum">    2834 </span><span class="lineNoCov">          0 :                 fprintf (lra_dump_file,</span>
<span class="lineNum">    2835 </span>            :                          &quot;            alt=%d, not enough small class regs -- refuse\n&quot;,
<span class="lineNum">    2836 </span>            :                          nalt);
<span class="lineNum">    2837 </span><span class="lineNoCov">          0 :               goto fail;</span>
<span class="lineNum">    2838 </span>            :             }
<span class="lineNum">    2839 </span><span class="lineCov">  191440795 :           curr_alt[nop] = this_alternative;</span>
<span class="lineNum">    2840 </span><span class="lineCov">  191440795 :           COPY_HARD_REG_SET (curr_alt_set[nop], this_alternative_set);</span>
<span class="lineNum">    2841 </span><span class="lineCov">  191440795 :           curr_alt_win[nop] = this_alternative_win;</span>
<span class="lineNum">    2842 </span><span class="lineCov">  191440795 :           curr_alt_match_win[nop] = this_alternative_match_win;</span>
<span class="lineNum">    2843 </span><span class="lineCov">  191440795 :           curr_alt_offmemok[nop] = this_alternative_offmemok;</span>
<span class="lineNum">    2844 </span><span class="lineCov">  191440795 :           curr_alt_matches[nop] = this_alternative_matches;</span>
<span class="lineNum">    2845 </span>            : 
<span class="lineNum">    2846 </span><span class="lineCov">  382881590 :           if (this_alternative_matches &gt;= 0</span>
<span class="lineNum">    2847 </span><span class="lineCov">  191440795 :               &amp;&amp; !did_match &amp;&amp; !this_alternative_win)</span>
<span class="lineNum">    2848 </span><span class="lineCov">    5260023 :             curr_alt_win[this_alternative_matches] = false;</span>
<span class="lineNum">    2849 </span>            : 
<span class="lineNum">    2850 </span><span class="lineCov">  191440795 :           if (early_clobber_p &amp;&amp; operand_reg[nop] != NULL_RTX)</span>
<span class="lineNum">    2851 </span><span class="lineCov">      90616 :             early_clobbered_nops[early_clobbered_regs_num++] = nop;</span>
<span class="lineNum">    2852 </span>            :         }
<span class="lineNum">    2853 </span>            : 
<span class="lineNum">    2854 </span><span class="lineCov">   68104711 :       if (curr_insn_set != NULL_RTX &amp;&amp; n_operands == 2</span>
<span class="lineNum">    2855 </span>            :           /* Prevent processing non-move insns.  */
<span class="lineNum">    2856 </span><span class="lineCov">   54994963 :           &amp;&amp; (GET_CODE (SET_SRC (curr_insn_set)) == SUBREG</span>
<span class="lineNum">    2857 </span><span class="lineCov">   53707651 :               || SET_SRC (curr_insn_set) == no_subreg_reg_operand[1])</span>
<span class="lineNum">    2858 </span><span class="lineCov">  119484815 :           &amp;&amp; ((! curr_alt_win[0] &amp;&amp; ! curr_alt_win[1]</span>
<span class="lineNum">    2859 </span><span class="lineCov">    2403105 :                &amp;&amp; REG_P (no_subreg_reg_operand[0])</span>
<span class="lineNum">    2860 </span><span class="lineCov">     843873 :                &amp;&amp; REG_P (no_subreg_reg_operand[1])</span>
<span class="lineNum">    2861 </span><span class="lineCov">     479045 :                &amp;&amp; (reg_in_class_p (no_subreg_reg_operand[0], curr_alt[1])</span>
<span class="lineNum">    2862 </span><span class="lineCov">     341228 :                    || reg_in_class_p (no_subreg_reg_operand[1], curr_alt[0])))</span>
<span class="lineNum">    2863 </span><span class="lineCov">   48721455 :               || (! curr_alt_win[0] &amp;&amp; curr_alt_win[1]</span>
<span class="lineNum">    2864 </span><span class="lineCov">   15012519 :                   &amp;&amp; REG_P (no_subreg_reg_operand[1])</span>
<span class="lineNum">    2865 </span>            :                   /* Check that we reload memory not the memory
<span class="lineNum">    2866 </span>            :                      address.  */
<span class="lineNum">    2867 </span><span class="lineCov">    7476798 :                   &amp;&amp; ! (curr_alt_offmemok[0]</span>
<span class="lineNum">    2868 </span><span class="lineCov">      97932 :                         &amp;&amp; MEM_P (no_subreg_reg_operand[0]))</span>
<span class="lineNum">    2869 </span><span class="lineCov">    7476798 :                   &amp;&amp; reg_in_class_p (no_subreg_reg_operand[1], curr_alt[0]))</span>
<span class="lineNum">    2870 </span><span class="lineCov">   41757366 :               || (curr_alt_win[0] &amp;&amp; ! curr_alt_win[1]</span>
<span class="lineNum">    2871 </span><span class="lineCov">    5169882 :                   &amp;&amp; REG_P (no_subreg_reg_operand[0])</span>
<span class="lineNum">    2872 </span>            :                   /* Check that we reload memory not the memory
<span class="lineNum">    2873 </span>            :                      address.  */
<span class="lineNum">    2874 </span><span class="lineCov">    3924227 :                   &amp;&amp; ! (curr_alt_offmemok[1]</span>
<span class="lineNum">    2875 </span><span class="lineCov">     767222 :                         &amp;&amp; MEM_P (no_subreg_reg_operand[1]))</span>
<span class="lineNum">    2876 </span><span class="lineCov">    3924226 :                   &amp;&amp; reg_in_class_p (no_subreg_reg_operand[0], curr_alt[1])</span>
<span class="lineNum">    2877 </span><span class="lineCov">   65059237 :                   &amp;&amp; (! CONST_POOL_OK_P (curr_operand_mode[1],</span>
<span class="lineNum">    2878 </span>            :                                          no_subreg_reg_operand[1])
<span class="lineNum">    2879 </span><span class="lineCov">    1124322 :                       || (targetm.preferred_reload_class</span>
<span class="lineNum">    2880 </span><span class="lineCov">    1124322 :                           (no_subreg_reg_operand[1],</span>
<span class="lineNum">    2881 </span>            :                            (enum reg_class) curr_alt[1]) != NO_REGS))
<span class="lineNum">    2882 </span>            :                   /* If it is a result of recent elimination in move
<span class="lineNum">    2883 </span>            :                      insn we can transform it into an add still by
<span class="lineNum">    2884 </span>            :                      using this alternative.  */
<span class="lineNum">    2885 </span><span class="lineCov">    3561088 :                   &amp;&amp; GET_CODE (no_subreg_reg_operand[1]) != PLUS</span>
<span class="lineNum">    2886 </span>            :                   /* Likewise if the source has been replaced with an
<span class="lineNum">    2887 </span>            :                      equivalent value.  This only happens once -- the reload
<span class="lineNum">    2888 </span>            :                      will use the equivalent value instead of the register it
<span class="lineNum">    2889 </span>            :                      replaces -- so there should be no danger of cycling.  */
<span class="lineNum">    2890 </span><span class="lineCov">    3092006 :                   &amp;&amp; !equiv_substition_p[1])))</span>
<span class="lineNum">    2891 </span>            :         {
<span class="lineNum">    2892 </span>            :           /* We have a move insn and a new reload insn will be similar
<span class="lineNum">    2893 </span>            :              to the current insn.  We should avoid such situation as
<span class="lineNum">    2894 </span>            :              it results in LRA cycling.  */
<span class="lineNum">    2895 </span><span class="lineCov">   10240983 :           if (lra_dump_file != NULL)</span>
<span class="lineNum">    2896 </span><span class="lineCov">        453 :             fprintf (lra_dump_file,</span>
<span class="lineNum">    2897 </span>            :                      &quot;            Cycle danger: overall += LRA_MAX_REJECT\n&quot;);
<span class="lineNum">    2898 </span><span class="lineCov">   10240983 :           overall += LRA_MAX_REJECT;</span>
<span class="lineNum">    2899 </span>            :         }
<span class="lineNum">    2900 </span>            :       ok_p = true;
<span class="lineNum">    2901 </span>            :       curr_alt_dont_inherit_ops_num = 0;
<span class="lineNum">    2902 </span><span class="lineCov">   70660997 :       for (nop = 0; nop &lt; early_clobbered_regs_num; nop++)</span>
<span class="lineNum">    2903 </span>            :         {
<span class="lineNum">    2904 </span><span class="lineCov">      90012 :           int i, j, clobbered_hard_regno, first_conflict_j, last_conflict_j;</span>
<span class="lineNum">    2905 </span><span class="lineCov">      90012 :           HARD_REG_SET temp_set;</span>
<span class="lineNum">    2906 </span>            : 
<span class="lineNum">    2907 </span><span class="lineCov">      90012 :           i = early_clobbered_nops[nop];</span>
<span class="lineNum">    2908 </span><span class="lineCov">      90012 :           if ((! curr_alt_win[i] &amp;&amp; ! curr_alt_match_win[i])</span>
<span class="lineNum">    2909 </span><span class="lineCov">      61046 :               || hard_regno[i] &lt; 0)</span>
<span class="lineNum">    2910 </span><span class="lineCov">      89852 :             continue;</span>
<span class="lineNum">    2911 </span><span class="lineCov">      55948 :           lra_assert (operand_reg[i] != NULL_RTX);</span>
<span class="lineNum">    2912 </span><span class="lineCov">      55948 :           clobbered_hard_regno = hard_regno[i];</span>
<span class="lineNum">    2913 </span><span class="lineCov">      55948 :           CLEAR_HARD_REG_SET (temp_set);</span>
<span class="lineNum">    2914 </span><span class="lineCov">      55948 :           add_to_hard_reg_set (&amp;temp_set, biggest_mode[i], clobbered_hard_regno);</span>
<span class="lineNum">    2915 </span><span class="lineCov">      55948 :           first_conflict_j = last_conflict_j = -1;</span>
<span class="lineNum">    2916 </span><span class="lineCov">     293096 :           for (j = 0; j &lt; n_operands; j++)</span>
<span class="lineNum">    2917 </span><span class="lineCov">     237148 :             if (j == i</span>
<span class="lineNum">    2918 </span>            :                 /* We don't want process insides of match_operator and
<span class="lineNum">    2919 </span>            :                    match_parallel because otherwise we would process
<span class="lineNum">    2920 </span>            :                    their operands once again generating a wrong
<span class="lineNum">    2921 </span>            :                    code.  */
<span class="lineNum">    2922 </span><span class="lineCov">     181200 :                 || curr_static_id-&gt;operand[j].is_operator)</span>
<span class="lineNum">    2923 </span>            :               continue;
<span class="lineNum">    2924 </span><span class="lineCov">     179960 :             else if ((curr_alt_matches[j] == i &amp;&amp; curr_alt_match_win[j])</span>
<span class="lineNum">    2925 </span><span class="lineCov">     173255 :                      || (curr_alt_matches[i] == j &amp;&amp; curr_alt_match_win[i]))</span>
<span class="lineNum">    2926 </span>            :               continue;
<span class="lineNum">    2927 </span>            :             /* If we don't reload j-th operand, check conflicts.  */
<span class="lineNum">    2928 </span><span class="lineCov">      72036 :             else if ((curr_alt_win[j] || curr_alt_match_win[j])</span>
<span class="lineNum">    2929 </span><span class="lineCov">     201463 :                      &amp;&amp; uses_hard_regs_p (*curr_id-&gt;operand_loc[j], temp_set))</span>
<span class="lineNum">    2930 </span>            :               {
<span class="lineNum">    2931 </span><span class="lineCov">        160 :                 if (first_conflict_j &lt; 0)</span>
<span class="lineNum">    2932 </span><span class="lineCov">        160 :                   first_conflict_j = j;</span>
<span class="lineNum">    2933 </span>            :                 last_conflict_j = j;
<span class="lineNum">    2934 </span>            :               }
<span class="lineNum">    2935 </span><span class="lineCov">      55948 :           if (last_conflict_j &lt; 0)</span>
<span class="lineNum">    2936 </span>            :             continue;
<span class="lineNum">    2937 </span>            :           /* If earlyclobber operand conflicts with another
<span class="lineNum">    2938 </span>            :              non-matching operand which is actually the same register
<span class="lineNum">    2939 </span>            :              as the earlyclobber operand, it is better to reload the
<span class="lineNum">    2940 </span>            :              another operand as an operand matching the earlyclobber
<span class="lineNum">    2941 </span>            :              operand can be also the same.  */
<span class="lineNum">    2942 </span><span class="lineCov">        160 :           if (first_conflict_j == last_conflict_j</span>
<span class="lineNum">    2943 </span><span class="lineCov">        160 :               &amp;&amp; operand_reg[last_conflict_j] != NULL_RTX</span>
<span class="lineNum">    2944 </span><span class="lineCov">        158 :               &amp;&amp; ! curr_alt_match_win[last_conflict_j]</span>
<span class="lineNum">    2945 </span><span class="lineCov">        634 :               &amp;&amp; REGNO (operand_reg[i]) == REGNO (operand_reg[last_conflict_j]))</span>
<span class="lineNum">    2946 </span>            :             {
<span class="lineNum">    2947 </span><span class="lineCov">        155 :               curr_alt_win[last_conflict_j] = false;</span>
<span class="lineNum">    2948 </span><span class="lineCov">        155 :               curr_alt_dont_inherit_ops[curr_alt_dont_inherit_ops_num++]</span>
<span class="lineNum">    2949 </span><span class="lineCov">        155 :                 = last_conflict_j;</span>
<span class="lineNum">    2950 </span><span class="lineCov">        155 :               losers++;</span>
<span class="lineNum">    2951 </span>            :               /* Early clobber was already reflected in REJECT. */
<span class="lineNum">    2952 </span><span class="lineCov">        155 :               lra_assert (reject &gt; 0);</span>
<span class="lineNum">    2953 </span><span class="lineCov">        155 :               if (lra_dump_file != NULL)</span>
<span class="lineNum">    2954 </span><span class="lineNoCov">          0 :                 fprintf</span>
<span class="lineNum">    2955 </span><span class="lineNoCov">          0 :                   (lra_dump_file,</span>
<span class="lineNum">    2956 </span>            :                    &quot;            %d Conflict early clobber reload: reject--\n&quot;,
<span class="lineNum">    2957 </span>            :                    i);
<span class="lineNum">    2958 </span><span class="lineCov">        155 :               reject--;</span>
<span class="lineNum">    2959 </span><span class="lineCov">        155 :               overall += LRA_LOSER_COST_FACTOR - 1;</span>
<span class="lineNum">    2960 </span>            :             }
<span class="lineNum">    2961 </span>            :           else
<span class="lineNum">    2962 </span>            :             {
<span class="lineNum">    2963 </span>            :               /* We need to reload early clobbered register and the
<span class="lineNum">    2964 </span>            :                  matched registers.  */
<span class="lineNum">    2965 </span><span class="lineCov">         37 :               for (j = 0; j &lt; n_operands; j++)</span>
<span class="lineNum">    2966 </span><span class="lineCov">         32 :                 if (curr_alt_matches[j] == i)</span>
<span class="lineNum">    2967 </span>            :                   {
<span class="lineNum">    2968 </span><span class="lineNoCov">          0 :                     curr_alt_match_win[j] = false;</span>
<span class="lineNum">    2969 </span><span class="lineNoCov">          0 :                     losers++;</span>
<span class="lineNum">    2970 </span><span class="lineNoCov">          0 :                     overall += LRA_LOSER_COST_FACTOR;</span>
<span class="lineNum">    2971 </span>            :                   }
<span class="lineNum">    2972 </span><span class="lineCov">          5 :               if (! curr_alt_match_win[i])</span>
<span class="lineNum">    2973 </span><span class="lineCov">          5 :                 curr_alt_dont_inherit_ops[curr_alt_dont_inherit_ops_num++] = i;</span>
<span class="lineNum">    2974 </span>            :               else
<span class="lineNum">    2975 </span>            :                 {
<span class="lineNum">    2976 </span>            :                   /* Remember pseudos used for match reloads are never
<span class="lineNum">    2977 </span>            :                      inherited.  */
<span class="lineNum">    2978 </span><span class="lineNoCov">          0 :                   lra_assert (curr_alt_matches[i] &gt;= 0);</span>
<span class="lineNum">    2979 </span><span class="lineNoCov">          0 :                   curr_alt_win[curr_alt_matches[i]] = false;</span>
<span class="lineNum">    2980 </span>            :                 }
<span class="lineNum">    2981 </span><span class="lineCov">          5 :               curr_alt_win[i] = curr_alt_match_win[i] = false;</span>
<span class="lineNum">    2982 </span><span class="lineCov">          5 :               losers++;</span>
<span class="lineNum">    2983 </span>            :               /* Early clobber was already reflected in REJECT. */
<span class="lineNum">    2984 </span><span class="lineCov">          5 :               lra_assert (reject &gt; 0);</span>
<span class="lineNum">    2985 </span><span class="lineCov">          5 :               if (lra_dump_file != NULL)</span>
<span class="lineNum">    2986 </span><span class="lineNoCov">          0 :                 fprintf</span>
<span class="lineNum">    2987 </span><span class="lineNoCov">          0 :                   (lra_dump_file,</span>
<span class="lineNum">    2988 </span>            :                    &quot;            %d Matched conflict early clobber reloads: &quot;
<span class="lineNum">    2989 </span>            :                    &quot;reject--\n&quot;,
<span class="lineNum">    2990 </span>            :                    i);
<span class="lineNum">    2991 </span><span class="lineCov">          5 :               reject--;</span>
<span class="lineNum">    2992 </span><span class="lineCov">          5 :               overall += LRA_LOSER_COST_FACTOR - 1;</span>
<span class="lineNum">    2993 </span>            :             }
<span class="lineNum">    2994 </span>            :         }
<span class="lineNum">    2995 </span><span class="lineCov">   70570985 :       if (lra_dump_file != NULL)</span>
<span class="lineNum">    2996 </span><span class="lineCov">       2991 :         fprintf (lra_dump_file, &quot;          alt=%d,overall=%d,losers=%d,rld_nregs=%d\n&quot;,</span>
<span class="lineNum">    2997 </span>            :                  nalt, overall, losers, reload_nregs);
<span class="lineNum">    2998 </span>            : 
<span class="lineNum">    2999 </span>            :       /* If this alternative can be made to work by reloading, and it
<span class="lineNum">    3000 </span>            :          needs less reloading than the others checked so far, record
<span class="lineNum">    3001 </span>            :          it as the chosen goal for reloading.  */
<span class="lineNum">    3002 </span><span class="lineCov">   70570985 :       if ((best_losers != 0 &amp;&amp; losers == 0)</span>
<span class="lineNum">    3003 </span><span class="lineCov">   29588906 :           || (((best_losers == 0 &amp;&amp; losers == 0)</span>
<span class="lineNum">    3004 </span><span class="lineCov">   29147966 :                || (best_losers != 0 &amp;&amp; losers != 0))</span>
<span class="lineNum">    3005 </span><span class="lineCov">   29588906 :               &amp;&amp; (best_overall &gt; overall</span>
<span class="lineNum">    3006 </span><span class="lineCov">    9729202 :                   || (best_overall == overall</span>
<span class="lineNum">    3007 </span>            :                       /* If the cost of the reloads is the same,
<span class="lineNum">    3008 </span>            :                          prefer alternative which requires minimal
<span class="lineNum">    3009 </span>            :                          number of reload regs.  */
<span class="lineNum">    3010 </span><span class="lineCov">    8522336 :                       &amp;&amp; (reload_nregs &lt; best_reload_nregs</span>
<span class="lineNum">    3011 </span><span class="lineCov">    8474200 :                           || (reload_nregs == best_reload_nregs</span>
<span class="lineNum">    3012 </span><span class="lineCov">    8466589 :                               &amp;&amp; (best_reload_sum &lt; reload_sum</span>
<span class="lineNum">    3013 </span><span class="lineCov">    8458587 :                                   || (best_reload_sum == reload_sum</span>
<span class="lineNum">    3014 </span><span class="lineCov">    8450236 :                                       &amp;&amp; nalt &lt; goal_alt_number))))))))</span>
<span class="lineNum">    3015 </span>            :         {
<span class="lineNum">    3016 </span><span class="lineCov">  195177024 :           for (nop = 0; nop &lt; n_operands; nop++)</span>
<span class="lineNum">    3017 </span>            :             {
<span class="lineNum">    3018 </span><span class="lineCov">  134164351 :               goal_alt_win[nop] = curr_alt_win[nop];</span>
<span class="lineNum">    3019 </span><span class="lineCov">  134164351 :               goal_alt_match_win[nop] = curr_alt_match_win[nop];</span>
<span class="lineNum">    3020 </span><span class="lineCov">  134164351 :               goal_alt_matches[nop] = curr_alt_matches[nop];</span>
<span class="lineNum">    3021 </span><span class="lineCov">  134164351 :               goal_alt[nop] = curr_alt[nop];</span>
<span class="lineNum">    3022 </span><span class="lineCov">  134164351 :               goal_alt_offmemok[nop] = curr_alt_offmemok[nop];</span>
<span class="lineNum">    3023 </span>            :             }
<span class="lineNum">    3024 </span><span class="lineCov">   61012673 :           goal_alt_dont_inherit_ops_num = curr_alt_dont_inherit_ops_num;</span>
<span class="lineNum">    3025 </span><span class="lineCov">   61012833 :           for (nop = 0; nop &lt; curr_alt_dont_inherit_ops_num; nop++)</span>
<span class="lineNum">    3026 </span><span class="lineCov">        160 :             goal_alt_dont_inherit_ops[nop] = curr_alt_dont_inherit_ops[nop];</span>
<span class="lineNum">    3027 </span><span class="lineCov">   61012673 :           goal_alt_swapped = curr_swapped;</span>
<span class="lineNum">    3028 </span><span class="lineCov">   61012673 :           best_overall = overall;</span>
<span class="lineNum">    3029 </span><span class="lineCov">   61012673 :           best_losers = losers;</span>
<span class="lineNum">    3030 </span><span class="lineCov">   61012673 :           best_reload_nregs = reload_nregs;</span>
<span class="lineNum">    3031 </span><span class="lineCov">   61012673 :           best_reload_sum = reload_sum;</span>
<span class="lineNum">    3032 </span><span class="lineCov">   61012673 :           goal_alt_number = nalt;</span>
<span class="lineNum">    3033 </span>            :         }
<span class="lineNum">    3034 </span><span class="lineCov">   70570985 :       if (losers == 0)</span>
<span class="lineNum">    3035 </span>            :         /* Everything is satisfied.  Do not process alternatives
<span class="lineNum">    3036 </span>            :            anymore.  */
<span class="lineNum">    3037 </span>            :         break;
<span class="lineNum">    3038 </span><span class="lineCov">   29147966 :     fail:</span>
<span class="lineNum">    3039 </span><span class="lineCov">  121705833 :       ;</span>
<span class="lineNum">    3040 </span>            :     }
<span class="lineNum">    3041 </span><span class="lineCov">   49436799 :   return ok_p;</span>
<span class="lineNum">    3042 </span>            : }
<span class="lineNum">    3043 </span>            : 
<a name="3044"><span class="lineNum">    3044 </span>            : /* Make reload base reg from address AD.  */</a>
<span class="lineNum">    3045 </span>            : static rtx
<span class="lineNum">    3046 </span><span class="lineCov">         45 : base_to_reg (struct address_info *ad)</span>
<span class="lineNum">    3047 </span>            : {
<span class="lineNum">    3048 </span><span class="lineCov">         45 :   enum reg_class cl;</span>
<span class="lineNum">    3049 </span><span class="lineCov">         45 :   int code = -1;</span>
<span class="lineNum">    3050 </span><span class="lineCov">         45 :   rtx new_inner = NULL_RTX;</span>
<span class="lineNum">    3051 </span><span class="lineCov">         45 :   rtx new_reg = NULL_RTX;</span>
<span class="lineNum">    3052 </span><span class="lineCov">         45 :   rtx_insn *insn;</span>
<span class="lineNum">    3053 </span><span class="lineCov">         45 :   rtx_insn *last_insn = get_last_insn();</span>
<span class="lineNum">    3054 </span>            : 
<span class="lineNum">    3055 </span><span class="lineCov">         45 :   lra_assert (ad-&gt;disp == ad-&gt;disp_term);</span>
<span class="lineNum">    3056 </span><span class="lineCov">         45 :   cl = base_reg_class (ad-&gt;mode, ad-&gt;as, ad-&gt;base_outer_code,</span>
<span class="lineNum">    3057 </span>            :                        get_index_code (ad));
<span class="lineNum">    3058 </span><span class="lineCov">         45 :   new_reg = lra_create_new_reg (GET_MODE (*ad-&gt;base), NULL_RTX,</span>
<span class="lineNum">    3059 </span>            :                                 cl, &quot;base&quot;);
<span class="lineNum">    3060 </span><span class="lineCov">         45 :   new_inner = simplify_gen_binary (PLUS, GET_MODE (new_reg), new_reg,</span>
<span class="lineNum">    3061 </span><span class="lineCov">         45 :                                    ad-&gt;disp_term == NULL</span>
<span class="lineNum">    3062 </span>            :                                    ? const0_rtx
<span class="lineNum">    3063 </span>            :                                    : *ad-&gt;disp_term);
<span class="lineNum">    3064 </span><span class="lineCov">         45 :   if (!valid_address_p (ad-&gt;mode, new_inner, ad-&gt;as))</span>
<span class="lineNum">    3065 </span>            :     return NULL_RTX;
<span class="lineNum">    3066 </span><span class="lineNoCov">          0 :   insn = emit_insn (gen_rtx_SET (new_reg, *ad-&gt;base));</span>
<span class="lineNum">    3067 </span><span class="lineNoCov">          0 :   code = recog_memoized (insn);</span>
<span class="lineNum">    3068 </span><span class="lineNoCov">          0 :   if (code &lt; 0)</span>
<span class="lineNum">    3069 </span>            :     {
<span class="lineNum">    3070 </span><span class="lineNoCov">          0 :       delete_insns_since (last_insn);</span>
<span class="lineNum">    3071 </span><span class="lineNoCov">          0 :       return NULL_RTX;</span>
<span class="lineNum">    3072 </span>            :     }
<span class="lineNum">    3073 </span>            : 
<span class="lineNum">    3074 </span>            :   return new_inner;
<span class="lineNum">    3075 </span>            : }
<span class="lineNum">    3076 </span>            : 
<a name="3077"><span class="lineNum">    3077 </span>            : /* Make reload base reg + DISP from address AD.  Return the new pseudo.  */</a>
<span class="lineNum">    3078 </span>            : static rtx
<span class="lineNum">    3079 </span><span class="lineCov">         85 : base_plus_disp_to_reg (struct address_info *ad, rtx disp)</span>
<span class="lineNum">    3080 </span>            : {
<span class="lineNum">    3081 </span><span class="lineCov">         85 :   enum reg_class cl;</span>
<span class="lineNum">    3082 </span><span class="lineCov">         85 :   rtx new_reg;</span>
<span class="lineNum">    3083 </span>            : 
<span class="lineNum">    3084 </span><span class="lineCov">         85 :   lra_assert (ad-&gt;base == ad-&gt;base_term);</span>
<span class="lineNum">    3085 </span><span class="lineCov">         85 :   cl = base_reg_class (ad-&gt;mode, ad-&gt;as, ad-&gt;base_outer_code,</span>
<span class="lineNum">    3086 </span>            :                        get_index_code (ad));
<span class="lineNum">    3087 </span><span class="lineCov">         85 :   new_reg = lra_create_new_reg (GET_MODE (*ad-&gt;base_term), NULL_RTX,</span>
<span class="lineNum">    3088 </span>            :                                 cl, &quot;base + disp&quot;);
<span class="lineNum">    3089 </span><span class="lineCov">         85 :   lra_emit_add (new_reg, *ad-&gt;base_term, disp);</span>
<span class="lineNum">    3090 </span><span class="lineCov">         85 :   return new_reg;</span>
<span class="lineNum">    3091 </span>            : }
<span class="lineNum">    3092 </span>            : 
<span class="lineNum">    3093 </span>            : /* Make reload of index part of address AD.  Return the new
<a name="3094"><span class="lineNum">    3094 </span>            :    pseudo.  */</a>
<span class="lineNum">    3095 </span>            : static rtx
<span class="lineNum">    3096 </span><span class="lineNoCov">          0 : index_part_to_reg (struct address_info *ad)</span>
<span class="lineNum">    3097 </span>            : {
<span class="lineNum">    3098 </span><span class="lineNoCov">          0 :   rtx new_reg;</span>
<span class="lineNum">    3099 </span>            : 
<span class="lineNum">    3100 </span><span class="lineNoCov">          0 :   new_reg = lra_create_new_reg (GET_MODE (*ad-&gt;index), NULL_RTX,</span>
<span class="lineNum">    3101 </span>            :                                 INDEX_REG_CLASS, &quot;index term&quot;);
<span class="lineNum">    3102 </span><span class="lineNoCov">          0 :   expand_mult (GET_MODE (*ad-&gt;index), *ad-&gt;index_term,</span>
<span class="lineNum">    3103 </span>            :                GEN_INT (get_index_scale (ad)), new_reg, 1);
<span class="lineNum">    3104 </span><span class="lineNoCov">          0 :   return new_reg;</span>
<span class="lineNum">    3105 </span>            : }
<span class="lineNum">    3106 </span>            : 
<span class="lineNum">    3107 </span>            : /* Return true if we can add a displacement to address AD, even if that
<span class="lineNum">    3108 </span>            :    makes the address invalid.  The fix-up code requires any new address
<a name="3109"><span class="lineNum">    3109 </span>            :    to be the sum of the BASE_TERM, INDEX and DISP_TERM fields.  */</a>
<span class="lineNum">    3110 </span>            : static bool
<span class="lineNum">    3111 </span><span class="lineNoCov">          0 : can_add_disp_p (struct address_info *ad)</span>
<span class="lineNum">    3112 </span>            : {
<span class="lineNum">    3113 </span><span class="lineCov">      35064 :   return (!ad-&gt;autoinc_p</span>
<span class="lineNum">    3114 </span><span class="lineCov">      35064 :           &amp;&amp; ad-&gt;segment == NULL</span>
<span class="lineNum">    3115 </span><span class="lineCov">      35064 :           &amp;&amp; ad-&gt;base == ad-&gt;base_term</span>
<span class="lineNum">    3116 </span><span class="lineCov">      35064 :           &amp;&amp; ad-&gt;disp == ad-&gt;disp_term);</span>
<span class="lineNum">    3117 </span>            : }
<span class="lineNum">    3118 </span>            : 
<span class="lineNum">    3119 </span>            : /* Make equiv substitution in address AD.  Return true if a substitution
<a name="3120"><span class="lineNum">    3120 </span>            :    was made.  */</a>
<span class="lineNum">    3121 </span>            : static bool
<span class="lineNum">    3122 </span><span class="lineCov">   23037196 : equiv_address_substitution (struct address_info *ad)</span>
<span class="lineNum">    3123 </span>            : {
<span class="lineNum">    3124 </span><span class="lineCov">   23037196 :   rtx base_reg, new_base_reg, index_reg, new_index_reg, *base_term, *index_term;</span>
<span class="lineNum">    3125 </span><span class="lineCov">   23037196 :   poly_int64 disp;</span>
<span class="lineNum">    3126 </span><span class="lineCov">   23037196 :   HOST_WIDE_INT scale;</span>
<span class="lineNum">    3127 </span><span class="lineCov">   23037196 :   bool change_p;</span>
<span class="lineNum">    3128 </span>            : 
<span class="lineNum">    3129 </span><span class="lineCov">   23037196 :   base_term = strip_subreg (ad-&gt;base_term);</span>
<span class="lineNum">    3130 </span><span class="lineCov">   23037196 :   if (base_term == NULL)</span>
<span class="lineNum">    3131 </span>            :     base_reg = new_base_reg = NULL_RTX;
<span class="lineNum">    3132 </span>            :   else
<span class="lineNum">    3133 </span>            :     {
<span class="lineNum">    3134 </span><span class="lineCov">   19357233 :       base_reg = *base_term;</span>
<span class="lineNum">    3135 </span><span class="lineCov">   19357233 :       new_base_reg = get_equiv_with_elimination (base_reg, curr_insn);</span>
<span class="lineNum">    3136 </span>            :     }
<span class="lineNum">    3137 </span><span class="lineCov">   23037196 :   index_term = strip_subreg (ad-&gt;index_term);</span>
<span class="lineNum">    3138 </span><span class="lineCov">   23037196 :   if (index_term == NULL)</span>
<span class="lineNum">    3139 </span>            :     index_reg = new_index_reg = NULL_RTX;
<span class="lineNum">    3140 </span>            :   else
<span class="lineNum">    3141 </span>            :     {
<span class="lineNum">    3142 </span><span class="lineCov">    1018972 :       index_reg = *index_term;</span>
<span class="lineNum">    3143 </span><span class="lineCov">    1018972 :       new_index_reg = get_equiv_with_elimination (index_reg, curr_insn);</span>
<span class="lineNum">    3144 </span>            :     }
<span class="lineNum">    3145 </span><span class="lineCov">   23037196 :   if (base_reg == new_base_reg &amp;&amp; index_reg == new_index_reg)</span>
<span class="lineNum">    3146 </span>            :     return false;
<span class="lineNum">    3147 </span><span class="lineCov">     139560 :   disp = 0;</span>
<span class="lineNum">    3148 </span><span class="lineCov">     139560 :   change_p = false;</span>
<span class="lineNum">    3149 </span><span class="lineCov">     139560 :   if (lra_dump_file != NULL)</span>
<span class="lineNum">    3150 </span>            :     {
<span class="lineNum">    3151 </span><span class="lineNoCov">          0 :       fprintf (lra_dump_file, &quot;Changing address in insn %d &quot;,</span>
<span class="lineNum">    3152 </span><span class="lineNoCov">          0 :                INSN_UID (curr_insn));</span>
<span class="lineNum">    3153 </span><span class="lineNoCov">          0 :       dump_value_slim (lra_dump_file, *ad-&gt;outer, 1);</span>
<span class="lineNum">    3154 </span>            :     }
<span class="lineNum">    3155 </span><span class="lineCov">     139560 :   if (base_reg != new_base_reg)</span>
<span class="lineNum">    3156 </span>            :     {
<span class="lineNum">    3157 </span><span class="lineCov">     138893 :       poly_int64 offset;</span>
<span class="lineNum">    3158 </span><span class="lineCov">     138893 :       if (REG_P (new_base_reg))</span>
<span class="lineNum">    3159 </span>            :         {
<span class="lineNum">    3160 </span><span class="lineCov">       4609 :           *base_term = new_base_reg;</span>
<span class="lineNum">    3161 </span><span class="lineCov">       4609 :           change_p = true;</span>
<span class="lineNum">    3162 </span>            :         }
<span class="lineNum">    3163 </span><span class="lineCov">     134284 :       else if (GET_CODE (new_base_reg) == PLUS</span>
<span class="lineNum">    3164 </span><span class="lineCov">      35064 :                &amp;&amp; REG_P (XEXP (new_base_reg, 0))</span>
<span class="lineNum">    3165 </span><span class="lineCov">      35064 :                &amp;&amp; poly_int_rtx_p (XEXP (new_base_reg, 1), &amp;offset)</span>
<span class="lineNum">    3166 </span><span class="lineCov">     204412 :                &amp;&amp; can_add_disp_p (ad))</span>
<span class="lineNum">    3167 </span>            :         {
<span class="lineNum">    3168 </span><span class="lineCov">      35064 :           disp += offset;</span>
<span class="lineNum">    3169 </span><span class="lineCov">      35064 :           *base_term = XEXP (new_base_reg, 0);</span>
<span class="lineNum">    3170 </span><span class="lineCov">      35064 :           change_p = true;</span>
<span class="lineNum">    3171 </span>            :         }
<span class="lineNum">    3172 </span><span class="lineCov">     138893 :       if (ad-&gt;base_term2 != NULL)</span>
<span class="lineNum">    3173 </span><span class="lineNoCov">          0 :         *ad-&gt;base_term2 = *ad-&gt;base_term;</span>
<span class="lineNum">    3174 </span>            :     }
<span class="lineNum">    3175 </span><span class="lineCov">     139560 :   if (index_reg != new_index_reg)</span>
<span class="lineNum">    3176 </span>            :     {
<span class="lineNum">    3177 </span><span class="lineCov">        964 :       poly_int64 offset;</span>
<span class="lineNum">    3178 </span><span class="lineCov">        964 :       if (REG_P (new_index_reg))</span>
<span class="lineNum">    3179 </span>            :         {
<span class="lineNum">    3180 </span><span class="lineNoCov">          0 :           *index_term = new_index_reg;</span>
<span class="lineNum">    3181 </span><span class="lineNoCov">          0 :           change_p = true;</span>
<span class="lineNum">    3182 </span>            :         }
<span class="lineNum">    3183 </span><span class="lineCov">        964 :       else if (GET_CODE (new_index_reg) == PLUS</span>
<span class="lineNum">    3184 </span><span class="lineNoCov">          0 :                &amp;&amp; REG_P (XEXP (new_index_reg, 0))</span>
<span class="lineNum">    3185 </span><span class="lineNoCov">          0 :                &amp;&amp; poly_int_rtx_p (XEXP (new_index_reg, 1), &amp;offset)</span>
<span class="lineNum">    3186 </span><span class="lineNoCov">          0 :                &amp;&amp; can_add_disp_p (ad)</span>
<span class="lineNum">    3187 </span><span class="lineCov">        964 :                &amp;&amp; (scale = get_index_scale (ad)))</span>
<span class="lineNum">    3188 </span>            :         {
<span class="lineNum">    3189 </span><span class="lineNoCov">          0 :           disp += offset * scale;</span>
<span class="lineNum">    3190 </span><span class="lineNoCov">          0 :           *index_term = XEXP (new_index_reg, 0);</span>
<span class="lineNum">    3191 </span><span class="lineNoCov">          0 :           change_p = true;</span>
<span class="lineNum">    3192 </span>            :         }
<span class="lineNum">    3193 </span>            :     }
<span class="lineNum">    3194 </span><span class="lineCov">     139560 :   if (maybe_ne (disp, 0))</span>
<span class="lineNum">    3195 </span>            :     {
<span class="lineNum">    3196 </span><span class="lineCov">      35064 :       if (ad-&gt;disp != NULL)</span>
<span class="lineNum">    3197 </span><span class="lineCov">       5324 :         *ad-&gt;disp = plus_constant (GET_MODE (*ad-&gt;inner), *ad-&gt;disp, disp);</span>
<span class="lineNum">    3198 </span>            :       else
<span class="lineNum">    3199 </span>            :         {
<span class="lineNum">    3200 </span><span class="lineCov">      29740 :           *ad-&gt;inner = plus_constant (GET_MODE (*ad-&gt;inner), *ad-&gt;inner, disp);</span>
<span class="lineNum">    3201 </span><span class="lineCov">      29740 :           update_address (ad);</span>
<span class="lineNum">    3202 </span>            :         }
<span class="lineNum">    3203 </span>            :       change_p = true;
<span class="lineNum">    3204 </span>            :     }
<span class="lineNum">    3205 </span><span class="lineCov">     139560 :   if (lra_dump_file != NULL)</span>
<span class="lineNum">    3206 </span>            :     {
<span class="lineNum">    3207 </span><span class="lineNoCov">          0 :       if (! change_p)</span>
<span class="lineNum">    3208 </span><span class="lineNoCov">          0 :         fprintf (lra_dump_file, &quot; -- no change\n&quot;);</span>
<span class="lineNum">    3209 </span>            :       else
<span class="lineNum">    3210 </span>            :         {
<span class="lineNum">    3211 </span><span class="lineNoCov">          0 :           fprintf (lra_dump_file, &quot; on equiv &quot;);</span>
<span class="lineNum">    3212 </span><span class="lineNoCov">          0 :           dump_value_slim (lra_dump_file, *ad-&gt;outer, 1);</span>
<span class="lineNum">    3213 </span><span class="lineNoCov">          0 :           fprintf (lra_dump_file, &quot;\n&quot;);</span>
<span class="lineNum">    3214 </span>            :         }
<span class="lineNum">    3215 </span>            :     }
<span class="lineNum">    3216 </span>            :   return change_p;
<span class="lineNum">    3217 </span>            : }
<span class="lineNum">    3218 </span>            : 
<span class="lineNum">    3219 </span>            : /* Major function to make reloads for an address in operand NOP or
<span class="lineNum">    3220 </span>            :    check its correctness (If CHECK_ONLY_P is true). The supported
<span class="lineNum">    3221 </span>            :    cases are:
<span class="lineNum">    3222 </span>            : 
<span class="lineNum">    3223 </span>            :    1) an address that existed before LRA started, at which point it
<span class="lineNum">    3224 </span>            :    must have been valid.  These addresses are subject to elimination
<span class="lineNum">    3225 </span>            :    and may have become invalid due to the elimination offset being out
<span class="lineNum">    3226 </span>            :    of range.
<span class="lineNum">    3227 </span>            : 
<span class="lineNum">    3228 </span>            :    2) an address created by forcing a constant to memory
<span class="lineNum">    3229 </span>            :    (force_const_to_mem).  The initial form of these addresses might
<span class="lineNum">    3230 </span>            :    not be valid, and it is this function's job to make them valid.
<span class="lineNum">    3231 </span>            : 
<span class="lineNum">    3232 </span>            :    3) a frame address formed from a register and a (possibly zero)
<span class="lineNum">    3233 </span>            :    constant offset.  As above, these addresses might not be valid and
<span class="lineNum">    3234 </span>            :    this function must make them so.
<span class="lineNum">    3235 </span>            : 
<span class="lineNum">    3236 </span>            :    Add reloads to the lists *BEFORE and *AFTER.  We might need to add
<span class="lineNum">    3237 </span>            :    reloads to *AFTER because of inc/dec, {pre, post} modify in the
<span class="lineNum">    3238 </span>            :    address.  Return true for any RTL change.
<span class="lineNum">    3239 </span>            : 
<span class="lineNum">    3240 </span>            :    The function is a helper function which does not produce all
<span class="lineNum">    3241 </span>            :    transformations (when CHECK_ONLY_P is false) which can be
<span class="lineNum">    3242 </span>            :    necessary.  It does just basic steps.  To do all necessary
<a name="3243"><span class="lineNum">    3243 </span>            :    transformations use function process_address.  */</a>
<span class="lineNum">    3244 </span>            : static bool
<span class="lineNum">    3245 </span><span class="lineCov">   97017436 : process_address_1 (int nop, bool check_only_p,</span>
<span class="lineNum">    3246 </span>            :                    rtx_insn **before, rtx_insn **after)
<span class="lineNum">    3247 </span>            : {
<span class="lineNum">    3248 </span><span class="lineCov">   97017436 :   struct address_info ad;</span>
<span class="lineNum">    3249 </span><span class="lineCov">   97017436 :   rtx new_reg;</span>
<span class="lineNum">    3250 </span><span class="lineCov">   97017436 :   HOST_WIDE_INT scale;</span>
<span class="lineNum">    3251 </span><span class="lineCov">   97017436 :   rtx op = *curr_id-&gt;operand_loc[nop];</span>
<span class="lineNum">    3252 </span><span class="lineCov">   97017436 :   const char *constraint = curr_static_id-&gt;operand[nop].constraint;</span>
<span class="lineNum">    3253 </span><span class="lineCov">   97017436 :   enum constraint_num cn = lookup_constraint (constraint);</span>
<span class="lineNum">    3254 </span><span class="lineCov">   97017436 :   bool change_p = false;</span>
<span class="lineNum">    3255 </span>            : 
<span class="lineNum">    3256 </span><span class="lineCov">   97017436 :   if (MEM_P (op)</span>
<span class="lineNum">    3257 </span><span class="lineCov">   21864268 :       &amp;&amp; GET_MODE (op) == BLKmode</span>
<span class="lineNum">    3258 </span><span class="lineCov">      26178 :       &amp;&amp; GET_CODE (XEXP (op, 0)) == SCRATCH)</span>
<span class="lineNum">    3259 </span>            :     return false;
<span class="lineNum">    3260 </span>            : 
<span class="lineNum">    3261 </span><span class="lineCov">   97017436 :   if (insn_extra_address_constraint (cn)</span>
<span class="lineNum">    3262 </span>            :       /* When we find an asm operand with an address constraint that
<span class="lineNum">    3263 </span>            :          doesn't satisfy address_operand to begin with, we clear
<span class="lineNum">    3264 </span>            :          is_address, so that we don't try to make a non-address fit.
<span class="lineNum">    3265 </span>            :          If the asm statement got this far, it's because other
<span class="lineNum">    3266 </span>            :          constraints are available, and we'll use them, disregarding
<span class="lineNum">    3267 </span>            :          the unsatisfiable address ones.  */
<span class="lineNum">    3268 </span><span class="lineCov">   97017436 :       &amp;&amp; curr_static_id-&gt;operand[nop].is_address)</span>
<span class="lineNum">    3269 </span><span class="lineCov">    1173038 :     decompose_lea_address (&amp;ad, curr_id-&gt;operand_loc[nop]);</span>
<span class="lineNum">    3270 </span>            :   /* Do not attempt to decompose arbitrary addresses generated by combine
<span class="lineNum">    3271 </span>            :      for asm operands with loose constraints, e.g 'X'.  */
<span class="lineNum">    3272 </span><span class="lineCov">   95844398 :   else if (MEM_P (op)</span>
<span class="lineNum">    3273 </span><span class="lineCov">   95844398 :            &amp;&amp; !(INSN_CODE (curr_insn) &lt; 0</span>
<span class="lineNum">    3274 </span><span class="lineCov">       3184 :                 &amp;&amp; get_constraint_type (cn) == CT_FIXED_FORM</span>
<span class="lineNum">    3275 </span><span class="lineCov">         70 :                 &amp;&amp; constraint_satisfied_p (op, cn)))</span>
<span class="lineNum">    3276 </span><span class="lineCov">   21864199 :     decompose_mem_address (&amp;ad, op);</span>
<span class="lineNum">    3277 </span><span class="lineCov">   73980199 :   else if (GET_CODE (op) == SUBREG</span>
<span class="lineNum">    3278 </span><span class="lineCov">    1539342 :            &amp;&amp; MEM_P (SUBREG_REG (op)))</span>
<span class="lineNum">    3279 </span><span class="lineNoCov">          0 :     decompose_mem_address (&amp;ad, SUBREG_REG (op));</span>
<span class="lineNum">    3280 </span>            :   else
<span class="lineNum">    3281 </span>            :     return false;
<span class="lineNum">    3282 </span>            :   /* If INDEX_REG_CLASS is assigned to base_term already and isn't to
<span class="lineNum">    3283 </span>            :      index_term, swap them so to avoid assigning INDEX_REG_CLASS to both
<span class="lineNum">    3284 </span>            :      when INDEX_REG_CLASS is a single register class.  */
<span class="lineNum">    3285 </span><span class="lineCov">   23037237 :   if (ad.base_term != NULL</span>
<span class="lineNum">    3286 </span><span class="lineCov">   19357273 :       &amp;&amp; ad.index_term != NULL</span>
<span class="lineNum">    3287 </span><span class="lineCov">     820907 :       &amp;&amp; ira_class_hard_regs_num[INDEX_REG_CLASS] == 1</span>
<span class="lineNum">    3288 </span><span class="lineNoCov">          0 :       &amp;&amp; REG_P (*ad.base_term)</span>
<span class="lineNum">    3289 </span><span class="lineNoCov">          0 :       &amp;&amp; REG_P (*ad.index_term)</span>
<span class="lineNum">    3290 </span><span class="lineNoCov">          0 :       &amp;&amp; in_class_p (*ad.base_term, INDEX_REG_CLASS, NULL)</span>
<span class="lineNum">    3291 </span><span class="lineCov">   23037237 :       &amp;&amp; ! in_class_p (*ad.index_term, INDEX_REG_CLASS, NULL))</span>
<span class="lineNum">    3292 </span>            :     {
<span class="lineNum">    3293 </span><span class="lineNoCov">          0 :       std::swap (ad.base, ad.index);</span>
<span class="lineNum">    3294 </span><span class="lineNoCov">          0 :       std::swap (ad.base_term, ad.index_term);</span>
<span class="lineNum">    3295 </span>            :     }
<span class="lineNum">    3296 </span><span class="lineCov">   23037237 :   if (! check_only_p)</span>
<span class="lineNum">    3297 </span><span class="lineCov">   23037196 :     change_p = equiv_address_substitution (&amp;ad);</span>
<span class="lineNum">    3298 </span><span class="lineCov">   23037237 :   if (ad.base_term != NULL</span>
<span class="lineNum">    3299 </span><span class="lineCov">   42394510 :       &amp;&amp; (process_addr_reg</span>
<span class="lineNum">    3300 </span><span class="lineCov">   38714546 :           (ad.base_term, check_only_p, before,</span>
<span class="lineNum">    3301 </span><span class="lineCov">   19357273 :            (ad.autoinc_p</span>
<span class="lineNum">    3302 </span><span class="lineCov">    4378232 :             &amp;&amp; !(REG_P (*ad.base_term)</span>
<span class="lineNum">    3303 </span><span class="lineCov">    4378232 :                  &amp;&amp; find_regno_note (curr_insn, REG_DEAD,</span>
<span class="lineNum">    3304 </span>            :                                      REGNO (*ad.base_term)) != NULL_RTX)
<span class="lineNum">    3305 </span>            :             ? after : NULL),
<span class="lineNum">    3306 </span><span class="lineCov">   19357273 :            base_reg_class (ad.mode, ad.as, ad.base_outer_code,</span>
<span class="lineNum">    3307 </span>            :                            get_index_code (&amp;ad)))))
<span class="lineNum">    3308 </span>            :     {
<span class="lineNum">    3309 </span><span class="lineCov">     308296 :       change_p = true;</span>
<span class="lineNum">    3310 </span><span class="lineCov">     308296 :       if (ad.base_term2 != NULL)</span>
<span class="lineNum">    3311 </span><span class="lineNoCov">          0 :         *ad.base_term2 = *ad.base_term;</span>
<span class="lineNum">    3312 </span>            :     }
<span class="lineNum">    3313 </span><span class="lineCov">   23037237 :   if (ad.index_term != NULL</span>
<span class="lineNum">    3314 </span><span class="lineCov">   23037237 :       &amp;&amp; process_addr_reg (ad.index_term, check_only_p,</span>
<span class="lineNum">    3315 </span>            :                            before, NULL, INDEX_REG_CLASS))
<span class="lineNum">    3316 </span>            :     change_p = true;
<span class="lineNum">    3317 </span>            : 
<span class="lineNum">    3318 </span>            :   /* Target hooks sometimes don't treat extra-constraint addresses as
<span class="lineNum">    3319 </span>            :      legitimate address_operands, so handle them specially.  */
<span class="lineNum">    3320 </span><span class="lineCov">   23037237 :   if (insn_extra_address_constraint (cn)</span>
<span class="lineNum">    3321 </span><span class="lineCov">   23037237 :       &amp;&amp; satisfies_address_constraint_p (&amp;ad, cn))</span>
<span class="lineNum">    3322 </span>            :     return change_p;
<span class="lineNum">    3323 </span>            : 
<span class="lineNum">    3324 </span><span class="lineCov">   21864198 :   if (check_only_p)</span>
<span class="lineNum">    3325 </span>            :     return change_p;
<span class="lineNum">    3326 </span>            : 
<span class="lineNum">    3327 </span>            :   /* There are three cases where the shape of *AD.INNER may now be invalid:
<span class="lineNum">    3328 </span>            : 
<span class="lineNum">    3329 </span>            :      1) the original address was valid, but either elimination or
<span class="lineNum">    3330 </span>            :      equiv_address_substitution was applied and that made
<span class="lineNum">    3331 </span>            :      the address invalid.
<span class="lineNum">    3332 </span>            : 
<span class="lineNum">    3333 </span>            :      2) the address is an invalid symbolic address created by
<span class="lineNum">    3334 </span>            :      force_const_to_mem.
<span class="lineNum">    3335 </span>            : 
<span class="lineNum">    3336 </span>            :      3) the address is a frame address with an invalid offset.
<span class="lineNum">    3337 </span>            : 
<span class="lineNum">    3338 </span>            :      4) the address is a frame address with an invalid base.
<span class="lineNum">    3339 </span>            : 
<span class="lineNum">    3340 </span>            :      All these cases involve a non-autoinc address, so there is no
<span class="lineNum">    3341 </span>            :      point revalidating other types.  */
<span class="lineNum">    3342 </span><span class="lineCov">   21864198 :   if (ad.autoinc_p || valid_address_p (&amp;ad))</span>
<span class="lineNum">    3343 </span><span class="lineCov">   21863889 :     return change_p;</span>
<span class="lineNum">    3344 </span>            : 
<span class="lineNum">    3345 </span>            :   /* Any index existed before LRA started, so we can assume that the
<span class="lineNum">    3346 </span>            :      presence and shape of the index is valid.  */
<span class="lineNum">    3347 </span><span class="lineCov">        309 :   push_to_sequence (*before);</span>
<span class="lineNum">    3348 </span><span class="lineCov">        309 :   lra_assert (ad.disp == ad.disp_term);</span>
<span class="lineNum">    3349 </span><span class="lineCov">        309 :   if (ad.base == NULL)</span>
<span class="lineNum">    3350 </span>            :     {
<span class="lineNum">    3351 </span><span class="lineCov">        224 :       if (ad.index == NULL)</span>
<span class="lineNum">    3352 </span>            :         {
<span class="lineNum">    3353 </span><span class="lineCov">        224 :           rtx_insn *insn;</span>
<span class="lineNum">    3354 </span><span class="lineCov">        224 :           rtx_insn *last = get_last_insn ();</span>
<span class="lineNum">    3355 </span><span class="lineCov">        224 :           int code = -1;</span>
<span class="lineNum">    3356 </span><span class="lineCov">        224 :           enum reg_class cl = base_reg_class (ad.mode, ad.as,</span>
<span class="lineNum">    3357 </span>            :                                               SCRATCH, SCRATCH);
<span class="lineNum">    3358 </span><span class="lineCov">        224 :           rtx addr = *ad.inner;</span>
<span class="lineNum">    3359 </span>            : 
<span class="lineNum">    3360 </span><span class="lineCov">        224 :           new_reg = lra_create_new_reg (Pmode, NULL_RTX, cl, &quot;addr&quot;);</span>
<span class="lineNum">    3361 </span><span class="lineCov">        224 :           if (HAVE_lo_sum)</span>
<span class="lineNum">    3362 </span>            :             {
<span class="lineNum">    3363 </span>            :               /* addr =&gt; lo_sum (new_base, addr), case (2) above.  */
<span class="lineNum">    3364 </span>            :               insn = emit_insn (gen_rtx_SET
<span class="lineNum">    3365 </span>            :                                 (new_reg,
<span class="lineNum">    3366 </span>            :                                  gen_rtx_HIGH (Pmode, copy_rtx (addr))));
<span class="lineNum">    3367 </span>            :               code = recog_memoized (insn);
<span class="lineNum">    3368 </span>            :               if (code &gt;= 0)
<span class="lineNum">    3369 </span>            :                 {
<span class="lineNum">    3370 </span>            :                   *ad.inner = gen_rtx_LO_SUM (Pmode, new_reg, addr);
<span class="lineNum">    3371 </span>            :                   if (! valid_address_p (ad.mode, *ad.outer, ad.as))
<span class="lineNum">    3372 </span>            :                     {
<span class="lineNum">    3373 </span>            :                       /* Try to put lo_sum into register.  */
<span class="lineNum">    3374 </span>            :                       insn = emit_insn (gen_rtx_SET
<span class="lineNum">    3375 </span>            :                                         (new_reg,
<span class="lineNum">    3376 </span>            :                                          gen_rtx_LO_SUM (Pmode, new_reg, addr)));
<span class="lineNum">    3377 </span>            :                       code = recog_memoized (insn);
<span class="lineNum">    3378 </span>            :                       if (code &gt;= 0)
<span class="lineNum">    3379 </span>            :                         {
<span class="lineNum">    3380 </span>            :                           *ad.inner = new_reg;
<span class="lineNum">    3381 </span>            :                           if (! valid_address_p (ad.mode, *ad.outer, ad.as))
<span class="lineNum">    3382 </span>            :                             {
<span class="lineNum">    3383 </span>            :                               *ad.inner = addr;
<span class="lineNum">    3384 </span>            :                               code = -1;
<span class="lineNum">    3385 </span>            :                             }
<span class="lineNum">    3386 </span>            :                         }
<span class="lineNum">    3387 </span>            : 
<span class="lineNum">    3388 </span>            :                     }
<span class="lineNum">    3389 </span>            :                 }
<span class="lineNum">    3390 </span>            :               if (code &lt; 0)
<span class="lineNum">    3391 </span>            :                 delete_insns_since (last);
<span class="lineNum">    3392 </span>            :             }
<span class="lineNum">    3393 </span>            : 
<span class="lineNum">    3394 </span><span class="lineCov">        224 :           if (code &lt; 0)</span>
<span class="lineNum">    3395 </span>            :             {
<span class="lineNum">    3396 </span>            :               /* addr =&gt; new_base, case (2) above.  */
<span class="lineNum">    3397 </span><span class="lineCov">        224 :               lra_emit_move (new_reg, addr);</span>
<span class="lineNum">    3398 </span>            : 
<span class="lineNum">    3399 </span><span class="lineCov">        448 :               for (insn = last == NULL_RTX ? get_insns () : NEXT_INSN (last);</span>
<span class="lineNum">    3400 </span><span class="lineCov">        448 :                    insn != NULL_RTX;</span>
<span class="lineNum">    3401 </span><span class="lineCov">        448 :                    insn = NEXT_INSN (insn))</span>
<span class="lineNum">    3402 </span><span class="lineCov">        448 :                 if (recog_memoized (insn) &lt; 0)</span>
<span class="lineNum">    3403 </span>            :                   break;
<span class="lineNum">    3404 </span><span class="lineCov">        224 :               if (insn != NULL_RTX)</span>
<span class="lineNum">    3405 </span>            :                 {
<span class="lineNum">    3406 </span>            :                   /* Do nothing if we cannot generate right insns.
<span class="lineNum">    3407 </span>            :                      This is analogous to reload pass behavior.  */
<span class="lineNum">    3408 </span><span class="lineNoCov">          0 :                   delete_insns_since (last);</span>
<span class="lineNum">    3409 </span><span class="lineNoCov">          0 :                   end_sequence ();</span>
<span class="lineNum">    3410 </span><span class="lineNoCov">          0 :                   return false;</span>
<span class="lineNum">    3411 </span>            :                 }
<span class="lineNum">    3412 </span><span class="lineCov">        224 :               *ad.inner = new_reg;</span>
<span class="lineNum">    3413 </span>            :             }
<span class="lineNum">    3414 </span>            :         }
<span class="lineNum">    3415 </span>            :       else
<span class="lineNum">    3416 </span>            :         {
<span class="lineNum">    3417 </span>            :           /* index * scale + disp =&gt; new base + index * scale,
<span class="lineNum">    3418 </span>            :              case (1) above.  */
<span class="lineNum">    3419 </span><span class="lineNoCov">          0 :           enum reg_class cl = base_reg_class (ad.mode, ad.as, PLUS,</span>
<span class="lineNum">    3420 </span><span class="lineNoCov">          0 :                                               GET_CODE (*ad.index));</span>
<span class="lineNum">    3421 </span>            : 
<span class="lineNum">    3422 </span><span class="lineNoCov">          0 :           lra_assert (INDEX_REG_CLASS != NO_REGS);</span>
<span class="lineNum">    3423 </span><span class="lineNoCov">          0 :           new_reg = lra_create_new_reg (Pmode, NULL_RTX, cl, &quot;disp&quot;);</span>
<span class="lineNum">    3424 </span><span class="lineNoCov">          0 :           lra_emit_move (new_reg, *ad.disp);</span>
<span class="lineNum">    3425 </span><span class="lineNoCov">          0 :           *ad.inner = simplify_gen_binary (PLUS, GET_MODE (new_reg),</span>
<span class="lineNum">    3426 </span><span class="lineNoCov">          0 :                                            new_reg, *ad.index);</span>
<span class="lineNum">    3427 </span>            :         }
<span class="lineNum">    3428 </span>            :     }
<span class="lineNum">    3429 </span><span class="lineCov">         85 :   else if (ad.index == NULL)</span>
<span class="lineNum">    3430 </span>            :     {
<span class="lineNum">    3431 </span><span class="lineCov">         45 :       int regno;</span>
<span class="lineNum">    3432 </span><span class="lineCov">         45 :       enum reg_class cl;</span>
<span class="lineNum">    3433 </span><span class="lineCov">         45 :       rtx set;</span>
<span class="lineNum">    3434 </span><span class="lineCov">         45 :       rtx_insn *insns, *last_insn;</span>
<span class="lineNum">    3435 </span>            :       /* Try to reload base into register only if the base is invalid
<span class="lineNum">    3436 </span>            :          for the address but with valid offset, case (4) above.  */
<span class="lineNum">    3437 </span><span class="lineCov">         45 :       start_sequence ();</span>
<span class="lineNum">    3438 </span><span class="lineCov">         45 :       new_reg = base_to_reg (&amp;ad);</span>
<span class="lineNum">    3439 </span>            : 
<span class="lineNum">    3440 </span>            :       /* base + disp =&gt; new base, cases (1) and (3) above.  */
<span class="lineNum">    3441 </span>            :       /* Another option would be to reload the displacement into an
<span class="lineNum">    3442 </span>            :          index register.  However, postreload has code to optimize
<span class="lineNum">    3443 </span>            :          address reloads that have the same base and different
<span class="lineNum">    3444 </span>            :          displacements, so reloading into an index register would
<span class="lineNum">    3445 </span>            :          not necessarily be a win.  */
<span class="lineNum">    3446 </span><span class="lineCov">         45 :       if (new_reg == NULL_RTX)</span>
<span class="lineNum">    3447 </span>            :         {
<span class="lineNum">    3448 </span>            :           /* See if the target can split the displacement into a
<span class="lineNum">    3449 </span>            :              legitimate new displacement from a local anchor.  */
<span class="lineNum">    3450 </span><span class="lineCov">         45 :           gcc_assert (ad.disp == ad.disp_term);</span>
<span class="lineNum">    3451 </span><span class="lineCov">         45 :           poly_int64 orig_offset;</span>
<span class="lineNum">    3452 </span><span class="lineCov">         45 :           rtx offset1, offset2;</span>
<span class="lineNum">    3453 </span><span class="lineCov">         45 :           if (poly_int_rtx_p (*ad.disp, &amp;orig_offset)</span>
<span class="lineNum">    3454 </span><span class="lineCov">         45 :               &amp;&amp; targetm.legitimize_address_displacement (&amp;offset1, &amp;offset2,</span>
<span class="lineNum">    3455 </span>            :                                                           orig_offset,
<span class="lineNum">    3456 </span>            :                                                           ad.mode))
<span class="lineNum">    3457 </span>            :             {
<span class="lineNum">    3458 </span><span class="lineNoCov">          0 :               new_reg = base_plus_disp_to_reg (&amp;ad, offset1);</span>
<span class="lineNum">    3459 </span><span class="lineNoCov">          0 :               new_reg = gen_rtx_PLUS (GET_MODE (new_reg), new_reg, offset2);</span>
<span class="lineNum">    3460 </span>            :             }
<span class="lineNum">    3461 </span>            :           else
<span class="lineNum">    3462 </span><span class="lineCov">         45 :             new_reg = base_plus_disp_to_reg (&amp;ad, *ad.disp);</span>
<span class="lineNum">    3463 </span>            :         }
<span class="lineNum">    3464 </span><span class="lineCov">         45 :       insns = get_insns ();</span>
<span class="lineNum">    3465 </span><span class="lineCov">         45 :       last_insn = get_last_insn ();</span>
<span class="lineNum">    3466 </span>            :       /* If we generated at least two insns, try last insn source as
<span class="lineNum">    3467 </span>            :          an address.  If we succeed, we generate one less insn.  */
<span class="lineNum">    3468 </span><span class="lineCov">         45 :       if (REG_P (new_reg)</span>
<span class="lineNum">    3469 </span><span class="lineCov">         45 :           &amp;&amp; last_insn != insns</span>
<span class="lineNum">    3470 </span><span class="lineCov">         45 :           &amp;&amp; (set = single_set (last_insn)) != NULL_RTX</span>
<span class="lineNum">    3471 </span><span class="lineCov">         45 :           &amp;&amp; GET_CODE (SET_SRC (set)) == PLUS</span>
<span class="lineNum">    3472 </span><span class="lineCov">         45 :           &amp;&amp; REG_P (XEXP (SET_SRC (set), 0))</span>
<span class="lineNum">    3473 </span><span class="lineCov">         90 :           &amp;&amp; CONSTANT_P (XEXP (SET_SRC (set), 1)))</span>
<span class="lineNum">    3474 </span>            :         {
<span class="lineNum">    3475 </span><span class="lineNoCov">          0 :           *ad.inner = SET_SRC (set);</span>
<span class="lineNum">    3476 </span><span class="lineNoCov">          0 :           if (valid_address_p (ad.mode, *ad.outer, ad.as))</span>
<span class="lineNum">    3477 </span>            :             {
<span class="lineNum">    3478 </span><span class="lineNoCov">          0 :               *ad.base_term = XEXP (SET_SRC (set), 0);</span>
<span class="lineNum">    3479 </span><span class="lineNoCov">          0 :               *ad.disp_term = XEXP (SET_SRC (set), 1);</span>
<span class="lineNum">    3480 </span><span class="lineNoCov">          0 :               cl = base_reg_class (ad.mode, ad.as, ad.base_outer_code,</span>
<span class="lineNum">    3481 </span>            :                                    get_index_code (&amp;ad));
<span class="lineNum">    3482 </span><span class="lineNoCov">          0 :               regno = REGNO (*ad.base_term);</span>
<span class="lineNum">    3483 </span><span class="lineNoCov">          0 :               if (regno &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    3484 </span><span class="lineNoCov">          0 :                   &amp;&amp; cl != lra_get_allocno_class (regno))</span>
<span class="lineNum">    3485 </span><span class="lineNoCov">          0 :                 lra_change_class (regno, cl, &quot;      Change to&quot;, true);</span>
<span class="lineNum">    3486 </span><span class="lineNoCov">          0 :               new_reg = SET_SRC (set);</span>
<span class="lineNum">    3487 </span><span class="lineNoCov">          0 :               delete_insns_since (PREV_INSN (last_insn));</span>
<span class="lineNum">    3488 </span>            :             }
<span class="lineNum">    3489 </span>            :         }
<span class="lineNum">    3490 </span><span class="lineCov">         45 :       end_sequence ();</span>
<span class="lineNum">    3491 </span><span class="lineCov">         45 :       emit_insn (insns);</span>
<span class="lineNum">    3492 </span><span class="lineCov">         45 :       *ad.inner = new_reg;</span>
<span class="lineNum">    3493 </span>            :     }
<span class="lineNum">    3494 </span><span class="lineCov">         40 :   else if (ad.disp_term != NULL)</span>
<span class="lineNum">    3495 </span>            :     {
<span class="lineNum">    3496 </span>            :       /* base + scale * index + disp =&gt; new base + scale * index,
<span class="lineNum">    3497 </span>            :          case (1) above.  */
<span class="lineNum">    3498 </span><span class="lineCov">         40 :       gcc_assert (ad.disp == ad.disp_term);</span>
<span class="lineNum">    3499 </span><span class="lineCov">         40 :       new_reg = base_plus_disp_to_reg (&amp;ad, *ad.disp);</span>
<span class="lineNum">    3500 </span><span class="lineCov">         40 :       *ad.inner = simplify_gen_binary (PLUS, GET_MODE (new_reg),</span>
<span class="lineNum">    3501 </span><span class="lineCov">         40 :                                        new_reg, *ad.index);</span>
<span class="lineNum">    3502 </span>            :     }
<span class="lineNum">    3503 </span><span class="lineNoCov">          0 :   else if ((scale = get_index_scale (&amp;ad)) == 1)</span>
<span class="lineNum">    3504 </span>            :     {
<span class="lineNum">    3505 </span>            :       /* The last transformation to one reg will be made in
<span class="lineNum">    3506 </span>            :          curr_insn_transform function.  */
<span class="lineNum">    3507 </span><span class="lineNoCov">          0 :       end_sequence ();</span>
<span class="lineNum">    3508 </span><span class="lineNoCov">          0 :       return false;</span>
<span class="lineNum">    3509 </span>            :     }
<span class="lineNum">    3510 </span><span class="lineNoCov">          0 :   else if (scale != 0)</span>
<span class="lineNum">    3511 </span>            :     {
<span class="lineNum">    3512 </span>            :       /* base + scale * index =&gt; base + new_reg,
<span class="lineNum">    3513 </span>            :          case (1) above.
<span class="lineNum">    3514 </span>            :       Index part of address may become invalid.  For example, we
<span class="lineNum">    3515 </span>            :       changed pseudo on the equivalent memory and a subreg of the
<span class="lineNum">    3516 </span>            :       pseudo onto the memory of different mode for which the scale is
<span class="lineNum">    3517 </span>            :       prohibitted.  */
<span class="lineNum">    3518 </span><span class="lineNoCov">          0 :       new_reg = index_part_to_reg (&amp;ad);</span>
<span class="lineNum">    3519 </span><span class="lineNoCov">          0 :       *ad.inner = simplify_gen_binary (PLUS, GET_MODE (new_reg),</span>
<span class="lineNum">    3520 </span><span class="lineNoCov">          0 :                                        *ad.base_term, new_reg);</span>
<span class="lineNum">    3521 </span>            :     }
<span class="lineNum">    3522 </span>            :   else
<span class="lineNum">    3523 </span>            :     {
<span class="lineNum">    3524 </span><span class="lineNoCov">          0 :       enum reg_class cl = base_reg_class (ad.mode, ad.as,</span>
<span class="lineNum">    3525 </span>            :                                           SCRATCH, SCRATCH);
<span class="lineNum">    3526 </span><span class="lineNoCov">          0 :       rtx addr = *ad.inner;</span>
<span class="lineNum">    3527 </span>            :       
<span class="lineNum">    3528 </span><span class="lineNoCov">          0 :       new_reg = lra_create_new_reg (Pmode, NULL_RTX, cl, &quot;addr&quot;);</span>
<span class="lineNum">    3529 </span>            :       /* addr =&gt; new_base.  */
<span class="lineNum">    3530 </span><span class="lineNoCov">          0 :       lra_emit_move (new_reg, addr);</span>
<span class="lineNum">    3531 </span><span class="lineNoCov">          0 :       *ad.inner = new_reg;</span>
<span class="lineNum">    3532 </span>            :     }
<span class="lineNum">    3533 </span><span class="lineCov">        309 :   *before = get_insns ();</span>
<span class="lineNum">    3534 </span><span class="lineCov">        309 :   end_sequence ();</span>
<span class="lineNum">    3535 </span><span class="lineCov">        309 :   return true;</span>
<span class="lineNum">    3536 </span>            : }
<span class="lineNum">    3537 </span>            : 
<span class="lineNum">    3538 </span>            : /* If CHECK_ONLY_P is false, do address reloads until it is necessary.
<span class="lineNum">    3539 </span>            :    Use process_address_1 as a helper function.  Return true for any
<span class="lineNum">    3540 </span>            :    RTL changes.
<span class="lineNum">    3541 </span>            : 
<span class="lineNum">    3542 </span>            :    If CHECK_ONLY_P is true, just check address correctness.  Return
<a name="3543"><span class="lineNum">    3543 </span>            :    false if the address correct.  */</a>
<span class="lineNum">    3544 </span>            : static bool
<span class="lineNum">    3545 </span><span class="lineNoCov">          0 : process_address (int nop, bool check_only_p,</span>
<span class="lineNum">    3546 </span>            :                  rtx_insn **before, rtx_insn **after)
<span class="lineNum">    3547 </span>            : {
<span class="lineNum">    3548 </span><span class="lineNoCov">          0 :   bool res = false;</span>
<span class="lineNum">    3549 </span>            : 
<span class="lineNum">    3550 </span><span class="lineCov">   97017436 :   while (process_address_1 (nop, check_only_p, before, after))</span>
<span class="lineNum">    3551 </span>            :     {
<span class="lineNum">    3552 </span><span class="lineCov">     363138 :       if (check_only_p)</span>
<span class="lineNum">    3553 </span>            :         return true;
<span class="lineNum">    3554 </span>            :       res = true;
<span class="lineNum">    3555 </span>            :     }
<span class="lineNum">    3556 </span>            :   return res;
<span class="lineNum">    3557 </span>            : }
<span class="lineNum">    3558 </span>            : 
<span class="lineNum">    3559 </span>            : /* Emit insns to reload VALUE into a new register.  VALUE is an
<span class="lineNum">    3560 </span>            :    auto-increment or auto-decrement RTX whose operand is a register or
<span class="lineNum">    3561 </span>            :    memory location; so reloading involves incrementing that location.
<span class="lineNum">    3562 </span>            :    IN is either identical to VALUE, or some cheaper place to reload
<span class="lineNum">    3563 </span>            :    value being incremented/decremented from.
<span class="lineNum">    3564 </span>            : 
<span class="lineNum">    3565 </span>            :    INC_AMOUNT is the number to increment or decrement by (always
<span class="lineNum">    3566 </span>            :    positive and ignored for POST_MODIFY/PRE_MODIFY).
<span class="lineNum">    3567 </span>            : 
<a name="3568"><span class="lineNum">    3568 </span>            :    Return pseudo containing the result.  */</a>
<span class="lineNum">    3569 </span>            : static rtx
<span class="lineNum">    3570 </span><span class="lineNoCov">          0 : emit_inc (enum reg_class new_rclass, rtx in, rtx value, poly_int64 inc_amount)</span>
<span class="lineNum">    3571 </span>            : {
<span class="lineNum">    3572 </span>            :   /* REG or MEM to be copied and incremented.  */
<span class="lineNum">    3573 </span><span class="lineNoCov">          0 :   rtx incloc = XEXP (value, 0);</span>
<span class="lineNum">    3574 </span>            :   /* Nonzero if increment after copying.  */
<span class="lineNum">    3575 </span><span class="lineNoCov">          0 :   int post = (GET_CODE (value) == POST_DEC || GET_CODE (value) == POST_INC</span>
<span class="lineNum">    3576 </span><span class="lineNoCov">          0 :               || GET_CODE (value) == POST_MODIFY);</span>
<span class="lineNum">    3577 </span><span class="lineNoCov">          0 :   rtx_insn *last;</span>
<span class="lineNum">    3578 </span><span class="lineNoCov">          0 :   rtx inc;</span>
<span class="lineNum">    3579 </span><span class="lineNoCov">          0 :   rtx_insn *add_insn;</span>
<span class="lineNum">    3580 </span><span class="lineNoCov">          0 :   int code;</span>
<span class="lineNum">    3581 </span><span class="lineNoCov">          0 :   rtx real_in = in == value ? incloc : in;</span>
<span class="lineNum">    3582 </span><span class="lineNoCov">          0 :   rtx result;</span>
<span class="lineNum">    3583 </span><span class="lineNoCov">          0 :   bool plus_p = true;</span>
<span class="lineNum">    3584 </span>            : 
<span class="lineNum">    3585 </span><span class="lineNoCov">          0 :   if (GET_CODE (value) == PRE_MODIFY || GET_CODE (value) == POST_MODIFY)</span>
<span class="lineNum">    3586 </span>            :     {
<span class="lineNum">    3587 </span><span class="lineNoCov">          0 :       lra_assert (GET_CODE (XEXP (value, 1)) == PLUS</span>
<span class="lineNum">    3588 </span>            :                   || GET_CODE (XEXP (value, 1)) == MINUS);
<span class="lineNum">    3589 </span><span class="lineNoCov">          0 :       lra_assert (rtx_equal_p (XEXP (XEXP (value, 1), 0), XEXP (value, 0)));</span>
<span class="lineNum">    3590 </span><span class="lineNoCov">          0 :       plus_p = GET_CODE (XEXP (value, 1)) == PLUS;</span>
<span class="lineNum">    3591 </span><span class="lineNoCov">          0 :       inc = XEXP (XEXP (value, 1), 1);</span>
<span class="lineNum">    3592 </span>            :     }
<span class="lineNum">    3593 </span>            :   else
<span class="lineNum">    3594 </span>            :     {
<span class="lineNum">    3595 </span><span class="lineNoCov">          0 :       if (GET_CODE (value) == PRE_DEC || GET_CODE (value) == POST_DEC)</span>
<span class="lineNum">    3596 </span><span class="lineNoCov">          0 :         inc_amount = -inc_amount;</span>
<span class="lineNum">    3597 </span>            : 
<span class="lineNum">    3598 </span><span class="lineNoCov">          0 :       inc = gen_int_mode (inc_amount, GET_MODE (value));</span>
<span class="lineNum">    3599 </span>            :     }
<span class="lineNum">    3600 </span>            : 
<span class="lineNum">    3601 </span><span class="lineNoCov">          0 :   if (! post &amp;&amp; REG_P (incloc))</span>
<span class="lineNum">    3602 </span>            :     result = incloc;
<span class="lineNum">    3603 </span>            :   else
<span class="lineNum">    3604 </span><span class="lineNoCov">          0 :     result = lra_create_new_reg (GET_MODE (value), value, new_rclass,</span>
<span class="lineNum">    3605 </span>            :                                  &quot;INC/DEC result&quot;);
<span class="lineNum">    3606 </span>            : 
<span class="lineNum">    3607 </span><span class="lineNoCov">          0 :   if (real_in != result)</span>
<span class="lineNum">    3608 </span>            :     {
<span class="lineNum">    3609 </span>            :       /* First copy the location to the result register.  */
<span class="lineNum">    3610 </span><span class="lineNoCov">          0 :       lra_assert (REG_P (result));</span>
<span class="lineNum">    3611 </span><span class="lineNoCov">          0 :       emit_insn (gen_move_insn (result, real_in));</span>
<span class="lineNum">    3612 </span>            :     }
<span class="lineNum">    3613 </span>            : 
<span class="lineNum">    3614 </span>            :   /* We suppose that there are insns to add/sub with the constant
<span class="lineNum">    3615 </span>            :      increment permitted in {PRE/POST)_{DEC/INC/MODIFY}.  At least the
<span class="lineNum">    3616 </span>            :      old reload worked with this assumption.  If the assumption
<span class="lineNum">    3617 </span>            :      becomes wrong, we should use approach in function
<span class="lineNum">    3618 </span>            :      base_plus_disp_to_reg.  */
<span class="lineNum">    3619 </span><span class="lineNoCov">          0 :   if (in == value)</span>
<span class="lineNum">    3620 </span>            :     {
<span class="lineNum">    3621 </span>            :       /* See if we can directly increment INCLOC.  */
<span class="lineNum">    3622 </span><span class="lineNoCov">          0 :       last = get_last_insn ();</span>
<span class="lineNum">    3623 </span><span class="lineNoCov">          0 :       add_insn = emit_insn (plus_p</span>
<span class="lineNum">    3624 </span><span class="lineNoCov">          0 :                             ? gen_add2_insn (incloc, inc)</span>
<span class="lineNum">    3625 </span><span class="lineNoCov">          0 :                             : gen_sub2_insn (incloc, inc));</span>
<span class="lineNum">    3626 </span>            : 
<span class="lineNum">    3627 </span><span class="lineNoCov">          0 :       code = recog_memoized (add_insn);</span>
<span class="lineNum">    3628 </span><span class="lineNoCov">          0 :       if (code &gt;= 0)</span>
<span class="lineNum">    3629 </span>            :         {
<span class="lineNum">    3630 </span><span class="lineNoCov">          0 :           if (! post &amp;&amp; result != incloc)</span>
<span class="lineNum">    3631 </span><span class="lineNoCov">          0 :             emit_insn (gen_move_insn (result, incloc));</span>
<span class="lineNum">    3632 </span><span class="lineNoCov">          0 :           return result;</span>
<span class="lineNum">    3633 </span>            :         }
<span class="lineNum">    3634 </span><span class="lineNoCov">          0 :       delete_insns_since (last);</span>
<span class="lineNum">    3635 </span>            :     }
<span class="lineNum">    3636 </span>            : 
<span class="lineNum">    3637 </span>            :   /* If couldn't do the increment directly, must increment in RESULT.
<span class="lineNum">    3638 </span>            :      The way we do this depends on whether this is pre- or
<span class="lineNum">    3639 </span>            :      post-increment.  For pre-increment, copy INCLOC to the reload
<span class="lineNum">    3640 </span>            :      register, increment it there, then save back.  */
<span class="lineNum">    3641 </span><span class="lineNoCov">          0 :   if (! post)</span>
<span class="lineNum">    3642 </span>            :     {
<span class="lineNum">    3643 </span><span class="lineNoCov">          0 :       if (real_in != result)</span>
<span class="lineNum">    3644 </span><span class="lineNoCov">          0 :         emit_insn (gen_move_insn (result, real_in));</span>
<span class="lineNum">    3645 </span><span class="lineNoCov">          0 :       if (plus_p)</span>
<span class="lineNum">    3646 </span><span class="lineNoCov">          0 :         emit_insn (gen_add2_insn (result, inc));</span>
<span class="lineNum">    3647 </span>            :       else
<span class="lineNum">    3648 </span><span class="lineNoCov">          0 :         emit_insn (gen_sub2_insn (result, inc));</span>
<span class="lineNum">    3649 </span><span class="lineNoCov">          0 :       if (result != incloc)</span>
<span class="lineNum">    3650 </span><span class="lineNoCov">          0 :         emit_insn (gen_move_insn (incloc, result));</span>
<span class="lineNum">    3651 </span>            :     }
<span class="lineNum">    3652 </span>            :   else
<span class="lineNum">    3653 </span>            :     {
<span class="lineNum">    3654 </span>            :       /* Post-increment.
<span class="lineNum">    3655 </span>            : 
<span class="lineNum">    3656 </span>            :          Because this might be a jump insn or a compare, and because
<span class="lineNum">    3657 </span>            :          RESULT may not be available after the insn in an input
<span class="lineNum">    3658 </span>            :          reload, we must do the incrementing before the insn being
<span class="lineNum">    3659 </span>            :          reloaded for.
<span class="lineNum">    3660 </span>            : 
<span class="lineNum">    3661 </span>            :          We have already copied IN to RESULT.  Increment the copy in
<span class="lineNum">    3662 </span>            :          RESULT, save that back, then decrement RESULT so it has
<span class="lineNum">    3663 </span>            :          the original value.  */
<span class="lineNum">    3664 </span><span class="lineNoCov">          0 :       if (plus_p)</span>
<span class="lineNum">    3665 </span><span class="lineNoCov">          0 :         emit_insn (gen_add2_insn (result, inc));</span>
<span class="lineNum">    3666 </span>            :       else
<span class="lineNum">    3667 </span><span class="lineNoCov">          0 :         emit_insn (gen_sub2_insn (result, inc));</span>
<span class="lineNum">    3668 </span><span class="lineNoCov">          0 :       emit_insn (gen_move_insn (incloc, result));</span>
<span class="lineNum">    3669 </span>            :       /* Restore non-modified value for the result.  We prefer this
<span class="lineNum">    3670 </span>            :          way because it does not require an additional hard
<span class="lineNum">    3671 </span>            :          register.  */
<span class="lineNum">    3672 </span><span class="lineNoCov">          0 :       if (plus_p)</span>
<span class="lineNum">    3673 </span>            :         {
<span class="lineNum">    3674 </span><span class="lineNoCov">          0 :           poly_int64 offset;</span>
<span class="lineNum">    3675 </span><span class="lineNoCov">          0 :           if (poly_int_rtx_p (inc, &amp;offset))</span>
<span class="lineNum">    3676 </span><span class="lineNoCov">          0 :             emit_insn (gen_add2_insn (result,</span>
<span class="lineNum">    3677 </span>            :                                       gen_int_mode (-offset,
<span class="lineNum">    3678 </span><span class="lineNoCov">          0 :                                                     GET_MODE (result))));</span>
<span class="lineNum">    3679 </span>            :           else
<span class="lineNum">    3680 </span><span class="lineNoCov">          0 :             emit_insn (gen_sub2_insn (result, inc));</span>
<span class="lineNum">    3681 </span>            :         }
<span class="lineNum">    3682 </span>            :       else
<span class="lineNum">    3683 </span><span class="lineNoCov">          0 :         emit_insn (gen_add2_insn (result, inc));</span>
<span class="lineNum">    3684 </span>            :     }
<span class="lineNum">    3685 </span>            :   return result;
<span class="lineNum">    3686 </span>            : }
<span class="lineNum">    3687 </span>            : 
<span class="lineNum">    3688 </span>            : /* Return true if the current move insn does not need processing as we
<a name="3689"><span class="lineNum">    3689 </span>            :    already know that it satisfies its constraints.  */</a>
<span class="lineNum">    3690 </span>            : static bool
<span class="lineNum">    3691 </span><span class="lineCov">   54723587 : simple_move_p (void)</span>
<span class="lineNum">    3692 </span>            : {
<span class="lineNum">    3693 </span><span class="lineCov">   54723587 :   rtx dest, src;</span>
<span class="lineNum">    3694 </span><span class="lineCov">   54723587 :   enum reg_class dclass, sclass;</span>
<span class="lineNum">    3695 </span>            : 
<span class="lineNum">    3696 </span><span class="lineCov">   54723587 :   lra_assert (curr_insn_set != NULL_RTX);</span>
<span class="lineNum">    3697 </span><span class="lineCov">   54723587 :   dest = SET_DEST (curr_insn_set);</span>
<span class="lineNum">    3698 </span><span class="lineCov">   54723587 :   src = SET_SRC (curr_insn_set);</span>
<span class="lineNum">    3699 </span>            : 
<span class="lineNum">    3700 </span>            :   /* If the instruction has multiple sets we need to process it even if it
<span class="lineNum">    3701 </span>            :      is single_set.  This can happen if one or more of the SETs are dead.
<span class="lineNum">    3702 </span>            :      See PR73650.  */
<span class="lineNum">    3703 </span><span class="lineCov">   54723587 :   if (multiple_sets (curr_insn))</span>
<span class="lineNum">    3704 </span>            :     return false;
<span class="lineNum">    3705 </span>            : 
<span class="lineNum">    3706 </span><span class="lineCov">   54626200 :   return ((dclass = get_op_class (dest)) != NO_REGS</span>
<span class="lineNum">    3707 </span><span class="lineCov">   43871132 :           &amp;&amp; (sclass = get_op_class (src)) != NO_REGS</span>
<span class="lineNum">    3708 </span>            :           /* The backend guarantees that register moves of cost 2
<span class="lineNum">    3709 </span>            :              never need reloads.  */
<span class="lineNum">    3710 </span><span class="lineCov">   46992845 :           &amp;&amp; targetm.register_move_cost (GET_MODE (src), sclass, dclass) == 2);</span>
<span class="lineNum">    3711 </span>            :  }
<span class="lineNum">    3712 </span>            : 
<a name="3713"><span class="lineNum">    3713 </span>            : /* Swap operands NOP and NOP + 1. */</a>
<span class="lineNum">    3714 </span>            : static inline void
<span class="lineNum">    3715 </span><span class="lineCov">   11559077 : swap_operands (int nop)</span>
<span class="lineNum">    3716 </span>            : {
<span class="lineNum">    3717 </span><span class="lineCov">   11559077 :   std::swap (curr_operand_mode[nop], curr_operand_mode[nop + 1]);</span>
<span class="lineNum">    3718 </span><span class="lineCov">   11559077 :   std::swap (original_subreg_reg_mode[nop], original_subreg_reg_mode[nop + 1]);</span>
<span class="lineNum">    3719 </span><span class="lineCov">   11559077 :   std::swap (*curr_id-&gt;operand_loc[nop], *curr_id-&gt;operand_loc[nop + 1]);</span>
<span class="lineNum">    3720 </span><span class="lineCov">   11559077 :   std::swap (equiv_substition_p[nop], equiv_substition_p[nop + 1]);</span>
<span class="lineNum">    3721 </span>            :   /* Swap the duplicates too.  */
<span class="lineNum">    3722 </span><span class="lineCov">   11559077 :   lra_update_dup (curr_id, nop);</span>
<span class="lineNum">    3723 </span><span class="lineCov">   11559077 :   lra_update_dup (curr_id, nop + 1);</span>
<span class="lineNum">    3724 </span><span class="lineCov">   11559077 : }</span>
<span class="lineNum">    3725 </span>            : 
<span class="lineNum">    3726 </span>            : /* Main entry point of the constraint code: search the body of the
<span class="lineNum">    3727 </span>            :    current insn to choose the best alternative.  It is mimicking insn
<span class="lineNum">    3728 </span>            :    alternative cost calculation model of former reload pass.  That is
<span class="lineNum">    3729 </span>            :    because machine descriptions were written to use this model.  This
<span class="lineNum">    3730 </span>            :    model can be changed in future.  Make commutative operand exchange
<span class="lineNum">    3731 </span>            :    if it is chosen.
<span class="lineNum">    3732 </span>            : 
<span class="lineNum">    3733 </span>            :    if CHECK_ONLY_P is false, do RTL changes to satisfy the
<span class="lineNum">    3734 </span>            :    constraints.  Return true if any change happened during function
<span class="lineNum">    3735 </span>            :    call.
<span class="lineNum">    3736 </span>            : 
<span class="lineNum">    3737 </span>            :    If CHECK_ONLY_P is true then don't do any transformation.  Just
<span class="lineNum">    3738 </span>            :    check that the insn satisfies all constraints.  If the insn does
<a name="3739"><span class="lineNum">    3739 </span>            :    not satisfy any constraint, return true.  */</a>
<span class="lineNum">    3740 </span>            : static bool
<span class="lineNum">    3741 </span><span class="lineCov">   58181091 : curr_insn_transform (bool check_only_p)</span>
<span class="lineNum">    3742 </span>            : {
<span class="lineNum">    3743 </span><span class="lineCov">   58181091 :   int i, j, k;</span>
<span class="lineNum">    3744 </span><span class="lineCov">   58181091 :   int n_operands;</span>
<span class="lineNum">    3745 </span><span class="lineCov">   58181091 :   int n_alternatives;</span>
<span class="lineNum">    3746 </span><span class="lineCov">   58181091 :   int n_outputs;</span>
<span class="lineNum">    3747 </span><span class="lineCov">   58181091 :   int commutative;</span>
<span class="lineNum">    3748 </span><span class="lineCov">   58181091 :   signed char goal_alt_matched[MAX_RECOG_OPERANDS][MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    3749 </span><span class="lineCov">   58181091 :   signed char match_inputs[MAX_RECOG_OPERANDS + 1];</span>
<span class="lineNum">    3750 </span><span class="lineCov">   58181091 :   signed char outputs[MAX_RECOG_OPERANDS + 1];</span>
<span class="lineNum">    3751 </span><span class="lineCov">   58181091 :   rtx_insn *before, *after;</span>
<span class="lineNum">    3752 </span><span class="lineCov">   58181091 :   bool alt_p = false;</span>
<span class="lineNum">    3753 </span>            :   /* Flag that the insn has been changed through a transformation.  */
<span class="lineNum">    3754 </span><span class="lineCov">   58181091 :   bool change_p;</span>
<span class="lineNum">    3755 </span><span class="lineCov">   58181091 :   bool sec_mem_p;</span>
<span class="lineNum">    3756 </span><span class="lineCov">   58181091 :   bool use_sec_mem_p;</span>
<span class="lineNum">    3757 </span><span class="lineCov">   58181091 :   int max_regno_before;</span>
<span class="lineNum">    3758 </span><span class="lineCov">   58181091 :   int reused_alternative_num;</span>
<span class="lineNum">    3759 </span>            : 
<span class="lineNum">    3760 </span><span class="lineCov">   58181091 :   curr_insn_set = single_set (curr_insn);</span>
<span class="lineNum">    3761 </span><span class="lineCov">   58181091 :   if (curr_insn_set != NULL_RTX &amp;&amp; simple_move_p ())</span>
<span class="lineNum">    3762 </span>            :     {
<span class="lineNum">    3763 </span>            :       /* We assume that the corresponding insn alternative has no
<span class="lineNum">    3764 </span>            :          earlier clobbers.  If it is not the case, don't define move
<span class="lineNum">    3765 </span>            :          cost equal to 2 for the corresponding register classes.  */
<span class="lineNum">    3766 </span><span class="lineCov">    8420736 :       lra_set_used_insn_alternative (curr_insn, LRA_NON_CLOBBERED_ALT);</span>
<span class="lineNum">    3767 </span><span class="lineCov">    8420736 :       return false;</span>
<span class="lineNum">    3768 </span>            :     }
<span class="lineNum">    3769 </span>            : 
<span class="lineNum">    3770 </span><span class="lineCov">   49760355 :   no_input_reloads_p = no_output_reloads_p = false;</span>
<span class="lineNum">    3771 </span><span class="lineCov">   49760355 :   goal_alt_number = -1;</span>
<span class="lineNum">    3772 </span><span class="lineCov">   49760355 :   change_p = sec_mem_p = false;</span>
<span class="lineNum">    3773 </span>            :   /* JUMP_INSNs and CALL_INSNs are not allowed to have any output
<span class="lineNum">    3774 </span>            :      reloads; neither are insns that SET cc0.  Insns that use CC0 are
<span class="lineNum">    3775 </span>            :      not allowed to have any input reloads.  */
<span class="lineNum">    3776 </span><span class="lineCov">   49760355 :   if (JUMP_P (curr_insn) || CALL_P (curr_insn))</span>
<span class="lineNum">    3777 </span><span class="lineCov">    8417308 :     no_output_reloads_p = true;</span>
<span class="lineNum">    3778 </span>            : 
<span class="lineNum">    3779 </span><span class="lineCov">   49760355 :   if (HAVE_cc0 &amp;&amp; reg_referenced_p (cc0_rtx, PATTERN (curr_insn)))</span>
<span class="lineNum">    3780 </span>            :     no_input_reloads_p = true;
<span class="lineNum">    3781 </span><span class="lineCov">   49760355 :   if (HAVE_cc0 &amp;&amp; reg_set_p (cc0_rtx, PATTERN (curr_insn)))</span>
<span class="lineNum">    3782 </span>            :     no_output_reloads_p = true;
<span class="lineNum">    3783 </span>            : 
<span class="lineNum">    3784 </span><span class="lineCov">   49760355 :   n_operands = curr_static_id-&gt;n_operands;</span>
<span class="lineNum">    3785 </span><span class="lineCov">   49760355 :   n_alternatives = curr_static_id-&gt;n_alternatives;</span>
<span class="lineNum">    3786 </span>            : 
<span class="lineNum">    3787 </span>            :   /* Just return &quot;no reloads&quot; if insn has no operands with
<span class="lineNum">    3788 </span>            :      constraints.  */
<span class="lineNum">    3789 </span><span class="lineCov">   49760355 :   if (n_operands == 0 || n_alternatives == 0)</span>
<span class="lineNum">    3790 </span>            :     return false;
<span class="lineNum">    3791 </span>            : 
<span class="lineNum">    3792 </span><span class="lineCov">   43814086 :   max_regno_before = max_reg_num ();</span>
<span class="lineNum">    3793 </span>            : 
<span class="lineNum">    3794 </span><span class="lineCov">  141110046 :   for (i = 0; i &lt; n_operands; i++)</span>
<span class="lineNum">    3795 </span>            :     {
<span class="lineNum">    3796 </span><span class="lineCov">   97295960 :       goal_alt_matched[i][0] = -1;</span>
<span class="lineNum">    3797 </span><span class="lineCov">   97295960 :       goal_alt_matches[i] = -1;</span>
<span class="lineNum">    3798 </span>            :     }
<span class="lineNum">    3799 </span>            : 
<span class="lineNum">    3800 </span><span class="lineCov">   43814086 :   commutative = curr_static_id-&gt;commutative;</span>
<span class="lineNum">    3801 </span>            : 
<span class="lineNum">    3802 </span>            :   /* Now see what we need for pseudos that didn't get hard regs or got
<span class="lineNum">    3803 </span>            :      the wrong kind of hard reg.  For this, we must consider all the
<span class="lineNum">    3804 </span>            :      operands together against the register constraints.  */
<span class="lineNum">    3805 </span>            : 
<span class="lineNum">    3806 </span><span class="lineCov">   43814086 :   best_losers = best_overall = INT_MAX;</span>
<span class="lineNum">    3807 </span><span class="lineCov">   43814086 :   best_reload_sum = 0;</span>
<span class="lineNum">    3808 </span>            : 
<span class="lineNum">    3809 </span><span class="lineCov">   43814086 :   curr_swapped = false;</span>
<span class="lineNum">    3810 </span><span class="lineCov">   43814086 :   goal_alt_swapped = false;</span>
<span class="lineNum">    3811 </span>            : 
<span class="lineNum">    3812 </span><span class="lineCov">   43814086 :   if (! check_only_p)</span>
<span class="lineNum">    3813 </span>            :     /* Make equivalence substitution and memory subreg elimination
<span class="lineNum">    3814 </span>            :        before address processing because an address legitimacy can
<span class="lineNum">    3815 </span>            :        depend on memory mode.  */
<span class="lineNum">    3816 </span><span class="lineCov">  141084867 :     for (i = 0; i &lt; n_operands; i++)</span>
<span class="lineNum">    3817 </span>            :       {
<span class="lineNum">    3818 </span><span class="lineCov">   97278477 :         rtx op, subst, old;</span>
<span class="lineNum">    3819 </span><span class="lineCov">   97278477 :         bool op_change_p = false;</span>
<span class="lineNum">    3820 </span>            : 
<span class="lineNum">    3821 </span><span class="lineCov">   97278477 :         if (curr_static_id-&gt;operand[i].is_operator)</span>
<span class="lineNum">    3822 </span>            :           continue;
<span class="lineNum">    3823 </span>            :         
<span class="lineNum">    3824 </span><span class="lineCov">   96549869 :         old = op = *curr_id-&gt;operand_loc[i];</span>
<span class="lineNum">    3825 </span><span class="lineCov">   96549869 :         if (GET_CODE (old) == SUBREG)</span>
<span class="lineNum">    3826 </span><span class="lineCov">    1689841 :           old = SUBREG_REG (old);</span>
<span class="lineNum">    3827 </span><span class="lineCov">   96549869 :         subst = get_equiv_with_elimination (old, curr_insn);</span>
<span class="lineNum">    3828 </span><span class="lineCov">   96549869 :         original_subreg_reg_mode[i] = VOIDmode;</span>
<span class="lineNum">    3829 </span><span class="lineCov">   96549869 :         equiv_substition_p[i] = false;</span>
<span class="lineNum">    3830 </span><span class="lineCov">   96549869 :         if (subst != old)</span>
<span class="lineNum">    3831 </span>            :           {
<span class="lineNum">    3832 </span><span class="lineCov">    1184906 :             equiv_substition_p[i] = true;</span>
<span class="lineNum">    3833 </span><span class="lineCov">    1184906 :             subst = copy_rtx (subst);</span>
<span class="lineNum">    3834 </span><span class="lineCov">    1184906 :             lra_assert (REG_P (old));</span>
<span class="lineNum">    3835 </span><span class="lineCov">    1184906 :             if (GET_CODE (op) != SUBREG)</span>
<span class="lineNum">    3836 </span><span class="lineCov">    1134154 :               *curr_id-&gt;operand_loc[i] = subst;</span>
<span class="lineNum">    3837 </span>            :             else
<span class="lineNum">    3838 </span>            :               {
<span class="lineNum">    3839 </span><span class="lineCov">      50752 :                 SUBREG_REG (op) = subst;</span>
<span class="lineNum">    3840 </span><span class="lineCov">      50752 :                 if (GET_MODE (subst) == VOIDmode)</span>
<span class="lineNum">    3841 </span><span class="lineCov">        100 :                   original_subreg_reg_mode[i] = GET_MODE (old);</span>
<span class="lineNum">    3842 </span>            :               }
<span class="lineNum">    3843 </span><span class="lineCov">    1184906 :             if (lra_dump_file != NULL)</span>
<span class="lineNum">    3844 </span>            :               {
<span class="lineNum">    3845 </span><span class="lineCov">         56 :                 fprintf (lra_dump_file,</span>
<span class="lineNum">    3846 </span>            :                          &quot;Changing pseudo %d in operand %i of insn %u on equiv &quot;,
<span class="lineNum">    3847 </span><span class="lineCov">         56 :                          REGNO (old), i, INSN_UID (curr_insn));</span>
<span class="lineNum">    3848 </span><span class="lineCov">         56 :                 dump_value_slim (lra_dump_file, subst, 1);</span>
<span class="lineNum">    3849 </span><span class="lineCov">         56 :                 fprintf (lra_dump_file, &quot;\n&quot;);</span>
<span class="lineNum">    3850 </span>            :               }
<span class="lineNum">    3851 </span><span class="lineCov">    1184906 :             op_change_p = change_p = true;</span>
<span class="lineNum">    3852 </span>            :           }
<span class="lineNum">    3853 </span><span class="lineCov">   96549869 :         if (simplify_operand_subreg (i, GET_MODE (old)) || op_change_p)</span>
<span class="lineNum">    3854 </span>            :           {
<span class="lineNum">    3855 </span><span class="lineCov">    1287627 :             change_p = true;</span>
<span class="lineNum">    3856 </span><span class="lineCov">    1287627 :             lra_update_dup (curr_id, i);</span>
<span class="lineNum">    3857 </span>            :           }
<span class="lineNum">    3858 </span>            :       }
<span class="lineNum">    3859 </span>            : 
<span class="lineNum">    3860 </span>            :   /* Reload address registers and displacements.  We do it before
<span class="lineNum">    3861 </span>            :      finding an alternative because of memory constraints.  */
<span class="lineNum">    3862 </span><span class="lineCov">   43814086 :   before = after = NULL;</span>
<span class="lineNum">    3863 </span><span class="lineCov">  141110046 :   for (i = 0; i &lt; n_operands; i++)</span>
<span class="lineNum">    3864 </span><span class="lineCov">   97295960 :     if (! curr_static_id-&gt;operand[i].is_operator</span>
<span class="lineNum">    3865 </span><span class="lineCov">  193863312 :         &amp;&amp; process_address (i, check_only_p, &amp;before, &amp;after))</span>
<span class="lineNum">    3866 </span>            :       {
<span class="lineNum">    3867 </span><span class="lineCov">     363138 :         if (check_only_p)</span>
<span class="lineNum">    3868 </span>            :           return true;
<span class="lineNum">    3869 </span><span class="lineCov">     363138 :         change_p = true;</span>
<span class="lineNum">    3870 </span><span class="lineCov">     363138 :         lra_update_dup (curr_id, i);</span>
<span class="lineNum">    3871 </span>            :       }
<span class="lineNum">    3872 </span>            :   
<span class="lineNum">    3873 </span><span class="lineCov">   43814086 :   if (change_p)</span>
<span class="lineNum">    3874 </span>            :     /* If we've changed the instruction then any alternative that
<span class="lineNum">    3875 </span>            :        we chose previously may no longer be valid.  */
<span class="lineNum">    3876 </span><span class="lineCov">    1630628 :     lra_set_used_insn_alternative (curr_insn, LRA_UNKNOWN_ALT);</span>
<span class="lineNum">    3877 </span>            : 
<span class="lineNum">    3878 </span><span class="lineCov">   43806390 :   if (! check_only_p &amp;&amp; curr_insn_set != NULL_RTX</span>
<span class="lineNum">    3879 </span><span class="lineCov">   85208785 :       &amp;&amp; check_and_process_move (&amp;change_p, &amp;sec_mem_p))</span>
<span class="lineNum">    3880 </span><span class="lineNoCov">          0 :     return change_p;</span>
<span class="lineNum">    3881 </span>            : 
<span class="lineNum">    3882 </span><span class="lineCov">   43814086 :  try_swapped:</span>
<span class="lineNum">    3883 </span>            : 
<span class="lineNum">    3884 </span><span class="lineCov">   49436799 :   reused_alternative_num = check_only_p ? LRA_UNKNOWN_ALT : curr_id-&gt;used_insn_alternative;</span>
<span class="lineNum">    3885 </span><span class="lineCov">   49436799 :   if (lra_dump_file != NULL &amp;&amp; reused_alternative_num &gt;= 0)</span>
<span class="lineNum">    3886 </span><span class="lineNoCov">          0 :     fprintf (lra_dump_file, &quot;Reusing alternative %d for insn #%u\n&quot;,</span>
<span class="lineNum">    3887 </span><span class="lineNoCov">          0 :              reused_alternative_num, INSN_UID (curr_insn));</span>
<span class="lineNum">    3888 </span>            : 
<span class="lineNum">    3889 </span><span class="lineCov">   49436799 :   if (process_alt_operands (reused_alternative_num))</span>
<span class="lineNum">    3890 </span><span class="lineCov">   44674816 :     alt_p = true;</span>
<span class="lineNum">    3891 </span>            : 
<span class="lineNum">    3892 </span><span class="lineCov">   49436799 :   if (check_only_p)</span>
<span class="lineNum">    3893 </span><span class="lineCov">      10617 :     return ! alt_p || best_losers != 0;</span>
<span class="lineNum">    3894 </span>            : 
<span class="lineNum">    3895 </span>            :   /* If insn is commutative (it's safe to exchange a certain pair of
<span class="lineNum">    3896 </span>            :      operands) then we need to try each alternative twice, the second
<span class="lineNum">    3897 </span>            :      time matching those two operands as if we had exchanged them.  To
<span class="lineNum">    3898 </span>            :      do this, really exchange them in operands.
<span class="lineNum">    3899 </span>            : 
<span class="lineNum">    3900 </span>            :      If we have just tried the alternatives the second time, return
<span class="lineNum">    3901 </span>            :      operands to normal and drop through.  */
<span class="lineNum">    3902 </span>            : 
<span class="lineNum">    3903 </span><span class="lineCov">   49429103 :   if (reused_alternative_num &lt; 0 &amp;&amp; commutative &gt;= 0)</span>
<span class="lineNum">    3904 </span>            :     {
<span class="lineNum">    3905 </span><span class="lineCov">   11245426 :       curr_swapped = !curr_swapped;</span>
<span class="lineNum">    3906 </span><span class="lineCov">   11245426 :       if (curr_swapped)</span>
<span class="lineNum">    3907 </span>            :         {
<span class="lineNum">    3908 </span><span class="lineCov">    5622713 :           swap_operands (commutative);</span>
<span class="lineNum">    3909 </span><span class="lineCov">    5622713 :           goto try_swapped;</span>
<span class="lineNum">    3910 </span>            :         }
<span class="lineNum">    3911 </span>            :       else
<span class="lineNum">    3912 </span><span class="lineCov">    5622713 :         swap_operands (commutative);</span>
<span class="lineNum">    3913 </span>            :     }
<span class="lineNum">    3914 </span>            : 
<span class="lineNum">    3915 </span><span class="lineCov">   43806390 :   if (! alt_p &amp;&amp; ! sec_mem_p)</span>
<span class="lineNum">    3916 </span>            :     {
<span class="lineNum">    3917 </span>            :       /* No alternative works with reloads??  */
<span class="lineNum">    3918 </span><span class="lineCov">          5 :       if (INSN_CODE (curr_insn) &gt;= 0)</span>
<span class="lineNum">    3919 </span><span class="lineNoCov">          0 :         fatal_insn (&quot;unable to generate reloads for:&quot;, curr_insn);</span>
<span class="lineNum">    3920 </span><span class="lineCov">          5 :       error_for_asm (curr_insn,</span>
<span class="lineNum">    3921 </span>            :                      &quot;inconsistent operand constraints in an %&lt;asm%&gt;&quot;);
<span class="lineNum">    3922 </span>            :       /* Avoid further trouble with this insn.  Don't generate use
<span class="lineNum">    3923 </span>            :          pattern here as we could use the insn SP offset.  */
<span class="lineNum">    3924 </span><span class="lineCov">          5 :       lra_set_insn_deleted (curr_insn);</span>
<span class="lineNum">    3925 </span><span class="lineCov">          5 :       return true;</span>
<span class="lineNum">    3926 </span>            :     }
<span class="lineNum">    3927 </span>            : 
<span class="lineNum">    3928 </span>            :   /* If the best alternative is with operands 1 and 2 swapped, swap
<span class="lineNum">    3929 </span>            :      them.  Update the operand numbers of any reloads already
<span class="lineNum">    3930 </span>            :      pushed.  */
<span class="lineNum">    3931 </span>            : 
<span class="lineNum">    3932 </span><span class="lineCov">   43806385 :   if (goal_alt_swapped)</span>
<span class="lineNum">    3933 </span>            :     {
<span class="lineNum">    3934 </span><span class="lineCov">     313651 :       if (lra_dump_file != NULL)</span>
<span class="lineNum">    3935 </span><span class="lineCov">        138 :         fprintf (lra_dump_file, &quot;  Commutative operand exchange in insn %u\n&quot;,</span>
<span class="lineNum">    3936 </span><span class="lineCov">         69 :                  INSN_UID (curr_insn));</span>
<span class="lineNum">    3937 </span>            : 
<span class="lineNum">    3938 </span>            :       /* Swap the duplicates too.  */
<span class="lineNum">    3939 </span><span class="lineCov">     313651 :       swap_operands (commutative);</span>
<span class="lineNum">    3940 </span><span class="lineCov">     313651 :       change_p = true;</span>
<span class="lineNum">    3941 </span>            :     }
<span class="lineNum">    3942 </span>            : 
<span class="lineNum">    3943 </span>            :   /* Some targets' TARGET_SECONDARY_MEMORY_NEEDED (e.g. x86) are defined
<span class="lineNum">    3944 </span>            :      too conservatively.  So we use the secondary memory only if there
<span class="lineNum">    3945 </span>            :      is no any alternative without reloads.  */
<span class="lineNum">    3946 </span><span class="lineCov">   43806385 :   use_sec_mem_p = false;</span>
<span class="lineNum">    3947 </span><span class="lineCov">   43806385 :   if (! alt_p)</span>
<span class="lineNum">    3948 </span>            :     use_sec_mem_p = true;
<span class="lineNum">    3949 </span><span class="lineCov">   43806385 :   else if (sec_mem_p)</span>
<span class="lineNum">    3950 </span>            :     {
<span class="lineNum">    3951 </span><span class="lineCov">     103469 :       for (i = 0; i &lt; n_operands; i++)</span>
<span class="lineNum">    3952 </span><span class="lineCov">      95862 :         if (! goal_alt_win[i] &amp;&amp; ! goal_alt_match_win[i])</span>
<span class="lineNum">    3953 </span>            :           break;
<span class="lineNum">    3954 </span><span class="lineCov">      50744 :       use_sec_mem_p = i &lt; n_operands;</span>
<span class="lineNum">    3955 </span>            :     }
<span class="lineNum">    3956 </span>            : 
<span class="lineNum">    3957 </span><span class="lineCov">      50744 :   if (use_sec_mem_p)</span>
<span class="lineNum">    3958 </span>            :     {
<span class="lineNum">    3959 </span><span class="lineCov">      43137 :       int in = -1, out = -1;</span>
<span class="lineNum">    3960 </span><span class="lineCov">      43137 :       rtx new_reg, src, dest, rld;</span>
<span class="lineNum">    3961 </span><span class="lineCov">      43137 :       machine_mode sec_mode, rld_mode;</span>
<span class="lineNum">    3962 </span>            : 
<span class="lineNum">    3963 </span><span class="lineCov">      43137 :       lra_assert (curr_insn_set != NULL_RTX &amp;&amp; sec_mem_p);</span>
<span class="lineNum">    3964 </span><span class="lineCov">      43137 :       dest = SET_DEST (curr_insn_set);</span>
<span class="lineNum">    3965 </span><span class="lineCov">      43137 :       src = SET_SRC (curr_insn_set);</span>
<span class="lineNum">    3966 </span><span class="lineCov">     129411 :       for (i = 0; i &lt; n_operands; i++)</span>
<span class="lineNum">    3967 </span><span class="lineCov">      86274 :         if (*curr_id-&gt;operand_loc[i] == dest)</span>
<span class="lineNum">    3968 </span>            :           out = i;
<span class="lineNum">    3969 </span><span class="lineCov">      43137 :         else if (*curr_id-&gt;operand_loc[i] == src)</span>
<span class="lineNum">    3970 </span><span class="lineCov">      43137 :           in = i;</span>
<span class="lineNum">    3971 </span><span class="lineCov">      43137 :       for (i = 0; i &lt; curr_static_id-&gt;n_dups; i++)</span>
<span class="lineNum">    3972 </span><span class="lineNoCov">          0 :         if (out &lt; 0 &amp;&amp; *curr_id-&gt;dup_loc[i] == dest)</span>
<span class="lineNum">    3973 </span><span class="lineNoCov">          0 :           out = curr_static_id-&gt;dup_num[i];</span>
<span class="lineNum">    3974 </span><span class="lineNoCov">          0 :         else if (in &lt; 0 &amp;&amp; *curr_id-&gt;dup_loc[i] == src)</span>
<span class="lineNum">    3975 </span><span class="lineNoCov">          0 :           in = curr_static_id-&gt;dup_num[i];</span>
<span class="lineNum">    3976 </span><span class="lineCov">      43137 :       lra_assert (out &gt;= 0 &amp;&amp; in &gt;= 0</span>
<span class="lineNum">    3977 </span>            :                   &amp;&amp; curr_static_id-&gt;operand[out].type == OP_OUT
<span class="lineNum">    3978 </span>            :                   &amp;&amp; curr_static_id-&gt;operand[in].type == OP_IN);
<span class="lineNum">    3979 </span><span class="lineCov">      86274 :       rld = partial_subreg_p (GET_MODE (src), GET_MODE (dest)) ? src : dest;</span>
<span class="lineNum">    3980 </span><span class="lineCov">      43137 :       rld_mode = GET_MODE (rld);</span>
<span class="lineNum">    3981 </span><span class="lineCov">      43137 :       sec_mode = targetm.secondary_memory_needed_mode (rld_mode);</span>
<span class="lineNum">    3982 </span><span class="lineCov">      43137 :       new_reg = lra_create_new_reg (sec_mode, NULL_RTX,</span>
<span class="lineNum">    3983 </span>            :                                     NO_REGS, &quot;secondary&quot;);
<span class="lineNum">    3984 </span>            :       /* If the mode is changed, it should be wider.  */
<span class="lineNum">    3985 </span><span class="lineCov">      86274 :       lra_assert (!partial_subreg_p (sec_mode, rld_mode));</span>
<span class="lineNum">    3986 </span><span class="lineCov">      43137 :       if (sec_mode != rld_mode)</span>
<span class="lineNum">    3987 </span>            :         {
<span class="lineNum">    3988 </span>            :           /* If the target says specifically to use another mode for
<span class="lineNum">    3989 </span>            :              secondary memory moves we can not reuse the original
<span class="lineNum">    3990 </span>            :              insn.  */
<span class="lineNum">    3991 </span><span class="lineNoCov">          0 :           after = emit_spill_move (false, new_reg, dest);</span>
<span class="lineNum">    3992 </span><span class="lineNoCov">          0 :           lra_process_new_insns (curr_insn, NULL, after,</span>
<span class="lineNum">    3993 </span>            :                                  &quot;Inserting the sec. move&quot;);
<span class="lineNum">    3994 </span>            :           /* We may have non null BEFORE here (e.g. after address
<span class="lineNum">    3995 </span>            :              processing.  */
<span class="lineNum">    3996 </span><span class="lineNoCov">          0 :           push_to_sequence (before);</span>
<span class="lineNum">    3997 </span><span class="lineNoCov">          0 :           before = emit_spill_move (true, new_reg, src);</span>
<span class="lineNum">    3998 </span><span class="lineNoCov">          0 :           emit_insn (before);</span>
<span class="lineNum">    3999 </span><span class="lineNoCov">          0 :           before = get_insns ();</span>
<span class="lineNum">    4000 </span><span class="lineNoCov">          0 :           end_sequence ();</span>
<span class="lineNum">    4001 </span><span class="lineNoCov">          0 :           lra_process_new_insns (curr_insn, before, NULL, &quot;Changing on&quot;);</span>
<span class="lineNum">    4002 </span><span class="lineNoCov">          0 :           lra_set_insn_deleted (curr_insn);</span>
<span class="lineNum">    4003 </span>            :         }
<span class="lineNum">    4004 </span><span class="lineCov">      43137 :       else if (dest == rld)</span>
<span class="lineNum">    4005 </span>            :         {
<span class="lineNum">    4006 </span><span class="lineCov">      43137 :           *curr_id-&gt;operand_loc[out] = new_reg;</span>
<span class="lineNum">    4007 </span><span class="lineCov">      43137 :           lra_update_dup (curr_id, out);</span>
<span class="lineNum">    4008 </span><span class="lineCov">      43137 :           after = emit_spill_move (false, new_reg, dest);</span>
<span class="lineNum">    4009 </span><span class="lineCov">      43137 :           lra_process_new_insns (curr_insn, NULL, after,</span>
<span class="lineNum">    4010 </span>            :                                  &quot;Inserting the sec. move&quot;);
<span class="lineNum">    4011 </span>            :         }
<span class="lineNum">    4012 </span>            :       else
<span class="lineNum">    4013 </span>            :         {
<span class="lineNum">    4014 </span><span class="lineNoCov">          0 :           *curr_id-&gt;operand_loc[in] = new_reg;</span>
<span class="lineNum">    4015 </span><span class="lineNoCov">          0 :           lra_update_dup (curr_id, in);</span>
<span class="lineNum">    4016 </span>            :           /* See comments above.  */
<span class="lineNum">    4017 </span><span class="lineNoCov">          0 :           push_to_sequence (before);</span>
<span class="lineNum">    4018 </span><span class="lineNoCov">          0 :           before = emit_spill_move (true, new_reg, src);</span>
<span class="lineNum">    4019 </span><span class="lineNoCov">          0 :           emit_insn (before);</span>
<span class="lineNum">    4020 </span><span class="lineNoCov">          0 :           before = get_insns ();</span>
<span class="lineNum">    4021 </span><span class="lineNoCov">          0 :           end_sequence ();</span>
<span class="lineNum">    4022 </span><span class="lineNoCov">          0 :           lra_process_new_insns (curr_insn, before, NULL,</span>
<span class="lineNum">    4023 </span>            :                                  &quot;Inserting the sec. move&quot;);
<span class="lineNum">    4024 </span>            :         }
<span class="lineNum">    4025 </span><span class="lineCov">      43137 :       lra_update_insn_regno_info (curr_insn);</span>
<span class="lineNum">    4026 </span><span class="lineCov">      43137 :       return true;</span>
<span class="lineNum">    4027 </span>            :     }
<span class="lineNum">    4028 </span>            : 
<span class="lineNum">    4029 </span><span class="lineCov">   43763248 :   lra_assert (goal_alt_number &gt;= 0);</span>
<span class="lineNum">    4030 </span><span class="lineCov">   43763248 :   lra_set_used_insn_alternative (curr_insn, goal_alt_number);</span>
<span class="lineNum">    4031 </span>            : 
<span class="lineNum">    4032 </span><span class="lineCov">   43763248 :   if (lra_dump_file != NULL)</span>
<span class="lineNum">    4033 </span>            :     {
<span class="lineNum">    4034 </span><span class="lineCov">       2018 :       const char *p;</span>
<span class="lineNum">    4035 </span>            : 
<span class="lineNum">    4036 </span><span class="lineCov">       4036 :       fprintf (lra_dump_file, &quot;     Choosing alt %d in insn %u:&quot;,</span>
<span class="lineNum">    4037 </span><span class="lineCov">       2018 :                goal_alt_number, INSN_UID (curr_insn));</span>
<span class="lineNum">    4038 </span><span class="lineCov">       6620 :       for (i = 0; i &lt; n_operands; i++)</span>
<span class="lineNum">    4039 </span>            :         {
<span class="lineNum">    4040 </span><span class="lineCov">       9204 :           p = (curr_static_id-&gt;operand_alternative</span>
<span class="lineNum">    4041 </span><span class="lineCov">       4602 :                [goal_alt_number * n_operands + i].constraint);</span>
<span class="lineNum">    4042 </span><span class="lineCov">       4602 :           if (*p == '\0')</span>
<span class="lineNum">    4043 </span>            :             continue;
<span class="lineNum">    4044 </span><span class="lineCov">       4341 :           fprintf (lra_dump_file, &quot;  (%d) &quot;, i);</span>
<span class="lineNum">    4045 </span><span class="lineCov">      12214 :           for (; *p != '\0' &amp;&amp; *p != ',' &amp;&amp; *p != '#'; p++)</span>
<span class="lineNum">    4046 </span><span class="lineCov">       7873 :             fputc (*p, lra_dump_file);</span>
<span class="lineNum">    4047 </span>            :         }
<span class="lineNum">    4048 </span><span class="lineCov">       2018 :       if (INSN_CODE (curr_insn) &gt;= 0</span>
<span class="lineNum">    4049 </span><span class="lineCov">       2018 :           &amp;&amp; (p = get_insn_name (INSN_CODE (curr_insn))) != NULL)</span>
<span class="lineNum">    4050 </span><span class="lineCov">       2018 :         fprintf (lra_dump_file, &quot; {%s}&quot;, p);</span>
<span class="lineNum">    4051 </span><span class="lineCov">       2018 :       if (maybe_ne (curr_id-&gt;sp_offset, 0))</span>
<span class="lineNum">    4052 </span>            :         {
<span class="lineNum">    4053 </span><span class="lineNoCov">          0 :           fprintf (lra_dump_file, &quot; (sp_off=&quot;);</span>
<span class="lineNum">    4054 </span><span class="lineNoCov">          0 :           print_dec (curr_id-&gt;sp_offset, lra_dump_file);</span>
<span class="lineNum">    4055 </span><span class="lineNoCov">          0 :           fprintf (lra_dump_file, &quot;)&quot;);</span>
<span class="lineNum">    4056 </span>            :         }
<span class="lineNum">    4057 </span><span class="lineCov">       2018 :       fprintf (lra_dump_file, &quot;\n&quot;);</span>
<span class="lineNum">    4058 </span>            :     }
<span class="lineNum">    4059 </span>            : 
<span class="lineNum">    4060 </span>            :   /* Right now, for any pair of operands I and J that are required to
<span class="lineNum">    4061 </span>            :      match, with J &lt; I, goal_alt_matches[I] is J.  Add I to
<span class="lineNum">    4062 </span>            :      goal_alt_matched[J].  */
<span class="lineNum">    4063 </span>            : 
<span class="lineNum">    4064 </span><span class="lineCov">  140955439 :   for (i = 0; i &lt; n_operands; i++)</span>
<span class="lineNum">    4065 </span><span class="lineCov">   97192191 :     if ((j = goal_alt_matches[i]) &gt;= 0)</span>
<span class="lineNum">    4066 </span>            :       {
<span class="lineNum">    4067 </span><span class="lineCov">    5964077 :         for (k = 0; goal_alt_matched[j][k] &gt;= 0; k++)</span>
<span class="lineNum">    4068 </span>            :           ;
<span class="lineNum">    4069 </span>            :         /* We allow matching one output operand and several input
<span class="lineNum">    4070 </span>            :            operands.  */
<span class="lineNum">    4071 </span><span class="lineCov">    5964077 :         lra_assert (k == 0</span>
<span class="lineNum">    4072 </span>            :                     || (curr_static_id-&gt;operand[j].type == OP_OUT
<span class="lineNum">    4073 </span>            :                         &amp;&amp; curr_static_id-&gt;operand[i].type == OP_IN
<span class="lineNum">    4074 </span>            :                         &amp;&amp; (curr_static_id-&gt;operand
<span class="lineNum">    4075 </span>            :                             [goal_alt_matched[j][0]].type == OP_IN)));
<span class="lineNum">    4076 </span><span class="lineCov">    5964077 :         goal_alt_matched[j][k] = i;</span>
<span class="lineNum">    4077 </span><span class="lineCov">    5964077 :         goal_alt_matched[j][k + 1] = -1;</span>
<span class="lineNum">    4078 </span>            :       }
<span class="lineNum">    4079 </span>            : 
<span class="lineNum">    4080 </span><span class="lineCov">  140955439 :   for (i = 0; i &lt; n_operands; i++)</span>
<span class="lineNum">    4081 </span><span class="lineCov">   97192191 :     goal_alt_win[i] |= goal_alt_match_win[i];</span>
<span class="lineNum">    4082 </span>            : 
<span class="lineNum">    4083 </span>            :   /* Any constants that aren't allowed and can't be reloaded into
<span class="lineNum">    4084 </span>            :      registers are here changed into memory references.  */
<span class="lineNum">    4085 </span><span class="lineCov">  140955439 :   for (i = 0; i &lt; n_operands; i++)</span>
<span class="lineNum">    4086 </span><span class="lineCov">   97192191 :     if (goal_alt_win[i])</span>
<span class="lineNum">    4087 </span>            :       {
<span class="lineNum">    4088 </span><span class="lineCov">   93357051 :         int regno;</span>
<span class="lineNum">    4089 </span><span class="lineCov">   93357051 :         enum reg_class new_class;</span>
<span class="lineNum">    4090 </span><span class="lineCov">   93357051 :         rtx reg = *curr_id-&gt;operand_loc[i];</span>
<span class="lineNum">    4091 </span>            : 
<span class="lineNum">    4092 </span><span class="lineCov">   93357051 :         if (GET_CODE (reg) == SUBREG)</span>
<span class="lineNum">    4093 </span><span class="lineCov">    1344496 :           reg = SUBREG_REG (reg);</span>
<span class="lineNum">    4094 </span>            : 
<span class="lineNum">    4095 </span><span class="lineCov">   93357051 :         if (REG_P (reg) &amp;&amp; (regno = REGNO (reg)) &gt;= FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    4096 </span>            :           {
<span class="lineNum">    4097 </span><span class="lineCov">   39572334 :             bool ok_p = in_class_p (reg, goal_alt[i], &amp;new_class);</span>
<span class="lineNum">    4098 </span>            : 
<span class="lineNum">    4099 </span><span class="lineCov">   39572334 :             if (new_class != NO_REGS &amp;&amp; get_reg_class (regno) != new_class)</span>
<span class="lineNum">    4100 </span>            :               {
<span class="lineNum">    4101 </span><span class="lineCov">     606008 :                 lra_assert (ok_p);</span>
<span class="lineNum">    4102 </span><span class="lineCov">     606008 :                 lra_change_class (regno, new_class, &quot;      Change to&quot;, true);</span>
<span class="lineNum">    4103 </span>            :               }
<span class="lineNum">    4104 </span>            :           }
<span class="lineNum">    4105 </span>            :       }
<span class="lineNum">    4106 </span>            :     else
<span class="lineNum">    4107 </span>            :       {
<span class="lineNum">    4108 </span><span class="lineCov">    3835140 :         const char *constraint;</span>
<span class="lineNum">    4109 </span><span class="lineCov">    3835140 :         char c;</span>
<span class="lineNum">    4110 </span><span class="lineCov">    3835140 :         rtx op = *curr_id-&gt;operand_loc[i];</span>
<span class="lineNum">    4111 </span><span class="lineCov">    3835140 :         rtx subreg = NULL_RTX;</span>
<span class="lineNum">    4112 </span><span class="lineCov">    3835140 :         machine_mode mode = curr_operand_mode[i];</span>
<span class="lineNum">    4113 </span>            : 
<span class="lineNum">    4114 </span><span class="lineCov">    3835140 :         if (GET_CODE (op) == SUBREG)</span>
<span class="lineNum">    4115 </span>            :           {
<span class="lineNum">    4116 </span><span class="lineCov">     159648 :             subreg = op;</span>
<span class="lineNum">    4117 </span><span class="lineCov">     159648 :             op = SUBREG_REG (op);</span>
<span class="lineNum">    4118 </span><span class="lineCov">     159648 :             mode = GET_MODE (op);</span>
<span class="lineNum">    4119 </span>            :           }
<span class="lineNum">    4120 </span>            : 
<span class="lineNum">    4121 </span><span class="lineCov">    3986236 :         if (CONST_POOL_OK_P (mode, op)</span>
<span class="lineNum">    4122 </span><span class="lineCov">    3986236 :             &amp;&amp; ((targetm.preferred_reload_class</span>
<span class="lineNum">    4123 </span><span class="lineCov">     151096 :                  (op, (enum reg_class) goal_alt[i]) == NO_REGS)</span>
<span class="lineNum">    4124 </span><span class="lineCov">      64151 :                 || no_input_reloads_p))</span>
<span class="lineNum">    4125 </span>            :           {
<span class="lineNum">    4126 </span><span class="lineCov">      86945 :             rtx tem = force_const_mem (mode, op);</span>
<span class="lineNum">    4127 </span>            : 
<span class="lineNum">    4128 </span><span class="lineCov">      86945 :             change_p = true;</span>
<span class="lineNum">    4129 </span><span class="lineCov">      86945 :             if (subreg != NULL_RTX)</span>
<span class="lineNum">    4130 </span><span class="lineNoCov">          0 :               tem = gen_rtx_SUBREG (mode, tem, SUBREG_BYTE (subreg));</span>
<span class="lineNum">    4131 </span>            : 
<span class="lineNum">    4132 </span><span class="lineCov">      86945 :             *curr_id-&gt;operand_loc[i] = tem;</span>
<span class="lineNum">    4133 </span><span class="lineCov">      86945 :             lra_update_dup (curr_id, i);</span>
<span class="lineNum">    4134 </span><span class="lineCov">      86945 :             process_address (i, false, &amp;before, &amp;after);</span>
<span class="lineNum">    4135 </span>            : 
<span class="lineNum">    4136 </span>            :             /* If the alternative accepts constant pool refs directly
<span class="lineNum">    4137 </span>            :                there will be no reload needed at all.  */
<span class="lineNum">    4138 </span><span class="lineCov">      86945 :             if (subreg != NULL_RTX)</span>
<span class="lineNum">    4139 </span>            :               continue;
<span class="lineNum">    4140 </span>            :             /* Skip alternatives before the one requested.  */
<span class="lineNum">    4141 </span><span class="lineCov">     173890 :             constraint = (curr_static_id-&gt;operand_alternative</span>
<span class="lineNum">    4142 </span><span class="lineCov">      86945 :                           [goal_alt_number * n_operands + i].constraint);</span>
<span class="lineNum">    4143 </span><span class="lineCov">     230451 :             for (;</span>
<span class="lineNum">    4144 </span><span class="lineCov">     158698 :                  (c = *constraint) &amp;&amp; c != ',' &amp;&amp; c != '#';</span>
<span class="lineNum">    4145 </span><span class="lineCov">      76343 :                  constraint += CONSTRAINT_LEN (c, constraint))</span>
<span class="lineNum">    4146 </span>            :               {
<span class="lineNum">    4147 </span><span class="lineCov">     143302 :                 enum constraint_num cn = lookup_constraint (constraint);</span>
<span class="lineNum">    4148 </span><span class="lineCov">     143302 :                 if ((insn_extra_memory_constraint (cn)</span>
<span class="lineNum">    4149 </span><span class="lineCov">     143528 :                      || insn_extra_special_memory_constraint (cn))</span>
<span class="lineNum">    4150 </span><span class="lineCov">     143313 :                     &amp;&amp; satisfies_memory_constraint_p (tem, cn))</span>
<span class="lineNum">    4151 </span>            :                   break;
<span class="lineNum">    4152 </span>            :               }
<span class="lineNum">    4153 </span><span class="lineCov">      86945 :             if (c == '\0' || c == ',' || c == '#')</span>
<span class="lineNum">    4154 </span>            :               continue;
<span class="lineNum">    4155 </span>            : 
<span class="lineNum">    4156 </span><span class="lineCov">      71549 :             goal_alt_win[i] = true;</span>
<span class="lineNum">    4157 </span>            :           }
<span class="lineNum">    4158 </span>            :       }
<span class="lineNum">    4159 </span>            : 
<span class="lineNum">    4160 </span><span class="lineCov">   43763248 :   n_outputs = 0;</span>
<span class="lineNum">    4161 </span><span class="lineCov">   43763248 :   outputs[0] = -1;</span>
<span class="lineNum">    4162 </span><span class="lineCov">  140955439 :   for (i = 0; i &lt; n_operands; i++)</span>
<span class="lineNum">    4163 </span>            :     {
<span class="lineNum">    4164 </span><span class="lineCov">   97192191 :       int regno;</span>
<span class="lineNum">    4165 </span><span class="lineCov">   97192191 :       bool optional_p = false;</span>
<span class="lineNum">    4166 </span><span class="lineCov">   97192191 :       rtx old, new_reg;</span>
<span class="lineNum">    4167 </span><span class="lineCov">   97192191 :       rtx op = *curr_id-&gt;operand_loc[i];</span>
<span class="lineNum">    4168 </span>            : 
<span class="lineNum">    4169 </span><span class="lineCov">   97192191 :       if (goal_alt_win[i])</span>
<span class="lineNum">    4170 </span>            :         {
<span class="lineNum">    4171 </span><span class="lineCov">   93428600 :           if (goal_alt[i] == NO_REGS</span>
<span class="lineNum">    4172 </span><span class="lineCov">   23622626 :               &amp;&amp; REG_P (op)</span>
<span class="lineNum">    4173 </span>            :               /* When we assign NO_REGS it means that we will not
<span class="lineNum">    4174 </span>            :                  assign a hard register to the scratch pseudo by
<span class="lineNum">    4175 </span>            :                  assigment pass and the scratch pseudo will be
<span class="lineNum">    4176 </span>            :                  spilled.  Spilled scratch pseudos are transformed
<span class="lineNum">    4177 </span>            :                  back to scratches at the LRA end.  */
<span class="lineNum">    4178 </span><span class="lineCov">    2737426 :               &amp;&amp; lra_former_scratch_operand_p (curr_insn, i)</span>
<span class="lineNum">    4179 </span><span class="lineCov">   93434088 :               &amp;&amp; lra_former_scratch_p (REGNO (op)))</span>
<span class="lineNum">    4180 </span>            :             {
<span class="lineNum">    4181 </span><span class="lineCov">       2744 :               int regno = REGNO (op);</span>
<span class="lineNum">    4182 </span><span class="lineCov">       2744 :               lra_change_class (regno, NO_REGS, &quot;      Change to&quot;, true);</span>
<span class="lineNum">    4183 </span><span class="lineCov">       2744 :               if (lra_get_regno_hard_regno (regno) &gt;= 0)</span>
<span class="lineNum">    4184 </span>            :                 /* We don't have to mark all insn affected by the
<span class="lineNum">    4185 </span>            :                    spilled pseudo as there is only one such insn, the
<span class="lineNum">    4186 </span>            :                    current one.  */
<span class="lineNum">    4187 </span><span class="lineCov">         77 :                 reg_renumber[regno] = -1;</span>
<span class="lineNum">    4188 </span><span class="lineCov">       5488 :               lra_assert (bitmap_single_bit_set_p</span>
<span class="lineNum">    4189 </span>            :                           (&amp;lra_reg_info[REGNO (op)].insn_bitmap));
<span class="lineNum">    4190 </span>            :             }
<span class="lineNum">    4191 </span>            :           /* We can do an optional reload.  If the pseudo got a hard
<span class="lineNum">    4192 </span>            :              reg, we might improve the code through inheritance.  If
<span class="lineNum">    4193 </span>            :              it does not get a hard register we coalesce memory/memory
<span class="lineNum">    4194 </span>            :              moves later.  Ignore move insns to avoid cycling.  */
<span class="lineNum">    4195 </span><span class="lineCov">   93428600 :           if (! lra_simple_p</span>
<span class="lineNum">    4196 </span><span class="lineCov">   92488842 :               &amp;&amp; lra_undo_inheritance_iter &lt; LRA_MAX_INHERITANCE_PASSES</span>
<span class="lineNum">    4197 </span><span class="lineCov">   85079805 :               &amp;&amp; goal_alt[i] != NO_REGS &amp;&amp; REG_P (op)</span>
<span class="lineNum">    4198 </span><span class="lineCov">   81509814 :               &amp;&amp; (regno = REGNO (op)) &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    4199 </span><span class="lineCov">   33266118 :               &amp;&amp; regno &lt; new_regno_start</span>
<span class="lineNum">    4200 </span><span class="lineCov">   30008987 :               &amp;&amp; ! lra_former_scratch_p (regno)</span>
<span class="lineNum">    4201 </span><span class="lineCov">   30007151 :               &amp;&amp; reg_renumber[regno] &lt; 0</span>
<span class="lineNum">    4202 </span>            :               /* Check that the optional reload pseudo will be able to
<span class="lineNum">    4203 </span>            :                  hold given mode value.  */
<span class="lineNum">    4204 </span><span class="lineCov">    2452083 :               &amp;&amp; ! (prohibited_class_reg_set_mode_p</span>
<span class="lineNum">    4205 </span><span class="lineCov">    2452083 :                     (goal_alt[i], reg_class_contents[goal_alt[i]],</span>
<span class="lineNum">    4206 </span><span class="lineCov">    2452083 :                      PSEUDO_REGNO_MODE (regno)))</span>
<span class="lineNum">    4207 </span><span class="lineCov">   95880683 :               &amp;&amp; (curr_insn_set == NULL_RTX</span>
<span class="lineNum">    4208 </span><span class="lineCov">    2446354 :                   || !((REG_P (SET_SRC (curr_insn_set))</span>
<span class="lineNum">    4209 </span><span class="lineCov">     610367 :                         || MEM_P (SET_SRC (curr_insn_set))</span>
<span class="lineNum">    4210 </span><span class="lineCov">     610367 :                         || GET_CODE (SET_SRC (curr_insn_set)) == SUBREG)</span>
<span class="lineNum">    4211 </span><span class="lineCov">    1836010 :                        &amp;&amp; (REG_P (SET_DEST (curr_insn_set))</span>
<span class="lineNum">    4212 </span><span class="lineCov">     127564 :                            || MEM_P (SET_DEST (curr_insn_set))</span>
<span class="lineNum">    4213 </span><span class="lineCov">       8832 :                            || GET_CODE (SET_DEST (curr_insn_set)) == SUBREG))))</span>
<span class="lineNum">    4214 </span>            :             optional_p = true;
<span class="lineNum">    4215 </span>            :           else
<span class="lineNum">    4216 </span><span class="lineCov">   93793285 :             continue;</span>
<span class="lineNum">    4217 </span>            :         }
<span class="lineNum">    4218 </span>            : 
<span class="lineNum">    4219 </span>            :       /* Operands that match previous ones have already been handled.  */
<span class="lineNum">    4220 </span><span class="lineCov">    4379665 :       if (goal_alt_matches[i] &gt;= 0)</span>
<span class="lineNum">    4221 </span>            :         continue;
<span class="lineNum">    4222 </span>            : 
<span class="lineNum">    4223 </span>            :       /* We should not have an operand with a non-offsettable address
<span class="lineNum">    4224 </span>            :          appearing where an offsettable address will do.  It also may
<span class="lineNum">    4225 </span>            :          be a case when the address should be special in other words
<span class="lineNum">    4226 </span>            :          not a general one (e.g. it needs no index reg).  */
<span class="lineNum">    4227 </span><span class="lineCov">    3398906 :       if (goal_alt_matched[i][0] == -1 &amp;&amp; goal_alt_offmemok[i] &amp;&amp; MEM_P (op))</span>
<span class="lineNum">    4228 </span>            :         {
<span class="lineNum">    4229 </span><span class="lineCov">          1 :           enum reg_class rclass;</span>
<span class="lineNum">    4230 </span><span class="lineCov">          1 :           rtx *loc = &amp;XEXP (op, 0);</span>
<span class="lineNum">    4231 </span><span class="lineCov">          1 :           enum rtx_code code = GET_CODE (*loc);</span>
<span class="lineNum">    4232 </span>            : 
<span class="lineNum">    4233 </span><span class="lineCov">          1 :           push_to_sequence (before);</span>
<span class="lineNum">    4234 </span><span class="lineCov">          2 :           rclass = base_reg_class (GET_MODE (op), MEM_ADDR_SPACE (op),</span>
<span class="lineNum">    4235 </span>            :                                    MEM, SCRATCH);
<span class="lineNum">    4236 </span><span class="lineCov">          1 :           if (GET_RTX_CLASS (code) == RTX_AUTOINC)</span>
<span class="lineNum">    4237 </span><span class="lineNoCov">          0 :             new_reg = emit_inc (rclass, *loc, *loc,</span>
<span class="lineNum">    4238 </span>            :                                 /* This value does not matter for MODIFY.  */
<span class="lineNum">    4239 </span><span class="lineNoCov">          0 :                                 GET_MODE_SIZE (GET_MODE (op)));</span>
<span class="lineNum">    4240 </span><span class="lineCov">          1 :           else if (get_reload_reg (OP_IN, Pmode, *loc, rclass, FALSE,</span>
<span class="lineNum">    4241 </span>            :                                    &quot;offsetable address&quot;, &amp;new_reg))
<span class="lineNum">    4242 </span>            :             {
<span class="lineNum">    4243 </span><span class="lineCov">          1 :               rtx addr = *loc;</span>
<span class="lineNum">    4244 </span><span class="lineCov">          1 :               enum rtx_code code = GET_CODE (addr);</span>
<span class="lineNum">    4245 </span>            :               
<span class="lineNum">    4246 </span><span class="lineCov">          1 :               if (code == AND &amp;&amp; CONST_INT_P (XEXP (addr, 1)))</span>
<span class="lineNum">    4247 </span>            :                 /* (and ... (const_int -X)) is used to align to X bytes.  */
<span class="lineNum">    4248 </span><span class="lineNoCov">          0 :                 addr = XEXP (*loc, 0);</span>
<span class="lineNum">    4249 </span><span class="lineCov">          1 :               lra_emit_move (new_reg, addr);</span>
<span class="lineNum">    4250 </span><span class="lineCov">          1 :               if (addr != *loc)</span>
<span class="lineNum">    4251 </span><span class="lineNoCov">          0 :                 emit_move_insn (new_reg, gen_rtx_AND (GET_MODE (new_reg), new_reg, XEXP (*loc, 1)));</span>
<span class="lineNum">    4252 </span>            :             }
<span class="lineNum">    4253 </span><span class="lineCov">          1 :           before = get_insns ();</span>
<span class="lineNum">    4254 </span><span class="lineCov">          1 :           end_sequence ();</span>
<span class="lineNum">    4255 </span><span class="lineCov">          1 :           *loc = new_reg;</span>
<span class="lineNum">    4256 </span><span class="lineCov">          1 :           lra_update_dup (curr_id, i);</span>
<span class="lineNum">    4257 </span>            :         }
<span class="lineNum">    4258 </span><span class="lineCov">    3398905 :       else if (goal_alt_matched[i][0] == -1)</span>
<span class="lineNum">    4259 </span>            :         {
<span class="lineNum">    4260 </span><span class="lineCov">    2345487 :           machine_mode mode;</span>
<span class="lineNum">    4261 </span><span class="lineCov">    2345487 :           rtx reg, *loc;</span>
<span class="lineNum">    4262 </span><span class="lineCov">    2345487 :           int hard_regno;</span>
<span class="lineNum">    4263 </span><span class="lineCov">    2345487 :           enum op_type type = curr_static_id-&gt;operand[i].type;</span>
<span class="lineNum">    4264 </span>            : 
<span class="lineNum">    4265 </span><span class="lineCov">    2345487 :           loc = curr_id-&gt;operand_loc[i];</span>
<span class="lineNum">    4266 </span><span class="lineCov">    2345487 :           mode = curr_operand_mode[i];</span>
<span class="lineNum">    4267 </span><span class="lineCov">    2345487 :           if (GET_CODE (*loc) == SUBREG)</span>
<span class="lineNum">    4268 </span>            :             {
<span class="lineNum">    4269 </span><span class="lineCov">      66780 :               reg = SUBREG_REG (*loc);</span>
<span class="lineNum">    4270 </span><span class="lineCov">      66780 :               poly_int64 byte = SUBREG_BYTE (*loc);</span>
<span class="lineNum">    4271 </span><span class="lineCov">      66780 :               if (REG_P (reg)</span>
<span class="lineNum">    4272 </span>            :                   /* Strict_low_part requires reloading the register and not
<span class="lineNum">    4273 </span>            :                      just the subreg.  Likewise for a strict subreg no wider
<span class="lineNum">    4274 </span>            :                      than a word for WORD_REGISTER_OPERATIONS targets.  */
<span class="lineNum">    4275 </span><span class="lineCov">      66780 :                   &amp;&amp; (curr_static_id-&gt;operand[i].strict_low</span>
<span class="lineNum">    4276 </span><span class="lineCov">     133530 :                       || (!paradoxical_subreg_p (mode, GET_MODE (reg))</span>
<span class="lineNum">    4277 </span><span class="lineCov">      65625 :                           &amp;&amp; (hard_regno</span>
<span class="lineNum">    4278 </span><span class="lineCov">     131250 :                               = get_try_hard_regno (REGNO (reg))) &gt;= 0</span>
<span class="lineNum">    4279 </span><span class="lineCov">      52520 :                           &amp;&amp; (simplify_subreg_regno</span>
<span class="lineNum">    4280 </span><span class="lineCov">      52520 :                               (hard_regno,</span>
<span class="lineNum">    4281 </span><span class="lineCov">      52520 :                                GET_MODE (reg), byte, mode) &lt; 0)</span>
<span class="lineNum">    4282 </span><span class="lineNoCov">          0 :                           &amp;&amp; (goal_alt[i] == NO_REGS</span>
<span class="lineNum">    4283 </span><span class="lineNoCov">          0 :                               || (simplify_subreg_regno</span>
<span class="lineNum">    4284 </span><span class="lineCov">      66765 :                                   (ira_class_hard_regs[goal_alt[i]][0],</span>
<span class="lineNum">    4285 </span><span class="lineCov">      66780 :                                    GET_MODE (reg), byte, mode) &gt;= 0)))</span>
<span class="lineNum">    4286 </span><span class="lineCov">      66765 :                       || (partial_subreg_p (mode, GET_MODE (reg))</span>
<span class="lineNum">    4287 </span><span class="lineCov">     117190 :                           &amp;&amp; known_le (GET_MODE_SIZE (GET_MODE (reg)),</span>
<span class="lineNum">    4288 </span>            :                                        UNITS_PER_WORD)
<span class="lineNum">    4289 </span>            :                           &amp;&amp; WORD_REGISTER_OPERATIONS)))
<span class="lineNum">    4290 </span>            :                 {
<span class="lineNum">    4291 </span>            :                   /* An OP_INOUT is required when reloading a subreg of a
<span class="lineNum">    4292 </span>            :                      mode wider than a word to ensure that data beyond the
<span class="lineNum">    4293 </span>            :                      word being reloaded is preserved.  Also automatically
<span class="lineNum">    4294 </span>            :                      ensure that strict_low_part reloads are made into
<span class="lineNum">    4295 </span>            :                      OP_INOUT which should already be true from the backend
<span class="lineNum">    4296 </span>            :                      constraints.  */
<span class="lineNum">    4297 </span><span class="lineCov">         15 :                   if (type == OP_OUT</span>
<span class="lineNum">    4298 </span><span class="lineCov">         15 :                       &amp;&amp; (curr_static_id-&gt;operand[i].strict_low</span>
<span class="lineNum">    4299 </span><span class="lineNoCov">          0 :                           || read_modify_subreg_p (*loc)))</span>
<span class="lineNum">    4300 </span>            :                     type = OP_INOUT;
<span class="lineNum">    4301 </span><span class="lineCov">         15 :                   loc = &amp;SUBREG_REG (*loc);</span>
<span class="lineNum">    4302 </span><span class="lineCov">         15 :                   mode = GET_MODE (*loc);</span>
<span class="lineNum">    4303 </span>            :                 }
<span class="lineNum">    4304 </span>            :             }
<span class="lineNum">    4305 </span><span class="lineCov">    2345487 :           old = *loc;</span>
<span class="lineNum">    4306 </span><span class="lineCov">    4690974 :           if (get_reload_reg (type, mode, old, goal_alt[i],</span>
<span class="lineNum">    4307 </span><span class="lineCov">    2345487 :                               loc != curr_id-&gt;operand_loc[i], &quot;&quot;, &amp;new_reg)</span>
<span class="lineNum">    4308 </span><span class="lineCov">    2345487 :               &amp;&amp; type != OP_OUT)</span>
<span class="lineNum">    4309 </span>            :             {
<span class="lineNum">    4310 </span><span class="lineCov">    1713464 :               push_to_sequence (before);</span>
<span class="lineNum">    4311 </span><span class="lineCov">    1713464 :               lra_emit_move (new_reg, old);</span>
<span class="lineNum">    4312 </span><span class="lineCov">    1713464 :               before = get_insns ();</span>
<span class="lineNum">    4313 </span><span class="lineCov">    1713464 :               end_sequence ();</span>
<span class="lineNum">    4314 </span>            :             }
<span class="lineNum">    4315 </span><span class="lineCov">    2345487 :           *loc = new_reg;</span>
<span class="lineNum">    4316 </span><span class="lineCov">    2345487 :           if (type != OP_IN</span>
<span class="lineNum">    4317 </span><span class="lineCov">    2345487 :               &amp;&amp; find_reg_note (curr_insn, REG_UNUSED, old) == NULL_RTX)</span>
<span class="lineNum">    4318 </span>            :             {
<span class="lineNum">    4319 </span><span class="lineCov">     624060 :               start_sequence ();</span>
<span class="lineNum">    4320 </span><span class="lineCov">     624060 :               lra_emit_move (type == OP_INOUT ? copy_rtx (old) : old, new_reg);</span>
<span class="lineNum">    4321 </span><span class="lineCov">     624060 :               emit_insn (after);</span>
<span class="lineNum">    4322 </span><span class="lineCov">     624060 :               after = get_insns ();</span>
<span class="lineNum">    4323 </span><span class="lineCov">     624060 :               end_sequence ();</span>
<span class="lineNum">    4324 </span><span class="lineCov">     624060 :               *loc = new_reg;</span>
<span class="lineNum">    4325 </span>            :             }
<span class="lineNum">    4326 </span><span class="lineCov">    2345487 :           for (j = 0; j &lt; goal_alt_dont_inherit_ops_num; j++)</span>
<span class="lineNum">    4327 </span><span class="lineCov">         11 :             if (goal_alt_dont_inherit_ops[j] == i)</span>
<span class="lineNum">    4328 </span>            :               {
<span class="lineNum">    4329 </span><span class="lineCov">         11 :                 lra_set_regno_unique_value (REGNO (new_reg));</span>
<span class="lineNum">    4330 </span><span class="lineCov">         11 :                 break;</span>
<span class="lineNum">    4331 </span>            :               }
<span class="lineNum">    4332 </span><span class="lineCov">    2345487 :           lra_update_dup (curr_id, i);</span>
<span class="lineNum">    4333 </span>            :         }
<span class="lineNum">    4334 </span><span class="lineCov">    1053418 :       else if (curr_static_id-&gt;operand[i].type == OP_IN</span>
<span class="lineNum">    4335 </span><span class="lineCov">    1053418 :                &amp;&amp; (curr_static_id-&gt;operand[goal_alt_matched[i][0]].type</span>
<span class="lineNum">    4336 </span>            :                    == OP_OUT
<span class="lineNum">    4337 </span><span class="lineNoCov">          0 :                    || (curr_static_id-&gt;operand[goal_alt_matched[i][0]].type</span>
<span class="lineNum">    4338 </span>            :                        == OP_INOUT
<span class="lineNum">    4339 </span><span class="lineNoCov">          0 :                        &amp;&amp; (operands_match_p</span>
<span class="lineNum">    4340 </span><span class="lineNoCov">          0 :                            (*curr_id-&gt;operand_loc[i],</span>
<span class="lineNum">    4341 </span><span class="lineNoCov">          0 :                             *curr_id-&gt;operand_loc[goal_alt_matched[i][0]],</span>
<span class="lineNum">    4342 </span>            :                             -1)))))
<span class="lineNum">    4343 </span>            :         {
<span class="lineNum">    4344 </span>            :           /* generate reloads for input and matched outputs.  */
<span class="lineNum">    4345 </span><span class="lineCov">       7663 :           match_inputs[0] = i;</span>
<span class="lineNum">    4346 </span><span class="lineCov">       7663 :           match_inputs[1] = -1;</span>
<span class="lineNum">    4347 </span><span class="lineCov">      15326 :           match_reload (goal_alt_matched[i][0], match_inputs, outputs,</span>
<span class="lineNum">    4348 </span>            :                         goal_alt[i], &amp;before, &amp;after,
<span class="lineNum">    4349 </span><span class="lineCov">       7663 :                         curr_static_id-&gt;operand_alternative</span>
<span class="lineNum">    4350 </span><span class="lineCov">       7663 :                         [goal_alt_number * n_operands + goal_alt_matched[i][0]]</span>
<span class="lineNum">    4351 </span><span class="lineCov">       7663 :                         .earlyclobber);</span>
<span class="lineNum">    4352 </span>            :         }
<span class="lineNum">    4353 </span><span class="lineCov">    1045755 :       else if ((curr_static_id-&gt;operand[i].type == OP_OUT</span>
<span class="lineNum">    4354 </span><span class="lineCov">          1 :                 || (curr_static_id-&gt;operand[i].type == OP_INOUT</span>
<span class="lineNum">    4355 </span><span class="lineCov">          1 :                     &amp;&amp; (operands_match_p</span>
<span class="lineNum">    4356 </span><span class="lineCov">          1 :                         (*curr_id-&gt;operand_loc[i],</span>
<span class="lineNum">    4357 </span><span class="lineCov">          1 :                          *curr_id-&gt;operand_loc[goal_alt_matched[i][0]],</span>
<span class="lineNum">    4358 </span>            :                          -1))))
<span class="lineNum">    4359 </span><span class="lineCov">    1045756 :                &amp;&amp; (curr_static_id-&gt;operand[goal_alt_matched[i][0]].type</span>
<span class="lineNum">    4360 </span>            :                     == OP_IN))
<span class="lineNum">    4361 </span>            :         /* Generate reloads for output and matched inputs.  */
<span class="lineNum">    4362 </span><span class="lineCov">    2091510 :         match_reload (i, goal_alt_matched[i], outputs, goal_alt[i], &amp;before,</span>
<span class="lineNum">    4363 </span><span class="lineCov">    1045755 :                       &amp;after, curr_static_id-&gt;operand_alternative</span>
<span class="lineNum">    4364 </span><span class="lineCov">    1045755 :                               [goal_alt_number * n_operands + i].earlyclobber);</span>
<span class="lineNum">    4365 </span><span class="lineNoCov">          0 :       else if (curr_static_id-&gt;operand[i].type == OP_IN</span>
<span class="lineNum">    4366 </span><span class="lineNoCov">          0 :                &amp;&amp; (curr_static_id-&gt;operand[goal_alt_matched[i][0]].type</span>
<span class="lineNum">    4367 </span>            :                    == OP_IN))
<span class="lineNum">    4368 </span>            :         {
<span class="lineNum">    4369 </span>            :           /* Generate reloads for matched inputs.  */
<span class="lineNum">    4370 </span><span class="lineNoCov">          0 :           match_inputs[0] = i;</span>
<span class="lineNum">    4371 </span><span class="lineNoCov">          0 :           for (j = 0; (k = goal_alt_matched[i][j]) &gt;= 0; j++)</span>
<span class="lineNum">    4372 </span><span class="lineNoCov">          0 :             match_inputs[j + 1] = k;</span>
<span class="lineNum">    4373 </span><span class="lineNoCov">          0 :           match_inputs[j + 1] = -1;</span>
<span class="lineNum">    4374 </span><span class="lineNoCov">          0 :           match_reload (-1, match_inputs, outputs, goal_alt[i], &amp;before,</span>
<span class="lineNum">    4375 </span>            :                         &amp;after, false);
<span class="lineNum">    4376 </span>            :         }
<span class="lineNum">    4377 </span>            :       else
<span class="lineNum">    4378 </span>            :         /* We must generate code in any case when function
<span class="lineNum">    4379 </span>            :            process_alt_operands decides that it is possible.  */
<span class="lineNum">    4380 </span><span class="lineNoCov">          0 :         gcc_unreachable ();</span>
<span class="lineNum">    4381 </span>            : 
<span class="lineNum">    4382 </span>            :       /* Memorise processed outputs so that output remaining to be processed
<span class="lineNum">    4383 </span>            :          can avoid using the same register value (see match_reload).  */
<span class="lineNum">    4384 </span><span class="lineCov">    3398906 :       if (curr_static_id-&gt;operand[i].type == OP_OUT)</span>
<span class="lineNum">    4385 </span>            :         {
<span class="lineNum">    4386 </span><span class="lineCov">    1674617 :           outputs[n_outputs++] = i;</span>
<span class="lineNum">    4387 </span><span class="lineCov">    1674617 :           outputs[n_outputs] = -1;</span>
<span class="lineNum">    4388 </span>            :         }
<span class="lineNum">    4389 </span>            : 
<span class="lineNum">    4390 </span><span class="lineCov">    3398906 :       if (optional_p)</span>
<span class="lineNum">    4391 </span>            :         {
<span class="lineNum">    4392 </span><span class="lineCov">     616074 :           rtx reg = op;</span>
<span class="lineNum">    4393 </span>            : 
<span class="lineNum">    4394 </span><span class="lineCov">     616074 :           lra_assert (REG_P (reg));</span>
<span class="lineNum">    4395 </span><span class="lineCov">     616074 :           regno = REGNO (reg);</span>
<span class="lineNum">    4396 </span><span class="lineCov">     616074 :           op = *curr_id-&gt;operand_loc[i]; /* Substitution.  */</span>
<span class="lineNum">    4397 </span><span class="lineCov">     616074 :           if (GET_CODE (op) == SUBREG)</span>
<span class="lineNum">    4398 </span><span class="lineNoCov">          0 :             op = SUBREG_REG (op);</span>
<span class="lineNum">    4399 </span><span class="lineCov">     616074 :           gcc_assert (REG_P (op) &amp;&amp; (int) REGNO (op) &gt;= new_regno_start);</span>
<span class="lineNum">    4400 </span><span class="lineCov">    1232148 :           bitmap_set_bit (&amp;lra_optional_reload_pseudos, REGNO (op));</span>
<span class="lineNum">    4401 </span><span class="lineCov">     616074 :           lra_reg_info[REGNO (op)].restore_rtx = reg;</span>
<span class="lineNum">    4402 </span><span class="lineCov">     616074 :           if (lra_dump_file != NULL)</span>
<span class="lineNum">    4403 </span><span class="lineCov">         28 :             fprintf (lra_dump_file,</span>
<span class="lineNum">    4404 </span>            :                      &quot;      Making reload reg %d for reg %d optional\n&quot;,
<span class="lineNum">    4405 </span>            :                      REGNO (op), regno);
<span class="lineNum">    4406 </span>            :         }
<span class="lineNum">    4407 </span>            :     }
<span class="lineNum">    4408 </span><span class="lineCov">   40846290 :   if (before != NULL_RTX || after != NULL_RTX</span>
<span class="lineNum">    4409 </span><span class="lineCov">   84076279 :       || max_regno_before != max_reg_num ())</span>
<span class="lineNum">    4410 </span><span class="lineCov">    3456365 :     change_p = true;</span>
<span class="lineNum">    4411 </span><span class="lineCov">   43763248 :   if (change_p)</span>
<span class="lineNum">    4412 </span>            :     {
<span class="lineNum">    4413 </span><span class="lineCov">    4095801 :       lra_update_operator_dups (curr_id);</span>
<span class="lineNum">    4414 </span>            :       /* Something changes -- process the insn.  */
<span class="lineNum">    4415 </span><span class="lineCov">    4095801 :       lra_update_insn_regno_info (curr_insn);</span>
<span class="lineNum">    4416 </span>            :     }
<span class="lineNum">    4417 </span><span class="lineCov">   43763248 :   lra_process_new_insns (curr_insn, before, after, &quot;Inserting insn reload&quot;);</span>
<span class="lineNum">    4418 </span><span class="lineCov">   43763248 :   return change_p;</span>
<span class="lineNum">    4419 </span>            : }
<span class="lineNum">    4420 </span>            : 
<span class="lineNum">    4421 </span>            : /* Return true if INSN satisfies all constraints.  In other words, no
<a name="4422"><span class="lineNum">    4422 </span>            :    reload insns are needed.  */</a>
<span class="lineNum">    4423 </span>            : bool
<span class="lineNum">    4424 </span><span class="lineCov">       7845 : lra_constrain_insn (rtx_insn *insn)</span>
<span class="lineNum">    4425 </span>            : {
<span class="lineNum">    4426 </span><span class="lineCov">       7845 :   int saved_new_regno_start = new_regno_start;</span>
<span class="lineNum">    4427 </span><span class="lineCov">       7845 :   int saved_new_insn_uid_start = new_insn_uid_start;</span>
<span class="lineNum">    4428 </span><span class="lineCov">       7845 :   bool change_p;</span>
<span class="lineNum">    4429 </span>            : 
<span class="lineNum">    4430 </span><span class="lineCov">       7845 :   curr_insn = insn;</span>
<span class="lineNum">    4431 </span><span class="lineCov">       7845 :   curr_id = lra_get_insn_recog_data (curr_insn);</span>
<span class="lineNum">    4432 </span><span class="lineCov">       7845 :   curr_static_id = curr_id-&gt;insn_static_data;</span>
<span class="lineNum">    4433 </span><span class="lineCov">       7845 :   new_insn_uid_start = get_max_uid ();</span>
<span class="lineNum">    4434 </span><span class="lineCov">       7845 :   new_regno_start = max_reg_num ();</span>
<span class="lineNum">    4435 </span><span class="lineCov">       7845 :   change_p = curr_insn_transform (true);</span>
<span class="lineNum">    4436 </span><span class="lineCov">       7845 :   new_regno_start = saved_new_regno_start;</span>
<span class="lineNum">    4437 </span><span class="lineCov">       7845 :   new_insn_uid_start = saved_new_insn_uid_start;</span>
<span class="lineNum">    4438 </span><span class="lineCov">       7845 :   return ! change_p;</span>
<span class="lineNum">    4439 </span>            : }
<span class="lineNum">    4440 </span>            : 
<a name="4441"><span class="lineNum">    4441 </span>            : /* Return true if X is in LIST.  */</a>
<span class="lineNum">    4442 </span>            : static bool
<span class="lineNum">    4443 </span><span class="lineNoCov">          0 : in_list_p (rtx x, rtx list)</span>
<span class="lineNum">    4444 </span>            : {
<span class="lineNum">    4445 </span><span class="lineCov">    2118363 :   for (; list != NULL_RTX; list = XEXP (list, 1))</span>
<span class="lineNum">    4446 </span><span class="lineCov">    1189350 :     if (XEXP (list, 0) == x)</span>
<span class="lineNum">    4447 </span>            :       return true;
<span class="lineNum">    4448 </span>            :   return false;
<span class="lineNum">    4449 </span>            : }
<span class="lineNum">    4450 </span>            : 
<span class="lineNum">    4451 </span>            : /* Return true if X contains an allocatable hard register (if
<a name="4452"><span class="lineNum">    4452 </span>            :    HARD_REG_P) or a (spilled if SPILLED_P) pseudo.  */</a>
<span class="lineNum">    4453 </span>            : static bool
<span class="lineNum">    4454 </span><span class="lineCov">    6929711 : contains_reg_p (rtx x, bool hard_reg_p, bool spilled_p)</span>
<span class="lineNum">    4455 </span>            : {
<span class="lineNum">    4456 </span><span class="lineCov">    6929711 :   int i, j;</span>
<span class="lineNum">    4457 </span><span class="lineCov">    6929711 :   const char *fmt;</span>
<span class="lineNum">    4458 </span><span class="lineCov">    6929711 :   enum rtx_code code;</span>
<span class="lineNum">    4459 </span>            : 
<span class="lineNum">    4460 </span><span class="lineCov">    6929711 :   code = GET_CODE (x);</span>
<span class="lineNum">    4461 </span><span class="lineCov">    6929711 :   if (REG_P (x))</span>
<span class="lineNum">    4462 </span>            :     {
<span class="lineNum">    4463 </span><span class="lineCov">    1838553 :       int regno = REGNO (x);</span>
<span class="lineNum">    4464 </span><span class="lineCov">    1838553 :       HARD_REG_SET alloc_regs;</span>
<span class="lineNum">    4465 </span>            : 
<span class="lineNum">    4466 </span><span class="lineCov">    1838553 :       if (hard_reg_p)</span>
<span class="lineNum">    4467 </span>            :         {
<span class="lineNum">    4468 </span><span class="lineCov">     590505 :           if (regno &gt;= FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    4469 </span><span class="lineCov">     122464 :             regno = lra_get_regno_hard_regno (regno);</span>
<span class="lineNum">    4470 </span><span class="lineCov">     590505 :           if (regno &lt; 0)</span>
<span class="lineNum">    4471 </span>            :             return false;
<span class="lineNum">    4472 </span><span class="lineCov">     590505 :           COMPL_HARD_REG_SET (alloc_regs, lra_no_alloc_regs);</span>
<span class="lineNum">    4473 </span><span class="lineCov">     590505 :           return overlaps_hard_reg_set_p (alloc_regs, GET_MODE (x), regno);</span>
<span class="lineNum">    4474 </span>            :         }
<span class="lineNum">    4475 </span>            :       else
<span class="lineNum">    4476 </span>            :         {
<span class="lineNum">    4477 </span><span class="lineCov">    1248048 :           if (regno &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    4478 </span>            :             return false;
<span class="lineNum">    4479 </span><span class="lineCov">     300450 :           if (! spilled_p)</span>
<span class="lineNum">    4480 </span>            :             return true;
<span class="lineNum">    4481 </span><span class="lineCov">     162200 :           return lra_get_regno_hard_regno (regno) &lt; 0;</span>
<span class="lineNum">    4482 </span>            :         }
<span class="lineNum">    4483 </span>            :     }
<span class="lineNum">    4484 </span><span class="lineCov">    5091158 :   fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">    4485 </span><span class="lineCov">   13145837 :   for (i = GET_RTX_LENGTH (code) - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    4486 </span>            :     {
<span class="lineNum">    4487 </span><span class="lineCov">    8564665 :       if (fmt[i] == 'e')</span>
<span class="lineNum">    4488 </span>            :         {
<span class="lineNum">    4489 </span><span class="lineCov">    4706467 :           if (contains_reg_p (XEXP (x, i), hard_reg_p, spilled_p))</span>
<span class="lineNum">    4490 </span>            :             return true;
<span class="lineNum">    4491 </span>            :         }
<span class="lineNum">    4492 </span><span class="lineCov">    3858198 :       else if (fmt[i] == 'E')</span>
<span class="lineNum">    4493 </span>            :         {
<span class="lineNum">    4494 </span><span class="lineCov">      52291 :           for (j = XVECLEN (x, i) - 1; j &gt;= 0; j--)</span>
<span class="lineNum">    4495 </span><span class="lineCov">      26705 :             if (contains_reg_p (XVECEXP (x, i, j), hard_reg_p, spilled_p))</span>
<span class="lineNum">    4496 </span>            :               return true;
<span class="lineNum">    4497 </span>            :         }
<span class="lineNum">    4498 </span>            :     }
<span class="lineNum">    4499 </span>            :   return false;
<span class="lineNum">    4500 </span>            : }
<span class="lineNum">    4501 </span>            : 
<span class="lineNum">    4502 </span>            : /* Process all regs in location *LOC and change them on equivalent
<a name="4503"><span class="lineNum">    4503 </span>            :    substitution.  Return true if any change was done.  */</a>
<span class="lineNum">    4504 </span>            : static bool
<span class="lineNum">    4505 </span><span class="lineCov">         24 : loc_equivalence_change_p (rtx *loc)</span>
<span class="lineNum">    4506 </span>            : {
<span class="lineNum">    4507 </span><span class="lineCov">         24 :   rtx subst, reg, x = *loc;</span>
<span class="lineNum">    4508 </span><span class="lineCov">         24 :   bool result = false;</span>
<span class="lineNum">    4509 </span><span class="lineCov">         24 :   enum rtx_code code = GET_CODE (x);</span>
<span class="lineNum">    4510 </span><span class="lineCov">         24 :   const char *fmt;</span>
<span class="lineNum">    4511 </span><span class="lineCov">         24 :   int i, j;</span>
<span class="lineNum">    4512 </span>            : 
<span class="lineNum">    4513 </span><span class="lineCov">         24 :   if (code == SUBREG)</span>
<span class="lineNum">    4514 </span>            :     {
<span class="lineNum">    4515 </span><span class="lineNoCov">          0 :       reg = SUBREG_REG (x);</span>
<span class="lineNum">    4516 </span><span class="lineNoCov">          0 :       if ((subst = get_equiv_with_elimination (reg, curr_insn)) != reg</span>
<span class="lineNum">    4517 </span><span class="lineNoCov">          0 :           &amp;&amp; GET_MODE (subst) == VOIDmode)</span>
<span class="lineNum">    4518 </span>            :         {
<span class="lineNum">    4519 </span>            :           /* We cannot reload debug location.  Simplify subreg here
<span class="lineNum">    4520 </span>            :              while we know the inner mode.  */
<span class="lineNum">    4521 </span><span class="lineNoCov">          0 :           *loc = simplify_gen_subreg (GET_MODE (x), subst,</span>
<span class="lineNum">    4522 </span><span class="lineNoCov">          0 :                                       GET_MODE (reg), SUBREG_BYTE (x));</span>
<span class="lineNum">    4523 </span><span class="lineNoCov">          0 :           return true;</span>
<span class="lineNum">    4524 </span>            :         }
<span class="lineNum">    4525 </span>            :     }
<span class="lineNum">    4526 </span><span class="lineCov">         24 :   if (code == REG &amp;&amp; (subst = get_equiv_with_elimination (x, curr_insn)) != x)</span>
<span class="lineNum">    4527 </span>            :     {
<span class="lineNum">    4528 </span><span class="lineCov">         12 :       *loc = subst;</span>
<span class="lineNum">    4529 </span><span class="lineCov">         12 :       return true;</span>
<span class="lineNum">    4530 </span>            :     }
<span class="lineNum">    4531 </span>            : 
<span class="lineNum">    4532 </span>            :   /* Scan all the operand sub-expressions.  */
<span class="lineNum">    4533 </span><span class="lineCov">         12 :   fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">    4534 </span><span class="lineCov">         24 :   for (i = GET_RTX_LENGTH (code) - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    4535 </span>            :     {
<span class="lineNum">    4536 </span><span class="lineCov">         12 :       if (fmt[i] == 'e')</span>
<span class="lineNum">    4537 </span><span class="lineCov">         12 :         result = loc_equivalence_change_p (&amp;XEXP (x, i)) || result;</span>
<span class="lineNum">    4538 </span><span class="lineNoCov">          0 :       else if (fmt[i] == 'E')</span>
<span class="lineNum">    4539 </span><span class="lineNoCov">          0 :         for (j = XVECLEN (x, i) - 1; j &gt;= 0; j--)</span>
<span class="lineNum">    4540 </span><span class="lineNoCov">          0 :           result</span>
<span class="lineNum">    4541 </span><span class="lineNoCov">          0 :             = loc_equivalence_change_p (&amp;XVECEXP (x, i, j)) || result;</span>
<span class="lineNum">    4542 </span>            :     }
<span class="lineNum">    4543 </span>            :   return result;
<span class="lineNum">    4544 </span>            : }
<span class="lineNum">    4545 </span>            : 
<span class="lineNum">    4546 </span>            : /* Similar to loc_equivalence_change_p, but for use as
<span class="lineNum">    4547 </span>            :    simplify_replace_fn_rtx callback.  DATA is insn for which the
<a name="4548"><span class="lineNum">    4548 </span>            :    elimination is done.  If it null we don't do the elimination.  */</a>
<span class="lineNum">    4549 </span>            : static rtx
<span class="lineNum">    4550 </span><span class="lineCov">   21736516 : loc_equivalence_callback (rtx loc, const_rtx, void *data)</span>
<span class="lineNum">    4551 </span>            : {
<span class="lineNum">    4552 </span><span class="lineCov">   21736516 :   if (!REG_P (loc))</span>
<span class="lineNum">    4553 </span>            :     return NULL_RTX;
<span class="lineNum">    4554 </span>            : 
<span class="lineNum">    4555 </span><span class="lineCov">    5649576 :   rtx subst = (data == NULL</span>
<span class="lineNum">    4556 </span><span class="lineCov">    5649576 :                ? get_equiv (loc) : get_equiv_with_elimination (loc, (rtx_insn *) data));</span>
<span class="lineNum">    4557 </span><span class="lineCov">    5649576 :   if (subst != loc)</span>
<span class="lineNum">    4558 </span><span class="lineCov">      39000 :     return subst;</span>
<span class="lineNum">    4559 </span>            : 
<span class="lineNum">    4560 </span>            :   return NULL_RTX;
<span class="lineNum">    4561 </span>            : }
<span class="lineNum">    4562 </span>            : 
<span class="lineNum">    4563 </span>            : /* Maximum number of generated reload insns per an insn.  It is for
<span class="lineNum">    4564 </span>            :    preventing this pass cycling in a bug case.  */
<span class="lineNum">    4565 </span>            : #define MAX_RELOAD_INSNS_NUMBER LRA_MAX_INSN_RELOADS
<span class="lineNum">    4566 </span>            : 
<span class="lineNum">    4567 </span>            : /* The current iteration number of this LRA pass.  */
<span class="lineNum">    4568 </span>            : int lra_constraint_iter;
<span class="lineNum">    4569 </span>            : 
<span class="lineNum">    4570 </span>            : /* True if we substituted equiv which needs checking register
<span class="lineNum">    4571 </span>            :    allocation correctness because the equivalent value contains
<span class="lineNum">    4572 </span>            :    allocatable hard registers or when we restore multi-register
<span class="lineNum">    4573 </span>            :    pseudo.  */
<span class="lineNum">    4574 </span>            : bool lra_risky_transformations_p;
<span class="lineNum">    4575 </span>            : 
<a name="4576"><span class="lineNum">    4576 </span>            : /* Return true if REGNO is referenced in more than one block.  */</a>
<span class="lineNum">    4577 </span>            : static bool
<span class="lineNum">    4578 </span><span class="lineCov">     132497 : multi_block_pseudo_p (int regno)</span>
<span class="lineNum">    4579 </span>            : {
<span class="lineNum">    4580 </span><span class="lineCov">     132497 :   basic_block bb = NULL;</span>
<span class="lineNum">    4581 </span><span class="lineCov">     132497 :   unsigned int uid;</span>
<span class="lineNum">    4582 </span><span class="lineCov">     132497 :   bitmap_iterator bi;</span>
<span class="lineNum">    4583 </span>            : 
<span class="lineNum">    4584 </span><span class="lineCov">     132497 :   if (regno &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    4585 </span>            :     return false;
<span class="lineNum">    4586 </span>            : 
<span class="lineNum">    4587 </span><span class="lineCov">     414193 :     EXECUTE_IF_SET_IN_BITMAP (&amp;lra_reg_info[regno].insn_bitmap, 0, uid, bi)</span>
<span class="lineNum">    4588 </span><span class="lineCov">     286498 :       if (bb == NULL)</span>
<span class="lineNum">    4589 </span><span class="lineCov">     264994 :         bb = BLOCK_FOR_INSN (lra_insn_recog_data[uid]-&gt;insn);</span>
<span class="lineNum">    4590 </span><span class="lineCov">     308002 :       else if (BLOCK_FOR_INSN (lra_insn_recog_data[uid]-&gt;insn) != bb)</span>
<span class="lineNum">    4591 </span>            :         return true;
<span class="lineNum">    4592 </span>            :     return false;
<span class="lineNum">    4593 </span>            : }
<span class="lineNum">    4594 </span>            : 
<a name="4595"><span class="lineNum">    4595 </span>            : /* Return true if LIST contains a deleted insn.  */</a>
<span class="lineNum">    4596 </span>            : static bool
<span class="lineNum">    4597 </span><span class="lineCov">     728877 : contains_deleted_insn_p (rtx_insn_list *list)</span>
<span class="lineNum">    4598 </span>            : {
<span class="lineNum">    4599 </span><span class="lineCov">    1418179 :   for (; list != NULL_RTX; list = list-&gt;next ())</span>
<span class="lineNum">    4600 </span><span class="lineCov">     689301 :     if (NOTE_P (list-&gt;insn ())</span>
<span class="lineNum">    4601 </span><span class="lineCov">     689301 :         &amp;&amp; NOTE_KIND (list-&gt;insn ()) == NOTE_INSN_DELETED)</span>
<span class="lineNum">    4602 </span>            :       return true;
<span class="lineNum">    4603 </span>            :   return false;
<span class="lineNum">    4604 </span>            : }
<span class="lineNum">    4605 </span>            : 
<a name="4606"><span class="lineNum">    4606 </span>            : /* Return true if X contains a pseudo dying in INSN.  */</a>
<span class="lineNum">    4607 </span>            : static bool
<span class="lineNum">    4608 </span><span class="lineCov">    2171738 : dead_pseudo_p (rtx x, rtx_insn *insn)</span>
<span class="lineNum">    4609 </span>            : {
<span class="lineNum">    4610 </span><span class="lineCov">    2171738 :   int i, j;</span>
<span class="lineNum">    4611 </span><span class="lineCov">    2171738 :   const char *fmt;</span>
<span class="lineNum">    4612 </span><span class="lineCov">    2171738 :   enum rtx_code code;</span>
<span class="lineNum">    4613 </span>            : 
<span class="lineNum">    4614 </span><span class="lineCov">    2171738 :   if (REG_P (x))</span>
<span class="lineNum">    4615 </span><span class="lineCov">     614651 :     return (insn != NULL_RTX</span>
<span class="lineNum">    4616 </span><span class="lineCov">     614651 :             &amp;&amp; find_regno_note (insn, REG_DEAD, REGNO (x)) != NULL_RTX);</span>
<span class="lineNum">    4617 </span><span class="lineCov">    1557087 :   code = GET_CODE (x);</span>
<span class="lineNum">    4618 </span><span class="lineCov">    1557087 :   fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">    4619 </span><span class="lineCov">    4103701 :   for (i = GET_RTX_LENGTH (code) - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    4620 </span>            :     {
<span class="lineNum">    4621 </span><span class="lineCov">    2548411 :       if (fmt[i] == 'e')</span>
<span class="lineNum">    4622 </span>            :         {
<span class="lineNum">    4623 </span><span class="lineCov">    1485349 :           if (dead_pseudo_p (XEXP (x, i), insn))</span>
<span class="lineNum">    4624 </span>            :             return true;
<span class="lineNum">    4625 </span>            :         }
<span class="lineNum">    4626 </span><span class="lineCov">    1063062 :       else if (fmt[i] == 'E')</span>
<span class="lineNum">    4627 </span>            :         {
<span class="lineNum">    4628 </span><span class="lineCov">       8730 :           for (j = XVECLEN (x, i) - 1; j &gt;= 0; j--)</span>
<span class="lineNum">    4629 </span><span class="lineCov">       4463 :             if (dead_pseudo_p (XVECEXP (x, i, j), insn))</span>
<span class="lineNum">    4630 </span>            :               return true;
<span class="lineNum">    4631 </span>            :         }
<span class="lineNum">    4632 </span>            :     }
<span class="lineNum">    4633 </span>            :   return false;
<span class="lineNum">    4634 </span>            : }
<span class="lineNum">    4635 </span>            : 
<span class="lineNum">    4636 </span>            : /* Return true if INSN contains a dying pseudo in INSN right hand
<a name="4637"><span class="lineNum">    4637 </span>            :    side.  */</a>
<span class="lineNum">    4638 </span>            : static bool
<span class="lineNum">    4639 </span><span class="lineCov">     681926 : insn_rhs_dead_pseudo_p (rtx_insn *insn)</span>
<span class="lineNum">    4640 </span>            : {
<span class="lineNum">    4641 </span><span class="lineCov">     681926 :   rtx set = single_set (insn);</span>
<span class="lineNum">    4642 </span>            : 
<span class="lineNum">    4643 </span><span class="lineCov">     681926 :   gcc_assert (set != NULL);</span>
<span class="lineNum">    4644 </span><span class="lineCov">     681926 :   return dead_pseudo_p (SET_SRC (set), insn);</span>
<span class="lineNum">    4645 </span>            : }
<span class="lineNum">    4646 </span>            : 
<span class="lineNum">    4647 </span>            : /* Return true if any init insn of REGNO contains a dying pseudo in
<a name="4648"><span class="lineNum">    4648 </span>            :    insn right hand side.  */</a>
<span class="lineNum">    4649 </span>            : static bool
<span class="lineNum">    4650 </span><span class="lineCov">     721503 : init_insn_rhs_dead_pseudo_p (int regno)</span>
<span class="lineNum">    4651 </span>            : {
<span class="lineNum">    4652 </span><span class="lineCov">     721503 :   rtx_insn_list *insns = ira_reg_equiv[regno].init_insns;</span>
<span class="lineNum">    4653 </span>            : 
<span class="lineNum">    4654 </span><span class="lineCov">     721503 :   if (insns == NULL)</span>
<span class="lineNum">    4655 </span>            :     return false;
<span class="lineNum">    4656 </span><span class="lineCov">    1362438 :   for (; insns != NULL_RTX; insns = insns-&gt;next ())</span>
<span class="lineNum">    4657 </span><span class="lineCov">     681926 :     if (insn_rhs_dead_pseudo_p (insns-&gt;insn ()))</span>
<span class="lineNum">    4658 </span>            :       return true;
<span class="lineNum">    4659 </span>            :   return false;
<span class="lineNum">    4660 </span>            : }
<span class="lineNum">    4661 </span>            : 
<span class="lineNum">    4662 </span>            : /* Return TRUE if REGNO has a reverse equivalence.  The equivalence is
<span class="lineNum">    4663 </span>            :    reverse only if we have one init insn with given REGNO as a
<a name="4664"><span class="lineNum">    4664 </span>            :    source.  */</a>
<span class="lineNum">    4665 </span>            : static bool
<span class="lineNum">    4666 </span><span class="lineCov">     728877 : reverse_equiv_p (int regno)</span>
<span class="lineNum">    4667 </span>            : {
<span class="lineNum">    4668 </span><span class="lineCov">     728877 :   rtx_insn_list *insns = ira_reg_equiv[regno].init_insns;</span>
<span class="lineNum">    4669 </span><span class="lineCov">     728877 :   rtx set;</span>
<span class="lineNum">    4670 </span>            : 
<span class="lineNum">    4671 </span><span class="lineCov">     728877 :   if (insns == NULL)</span>
<span class="lineNum">    4672 </span>            :     return false;
<span class="lineNum">    4673 </span><span class="lineCov">     689300 :   if (! INSN_P (insns-&gt;insn ())</span>
<span class="lineNum">    4674 </span><span class="lineCov">     689300 :       || insns-&gt;next () != NULL)</span>
<span class="lineNum">    4675 </span>            :     return false;
<span class="lineNum">    4676 </span><span class="lineCov">    1378598 :   if ((set = single_set (insns-&gt;insn ())) == NULL_RTX)</span>
<span class="lineNum">    4677 </span>            :     return false;
<span class="lineNum">    4678 </span><span class="lineCov">     689299 :   return REG_P (SET_SRC (set)) &amp;&amp; (int) REGNO (SET_SRC (set)) == regno;</span>
<span class="lineNum">    4679 </span>            : }
<span class="lineNum">    4680 </span>            : 
<span class="lineNum">    4681 </span>            : /* Return TRUE if REGNO was reloaded in an equivalence init insn.  We
<a name="4682"><span class="lineNum">    4682 </span>            :    call this function only for non-reverse equivalence.  */</a>
<span class="lineNum">    4683 </span>            : static bool
<span class="lineNum">    4684 </span><span class="lineCov">     720089 : contains_reloaded_insn_p (int regno)</span>
<span class="lineNum">    4685 </span>            : {
<span class="lineNum">    4686 </span><span class="lineCov">     720089 :   rtx set;</span>
<span class="lineNum">    4687 </span><span class="lineCov">     720089 :   rtx_insn_list *list = ira_reg_equiv[regno].init_insns;</span>
<span class="lineNum">    4688 </span>            : 
<span class="lineNum">    4689 </span><span class="lineCov">    1400567 :   for (; list != NULL; list = list-&gt;next ())</span>
<span class="lineNum">    4690 </span><span class="lineCov">     680512 :     if ((set = single_set (list-&gt;insn ())) == NULL_RTX</span>
<span class="lineNum">    4691 </span><span class="lineCov">     680512 :         || ! REG_P (SET_DEST (set))</span>
<span class="lineNum">    4692 </span><span class="lineCov">    2041536 :         || (int) REGNO (SET_DEST (set)) != regno)</span>
<span class="lineNum">    4693 </span>            :       return true;
<span class="lineNum">    4694 </span>            :   return false;
<span class="lineNum">    4695 </span>            : }
<span class="lineNum">    4696 </span>            : 
<span class="lineNum">    4697 </span>            : /* Entry function of LRA constraint pass.  Return true if the
<a name="4698"><span class="lineNum">    4698 </span>            :    constraint pass did change the code.  */</a>
<span class="lineNum">    4699 </span>            : bool
<span class="lineNum">    4700 </span><span class="lineCov">    1797716 : lra_constraints (bool first_p)</span>
<span class="lineNum">    4701 </span>            : {
<span class="lineNum">    4702 </span><span class="lineCov">    1797716 :   bool changed_p;</span>
<span class="lineNum">    4703 </span><span class="lineCov">    1797716 :   int i, hard_regno, new_insns_num;</span>
<span class="lineNum">    4704 </span><span class="lineCov">    1797716 :   unsigned int min_len, new_min_len, uid;</span>
<span class="lineNum">    4705 </span><span class="lineCov">    1797716 :   rtx set, x, reg, dest_reg;</span>
<span class="lineNum">    4706 </span><span class="lineCov">    1797716 :   basic_block last_bb;</span>
<span class="lineNum">    4707 </span><span class="lineCov">    1797716 :   bitmap_iterator bi;</span>
<span class="lineNum">    4708 </span>            : 
<span class="lineNum">    4709 </span><span class="lineCov">    1797716 :   lra_constraint_iter++;</span>
<span class="lineNum">    4710 </span><span class="lineCov">    1797716 :   if (lra_dump_file != NULL)</span>
<span class="lineNum">    4711 </span><span class="lineCov">        218 :     fprintf (lra_dump_file, &quot;\n********** Local #%d: **********\n\n&quot;,</span>
<span class="lineNum">    4712 </span>            :              lra_constraint_iter);
<span class="lineNum">    4713 </span><span class="lineCov">    1797716 :   changed_p = false;</span>
<span class="lineNum">    4714 </span><span class="lineCov">    1797716 :   if (pic_offset_table_rtx</span>
<span class="lineNum">    4715 </span><span class="lineCov">    1797716 :       &amp;&amp; REGNO (pic_offset_table_rtx) &gt;= FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    4716 </span><span class="lineCov">      76271 :     lra_risky_transformations_p = true;</span>
<span class="lineNum">    4717 </span>            :   else
<span class="lineNum">    4718 </span>            :     /* On the first iteration we should check IRA assignment
<span class="lineNum">    4719 </span>            :        correctness.  In rare cases, the assignments can be wrong as
<span class="lineNum">    4720 </span>            :        early clobbers operands are ignored in IRA.  */
<span class="lineNum">    4721 </span><span class="lineCov">    1721445 :     lra_risky_transformations_p = first_p;</span>
<span class="lineNum">    4722 </span><span class="lineCov">    1797716 :   new_insn_uid_start = get_max_uid ();</span>
<span class="lineNum">    4723 </span><span class="lineCov">    1797716 :   new_regno_start = first_p ? lra_constraint_new_regno_start : max_reg_num ();</span>
<span class="lineNum">    4724 </span>            :   /* Mark used hard regs for target stack size calulations.  */
<span class="lineNum">    4725 </span><span class="lineCov">  108881033 :   for (i = FIRST_PSEUDO_REGISTER; i &lt; new_regno_start; i++)</span>
<span class="lineNum">    4726 </span><span class="lineCov">  107083317 :     if (lra_reg_info[i].nrefs != 0</span>
<span class="lineNum">    4727 </span><span class="lineCov">  107083317 :         &amp;&amp; (hard_regno = lra_get_regno_hard_regno (i)) &gt;= 0)</span>
<span class="lineNum">    4728 </span>            :       {
<span class="lineNum">    4729 </span><span class="lineCov">   48808750 :         int j, nregs;</span>
<span class="lineNum">    4730 </span>            : 
<span class="lineNum">    4731 </span><span class="lineCov">   48808750 :         nregs = hard_regno_nregs (hard_regno, lra_reg_info[i].biggest_mode);</span>
<span class="lineNum">    4732 </span><span class="lineCov">   99220744 :         for (j = 0; j &lt; nregs; j++)</span>
<span class="lineNum">    4733 </span><span class="lineCov">   50411994 :           df_set_regs_ever_live (hard_regno + j, true);</span>
<span class="lineNum">    4734 </span>            :       }
<span class="lineNum">    4735 </span>            :   /* Do elimination before the equivalence processing as we can spill
<span class="lineNum">    4736 </span>            :      some pseudos during elimination.  */
<span class="lineNum">    4737 </span><span class="lineCov">    1797716 :   lra_eliminate (false, first_p);</span>
<span class="lineNum">    4738 </span><span class="lineCov">    1797716 :   auto_bitmap equiv_insn_bitmap (&amp;reg_obstack);</span>
<span class="lineNum">    4739 </span><span class="lineCov">  108881033 :   for (i = FIRST_PSEUDO_REGISTER; i &lt; new_regno_start; i++)</span>
<span class="lineNum">    4740 </span><span class="lineCov">  107083317 :     if (lra_reg_info[i].nrefs != 0)</span>
<span class="lineNum">    4741 </span>            :       {
<span class="lineNum">    4742 </span><span class="lineCov">   51317812 :         ira_reg_equiv[i].profitable_p = true;</span>
<span class="lineNum">    4743 </span><span class="lineCov">   51317812 :         reg = regno_reg_rtx[i];</span>
<span class="lineNum">    4744 </span><span class="lineCov">   51317812 :         if (lra_get_regno_hard_regno (i) &lt; 0 &amp;&amp; (x = get_equiv (reg)) != reg)</span>
<span class="lineNum">    4745 </span>            :           {
<span class="lineNum">    4746 </span><span class="lineCov">     739432 :             bool pseudo_p = contains_reg_p (x, false, false);</span>
<span class="lineNum">    4747 </span>            : 
<span class="lineNum">    4748 </span>            :             /* After RTL transformation, we can not guarantee that
<span class="lineNum">    4749 </span>            :                pseudo in the substitution was not reloaded which might
<span class="lineNum">    4750 </span>            :                make equivalence invalid.  For example, in reverse
<span class="lineNum">    4751 </span>            :                equiv of p0
<span class="lineNum">    4752 </span>            : 
<span class="lineNum">    4753 </span>            :                p0 &lt;- ...
<span class="lineNum">    4754 </span>            :                ...
<span class="lineNum">    4755 </span>            :                equiv_mem &lt;- p0
<span class="lineNum">    4756 </span>            : 
<span class="lineNum">    4757 </span>            :                the memory address register was reloaded before the 2nd
<span class="lineNum">    4758 </span>            :                insn.  */
<span class="lineNum">    4759 </span><span class="lineCov">     739432 :             if ((! first_p &amp;&amp; pseudo_p)</span>
<span class="lineNum">    4760 </span>            :                 /* We don't use DF for compilation speed sake.  So it
<span class="lineNum">    4761 </span>            :                    is problematic to update live info when we use an
<span class="lineNum">    4762 </span>            :                    equivalence containing pseudos in more than one
<span class="lineNum">    4763 </span>            :                    BB.  */
<span class="lineNum">    4764 </span><span class="lineCov">     733679 :                 || (pseudo_p &amp;&amp; multi_block_pseudo_p (i))</span>
<span class="lineNum">    4765 </span>            :                 /* If an init insn was deleted for some reason, cancel
<span class="lineNum">    4766 </span>            :                    the equiv.  We could update the equiv insns after
<span class="lineNum">    4767 </span>            :                    transformations including an equiv insn deletion
<span class="lineNum">    4768 </span>            :                    but it is not worthy as such cases are extremely
<span class="lineNum">    4769 </span>            :                    rare.  */ 
<span class="lineNum">    4770 </span><span class="lineCov">     728877 :                 || contains_deleted_insn_p (ira_reg_equiv[i].init_insns)</span>
<span class="lineNum">    4771 </span>            :                 /* If it is not a reverse equivalence, we check that a
<span class="lineNum">    4772 </span>            :                    pseudo in rhs of the init insn is not dying in the
<span class="lineNum">    4773 </span>            :                    insn.  Otherwise, the live info at the beginning of
<span class="lineNum">    4774 </span>            :                    the corresponding BB might be wrong after we
<span class="lineNum">    4775 </span>            :                    removed the insn.  When the equiv can be a
<span class="lineNum">    4776 </span>            :                    constant, the right hand side of the init insn can
<span class="lineNum">    4777 </span>            :                    be a pseudo.  */
<span class="lineNum">    4778 </span><span class="lineCov">     728877 :                 || (! reverse_equiv_p (i)</span>
<span class="lineNum">    4779 </span><span class="lineCov">     721503 :                     &amp;&amp; (init_insn_rhs_dead_pseudo_p (i)</span>
<span class="lineNum">    4780 </span>            :                         /* If we reloaded the pseudo in an equivalence
<span class="lineNum">    4781 </span>            :                            init insn, we can not remove the equiv init
<span class="lineNum">    4782 </span>            :                            insns and the init insns might write into
<span class="lineNum">    4783 </span>            :                            const memory in this case.  */
<span class="lineNum">    4784 </span><span class="lineCov">     720089 :                         || contains_reloaded_insn_p (i)))</span>
<span class="lineNum">    4785 </span>            :                 /* Prevent access beyond equivalent memory for
<span class="lineNum">    4786 </span>            :                    paradoxical subregs.  */
<span class="lineNum">    4787 </span><span class="lineCov">     727429 :                 || (MEM_P (x)</span>
<span class="lineNum">    4788 </span><span class="lineCov">    1021662 :                     &amp;&amp; maybe_gt (GET_MODE_SIZE (lra_reg_info[i].biggest_mode),</span>
<span class="lineNum">    4789 </span>            :                                  GET_MODE_SIZE (GET_MODE (x))))
<span class="lineNum">    4790 </span><span class="lineCov">    1466062 :                 || (pic_offset_table_rtx</span>
<span class="lineNum">    4791 </span><span class="lineCov">      33488 :                     &amp;&amp; ((CONST_POOL_OK_P (PSEUDO_REGNO_MODE (i), x)</span>
<span class="lineNum">    4792 </span><span class="lineCov">       1353 :                          &amp;&amp; (targetm.preferred_reload_class</span>
<span class="lineNum">    4793 </span><span class="lineCov">       2706 :                              (x, lra_get_allocno_class (i)) == NO_REGS))</span>
<span class="lineNum">    4794 </span><span class="lineCov">      31733 :                         || contains_symbol_ref_p (x))))</span>
<span class="lineNum">    4795 </span><span class="lineCov">      13432 :               ira_reg_equiv[i].defined_p = false;</span>
<span class="lineNum">    4796 </span><span class="lineCov">     739432 :             if (contains_reg_p (x, false, true))</span>
<span class="lineNum">    4797 </span><span class="lineCov">       9712 :               ira_reg_equiv[i].profitable_p = false;</span>
<span class="lineNum">    4798 </span><span class="lineCov">     739432 :             if (get_equiv (reg) != reg)</span>
<span class="lineNum">    4799 </span><span class="lineCov">    1441970 :               bitmap_ior_into (equiv_insn_bitmap, &amp;lra_reg_info[i].insn_bitmap);</span>
<span class="lineNum">    4800 </span>            :           }
<span class="lineNum">    4801 </span>            :       }
<span class="lineNum">    4802 </span><span class="lineCov">  108881033 :   for (i = FIRST_PSEUDO_REGISTER; i &lt; new_regno_start; i++)</span>
<span class="lineNum">    4803 </span><span class="lineCov">  107083317 :     update_equiv (i);</span>
<span class="lineNum">    4804 </span>            :   /* We should add all insns containing pseudos which should be
<span class="lineNum">    4805 </span>            :      substituted by their equivalences.  */
<span class="lineNum">    4806 </span><span class="lineCov">    5645102 :   EXECUTE_IF_SET_IN_BITMAP (equiv_insn_bitmap, 0, uid, bi)</span>
<span class="lineNum">    4807 </span><span class="lineCov">    2049670 :     lra_push_insn_by_uid (uid);</span>
<span class="lineNum">    4808 </span><span class="lineCov">    1797716 :   min_len = lra_insn_stack_length ();</span>
<span class="lineNum">    4809 </span><span class="lineCov">    1797716 :   new_insns_num = 0;</span>
<span class="lineNum">    4810 </span><span class="lineCov">    1797716 :   last_bb = NULL;</span>
<span class="lineNum">    4811 </span><span class="lineCov">    1797716 :   changed_p = false;</span>
<span class="lineNum">    4812 </span><span class="lineCov">   89490414 :   while ((new_min_len = lra_insn_stack_length ()) != 0)</span>
<span class="lineNum">    4813 </span>            :     {
<span class="lineNum">    4814 </span><span class="lineCov">   87692698 :       curr_insn = lra_pop_insn ();</span>
<span class="lineNum">    4815 </span><span class="lineCov">   87692698 :       --new_min_len;</span>
<span class="lineNum">    4816 </span><span class="lineCov">   87692698 :       curr_bb = BLOCK_FOR_INSN (curr_insn);</span>
<span class="lineNum">    4817 </span><span class="lineCov">   87692698 :       if (curr_bb != last_bb)</span>
<span class="lineNum">    4818 </span>            :         {
<span class="lineNum">    4819 </span><span class="lineCov">   11055676 :           last_bb = curr_bb;</span>
<span class="lineNum">    4820 </span><span class="lineCov">   11055676 :           bb_reload_num = lra_curr_reload_num;</span>
<span class="lineNum">    4821 </span>            :         }
<span class="lineNum">    4822 </span><span class="lineCov">   87692698 :       if (min_len &gt; new_min_len)</span>
<span class="lineNum">    4823 </span>            :         {
<span class="lineNum">    4824 </span>            :           min_len = new_min_len;
<span class="lineNum">    4825 </span>            :           new_insns_num = 0;
<span class="lineNum">    4826 </span>            :         }
<span class="lineNum">    4827 </span><span class="lineCov">    4741706 :       if (new_insns_num &gt; MAX_RELOAD_INSNS_NUMBER)</span>
<span class="lineNum">    4828 </span><span class="lineNoCov">          0 :         internal_error</span>
<span class="lineNum">    4829 </span><span class="lineNoCov">          0 :           (&quot;Max. number of generated reload insns per insn is achieved (%d)\n&quot;,</span>
<span class="lineNum">    4830 </span>            :            MAX_RELOAD_INSNS_NUMBER);
<span class="lineNum">    4831 </span><span class="lineCov">   87692698 :       new_insns_num++;</span>
<span class="lineNum">    4832 </span><span class="lineCov">   87692698 :       if (DEBUG_INSN_P (curr_insn))</span>
<span class="lineNum">    4833 </span>            :         {
<span class="lineNum">    4834 </span>            :           /* We need to check equivalence in debug insn and change
<span class="lineNum">    4835 </span>            :              pseudo to the equivalent value if necessary.  */
<span class="lineNum">    4836 </span><span class="lineCov">   27967421 :           curr_id = lra_get_insn_recog_data (curr_insn);</span>
<span class="lineNum">    4837 </span><span class="lineCov">   27967421 :           if (bitmap_bit_p (equiv_insn_bitmap, INSN_UID (curr_insn)))</span>
<span class="lineNum">    4838 </span>            :             {
<span class="lineNum">    4839 </span><span class="lineCov">      22377 :               rtx old = *curr_id-&gt;operand_loc[0];</span>
<span class="lineNum">    4840 </span><span class="lineCov">      22377 :               *curr_id-&gt;operand_loc[0]</span>
<span class="lineNum">    4841 </span><span class="lineCov">      22377 :                 = simplify_replace_fn_rtx (old, NULL_RTX,</span>
<span class="lineNum">    4842 </span>            :                                            loc_equivalence_callback, curr_insn);
<span class="lineNum">    4843 </span><span class="lineCov">      22377 :               if (old != *curr_id-&gt;operand_loc[0])</span>
<span class="lineNum">    4844 </span>            :                 {
<span class="lineNum">    4845 </span><span class="lineCov">      22377 :                   lra_update_insn_regno_info (curr_insn);</span>
<span class="lineNum">    4846 </span><span class="lineCov">      22377 :                   changed_p = true;</span>
<span class="lineNum">    4847 </span>            :                 }
<span class="lineNum">    4848 </span>            :             }
<span class="lineNum">    4849 </span>            :         }
<span class="lineNum">    4850 </span><span class="lineCov">   59725277 :       else if (INSN_P (curr_insn))</span>
<span class="lineNum">    4851 </span>            :         {
<span class="lineNum">    4852 </span><span class="lineCov">   58890921 :           if ((set = single_set (curr_insn)) != NULL_RTX)</span>
<span class="lineNum">    4853 </span>            :             {
<span class="lineNum">    4854 </span><span class="lineCov">   55433417 :               dest_reg = SET_DEST (set);</span>
<span class="lineNum">    4855 </span>            :               /* The equivalence pseudo could be set up as SUBREG in a
<span class="lineNum">    4856 </span>            :                  case when it is a call restore insn in a mode
<span class="lineNum">    4857 </span>            :                  different from the pseudo mode.  */
<span class="lineNum">    4858 </span><span class="lineCov">   55433417 :               if (GET_CODE (dest_reg) == SUBREG)</span>
<span class="lineNum">    4859 </span><span class="lineCov">     502702 :                 dest_reg = SUBREG_REG (dest_reg);</span>
<span class="lineNum">    4860 </span><span class="lineCov">   55433417 :               if ((REG_P (dest_reg)</span>
<span class="lineNum">    4861 </span><span class="lineCov">   39597469 :                    &amp;&amp; (x = get_equiv (dest_reg)) != dest_reg</span>
<span class="lineNum">    4862 </span>            :                    /* Remove insns which set up a pseudo whose value
<span class="lineNum">    4863 </span>            :                       can not be changed.  Such insns might be not in
<span class="lineNum">    4864 </span>            :                       init_insns because we don't update equiv data
<span class="lineNum">    4865 </span>            :                       during insn transformations.
<span class="lineNum">    4866 </span>            :                       
<span class="lineNum">    4867 </span>            :                       As an example, let suppose that a pseudo got
<span class="lineNum">    4868 </span>            :                       hard register and on the 1st pass was not
<span class="lineNum">    4869 </span>            :                       changed to equivalent constant.  We generate an
<span class="lineNum">    4870 </span>            :                       additional insn setting up the pseudo because of
<span class="lineNum">    4871 </span>            :                       secondary memory movement.  Then the pseudo is
<span class="lineNum">    4872 </span>            :                       spilled and we use the equiv constant.  In this
<span class="lineNum">    4873 </span>            :                       case we should remove the additional insn and
<span class="lineNum">    4874 </span>            :                       this insn is not init_insns list.  */
<span class="lineNum">    4875 </span><span class="lineCov">     724614 :                    &amp;&amp; (! MEM_P (x) || MEM_READONLY_P (x)</span>
<span class="lineNum">    4876 </span>            :                        /* Check that this is actually an insn setting
<span class="lineNum">    4877 </span>            :                           up the equivalence.  */
<span class="lineNum">    4878 </span><span class="lineCov">     311154 :                        || in_list_p (curr_insn,</span>
<span class="lineNum">    4879 </span>            :                                      ira_reg_equiv
<span class="lineNum">    4880 </span><span class="lineCov">     622308 :                                      [REGNO (dest_reg)].init_insns)))</span>
<span class="lineNum">    4881 </span><span class="lineCov">   94320317 :                   || (((x = get_equiv (SET_SRC (set))) != SET_SRC (set))</span>
<span class="lineNum">    4882 </span><span class="lineCov">     922074 :                       &amp;&amp; in_list_p (curr_insn,</span>
<span class="lineNum">    4883 </span>            :                                     ira_reg_equiv
<span class="lineNum">    4884 </span><span class="lineCov">    1844148 :                                     [REGNO (SET_SRC (set))].init_insns)))</span>
<span class="lineNum">    4885 </span>            :                 {
<span class="lineNum">    4886 </span>            :                   /* This is equiv init insn of pseudo which did not get a
<span class="lineNum">    4887 </span>            :                      hard register -- remove the insn.  */
<span class="lineNum">    4888 </span><span class="lineCov">     717675 :                   if (lra_dump_file != NULL)</span>
<span class="lineNum">    4889 </span>            :                     {
<span class="lineNum">    4890 </span><span class="lineCov">         56 :                       fprintf (lra_dump_file,</span>
<span class="lineNum">    4891 </span>            :                                &quot;      Removing equiv init insn %i (freq=%d)\n&quot;,
<span class="lineNum">    4892 </span><span class="lineCov">         56 :                                INSN_UID (curr_insn),</span>
<span class="lineNum">    4893 </span><span class="lineCov">        168 :                                REG_FREQ_FROM_BB (BLOCK_FOR_INSN (curr_insn)));</span>
<span class="lineNum">    4894 </span><span class="lineCov">         56 :                       dump_insn_slim (lra_dump_file, curr_insn);</span>
<span class="lineNum">    4895 </span>            :                     }
<span class="lineNum">    4896 </span><span class="lineCov">     717675 :                   if (contains_reg_p (x, true, false))</span>
<span class="lineNum">    4897 </span><span class="lineCov">     122464 :                     lra_risky_transformations_p = true;</span>
<span class="lineNum">    4898 </span><span class="lineCov">     717675 :                   lra_set_insn_deleted (curr_insn);</span>
<span class="lineNum">    4899 </span><span class="lineCov">     717675 :                   continue;</span>
<span class="lineNum">    4900 </span>            :                 }
<span class="lineNum">    4901 </span>            :             }
<span class="lineNum">    4902 </span><span class="lineCov">   58173246 :           curr_id = lra_get_insn_recog_data (curr_insn);</span>
<span class="lineNum">    4903 </span><span class="lineCov">   58173246 :           curr_static_id = curr_id-&gt;insn_static_data;</span>
<span class="lineNum">    4904 </span><span class="lineCov">   58173246 :           init_curr_insn_input_reloads ();</span>
<span class="lineNum">    4905 </span><span class="lineCov">   58173246 :           init_curr_operand_mode ();</span>
<span class="lineNum">    4906 </span><span class="lineCov">   58173246 :           if (curr_insn_transform (false))</span>
<span class="lineNum">    4907 </span>            :             changed_p = true;
<span class="lineNum">    4908 </span>            :           /* Check non-transformed insns too for equiv change as USE
<span class="lineNum">    4909 </span>            :              or CLOBBER don't need reloads but can contain pseudos
<span class="lineNum">    4910 </span>            :              being changed on their equivalences.  */
<span class="lineNum">    4911 </span><span class="lineCov">   54034303 :           else if (bitmap_bit_p (equiv_insn_bitmap, INSN_UID (curr_insn))</span>
<span class="lineNum">    4912 </span><span class="lineCov">   54034303 :                    &amp;&amp; loc_equivalence_change_p (&amp;PATTERN (curr_insn)))</span>
<span class="lineNum">    4913 </span>            :             {
<span class="lineNum">    4914 </span><span class="lineCov">         12 :               lra_update_insn_regno_info (curr_insn);</span>
<span class="lineNum">    4915 </span><span class="lineCov">         12 :               changed_p = true;</span>
<span class="lineNum">    4916 </span>            :             }
<span class="lineNum">    4917 </span>            :         }
<span class="lineNum">    4918 </span>            :     }
<span class="lineNum">    4919 </span>            : 
<span class="lineNum">    4920 </span>            :   /* If we used a new hard regno, changed_p should be true because the
<span class="lineNum">    4921 </span>            :      hard reg is assigned to a new pseudo.  */
<span class="lineNum">    4922 </span><span class="lineCov">    1797716 :   if (flag_checking &amp;&amp; !changed_p)</span>
<span class="lineNum">    4923 </span>            :     {
<span class="lineNum">    4924 </span><span class="lineCov">   66643546 :       for (i = FIRST_PSEUDO_REGISTER; i &lt; new_regno_start; i++)</span>
<span class="lineNum">    4925 </span><span class="lineCov">   65236420 :         if (lra_reg_info[i].nrefs != 0</span>
<span class="lineNum">    4926 </span><span class="lineCov">   65236420 :             &amp;&amp; (hard_regno = lra_get_regno_hard_regno (i)) &gt;= 0)</span>
<span class="lineNum">    4927 </span>            :           {
<span class="lineNum">    4928 </span><span class="lineCov">   88563486 :             int j, nregs = hard_regno_nregs (hard_regno,</span>
<span class="lineNum">    4929 </span><span class="lineCov">   29521162 :                                              PSEUDO_REGNO_MODE (i));</span>
<span class="lineNum">    4930 </span>            : 
<span class="lineNum">    4931 </span><span class="lineCov">   59979680 :             for (j = 0; j &lt; nregs; j++)</span>
<span class="lineNum">    4932 </span><span class="lineCov">   30458518 :               lra_assert (df_regs_ever_live_p (hard_regno + j));</span>
<span class="lineNum">    4933 </span>            :           }
<span class="lineNum">    4934 </span>            :     }
<span class="lineNum">    4935 </span><span class="lineCov">    1797716 :   return changed_p;</span>
<span class="lineNum">    4936 </span>            : }
<span class="lineNum">    4937 </span>            : 
<span class="lineNum">    4938 </span>            : static void initiate_invariants (void);
<span class="lineNum">    4939 </span>            : static void finish_invariants (void);
<span class="lineNum">    4940 </span>            : 
<span class="lineNum">    4941 </span>            : /* Initiate the LRA constraint pass.  It is done once per
<a name="4942"><span class="lineNum">    4942 </span>            :    function.  */</a>
<span class="lineNum">    4943 </span>            : void
<span class="lineNum">    4944 </span><span class="lineCov">     832590 : lra_constraints_init (void)</span>
<span class="lineNum">    4945 </span>            : {
<span class="lineNum">    4946 </span><span class="lineCov">     832590 :   initiate_invariants ();</span>
<span class="lineNum">    4947 </span><span class="lineCov">     832590 : }</span>
<span class="lineNum">    4948 </span>            : 
<span class="lineNum">    4949 </span>            : /* Finalize the LRA constraint pass.  It is done once per
<a name="4950"><span class="lineNum">    4950 </span>            :    function.  */</a>
<span class="lineNum">    4951 </span>            : void
<span class="lineNum">    4952 </span><span class="lineCov">     832590 : lra_constraints_finish (void)</span>
<span class="lineNum">    4953 </span>            : {
<span class="lineNum">    4954 </span><span class="lineCov">     832590 :   finish_invariants ();</span>
<span class="lineNum">    4955 </span><span class="lineCov">     832590 : }</span>
<span class="lineNum">    4956 </span>            : 
<span class="lineNum">    4957 </span>            : 
<span class="lineNum">    4958 </span>            : 
<span class="lineNum">    4959 </span>            : /* Structure describes invariants for ineheritance.  */
<span class="lineNum">    4960 </span>            : struct lra_invariant
<span class="lineNum">    4961 </span>            : {
<span class="lineNum">    4962 </span>            :   /* The order number of the invariant.  */
<span class="lineNum">    4963 </span>            :   int num;
<span class="lineNum">    4964 </span>            :   /* The invariant RTX.  */
<span class="lineNum">    4965 </span>            :   rtx invariant_rtx;
<span class="lineNum">    4966 </span>            :   /* The origin insn of the invariant.  */
<span class="lineNum">    4967 </span>            :   rtx_insn *insn;
<span class="lineNum">    4968 </span>            : };
<span class="lineNum">    4969 </span>            : 
<span class="lineNum">    4970 </span>            : typedef lra_invariant invariant_t;
<span class="lineNum">    4971 </span>            : typedef invariant_t *invariant_ptr_t;
<span class="lineNum">    4972 </span>            : typedef const invariant_t *const_invariant_ptr_t;
<span class="lineNum">    4973 </span>            : 
<span class="lineNum">    4974 </span>            : /* Pointer to the inheritance invariants.  */
<span class="lineNum">    4975 </span>            : static vec&lt;invariant_ptr_t&gt; invariants;
<span class="lineNum">    4976 </span>            : 
<span class="lineNum">    4977 </span>            : /* Allocation pool for the invariants.  */
<span class="lineNum">    4978 </span>            : static object_allocator&lt;lra_invariant&gt; *invariants_pool;
<span class="lineNum">    4979 </span>            : 
<span class="lineNum">    4980 </span>            : /* Hash table for the invariants.  */
<span class="lineNum">    4981 </span>            : static htab_t invariant_table;
<span class="lineNum">    4982 </span>            : 
<a name="4983"><span class="lineNum">    4983 </span>            : /* Hash function for INVARIANT.  */</a>
<span class="lineNum">    4984 </span>            : static hashval_t
<span class="lineNum">    4985 </span><span class="lineCov">      87989 : invariant_hash (const void *invariant)</span>
<span class="lineNum">    4986 </span>            : {
<span class="lineNum">    4987 </span><span class="lineCov">      87989 :   rtx inv = ((const_invariant_ptr_t) invariant)-&gt;invariant_rtx;</span>
<span class="lineNum">    4988 </span><span class="lineCov">      87989 :   return lra_rtx_hash (inv);</span>
<span class="lineNum">    4989 </span>            : }
<span class="lineNum">    4990 </span>            : 
<a name="4991"><span class="lineNum">    4991 </span>            : /* Equal function for invariants INVARIANT1 and INVARIANT2.  */</a>
<span class="lineNum">    4992 </span>            : static int
<span class="lineNum">    4993 </span><span class="lineCov">     231131 : invariant_eq_p (const void *invariant1, const void *invariant2)</span>
<span class="lineNum">    4994 </span>            : {
<span class="lineNum">    4995 </span><span class="lineCov">     231131 :   rtx inv1 = ((const_invariant_ptr_t) invariant1)-&gt;invariant_rtx;</span>
<span class="lineNum">    4996 </span><span class="lineCov">     231131 :   rtx inv2 = ((const_invariant_ptr_t) invariant2)-&gt;invariant_rtx;</span>
<span class="lineNum">    4997 </span>            : 
<span class="lineNum">    4998 </span><span class="lineCov">     231131 :   return rtx_equal_p (inv1, inv2);</span>
<span class="lineNum">    4999 </span>            : }
<span class="lineNum">    5000 </span>            : 
<span class="lineNum">    5001 </span>            : /* Insert INVARIANT_RTX into the table if it is not there yet.  Return
<a name="5002"><span class="lineNum">    5002 </span>            :    invariant which is in the table.  */</a>
<span class="lineNum">    5003 </span>            : static invariant_ptr_t
<span class="lineNum">    5004 </span><span class="lineCov">      87509 : insert_invariant (rtx invariant_rtx)</span>
<span class="lineNum">    5005 </span>            : {
<span class="lineNum">    5006 </span><span class="lineCov">      87509 :   void **entry_ptr;</span>
<span class="lineNum">    5007 </span><span class="lineCov">      87509 :   invariant_t invariant;</span>
<span class="lineNum">    5008 </span><span class="lineCov">      87509 :   invariant_ptr_t invariant_ptr;</span>
<span class="lineNum">    5009 </span>            : 
<span class="lineNum">    5010 </span><span class="lineCov">      87509 :   invariant.invariant_rtx = invariant_rtx;</span>
<span class="lineNum">    5011 </span><span class="lineCov">      87509 :   entry_ptr = htab_find_slot (invariant_table, &amp;invariant, INSERT);</span>
<span class="lineNum">    5012 </span><span class="lineCov">      87509 :   if (*entry_ptr == NULL)</span>
<span class="lineNum">    5013 </span>            :     {
<span class="lineNum">    5014 </span><span class="lineCov">      80412 :       invariant_ptr = invariants_pool-&gt;allocate ();</span>
<span class="lineNum">    5015 </span><span class="lineCov">      80412 :       invariant_ptr-&gt;invariant_rtx = invariant_rtx;</span>
<span class="lineNum">    5016 </span><span class="lineCov">      80412 :       invariant_ptr-&gt;insn = NULL;</span>
<span class="lineNum">    5017 </span><span class="lineCov">      80412 :       invariants.safe_push (invariant_ptr);</span>
<span class="lineNum">    5018 </span><span class="lineCov">      80412 :       *entry_ptr = (void *) invariant_ptr;</span>
<span class="lineNum">    5019 </span>            :     }
<span class="lineNum">    5020 </span><span class="lineCov">      87509 :   return (invariant_ptr_t) *entry_ptr;</span>
<span class="lineNum">    5021 </span>            : }
<span class="lineNum">    5022 </span>            : 
<a name="5023"><span class="lineNum">    5023 </span>            : /* Initiate the invariant table.  */</a>
<span class="lineNum">    5024 </span>            : static void
<span class="lineNum">    5025 </span><span class="lineCov">     832590 : initiate_invariants (void)</span>
<span class="lineNum">    5026 </span>            : {
<span class="lineNum">    5027 </span><span class="lineCov">     832590 :   invariants.create (100);</span>
<span class="lineNum">    5028 </span><span class="lineCov">     832590 :   invariants_pool</span>
<span class="lineNum">    5029 </span><span class="lineCov">     832590 :     = new object_allocator&lt;lra_invariant&gt; (&quot;Inheritance invariants&quot;);</span>
<span class="lineNum">    5030 </span><span class="lineCov">     832590 :   invariant_table = htab_create (100, invariant_hash, invariant_eq_p, NULL);</span>
<span class="lineNum">    5031 </span><span class="lineCov">     832590 : }</span>
<span class="lineNum">    5032 </span>            : 
<a name="5033"><span class="lineNum">    5033 </span>            : /* Finish the invariant table.  */</a>
<span class="lineNum">    5034 </span>            : static void
<span class="lineNum">    5035 </span><span class="lineCov">     832590 : finish_invariants (void)</span>
<span class="lineNum">    5036 </span>            : {
<span class="lineNum">    5037 </span><span class="lineCov">     832590 :   htab_delete (invariant_table);</span>
<span class="lineNum">    5038 </span><span class="lineCov">     856844 :   delete invariants_pool;</span>
<span class="lineNum">    5039 </span><span class="lineCov">     832590 :   invariants.release ();</span>
<span class="lineNum">    5040 </span><span class="lineCov">     832590 : }</span>
<span class="lineNum">    5041 </span>            : 
<a name="5042"><span class="lineNum">    5042 </span>            : /* Make the invariant table empty.  */</a>
<span class="lineNum">    5043 </span>            : static void
<span class="lineNum">    5044 </span><span class="lineCov">    6919971 : clear_invariants (void)</span>
<span class="lineNum">    5045 </span>            : {
<span class="lineNum">    5046 </span><span class="lineCov">    6919971 :   htab_empty (invariant_table);</span>
<span class="lineNum">    5047 </span><span class="lineCov">    6919971 :   invariants_pool-&gt;release ();</span>
<span class="lineNum">    5048 </span><span class="lineCov">    6919971 :   invariants.truncate (0);</span>
<span class="lineNum">    5049 </span><span class="lineCov">    6919971 : }</span>
<span class="lineNum">    5050 </span>            : 
<span class="lineNum">    5051 </span>            : 
<span class="lineNum">    5052 </span>            : 
<span class="lineNum">    5053 </span>            : /* This page contains code to do inheritance/split
<span class="lineNum">    5054 </span>            :    transformations.  */
<span class="lineNum">    5055 </span>            : 
<span class="lineNum">    5056 </span>            : /* Number of reloads passed so far in current EBB.  */
<span class="lineNum">    5057 </span>            : static int reloads_num;
<span class="lineNum">    5058 </span>            : 
<span class="lineNum">    5059 </span>            : /* Number of calls passed so far in current EBB.  */
<span class="lineNum">    5060 </span>            : static int calls_num;
<span class="lineNum">    5061 </span>            : 
<span class="lineNum">    5062 </span>            : /* Current reload pseudo check for validity of elements in
<span class="lineNum">    5063 </span>            :    USAGE_INSNS.  */
<span class="lineNum">    5064 </span>            : static int curr_usage_insns_check;
<span class="lineNum">    5065 </span>            : 
<span class="lineNum">    5066 </span>            : /* Info about last usage of registers in EBB to do inheritance/split
<span class="lineNum">    5067 </span>            :    transformation.  Inheritance transformation is done from a spilled
<span class="lineNum">    5068 </span>            :    pseudo and split transformations from a hard register or a pseudo
<span class="lineNum">    5069 </span>            :    assigned to a hard register.  */
<span class="lineNum">    5070 </span>            : struct usage_insns
<span class="lineNum">    5071 </span>            : {
<span class="lineNum">    5072 </span>            :   /* If the value is equal to CURR_USAGE_INSNS_CHECK, then the member
<span class="lineNum">    5073 </span>            :      value INSNS is valid.  The insns is chain of optional debug insns
<span class="lineNum">    5074 </span>            :      and a finishing non-debug insn using the corresponding reg.  The
<span class="lineNum">    5075 </span>            :      value is also used to mark the registers which are set up in the
<span class="lineNum">    5076 </span>            :      current insn.  The negated insn uid is used for this.  */
<span class="lineNum">    5077 </span>            :   int check;
<span class="lineNum">    5078 </span>            :   /* Value of global reloads_num at the last insn in INSNS.  */
<span class="lineNum">    5079 </span>            :   int reloads_num;
<span class="lineNum">    5080 </span>            :   /* Value of global reloads_nums at the last insn in INSNS.  */
<span class="lineNum">    5081 </span>            :   int calls_num;
<span class="lineNum">    5082 </span>            :   /* It can be true only for splitting.  And it means that the restore
<span class="lineNum">    5083 </span>            :      insn should be put after insn given by the following member.  */
<span class="lineNum">    5084 </span>            :   bool after_p;
<span class="lineNum">    5085 </span>            :   /* Next insns in the current EBB which use the original reg and the
<span class="lineNum">    5086 </span>            :      original reg value is not changed between the current insn and
<span class="lineNum">    5087 </span>            :      the next insns.  In order words, e.g. for inheritance, if we need
<span class="lineNum">    5088 </span>            :      to use the original reg value again in the next insns we can try
<span class="lineNum">    5089 </span>            :      to use the value in a hard register from a reload insn of the
<span class="lineNum">    5090 </span>            :      current insn.  */
<span class="lineNum">    5091 </span>            :   rtx insns;
<span class="lineNum">    5092 </span>            : };
<span class="lineNum">    5093 </span>            : 
<span class="lineNum">    5094 </span>            : /* Map: regno -&gt; corresponding pseudo usage insns.  */
<span class="lineNum">    5095 </span>            : static struct usage_insns *usage_insns;
<a name="5096"><span class="lineNum">    5096 </span>            : </a>
<span class="lineNum">    5097 </span>            : static void
<span class="lineNum">    5098 </span><span class="lineNoCov">          0 : setup_next_usage_insn (int regno, rtx insn, int reloads_num, bool after_p)</span>
<span class="lineNum">    5099 </span>            : {
<span class="lineNum">    5100 </span><span class="lineCov">  142687246 :   usage_insns[regno].check = curr_usage_insns_check;</span>
<span class="lineNum">    5101 </span><span class="lineCov">  142687246 :   usage_insns[regno].insns = insn;</span>
<span class="lineNum">    5102 </span><span class="lineCov">  142687246 :   usage_insns[regno].reloads_num = reloads_num;</span>
<span class="lineNum">    5103 </span><span class="lineCov">  142687246 :   usage_insns[regno].calls_num = calls_num;</span>
<span class="lineNum">    5104 </span><span class="lineCov">  142687246 :   usage_insns[regno].after_p = after_p;</span>
<span class="lineNum">    5105 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5106 </span>            : 
<span class="lineNum">    5107 </span>            : /* The function is used to form list REGNO usages which consists of
<span class="lineNum">    5108 </span>            :    optional debug insns finished by a non-debug insn using REGNO.
<a name="5109"><span class="lineNum">    5109 </span>            :    RELOADS_NUM is current number of reload insns processed so far.  */</a>
<span class="lineNum">    5110 </span>            : static void
<span class="lineNum">    5111 </span><span class="lineCov">   75458418 : add_next_usage_insn (int regno, rtx_insn *insn, int reloads_num)</span>
<span class="lineNum">    5112 </span>            : {
<span class="lineNum">    5113 </span><span class="lineCov">   75458418 :   rtx next_usage_insns;</span>
<span class="lineNum">    5114 </span>            : 
<span class="lineNum">    5115 </span><span class="lineCov">   75458418 :   if (usage_insns[regno].check == curr_usage_insns_check</span>
<span class="lineNum">    5116 </span><span class="lineCov">   40602624 :       &amp;&amp; (next_usage_insns = usage_insns[regno].insns) != NULL_RTX</span>
<span class="lineNum">    5117 </span><span class="lineCov">  116061042 :       &amp;&amp; DEBUG_INSN_P (insn))</span>
<span class="lineNum">    5118 </span>            :     {
<span class="lineNum">    5119 </span>            :       /* Check that we did not add the debug insn yet.  */
<span class="lineNum">    5120 </span><span class="lineCov">    6654611 :       if (next_usage_insns != insn</span>
<span class="lineNum">    5121 </span><span class="lineCov">    6654611 :           &amp;&amp; (GET_CODE (next_usage_insns) != INSN_LIST</span>
<span class="lineNum">    5122 </span><span class="lineCov">    2649411 :               || XEXP (next_usage_insns, 0) != insn))</span>
<span class="lineNum">    5123 </span><span class="lineCov">    6654603 :         usage_insns[regno].insns = gen_rtx_INSN_LIST (VOIDmode, insn,</span>
<span class="lineNum">    5124 </span>            :                                                       next_usage_insns);
<span class="lineNum">    5125 </span>            :     }
<span class="lineNum">    5126 </span><span class="lineCov">   68803807 :   else if (NONDEBUG_INSN_P (insn))</span>
<span class="lineNum">    5127 </span><span class="lineCov">   68463406 :     setup_next_usage_insn (regno, insn, reloads_num, false);</span>
<span class="lineNum">    5128 </span>            :   else
<span class="lineNum">    5129 </span><span class="lineCov">     340401 :     usage_insns[regno].check = 0;</span>
<span class="lineNum">    5130 </span><span class="lineCov">   75458418 : }</span>
<span class="lineNum">    5131 </span>            : 
<a name="5132"><span class="lineNum">    5132 </span>            : /* Return first non-debug insn in list USAGE_INSNS.  */</a>
<span class="lineNum">    5133 </span>            : static rtx_insn *
<span class="lineNum">    5134 </span><span class="lineNoCov">          0 : skip_usage_debug_insns (rtx usage_insns)</span>
<span class="lineNum">    5135 </span>            : {
<span class="lineNum">    5136 </span><span class="lineNoCov">          0 :   rtx insn;</span>
<span class="lineNum">    5137 </span>            : 
<span class="lineNum">    5138 </span>            :   /* Skip debug insns.  */
<span class="lineNum">    5139 </span><span class="lineNoCov">          0 :   for (insn = usage_insns;</span>
<span class="lineNum">    5140 </span><span class="lineCov">     861297 :        insn != NULL_RTX &amp;&amp; GET_CODE (insn) == INSN_LIST;</span>
<span class="lineNum">    5141 </span><span class="lineCov">     124011 :        insn = XEXP (insn, 1))</span>
<span class="lineNum">    5142 </span>            :     ;
<span class="lineNum">    5143 </span><span class="lineCov">     737286 :   return safe_as_a &lt;rtx_insn *&gt; (insn);</span>
<span class="lineNum">    5144 </span>            : }
<span class="lineNum">    5145 </span>            : 
<span class="lineNum">    5146 </span>            : /* Return true if we need secondary memory moves for insn in
<span class="lineNum">    5147 </span>            :    USAGE_INSNS after inserting inherited pseudo of class INHER_CL
<a name="5148"><span class="lineNum">    5148 </span>            :    into the insn.  */</a>
<span class="lineNum">    5149 </span>            : static bool
<span class="lineNum">    5150 </span><span class="lineCov">     737288 : check_secondary_memory_needed_p (enum reg_class inher_cl ATTRIBUTE_UNUSED,</span>
<span class="lineNum">    5151 </span>            :                                  rtx usage_insns ATTRIBUTE_UNUSED)
<span class="lineNum">    5152 </span>            : {
<span class="lineNum">    5153 </span><span class="lineCov">     737288 :   rtx_insn *insn;</span>
<span class="lineNum">    5154 </span><span class="lineCov">     737288 :   rtx set, dest;</span>
<span class="lineNum">    5155 </span><span class="lineCov">     737288 :   enum reg_class cl;</span>
<span class="lineNum">    5156 </span>            : 
<span class="lineNum">    5157 </span><span class="lineCov">     737288 :   if (inher_cl == ALL_REGS</span>
<span class="lineNum">    5158 </span><span class="lineCov">    1474574 :       || (insn = skip_usage_debug_insns (usage_insns)) == NULL_RTX)</span>
<span class="lineNum">    5159 </span>            :     return false;
<span class="lineNum">    5160 </span><span class="lineCov">     737286 :   lra_assert (INSN_P (insn));</span>
<span class="lineNum">    5161 </span><span class="lineCov">     737286 :   if ((set = single_set (insn)) == NULL_RTX || ! REG_P (SET_DEST (set)))</span>
<span class="lineNum">    5162 </span>            :     return false;
<span class="lineNum">    5163 </span><span class="lineCov">     695241 :   dest = SET_DEST (set);</span>
<span class="lineNum">    5164 </span><span class="lineCov">     695241 :   if (! REG_P (dest))</span>
<span class="lineNum">    5165 </span>            :     return false;
<span class="lineNum">    5166 </span><span class="lineCov">     695241 :   lra_assert (inher_cl != NO_REGS);</span>
<span class="lineNum">    5167 </span><span class="lineCov">    1390482 :   cl = get_reg_class (REGNO (dest));</span>
<span class="lineNum">    5168 </span><span class="lineCov">     695241 :   return (cl != NO_REGS &amp;&amp; cl != ALL_REGS</span>
<span class="lineNum">    5169 </span><span class="lineCov">     695241 :           &amp;&amp; targetm.secondary_memory_needed (GET_MODE (dest), inher_cl, cl));</span>
<span class="lineNum">    5170 </span>            : }
<span class="lineNum">    5171 </span>            : 
<span class="lineNum">    5172 </span>            : /* Registers involved in inheritance/split in the current EBB
<span class="lineNum">    5173 </span>            :    (inheritance/split pseudos and original registers).  */
<span class="lineNum">    5174 </span>            : static bitmap_head check_only_regs;
<span class="lineNum">    5175 </span>            : 
<span class="lineNum">    5176 </span>            : /* Reload pseudos can not be involded in invariant inheritance in the
<span class="lineNum">    5177 </span>            :    current EBB.  */
<span class="lineNum">    5178 </span>            : static bitmap_head invalid_invariant_regs;
<span class="lineNum">    5179 </span>            : 
<span class="lineNum">    5180 </span>            : /* Do inheritance transformations for insn INSN, which defines (if
<span class="lineNum">    5181 </span>            :    DEF_P) or uses ORIGINAL_REGNO.  NEXT_USAGE_INSNS specifies which
<span class="lineNum">    5182 </span>            :    instruction in the EBB next uses ORIGINAL_REGNO; it has the same
<span class="lineNum">    5183 </span>            :    form as the &quot;insns&quot; field of usage_insns.  Return true if we
<span class="lineNum">    5184 </span>            :    succeed in such transformation.
<span class="lineNum">    5185 </span>            : 
<span class="lineNum">    5186 </span>            :    The transformations look like:
<span class="lineNum">    5187 </span>            : 
<span class="lineNum">    5188 </span>            :      p &lt;- ...                  i &lt;- ...
<span class="lineNum">    5189 </span>            :      ...                  p &lt;- i    (new insn)
<span class="lineNum">    5190 </span>            :      ...             =&gt;
<span class="lineNum">    5191 </span>            :      &lt;- ... p ...      &lt;- ... i ...
<span class="lineNum">    5192 </span>            :    or
<span class="lineNum">    5193 </span>            :      ...                  i &lt;- p    (new insn)
<span class="lineNum">    5194 </span>            :      &lt;- ... p ...      &lt;- ... i ...
<span class="lineNum">    5195 </span>            :      ...             =&gt;
<span class="lineNum">    5196 </span>            :      &lt;- ... p ...      &lt;- ... i ...
<span class="lineNum">    5197 </span>            :    where p is a spilled original pseudo and i is a new inheritance pseudo.
<span class="lineNum">    5198 </span>            : 
<span class="lineNum">    5199 </span>            : 
<span class="lineNum">    5200 </span>            :    The inheritance pseudo has the smallest class of two classes CL and
<a name="5201"><span class="lineNum">    5201 </span>            :    class of ORIGINAL REGNO.  */</a>
<span class="lineNum">    5202 </span>            : static bool
<span class="lineNum">    5203 </span><span class="lineCov">     818408 : inherit_reload_reg (bool def_p, int original_regno,</span>
<span class="lineNum">    5204 </span>            :                     enum reg_class cl, rtx_insn *insn, rtx next_usage_insns)
<span class="lineNum">    5205 </span>            : {
<span class="lineNum">    5206 </span><span class="lineCov">     818408 :   if (optimize_function_for_size_p (cfun))</span>
<span class="lineNum">    5207 </span>            :     return false;
<span class="lineNum">    5208 </span>            : 
<span class="lineNum">    5209 </span><span class="lineCov">     790208 :   enum reg_class rclass = lra_get_allocno_class (original_regno);</span>
<span class="lineNum">    5210 </span><span class="lineCov">     790208 :   rtx original_reg = regno_reg_rtx[original_regno];</span>
<span class="lineNum">    5211 </span><span class="lineCov">     790208 :   rtx new_reg, usage_insn;</span>
<span class="lineNum">    5212 </span><span class="lineCov">     790208 :   rtx_insn *new_insns;</span>
<span class="lineNum">    5213 </span>            : 
<span class="lineNum">    5214 </span><span class="lineCov">     790208 :   lra_assert (! usage_insns[original_regno].after_p);</span>
<span class="lineNum">    5215 </span><span class="lineCov">     790208 :   if (lra_dump_file != NULL)</span>
<span class="lineNum">    5216 </span><span class="lineCov">         14 :     fprintf (lra_dump_file,</span>
<span class="lineNum">    5217 </span>            :              &quot;    &lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;\n&quot;);
<span class="lineNum">    5218 </span><span class="lineCov">     790208 :   if (! ira_reg_classes_intersect_p[cl][rclass])</span>
<span class="lineNum">    5219 </span>            :     {
<span class="lineNum">    5220 </span><span class="lineCov">      52920 :       if (lra_dump_file != NULL)</span>
<span class="lineNum">    5221 </span>            :         {
<span class="lineNum">    5222 </span><span class="lineNoCov">          0 :           fprintf (lra_dump_file,</span>
<span class="lineNum">    5223 </span>            :                    &quot;    Rejecting inheritance for %d &quot;
<span class="lineNum">    5224 </span>            :                    &quot;because of disjoint classes %s and %s\n&quot;,
<span class="lineNum">    5225 </span>            :                    original_regno, reg_class_names[cl],
<span class="lineNum">    5226 </span>            :                    reg_class_names[rclass]);
<span class="lineNum">    5227 </span><span class="lineNoCov">          0 :           fprintf (lra_dump_file,</span>
<span class="lineNum">    5228 </span>            :                    &quot;    &gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;\n&quot;);
<span class="lineNum">    5229 </span>            :         }
<span class="lineNum">    5230 </span><span class="lineCov">      52920 :       return false;</span>
<span class="lineNum">    5231 </span>            :     }
<span class="lineNum">    5232 </span><span class="lineCov">     737288 :   if ((ira_class_subset_p[cl][rclass] &amp;&amp; cl != rclass)</span>
<span class="lineNum">    5233 </span>            :       /* We don't use a subset of two classes because it can be
<span class="lineNum">    5234 </span>            :          NO_REGS.  This transformation is still profitable in most
<span class="lineNum">    5235 </span>            :          cases even if the classes are not intersected as register
<span class="lineNum">    5236 </span>            :          move is probably cheaper than a memory load.  */
<span class="lineNum">    5237 </span><span class="lineCov">     578799 :       || ira_class_hard_regs_num[cl] &lt; ira_class_hard_regs_num[rclass])</span>
<span class="lineNum">    5238 </span>            :     {
<span class="lineNum">    5239 </span><span class="lineCov">     158489 :       if (lra_dump_file != NULL)</span>
<span class="lineNum">    5240 </span><span class="lineNoCov">          0 :         fprintf (lra_dump_file, &quot;    Use smallest class of %s and %s\n&quot;,</span>
<span class="lineNum">    5241 </span>            :                  reg_class_names[cl], reg_class_names[rclass]);
<span class="lineNum">    5242 </span>            : 
<span class="lineNum">    5243 </span>            :       rclass = cl;
<span class="lineNum">    5244 </span>            :     }
<span class="lineNum">    5245 </span><span class="lineCov">     737288 :   if (check_secondary_memory_needed_p (rclass, next_usage_insns))</span>
<span class="lineNum">    5246 </span>            :     {
<span class="lineNum">    5247 </span>            :       /* Reject inheritance resulting in secondary memory moves.
<span class="lineNum">    5248 </span>            :          Otherwise, there is a danger in LRA cycling.  Also such
<span class="lineNum">    5249 </span>            :          transformation will be unprofitable.  */
<span class="lineNum">    5250 </span><span class="lineCov">       6154 :       if (lra_dump_file != NULL)</span>
<span class="lineNum">    5251 </span>            :         {
<span class="lineNum">    5252 </span><span class="lineNoCov">          0 :           rtx_insn *insn = skip_usage_debug_insns (next_usage_insns);</span>
<span class="lineNum">    5253 </span><span class="lineNoCov">          0 :           rtx set = single_set (insn);</span>
<span class="lineNum">    5254 </span>            : 
<span class="lineNum">    5255 </span><span class="lineNoCov">          0 :           lra_assert (set != NULL_RTX);</span>
<span class="lineNum">    5256 </span>            : 
<span class="lineNum">    5257 </span><span class="lineNoCov">          0 :           rtx dest = SET_DEST (set);</span>
<span class="lineNum">    5258 </span>            : 
<span class="lineNum">    5259 </span><span class="lineNoCov">          0 :           lra_assert (REG_P (dest));</span>
<span class="lineNum">    5260 </span><span class="lineNoCov">          0 :           fprintf (lra_dump_file,</span>
<span class="lineNum">    5261 </span>            :                    &quot;    Rejecting inheritance for insn %d(%s)&lt;-%d(%s) &quot;
<span class="lineNum">    5262 </span>            :                    &quot;as secondary mem is needed\n&quot;,
<span class="lineNum">    5263 </span><span class="lineNoCov">          0 :                    REGNO (dest), reg_class_names[get_reg_class (REGNO (dest))],</span>
<span class="lineNum">    5264 </span>            :                    original_regno, reg_class_names[rclass]);
<span class="lineNum">    5265 </span><span class="lineNoCov">          0 :           fprintf (lra_dump_file,</span>
<span class="lineNum">    5266 </span>            :                    &quot;    &gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;\n&quot;);
<span class="lineNum">    5267 </span>            :         }
<span class="lineNum">    5268 </span><span class="lineCov">       6154 :       return false;</span>
<span class="lineNum">    5269 </span>            :     }
<span class="lineNum">    5270 </span><span class="lineCov">     731134 :   new_reg = lra_create_new_reg (GET_MODE (original_reg), original_reg,</span>
<span class="lineNum">    5271 </span>            :                                 rclass, &quot;inheritance&quot;);
<span class="lineNum">    5272 </span><span class="lineCov">     731134 :   start_sequence ();</span>
<span class="lineNum">    5273 </span><span class="lineCov">     731134 :   if (def_p)</span>
<span class="lineNum">    5274 </span><span class="lineCov">     304577 :     lra_emit_move (original_reg, new_reg);</span>
<span class="lineNum">    5275 </span>            :   else
<span class="lineNum">    5276 </span><span class="lineCov">     426557 :     lra_emit_move (new_reg, original_reg);</span>
<span class="lineNum">    5277 </span><span class="lineCov">     731134 :   new_insns = get_insns ();</span>
<span class="lineNum">    5278 </span><span class="lineCov">     731134 :   end_sequence ();</span>
<span class="lineNum">    5279 </span><span class="lineCov">     731134 :   if (NEXT_INSN (new_insns) != NULL_RTX)</span>
<span class="lineNum">    5280 </span>            :     {
<span class="lineNum">    5281 </span><span class="lineNoCov">          0 :       if (lra_dump_file != NULL)</span>
<span class="lineNum">    5282 </span>            :         {
<span class="lineNum">    5283 </span><span class="lineNoCov">          0 :           fprintf (lra_dump_file,</span>
<span class="lineNum">    5284 </span>            :                    &quot;    Rejecting inheritance %d-&gt;%d &quot;
<span class="lineNum">    5285 </span>            :                    &quot;as it results in 2 or more insns:\n&quot;,
<span class="lineNum">    5286 </span>            :                    original_regno, REGNO (new_reg));
<span class="lineNum">    5287 </span><span class="lineNoCov">          0 :           dump_rtl_slim (lra_dump_file, new_insns, NULL, -1, 0);</span>
<span class="lineNum">    5288 </span><span class="lineNoCov">          0 :           fprintf (lra_dump_file,</span>
<span class="lineNum">    5289 </span>            :                    &quot;       &gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;\n&quot;);
<span class="lineNum">    5290 </span>            :         }
<span class="lineNum">    5291 </span><span class="lineNoCov">          0 :       return false;</span>
<span class="lineNum">    5292 </span>            :     }
<span class="lineNum">    5293 </span><span class="lineCov">     731134 :   lra_substitute_pseudo_within_insn (insn, original_regno, new_reg, false);</span>
<span class="lineNum">    5294 </span><span class="lineCov">     731134 :   lra_update_insn_regno_info (insn);</span>
<span class="lineNum">    5295 </span><span class="lineCov">     731134 :   if (! def_p)</span>
<span class="lineNum">    5296 </span>            :     /* We now have a new usage insn for original regno.  */
<span class="lineNum">    5297 </span><span class="lineCov">     426557 :     setup_next_usage_insn (original_regno, new_insns, reloads_num, false);</span>
<span class="lineNum">    5298 </span><span class="lineCov">     731134 :   if (lra_dump_file != NULL)</span>
<span class="lineNum">    5299 </span><span class="lineCov">         14 :     fprintf (lra_dump_file, &quot;    Original reg change %d-&gt;%d (bb%d):\n&quot;,</span>
<span class="lineNum">    5300 </span><span class="lineCov">         28 :              original_regno, REGNO (new_reg), BLOCK_FOR_INSN (insn)-&gt;index);</span>
<span class="lineNum">    5301 </span><span class="lineCov">     731134 :   lra_reg_info[REGNO (new_reg)].restore_rtx = regno_reg_rtx[original_regno];</span>
<span class="lineNum">    5302 </span><span class="lineCov">    1462268 :   bitmap_set_bit (&amp;check_only_regs, REGNO (new_reg));</span>
<span class="lineNum">    5303 </span><span class="lineCov">     731134 :   bitmap_set_bit (&amp;check_only_regs, original_regno);</span>
<span class="lineNum">    5304 </span><span class="lineCov">    1462268 :   bitmap_set_bit (&amp;lra_inheritance_pseudos, REGNO (new_reg));</span>
<span class="lineNum">    5305 </span><span class="lineCov">     731134 :   if (def_p)</span>
<span class="lineNum">    5306 </span><span class="lineCov">     304577 :     lra_process_new_insns (insn, NULL, new_insns,</span>
<span class="lineNum">    5307 </span>            :                            &quot;Add original&lt;-inheritance&quot;);
<span class="lineNum">    5308 </span>            :   else
<span class="lineNum">    5309 </span><span class="lineCov">     426557 :     lra_process_new_insns (insn, new_insns, NULL,</span>
<span class="lineNum">    5310 </span>            :                            &quot;Add inheritance&lt;-original&quot;);
<span class="lineNum">    5311 </span><span class="lineCov">    1585928 :   while (next_usage_insns != NULL_RTX)</span>
<span class="lineNum">    5312 </span>            :     {
<span class="lineNum">    5313 </span><span class="lineCov">     854794 :       if (GET_CODE (next_usage_insns) != INSN_LIST)</span>
<span class="lineNum">    5314 </span>            :         {
<span class="lineNum">    5315 </span><span class="lineCov">     731134 :           usage_insn = next_usage_insns;</span>
<span class="lineNum">    5316 </span><span class="lineCov">     731134 :           lra_assert (NONDEBUG_INSN_P (usage_insn));</span>
<span class="lineNum">    5317 </span>            :           next_usage_insns = NULL;
<span class="lineNum">    5318 </span>            :         }
<span class="lineNum">    5319 </span>            :       else
<span class="lineNum">    5320 </span>            :         {
<span class="lineNum">    5321 </span><span class="lineCov">     123660 :           usage_insn = XEXP (next_usage_insns, 0);</span>
<span class="lineNum">    5322 </span><span class="lineCov">     123660 :           lra_assert (DEBUG_INSN_P (usage_insn));</span>
<span class="lineNum">    5323 </span><span class="lineCov">     123660 :           next_usage_insns = XEXP (next_usage_insns, 1);</span>
<span class="lineNum">    5324 </span>            :         }
<span class="lineNum">    5325 </span><span class="lineCov">    1709588 :       lra_substitute_pseudo (&amp;usage_insn, original_regno, new_reg, false,</span>
<span class="lineNum">    5326 </span><span class="lineCov">     854794 :                              DEBUG_INSN_P (usage_insn));</span>
<span class="lineNum">    5327 </span><span class="lineCov">     854794 :       lra_update_insn_regno_info (as_a &lt;rtx_insn *&gt; (usage_insn));</span>
<span class="lineNum">    5328 </span><span class="lineCov">     854794 :       if (lra_dump_file != NULL)</span>
<span class="lineNum">    5329 </span>            :         {
<span class="lineNum">    5330 </span><span class="lineCov">         14 :           basic_block bb = BLOCK_FOR_INSN (usage_insn);</span>
<span class="lineNum">    5331 </span><span class="lineCov">         14 :           fprintf (lra_dump_file,</span>
<span class="lineNum">    5332 </span>            :                    &quot;    Inheritance reuse change %d-&gt;%d (bb%d):\n&quot;,
<span class="lineNum">    5333 </span>            :                    original_regno, REGNO (new_reg),
<span class="lineNum">    5334 </span>            :                    bb ? bb-&gt;index : -1);
<span class="lineNum">    5335 </span><span class="lineCov">         14 :           dump_insn_slim (lra_dump_file, as_a &lt;rtx_insn *&gt; (usage_insn));</span>
<span class="lineNum">    5336 </span>            :         }
<span class="lineNum">    5337 </span>            :     }
<span class="lineNum">    5338 </span><span class="lineCov">     731134 :   if (lra_dump_file != NULL)</span>
<span class="lineNum">    5339 </span><span class="lineCov">         14 :     fprintf (lra_dump_file,</span>
<span class="lineNum">    5340 </span>            :              &quot;       &gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;\n&quot;);
<span class="lineNum">    5341 </span>            :   return true;
<span class="lineNum">    5342 </span>            : }
<span class="lineNum">    5343 </span>            : 
<span class="lineNum">    5344 </span>            : /* Return true if we need a caller save/restore for pseudo REGNO which
<a name="5345"><span class="lineNum">    5345 </span>            :    was assigned to a hard register.  */</a>
<span class="lineNum">    5346 </span>            : static inline bool
<span class="lineNum">    5347 </span><span class="lineCov">   56497353 : need_for_call_save_p (int regno)</span>
<span class="lineNum">    5348 </span>            : {
<span class="lineNum">    5349 </span><span class="lineCov">   56497353 :   lra_assert (regno &gt;= FIRST_PSEUDO_REGISTER &amp;&amp; reg_renumber[regno] &gt;= 0);</span>
<span class="lineNum">    5350 </span><span class="lineCov">   56497353 :   return (usage_insns[regno].calls_num &lt; calls_num</span>
<span class="lineNum">    5351 </span><span class="lineCov">   56497353 :           &amp;&amp; (overlaps_hard_reg_set_p</span>
<span class="lineNum">    5352 </span><span class="lineCov">    4986427 :               ((flag_ipa_ra &amp;&amp;</span>
<span class="lineNum">    5353 </span><span class="lineCov">    4773884 :                 ! hard_reg_set_empty_p (lra_reg_info[regno].actual_call_used_reg_set))</span>
<span class="lineNum">    5354 </span>            :                ? lra_reg_info[regno].actual_call_used_reg_set
<span class="lineNum">    5355 </span><span class="lineCov">     212543 :                : call_used_reg_set,</span>
<span class="lineNum">    5356 </span><span class="lineCov">    4986427 :                PSEUDO_REGNO_MODE (regno), reg_renumber[regno])</span>
<span class="lineNum">    5357 </span><span class="lineCov">    4571850 :               || (targetm.hard_regno_call_part_clobbered</span>
<span class="lineNum">    5358 </span><span class="lineCov">    4571850 :                   (reg_renumber[regno], PSEUDO_REGNO_MODE (regno)))));</span>
<span class="lineNum">    5359 </span>            : }
<span class="lineNum">    5360 </span>            : 
<span class="lineNum">    5361 </span>            : /* Global registers occurring in the current EBB.  */
<span class="lineNum">    5362 </span>            : static bitmap_head ebb_global_regs;
<span class="lineNum">    5363 </span>            : 
<span class="lineNum">    5364 </span>            : /* Return true if we need a split for hard register REGNO or pseudo
<span class="lineNum">    5365 </span>            :    REGNO which was assigned to a hard register.
<span class="lineNum">    5366 </span>            :    POTENTIAL_RELOAD_HARD_REGS contains hard registers which might be
<span class="lineNum">    5367 </span>            :    used for reloads since the EBB end.  It is an approximation of the
<span class="lineNum">    5368 </span>            :    used hard registers in the split range.  The exact value would
<span class="lineNum">    5369 </span>            :    require expensive calculations.  If we were aggressive with
<span class="lineNum">    5370 </span>            :    splitting because of the approximation, the split pseudo will save
<span class="lineNum">    5371 </span>            :    the same hard register assignment and will be removed in the undo
<span class="lineNum">    5372 </span>            :    pass.  We still need the approximation because too aggressive
<span class="lineNum">    5373 </span>            :    splitting would result in too inaccurate cost calculation in the
<span class="lineNum">    5374 </span>            :    assignment pass because of too many generated moves which will be
<a name="5375"><span class="lineNum">    5375 </span>            :    probably removed in the undo pass.  */</a>
<span class="lineNum">    5376 </span>            : static inline bool
<span class="lineNum">    5377 </span><span class="lineCov">  129237654 : need_for_split_p (HARD_REG_SET potential_reload_hard_regs, int regno)</span>
<span class="lineNum">    5378 </span>            : {
<span class="lineNum">    5379 </span><span class="lineCov">  129237654 :   int hard_regno = regno &lt; FIRST_PSEUDO_REGISTER ? regno : reg_renumber[regno];</span>
<span class="lineNum">    5380 </span>            : 
<span class="lineNum">    5381 </span><span class="lineCov">  129237654 :   lra_assert (hard_regno &gt;= 0);</span>
<span class="lineNum">    5382 </span><span class="lineCov">  129237654 :   return ((TEST_HARD_REG_BIT (potential_reload_hard_regs, hard_regno)</span>
<span class="lineNum">    5383 </span>            :            /* Don't split eliminable hard registers, otherwise we can
<span class="lineNum">    5384 </span>            :               split hard registers like hard frame pointer, which
<span class="lineNum">    5385 </span>            :               lives on BB start/end according to DF-infrastructure,
<span class="lineNum">    5386 </span>            :               when there is a pseudo assigned to the register and
<span class="lineNum">    5387 </span>            :               living in the same BB.  */
<span class="lineNum">    5388 </span><span class="lineCov">     985600 :            &amp;&amp; (regno &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    5389 </span><span class="lineCov">     292060 :                || ! TEST_HARD_REG_BIT (eliminable_regset, hard_regno))</span>
<span class="lineNum">    5390 </span><span class="lineCov">     849859 :            &amp;&amp; ! TEST_HARD_REG_BIT (lra_no_alloc_regs, hard_regno)</span>
<span class="lineNum">    5391 </span>            :            /* Don't split call clobbered hard regs living through
<span class="lineNum">    5392 </span>            :               calls, otherwise we might have a check problem in the
<span class="lineNum">    5393 </span>            :               assign sub-pass as in the most cases (exception is a
<span class="lineNum">    5394 </span>            :               situation when lra_risky_transformations_p value is
<span class="lineNum">    5395 </span>            :               true) the assign pass assumes that all pseudos living
<span class="lineNum">    5396 </span>            :               through calls are assigned to call saved hard regs.  */
<span class="lineNum">    5397 </span><span class="lineCov">     712795 :            &amp;&amp; (regno &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    5398 </span><span class="lineCov">      19255 :                || ! TEST_HARD_REG_BIT (call_used_reg_set, regno)</span>
<span class="lineNum">    5399 </span><span class="lineCov">      15675 :                || usage_insns[regno].calls_num == calls_num)</span>
<span class="lineNum">    5400 </span>            :            /* We need at least 2 reloads to make pseudo splitting
<span class="lineNum">    5401 </span>            :               profitable.  We should provide hard regno splitting in
<span class="lineNum">    5402 </span>            :               any case to solve 1st insn scheduling problem when
<span class="lineNum">    5403 </span>            :               moving hard register definition up might result in
<span class="lineNum">    5404 </span>            :               impossibility to find hard register for reload pseudo of
<span class="lineNum">    5405 </span>            :               small register class.  */
<span class="lineNum">    5406 </span><span class="lineCov">    1425590 :            &amp;&amp; (usage_insns[regno].reloads_num</span>
<span class="lineNum">    5407 </span><span class="lineCov">    1406335 :                + (regno &lt; FIRST_PSEUDO_REGISTER ? 0 : 3) &lt; reloads_num)</span>
<span class="lineNum">    5408 </span><span class="lineCov">       2593 :            &amp;&amp; (regno &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    5409 </span>            :                /* For short living pseudos, spilling + inheritance can
<span class="lineNum">    5410 </span>            :                   be considered a substitution for splitting.
<span class="lineNum">    5411 </span>            :                   Therefore we do not splitting for local pseudos.  It
<span class="lineNum">    5412 </span>            :                   decreases also aggressiveness of splitting.  The
<span class="lineNum">    5413 </span>            :                   minimal number of references is chosen taking into
<span class="lineNum">    5414 </span>            :                   account that for 2 references splitting has no sense
<span class="lineNum">    5415 </span>            :                   as we can just spill the pseudo.  */
<span class="lineNum">    5416 </span>            :                || (regno &gt;= FIRST_PSEUDO_REGISTER
<span class="lineNum">    5417 </span><span class="lineCov">       2592 :                    &amp;&amp; lra_reg_info[regno].nrefs &gt; 3</span>
<span class="lineNum">    5418 </span><span class="lineCov">       1910 :                    &amp;&amp; bitmap_bit_p (&amp;ebb_global_regs, regno))))</span>
<span class="lineNum">    5419 </span><span class="lineCov">  130222215 :           || (regno &gt;= FIRST_PSEUDO_REGISTER &amp;&amp; need_for_call_save_p (regno)));</span>
<span class="lineNum">    5420 </span>            : }
<span class="lineNum">    5421 </span>            : 
<span class="lineNum">    5422 </span>            : /* Return class for the split pseudo created from original pseudo with
<span class="lineNum">    5423 </span>            :    ALLOCNO_CLASS and MODE which got a hard register HARD_REGNO.  We
<span class="lineNum">    5424 </span>            :    choose subclass of ALLOCNO_CLASS which contains HARD_REGNO and
<a name="5425"><span class="lineNum">    5425 </span>            :    results in no secondary memory movements.  */</a>
<span class="lineNum">    5426 </span>            : static enum reg_class
<span class="lineNum">    5427 </span><span class="lineCov">       1038 : choose_split_class (enum reg_class allocno_class,</span>
<span class="lineNum">    5428 </span>            :                     int hard_regno ATTRIBUTE_UNUSED,
<span class="lineNum">    5429 </span>            :                     machine_mode mode ATTRIBUTE_UNUSED)
<span class="lineNum">    5430 </span>            : {
<span class="lineNum">    5431 </span><span class="lineCov">       1038 :   int i;</span>
<span class="lineNum">    5432 </span><span class="lineCov">       1038 :   enum reg_class cl, best_cl = NO_REGS;</span>
<span class="lineNum">    5433 </span><span class="lineCov">       1038 :   enum reg_class hard_reg_class ATTRIBUTE_UNUSED</span>
<span class="lineNum">    5434 </span>            :     = REGNO_REG_CLASS (hard_regno);
<span class="lineNum">    5435 </span>            : 
<span class="lineNum">    5436 </span><span class="lineCov">       1038 :   if (! targetm.secondary_memory_needed (mode, allocno_class, allocno_class)</span>
<span class="lineNum">    5437 </span><span class="lineCov">       1038 :       &amp;&amp; TEST_HARD_REG_BIT (reg_class_contents[allocno_class], hard_regno))</span>
<span class="lineNum">    5438 </span>            :     return allocno_class;
<span class="lineNum">    5439 </span><span class="lineNoCov">          0 :   for (i = 0;</span>
<span class="lineNum">    5440 </span><span class="lineNoCov">          0 :        (cl = reg_class_subclasses[allocno_class][i]) != LIM_REG_CLASSES;</span>
<span class="lineNum">    5441 </span>            :        i++)
<span class="lineNum">    5442 </span><span class="lineNoCov">          0 :     if (! targetm.secondary_memory_needed (mode, cl, hard_reg_class)</span>
<span class="lineNum">    5443 </span><span class="lineNoCov">          0 :         &amp;&amp; ! targetm.secondary_memory_needed (mode, hard_reg_class, cl)</span>
<span class="lineNum">    5444 </span><span class="lineNoCov">          0 :         &amp;&amp; TEST_HARD_REG_BIT (reg_class_contents[cl], hard_regno)</span>
<span class="lineNum">    5445 </span><span class="lineNoCov">          0 :         &amp;&amp; (best_cl == NO_REGS</span>
<span class="lineNum">    5446 </span><span class="lineNoCov">          0 :             || ira_class_hard_regs_num[best_cl] &lt; ira_class_hard_regs_num[cl]))</span>
<span class="lineNum">    5447 </span>            :       best_cl = cl;
<span class="lineNum">    5448 </span>            :   return best_cl;
<span class="lineNum">    5449 </span>            : }
<span class="lineNum">    5450 </span>            : 
<span class="lineNum">    5451 </span>            : /* Copy any equivalence information from ORIGINAL_REGNO to NEW_REGNO.
<span class="lineNum">    5452 </span>            :    It only makes sense to call this function if NEW_REGNO is always
<span class="lineNum">    5453 </span>            :    equal to ORIGINAL_REGNO.  */
<a name="5454"><span class="lineNum">    5454 </span>            : </a>
<span class="lineNum">    5455 </span>            : static void
<span class="lineNum">    5456 </span><span class="lineCov">     208461 : lra_copy_reg_equiv (unsigned int new_regno, unsigned int original_regno)</span>
<span class="lineNum">    5457 </span>            : {
<span class="lineNum">    5458 </span><span class="lineCov">     208461 :   if (!ira_reg_equiv[original_regno].defined_p)</span>
<span class="lineNum">    5459 </span>            :     return;
<span class="lineNum">    5460 </span>            : 
<span class="lineNum">    5461 </span><span class="lineCov">      39577 :   ira_expand_reg_equiv ();</span>
<span class="lineNum">    5462 </span><span class="lineCov">      39577 :   ira_reg_equiv[new_regno].defined_p = true;</span>
<span class="lineNum">    5463 </span><span class="lineCov">      39577 :   if (ira_reg_equiv[original_regno].memory)</span>
<span class="lineNum">    5464 </span><span class="lineCov">      12184 :     ira_reg_equiv[new_regno].memory</span>
<span class="lineNum">    5465 </span><span class="lineCov">      12184 :       = copy_rtx (ira_reg_equiv[original_regno].memory);</span>
<span class="lineNum">    5466 </span><span class="lineCov">      39577 :   if (ira_reg_equiv[original_regno].constant)</span>
<span class="lineNum">    5467 </span><span class="lineCov">      26086 :     ira_reg_equiv[new_regno].constant</span>
<span class="lineNum">    5468 </span><span class="lineCov">      26086 :       = copy_rtx (ira_reg_equiv[original_regno].constant);</span>
<span class="lineNum">    5469 </span><span class="lineCov">      39577 :   if (ira_reg_equiv[original_regno].invariant)</span>
<span class="lineNum">    5470 </span><span class="lineCov">       1307 :     ira_reg_equiv[new_regno].invariant</span>
<span class="lineNum">    5471 </span><span class="lineCov">       1307 :       = copy_rtx (ira_reg_equiv[original_regno].invariant);</span>
<span class="lineNum">    5472 </span>            : }
<span class="lineNum">    5473 </span>            : 
<span class="lineNum">    5474 </span>            : /* Do split transformations for insn INSN, which defines or uses
<span class="lineNum">    5475 </span>            :    ORIGINAL_REGNO.  NEXT_USAGE_INSNS specifies which instruction in
<span class="lineNum">    5476 </span>            :    the EBB next uses ORIGINAL_REGNO; it has the same form as the
<span class="lineNum">    5477 </span>            :    &quot;insns&quot; field of usage_insns.  If TO is not NULL, we don't use
<span class="lineNum">    5478 </span>            :    usage_insns, we put restore insns after TO insn.
<span class="lineNum">    5479 </span>            : 
<span class="lineNum">    5480 </span>            :    The transformations look like:
<span class="lineNum">    5481 </span>            : 
<span class="lineNum">    5482 </span>            :      p &lt;- ...                  p &lt;- ...
<span class="lineNum">    5483 </span>            :      ...                  s &lt;- p    (new insn -- save)
<span class="lineNum">    5484 </span>            :      ...             =&gt;
<span class="lineNum">    5485 </span>            :      ...                  p &lt;- s    (new insn -- restore)
<span class="lineNum">    5486 </span>            :      &lt;- ... p ...      &lt;- ... p ...
<span class="lineNum">    5487 </span>            :    or
<span class="lineNum">    5488 </span>            :      &lt;- ... p ...      &lt;- ... p ...
<span class="lineNum">    5489 </span>            :      ...                  s &lt;- p    (new insn -- save)
<span class="lineNum">    5490 </span>            :      ...             =&gt;
<span class="lineNum">    5491 </span>            :      ...                  p &lt;- s    (new insn -- restore)
<span class="lineNum">    5492 </span>            :      &lt;- ... p ...      &lt;- ... p ...
<span class="lineNum">    5493 </span>            : 
<span class="lineNum">    5494 </span>            :    where p is an original pseudo got a hard register or a hard
<span class="lineNum">    5495 </span>            :    register and s is a new split pseudo.  The save is put before INSN
<span class="lineNum">    5496 </span>            :    if BEFORE_P is true.  Return true if we succeed in such
<a name="5497"><span class="lineNum">    5497 </span>            :    transformation.  */</a>
<span class="lineNum">    5498 </span>            : static bool
<span class="lineNum">    5499 </span><span class="lineCov">     208798 : split_reg (bool before_p, int original_regno, rtx_insn *insn,</span>
<span class="lineNum">    5500 </span>            :            rtx next_usage_insns, rtx_insn *to)
<span class="lineNum">    5501 </span>            : {
<span class="lineNum">    5502 </span><span class="lineCov">     208798 :   enum reg_class rclass;</span>
<span class="lineNum">    5503 </span><span class="lineCov">     208798 :   rtx original_reg;</span>
<span class="lineNum">    5504 </span><span class="lineCov">     208798 :   int hard_regno, nregs;</span>
<span class="lineNum">    5505 </span><span class="lineCov">     208798 :   rtx new_reg, usage_insn;</span>
<span class="lineNum">    5506 </span><span class="lineCov">     208798 :   rtx_insn *restore, *save;</span>
<span class="lineNum">    5507 </span><span class="lineCov">     208798 :   bool after_p;</span>
<span class="lineNum">    5508 </span><span class="lineCov">     208798 :   bool call_save_p;</span>
<span class="lineNum">    5509 </span><span class="lineCov">     208798 :   machine_mode mode;</span>
<span class="lineNum">    5510 </span>            : 
<span class="lineNum">    5511 </span><span class="lineCov">     208798 :   if (original_regno &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    5512 </span>            :     {
<span class="lineNum">    5513 </span><span class="lineCov">          1 :       rclass = ira_allocno_class_translate[REGNO_REG_CLASS (original_regno)];</span>
<span class="lineNum">    5514 </span><span class="lineCov">          1 :       hard_regno = original_regno;</span>
<span class="lineNum">    5515 </span><span class="lineCov">          1 :       call_save_p = false;</span>
<span class="lineNum">    5516 </span><span class="lineCov">          1 :       nregs = 1;</span>
<span class="lineNum">    5517 </span><span class="lineCov">          1 :       mode = lra_reg_info[hard_regno].biggest_mode;</span>
<span class="lineNum">    5518 </span><span class="lineCov">          1 :       machine_mode reg_rtx_mode = GET_MODE (regno_reg_rtx[hard_regno]);</span>
<span class="lineNum">    5519 </span>            :       /* A reg can have a biggest_mode of VOIDmode if it was only ever seen
<span class="lineNum">    5520 </span>            :          as part of a multi-word register.  In that case, or if the biggest
<span class="lineNum">    5521 </span>            :          mode was larger than a register, just use the reg_rtx.  Otherwise,
<span class="lineNum">    5522 </span>            :          limit the size to that of the biggest access in the function.  */
<span class="lineNum">    5523 </span><span class="lineCov">          1 :       if (mode == VOIDmode</span>
<span class="lineNum">    5524 </span><span class="lineCov">          1 :           || paradoxical_subreg_p (mode, reg_rtx_mode))</span>
<span class="lineNum">    5525 </span>            :         {
<span class="lineNum">    5526 </span>            :           original_reg = regno_reg_rtx[hard_regno];
<span class="lineNum">    5527 </span>            :           mode = reg_rtx_mode;
<span class="lineNum">    5528 </span>            :         }
<span class="lineNum">    5529 </span>            :       else
<span class="lineNum">    5530 </span><span class="lineNoCov">          0 :         original_reg = gen_rtx_REG (mode, hard_regno);</span>
<span class="lineNum">    5531 </span>            :     }
<span class="lineNum">    5532 </span>            :   else
<span class="lineNum">    5533 </span>            :     {
<span class="lineNum">    5534 </span><span class="lineCov">     208797 :       mode = PSEUDO_REGNO_MODE (original_regno);</span>
<span class="lineNum">    5535 </span><span class="lineCov">     208797 :       hard_regno = reg_renumber[original_regno];</span>
<span class="lineNum">    5536 </span><span class="lineCov">     208797 :       nregs = hard_regno_nregs (hard_regno, mode);</span>
<span class="lineNum">    5537 </span><span class="lineCov">     208797 :       rclass = lra_get_allocno_class (original_regno);</span>
<span class="lineNum">    5538 </span><span class="lineCov">     208797 :       original_reg = regno_reg_rtx[original_regno];</span>
<span class="lineNum">    5539 </span><span class="lineCov">     208797 :       call_save_p = need_for_call_save_p (original_regno);</span>
<span class="lineNum">    5540 </span>            :     }
<span class="lineNum">    5541 </span><span class="lineCov">     208798 :   lra_assert (hard_regno &gt;= 0);</span>
<span class="lineNum">    5542 </span><span class="lineCov">     208798 :   if (lra_dump_file != NULL)</span>
<span class="lineNum">    5543 </span><span class="lineNoCov">          0 :     fprintf (lra_dump_file,</span>
<span class="lineNum">    5544 </span>            :              &quot;       ((((((((((((((((((((((((((((((((((((((((((((((((\n&quot;);
<span class="lineNum">    5545 </span>            :           
<span class="lineNum">    5546 </span><span class="lineCov">     208798 :   if (call_save_p)</span>
<span class="lineNum">    5547 </span>            :     {
<span class="lineNum">    5548 </span><span class="lineCov">     207760 :       mode = HARD_REGNO_CALLER_SAVE_MODE (hard_regno,</span>
<span class="lineNum">    5549 </span>            :                                           hard_regno_nregs (hard_regno, mode),
<span class="lineNum">    5550 </span>            :                                           mode);
<span class="lineNum">    5551 </span><span class="lineCov">     207760 :       new_reg = lra_create_new_reg (mode, NULL_RTX, NO_REGS, &quot;save&quot;);</span>
<span class="lineNum">    5552 </span>            :     }
<span class="lineNum">    5553 </span>            :   else
<span class="lineNum">    5554 </span>            :     {
<span class="lineNum">    5555 </span><span class="lineCov">       1038 :       rclass = choose_split_class (rclass, hard_regno, mode);</span>
<span class="lineNum">    5556 </span><span class="lineCov">       1038 :       if (rclass == NO_REGS)</span>
<span class="lineNum">    5557 </span>            :         {
<span class="lineNum">    5558 </span><span class="lineNoCov">          0 :           if (lra_dump_file != NULL)</span>
<span class="lineNum">    5559 </span>            :             {
<span class="lineNum">    5560 </span><span class="lineNoCov">          0 :               fprintf (lra_dump_file,</span>
<span class="lineNum">    5561 </span>            :                        &quot;    Rejecting split of %d(%s): &quot;
<span class="lineNum">    5562 </span>            :                        &quot;no good reg class for %d(%s)\n&quot;,
<span class="lineNum">    5563 </span>            :                        original_regno,
<span class="lineNum">    5564 </span><span class="lineNoCov">          0 :                        reg_class_names[lra_get_allocno_class (original_regno)],</span>
<span class="lineNum">    5565 </span>            :                        hard_regno,
<span class="lineNum">    5566 </span><span class="lineNoCov">          0 :                        reg_class_names[REGNO_REG_CLASS (hard_regno)]);</span>
<span class="lineNum">    5567 </span><span class="lineNoCov">          0 :               fprintf</span>
<span class="lineNum">    5568 </span><span class="lineNoCov">          0 :                 (lra_dump_file,</span>
<span class="lineNum">    5569 </span>            :                  &quot;    ))))))))))))))))))))))))))))))))))))))))))))))))\n&quot;);
<span class="lineNum">    5570 </span>            :             }
<span class="lineNum">    5571 </span><span class="lineNoCov">          0 :           return false;</span>
<span class="lineNum">    5572 </span>            :         }
<span class="lineNum">    5573 </span>            :       /* Split_if_necessary can split hard registers used as part of a
<span class="lineNum">    5574 </span>            :          multi-register mode but splits each register individually.  The
<span class="lineNum">    5575 </span>            :          mode used for each independent register may not be supported
<span class="lineNum">    5576 </span>            :          so reject the split.  Splitting the wider mode should theoretically
<span class="lineNum">    5577 </span>            :          be possible but is not implemented.  */
<span class="lineNum">    5578 </span><span class="lineCov">       1038 :       if (!targetm.hard_regno_mode_ok (hard_regno, mode))</span>
<span class="lineNum">    5579 </span>            :         {
<span class="lineNum">    5580 </span><span class="lineNoCov">          0 :           if (lra_dump_file != NULL)</span>
<span class="lineNum">    5581 </span>            :             {
<span class="lineNum">    5582 </span><span class="lineNoCov">          0 :               fprintf (lra_dump_file,</span>
<span class="lineNum">    5583 </span>            :                        &quot;    Rejecting split of %d(%s): unsuitable mode %s\n&quot;,
<span class="lineNum">    5584 </span>            :                        original_regno,
<span class="lineNum">    5585 </span><span class="lineNoCov">          0 :                        reg_class_names[lra_get_allocno_class (original_regno)],</span>
<span class="lineNum">    5586 </span><span class="lineNoCov">          0 :                        GET_MODE_NAME (mode));</span>
<span class="lineNum">    5587 </span><span class="lineNoCov">          0 :               fprintf</span>
<span class="lineNum">    5588 </span><span class="lineNoCov">          0 :                 (lra_dump_file,</span>
<span class="lineNum">    5589 </span>            :                  &quot;    ))))))))))))))))))))))))))))))))))))))))))))))))\n&quot;);
<span class="lineNum">    5590 </span>            :             }
<span class="lineNum">    5591 </span><span class="lineNoCov">          0 :           return false;</span>
<span class="lineNum">    5592 </span>            :         }
<span class="lineNum">    5593 </span><span class="lineCov">       1038 :       new_reg = lra_create_new_reg (mode, original_reg, rclass, &quot;split&quot;);</span>
<span class="lineNum">    5594 </span><span class="lineCov">       2076 :       reg_renumber[REGNO (new_reg)] = hard_regno;</span>
<span class="lineNum">    5595 </span>            :     }
<span class="lineNum">    5596 </span><span class="lineCov">     208798 :   int new_regno = REGNO (new_reg);</span>
<span class="lineNum">    5597 </span><span class="lineCov">     208798 :   save = emit_spill_move (true, new_reg, original_reg);</span>
<span class="lineNum">    5598 </span><span class="lineCov">     208798 :   if (NEXT_INSN (save) != NULL_RTX &amp;&amp; !call_save_p)</span>
<span class="lineNum">    5599 </span>            :     {
<span class="lineNum">    5600 </span><span class="lineNoCov">          0 :       if (lra_dump_file != NULL)</span>
<span class="lineNum">    5601 </span>            :         {
<span class="lineNum">    5602 </span><span class="lineNoCov">          0 :           fprintf</span>
<span class="lineNum">    5603 </span><span class="lineNoCov">          0 :             (lra_dump_file,</span>
<span class="lineNum">    5604 </span>            :              &quot;       Rejecting split %d-&gt;%d resulting in &gt; 2 save insns:\n&quot;,
<span class="lineNum">    5605 </span>            :              original_regno, new_regno);
<span class="lineNum">    5606 </span><span class="lineNoCov">          0 :           dump_rtl_slim (lra_dump_file, save, NULL, -1, 0);</span>
<span class="lineNum">    5607 </span><span class="lineNoCov">          0 :           fprintf (lra_dump_file,</span>
<span class="lineNum">    5608 </span>            :                    &quot;       ))))))))))))))))))))))))))))))))))))))))))))))))\n&quot;);
<span class="lineNum">    5609 </span>            :         }
<span class="lineNum">    5610 </span><span class="lineNoCov">          0 :       return false;</span>
<span class="lineNum">    5611 </span>            :     }
<span class="lineNum">    5612 </span><span class="lineCov">     208798 :   restore = emit_spill_move (false, new_reg, original_reg);</span>
<span class="lineNum">    5613 </span><span class="lineCov">     208798 :   if (NEXT_INSN (restore) != NULL_RTX &amp;&amp; !call_save_p)</span>
<span class="lineNum">    5614 </span>            :     {
<span class="lineNum">    5615 </span><span class="lineNoCov">          0 :       if (lra_dump_file != NULL)</span>
<span class="lineNum">    5616 </span>            :         {
<span class="lineNum">    5617 </span><span class="lineNoCov">          0 :           fprintf (lra_dump_file,</span>
<span class="lineNum">    5618 </span>            :                    &quot;       Rejecting split %d-&gt;%d &quot;
<span class="lineNum">    5619 </span>            :                    &quot;resulting in &gt; 2 restore insns:\n&quot;,
<span class="lineNum">    5620 </span>            :                    original_regno, new_regno);
<span class="lineNum">    5621 </span><span class="lineNoCov">          0 :           dump_rtl_slim (lra_dump_file, restore, NULL, -1, 0);</span>
<span class="lineNum">    5622 </span><span class="lineNoCov">          0 :           fprintf (lra_dump_file,</span>
<span class="lineNum">    5623 </span>            :                    &quot;       ))))))))))))))))))))))))))))))))))))))))))))))))\n&quot;);
<span class="lineNum">    5624 </span>            :         }
<span class="lineNum">    5625 </span><span class="lineNoCov">          0 :       return false;</span>
<span class="lineNum">    5626 </span>            :     }
<span class="lineNum">    5627 </span>            :   /* Transfer equivalence information to the spill register, so that
<span class="lineNum">    5628 </span>            :      if we fail to allocate the spill register, we have the option of
<span class="lineNum">    5629 </span>            :      rematerializing the original value instead of spilling to the stack.  */
<span class="lineNum">    5630 </span><span class="lineCov">     208798 :   if (!HARD_REGISTER_NUM_P (original_regno)</span>
<span class="lineNum">    5631 </span><span class="lineCov">     208797 :       &amp;&amp; mode == PSEUDO_REGNO_MODE (original_regno))</span>
<span class="lineNum">    5632 </span><span class="lineCov">     208461 :     lra_copy_reg_equiv (new_regno, original_regno);</span>
<span class="lineNum">    5633 </span><span class="lineCov">     208798 :   lra_reg_info[new_regno].restore_rtx = regno_reg_rtx[original_regno];</span>
<span class="lineNum">    5634 </span><span class="lineCov">     208798 :   bitmap_set_bit (&amp;check_only_regs, new_regno);</span>
<span class="lineNum">    5635 </span><span class="lineCov">     208798 :   bitmap_set_bit (&amp;check_only_regs, original_regno);</span>
<span class="lineNum">    5636 </span><span class="lineCov">     208798 :   bitmap_set_bit (&amp;lra_split_regs, new_regno);</span>
<span class="lineNum">    5637 </span><span class="lineCov">     208798 :   if (to != NULL)</span>
<span class="lineNum">    5638 </span>            :     {
<span class="lineNum">    5639 </span><span class="lineNoCov">          0 :       usage_insn = to;</span>
<span class="lineNum">    5640 </span><span class="lineNoCov">          0 :       after_p = TRUE;</span>
<span class="lineNum">    5641 </span>            :     }
<span class="lineNum">    5642 </span>            :   else
<span class="lineNum">    5643 </span>            :     {
<span class="lineNum">    5644 </span><span class="lineCov">     208798 :       after_p = usage_insns[original_regno].after_p;</span>
<span class="lineNum">    5645 </span><span class="lineCov">     241515 :       for (;;)</span>
<span class="lineNum">    5646 </span>            :         {
<span class="lineNum">    5647 </span><span class="lineCov">     241515 :           if (GET_CODE (next_usage_insns) != INSN_LIST)</span>
<span class="lineNum">    5648 </span>            :             {
<span class="lineNum">    5649 </span><span class="lineCov">     208798 :               usage_insn = next_usage_insns;</span>
<span class="lineNum">    5650 </span><span class="lineCov">     208798 :               break;</span>
<span class="lineNum">    5651 </span>            :             }
<span class="lineNum">    5652 </span><span class="lineCov">      32717 :           usage_insn = XEXP (next_usage_insns, 0);</span>
<span class="lineNum">    5653 </span><span class="lineCov">      32717 :           lra_assert (DEBUG_INSN_P (usage_insn));</span>
<span class="lineNum">    5654 </span><span class="lineCov">      32717 :           next_usage_insns = XEXP (next_usage_insns, 1);</span>
<span class="lineNum">    5655 </span><span class="lineCov">      32717 :           lra_substitute_pseudo (&amp;usage_insn, original_regno, new_reg, false,</span>
<span class="lineNum">    5656 </span>            :                                  true);
<span class="lineNum">    5657 </span><span class="lineCov">      32717 :           lra_update_insn_regno_info (as_a &lt;rtx_insn *&gt; (usage_insn));</span>
<span class="lineNum">    5658 </span><span class="lineCov">      32717 :           if (lra_dump_file != NULL)</span>
<span class="lineNum">    5659 </span>            :             {
<span class="lineNum">    5660 </span><span class="lineNoCov">          0 :               fprintf (lra_dump_file, &quot;    Split reuse change %d-&gt;%d:\n&quot;,</span>
<span class="lineNum">    5661 </span>            :                        original_regno, new_regno);
<span class="lineNum">    5662 </span><span class="lineNoCov">          0 :               dump_insn_slim (lra_dump_file, as_a &lt;rtx_insn *&gt; (usage_insn));</span>
<span class="lineNum">    5663 </span>            :             }
<span class="lineNum">    5664 </span>            :         }
<span class="lineNum">    5665 </span>            :     }
<span class="lineNum">    5666 </span><span class="lineCov">     208798 :   lra_assert (NOTE_P (usage_insn) || NONDEBUG_INSN_P (usage_insn));</span>
<span class="lineNum">    5667 </span><span class="lineCov">     208798 :   lra_assert (usage_insn != insn || (after_p &amp;&amp; before_p));</span>
<span class="lineNum">    5668 </span><span class="lineCov">     500464 :   lra_process_new_insns (as_a &lt;rtx_insn *&gt; (usage_insn),</span>
<span class="lineNum">    5669 </span>            :                          after_p ? NULL : restore,
<span class="lineNum">    5670 </span>            :                          after_p ? restore : NULL,
<span class="lineNum">    5671 </span>            :                          call_save_p
<span class="lineNum">    5672 </span>            :                          ?  &quot;Add reg&lt;-save&quot; : &quot;Add reg&lt;-split&quot;);
<span class="lineNum">    5673 </span><span class="lineCov">     627346 :   lra_process_new_insns (insn, before_p ? save : NULL,</span>
<span class="lineNum">    5674 </span>            :                          before_p ? NULL : save,
<span class="lineNum">    5675 </span>            :                          call_save_p
<span class="lineNum">    5676 </span>            :                          ?  &quot;Add save&lt;-reg&quot; : &quot;Add split&lt;-reg&quot;);
<span class="lineNum">    5677 </span><span class="lineCov">     208798 :   if (nregs &gt; 1)</span>
<span class="lineNum">    5678 </span>            :     /* If we are trying to split multi-register.  We should check
<span class="lineNum">    5679 </span>            :        conflicts on the next assignment sub-pass.  IRA can allocate on
<span class="lineNum">    5680 </span>            :        sub-register levels, LRA do this on pseudos level right now and
<span class="lineNum">    5681 </span>            :        this discrepancy may create allocation conflicts after
<span class="lineNum">    5682 </span>            :        splitting.  */
<span class="lineNum">    5683 </span><span class="lineCov">       3340 :     lra_risky_transformations_p = true;</span>
<span class="lineNum">    5684 </span><span class="lineCov">     208798 :   if (lra_dump_file != NULL)</span>
<span class="lineNum">    5685 </span><span class="lineNoCov">          0 :     fprintf (lra_dump_file,</span>
<span class="lineNum">    5686 </span>            :              &quot;       ))))))))))))))))))))))))))))))))))))))))))))))))\n&quot;);
<span class="lineNum">    5687 </span>            :   return true;
<span class="lineNum">    5688 </span>            : }
<span class="lineNum">    5689 </span>            : 
<span class="lineNum">    5690 </span>            : /* Split a hard reg for reload pseudo REGNO having RCLASS and living
<span class="lineNum">    5691 </span>            :    in the range [FROM, TO].  Return true if did a split.  Otherwise,
<a name="5692"><span class="lineNum">    5692 </span>            :    return false.  */</a>
<span class="lineNum">    5693 </span>            : bool
<span class="lineNum">    5694 </span><span class="lineCov">          9 : spill_hard_reg_in_range (int regno, enum reg_class rclass, rtx_insn *from, rtx_insn *to)</span>
<span class="lineNum">    5695 </span>            : {
<span class="lineNum">    5696 </span><span class="lineCov">          9 :   int i, hard_regno;</span>
<span class="lineNum">    5697 </span><span class="lineCov">          9 :   int rclass_size;</span>
<span class="lineNum">    5698 </span><span class="lineCov">          9 :   rtx_insn *insn;</span>
<span class="lineNum">    5699 </span><span class="lineCov">          9 :   unsigned int uid;</span>
<span class="lineNum">    5700 </span><span class="lineCov">          9 :   bitmap_iterator bi;</span>
<span class="lineNum">    5701 </span><span class="lineCov">          9 :   HARD_REG_SET ignore;</span>
<span class="lineNum">    5702 </span>            :   
<span class="lineNum">    5703 </span><span class="lineCov">          9 :   lra_assert (from != NULL &amp;&amp; to != NULL);</span>
<span class="lineNum">    5704 </span><span class="lineCov">          9 :   CLEAR_HARD_REG_SET (ignore);</span>
<span class="lineNum">    5705 </span><span class="lineCov">         28 :   EXECUTE_IF_SET_IN_BITMAP (&amp;lra_reg_info[regno].insn_bitmap, 0, uid, bi)</span>
<span class="lineNum">    5706 </span>            :     {
<span class="lineNum">    5707 </span><span class="lineCov">         19 :       lra_insn_recog_data_t id = lra_insn_recog_data[uid];</span>
<span class="lineNum">    5708 </span><span class="lineCov">         19 :       struct lra_static_insn_data *static_id = id-&gt;insn_static_data;</span>
<span class="lineNum">    5709 </span><span class="lineCov">         19 :       struct lra_insn_reg *reg;</span>
<span class="lineNum">    5710 </span>            :       
<span class="lineNum">    5711 </span><span class="lineCov">        174 :       for (reg = id-&gt;regs; reg != NULL; reg = reg-&gt;next)</span>
<span class="lineNum">    5712 </span><span class="lineCov">        155 :         if (reg-&gt;regno &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    5713 </span><span class="lineNoCov">          0 :           SET_HARD_REG_BIT (ignore, reg-&gt;regno);</span>
<span class="lineNum">    5714 </span><span class="lineCov">         53 :       for (reg = static_id-&gt;hard_regs; reg != NULL; reg = reg-&gt;next)</span>
<span class="lineNum">    5715 </span><span class="lineCov">         34 :         SET_HARD_REG_BIT (ignore, reg-&gt;regno);</span>
<span class="lineNum">    5716 </span>            :     }
<span class="lineNum">    5717 </span><span class="lineCov">          9 :   rclass_size = ira_class_hard_regs_num[rclass];</span>
<span class="lineNum">    5718 </span><span class="lineCov">        145 :   for (i = 0; i &lt; rclass_size; i++)</span>
<span class="lineNum">    5719 </span>            :     {
<span class="lineNum">    5720 </span><span class="lineCov">        136 :       hard_regno = ira_class_hard_regs[rclass][i];</span>
<span class="lineNum">    5721 </span><span class="lineCov">        136 :       if (! TEST_HARD_REG_BIT (lra_reg_info[regno].conflict_hard_regs, hard_regno)</span>
<span class="lineNum">    5722 </span><span class="lineCov">         16 :           || TEST_HARD_REG_BIT (ignore, hard_regno))</span>
<span class="lineNum">    5723 </span>            :         continue;
<span class="lineNum">    5724 </span><span class="lineNoCov">          0 :       for (insn = from; insn != NEXT_INSN (to); insn = NEXT_INSN (insn))</span>
<span class="lineNum">    5725 </span>            :         {
<span class="lineNum">    5726 </span><span class="lineNoCov">          0 :           lra_insn_recog_data_t id = lra_insn_recog_data[uid = INSN_UID (insn)];</span>
<span class="lineNum">    5727 </span><span class="lineNoCov">          0 :           struct lra_static_insn_data *static_id = id-&gt;insn_static_data;</span>
<span class="lineNum">    5728 </span><span class="lineNoCov">          0 :           struct lra_insn_reg *reg;</span>
<span class="lineNum">    5729 </span>            : 
<span class="lineNum">    5730 </span><span class="lineNoCov">          0 :           if (bitmap_bit_p (&amp;lra_reg_info[hard_regno].insn_bitmap, uid))</span>
<span class="lineNum">    5731 </span>            :             break;
<span class="lineNum">    5732 </span><span class="lineNoCov">          0 :           for (reg = static_id-&gt;hard_regs; reg != NULL; reg = reg-&gt;next)</span>
<span class="lineNum">    5733 </span><span class="lineNoCov">          0 :             if (reg-&gt;regno == hard_regno)</span>
<span class="lineNum">    5734 </span>            :               break;
<span class="lineNum">    5735 </span><span class="lineNoCov">          0 :           if (reg != NULL)</span>
<span class="lineNum">    5736 </span>            :             break;
<span class="lineNum">    5737 </span>            :         }
<span class="lineNum">    5738 </span><span class="lineNoCov">          0 :       if (insn != NEXT_INSN (to))</span>
<span class="lineNum">    5739 </span>            :         continue;
<span class="lineNum">    5740 </span><span class="lineNoCov">          0 :       if (split_reg (TRUE, hard_regno, from, NULL, to))</span>
<span class="lineNum">    5741 </span>            :         return true;
<span class="lineNum">    5742 </span>            :     }
<span class="lineNum">    5743 </span>            :   return false;
<span class="lineNum">    5744 </span>            : }
<span class="lineNum">    5745 </span>            : 
<span class="lineNum">    5746 </span>            : /* Recognize that we need a split transformation for insn INSN, which
<span class="lineNum">    5747 </span>            :    defines or uses REGNO in its insn biggest MODE (we use it only if
<span class="lineNum">    5748 </span>            :    REGNO is a hard register).  POTENTIAL_RELOAD_HARD_REGS contains
<span class="lineNum">    5749 </span>            :    hard registers which might be used for reloads since the EBB end.
<span class="lineNum">    5750 </span>            :    Put the save before INSN if BEFORE_P is true.  MAX_UID is maximla
<span class="lineNum">    5751 </span>            :    uid before starting INSN processing.  Return true if we succeed in
<a name="5752"><span class="lineNum">    5752 </span>            :    such transformation.  */</a>
<span class="lineNum">    5753 </span>            : static bool
<span class="lineNum">    5754 </span><span class="lineCov">  109577745 : split_if_necessary (int regno, machine_mode mode,</span>
<span class="lineNum">    5755 </span>            :                     HARD_REG_SET potential_reload_hard_regs,
<span class="lineNum">    5756 </span>            :                     bool before_p, rtx_insn *insn, int max_uid)
<span class="lineNum">    5757 </span>            : {
<span class="lineNum">    5758 </span><span class="lineCov">  109577745 :   bool res = false;</span>
<span class="lineNum">    5759 </span><span class="lineCov">  109577745 :   int i, nregs = 1;</span>
<span class="lineNum">    5760 </span><span class="lineCov">  109577745 :   rtx next_usage_insns;</span>
<span class="lineNum">    5761 </span>            : 
<span class="lineNum">    5762 </span><span class="lineCov">  109577745 :   if (regno &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    5763 </span><span class="lineCov">  112242350 :     nregs = hard_regno_nregs (regno, mode);</span>
<span class="lineNum">    5764 </span><span class="lineCov">  219366090 :   for (i = 0; i &lt; nregs; i++)</span>
<span class="lineNum">    5765 </span><span class="lineCov">  109788345 :     if (usage_insns[regno + i].check == curr_usage_insns_check</span>
<span class="lineNum">    5766 </span><span class="lineCov">   74577615 :         &amp;&amp; (next_usage_insns = usage_insns[regno + i].insns) != NULL_RTX</span>
<span class="lineNum">    5767 </span>            :         /* To avoid processing the register twice or more.  */
<span class="lineNum">    5768 </span><span class="lineCov">   74577615 :         &amp;&amp; ((GET_CODE (next_usage_insns) != INSN_LIST</span>
<span class="lineNum">    5769 </span><span class="lineCov">   72233921 :              &amp;&amp; INSN_UID (next_usage_insns) &lt; max_uid)</span>
<span class="lineNum">    5770 </span><span class="lineCov">    2343694 :             || (GET_CODE (next_usage_insns) == INSN_LIST</span>
<span class="lineNum">    5771 </span><span class="lineCov">    2343694 :                 &amp;&amp; (INSN_UID (XEXP (next_usage_insns, 0)) &lt; max_uid)))</span>
<span class="lineNum">    5772 </span><span class="lineCov">   74577615 :         &amp;&amp; need_for_split_p (potential_reload_hard_regs, regno + i)</span>
<span class="lineNum">    5773 </span><span class="lineCov">  109894059 :         &amp;&amp; split_reg (before_p, regno + i, insn, next_usage_insns, NULL))</span>
<span class="lineNum">    5774 </span>            :     res = true;
<span class="lineNum">    5775 </span><span class="lineCov">  109577745 :   return res;</span>
<span class="lineNum">    5776 </span>            : }
<span class="lineNum">    5777 </span>            : 
<span class="lineNum">    5778 </span>            : /* Return TRUE if rtx X is considered as an invariant for
<a name="5779"><span class="lineNum">    5779 </span>            :    inheritance.  */</a>
<span class="lineNum">    5780 </span>            : static bool
<span class="lineNum">    5781 </span><span class="lineCov">    7639398 : invariant_p (const_rtx x)</span>
<span class="lineNum">    5782 </span>            : {
<span class="lineNum">    5783 </span><span class="lineCov">    7639398 :   machine_mode mode;</span>
<span class="lineNum">    5784 </span><span class="lineCov">    7639398 :   const char *fmt;</span>
<span class="lineNum">    5785 </span><span class="lineCov">    7639398 :   enum rtx_code code;</span>
<span class="lineNum">    5786 </span><span class="lineCov">    7639398 :   int i, j;</span>
<span class="lineNum">    5787 </span>            : 
<span class="lineNum">    5788 </span><span class="lineCov">    7639398 :   code = GET_CODE (x);</span>
<span class="lineNum">    5789 </span><span class="lineCov">    7639398 :   mode = GET_MODE (x);</span>
<span class="lineNum">    5790 </span><span class="lineCov">    7639398 :   if (code == SUBREG)</span>
<span class="lineNum">    5791 </span>            :     {
<span class="lineNum">    5792 </span><span class="lineCov">     252337 :       x = SUBREG_REG (x);</span>
<span class="lineNum">    5793 </span><span class="lineCov">     252337 :       code = GET_CODE (x);</span>
<span class="lineNum">    5794 </span><span class="lineCov">     252337 :       mode = wider_subreg_mode (mode, GET_MODE (x));</span>
<span class="lineNum">    5795 </span>            :     }
<span class="lineNum">    5796 </span>            : 
<span class="lineNum">    5797 </span><span class="lineCov">    7639398 :   if (MEM_P (x))</span>
<span class="lineNum">    5798 </span>            :     return false;
<span class="lineNum">    5799 </span>            : 
<span class="lineNum">    5800 </span><span class="lineCov">    6272673 :   if (REG_P (x))</span>
<span class="lineNum">    5801 </span>            :     {
<span class="lineNum">    5802 </span><span class="lineCov">    2263193 :       int i, nregs, regno = REGNO (x);</span>
<span class="lineNum">    5803 </span>            : 
<span class="lineNum">    5804 </span><span class="lineCov">    2263193 :       if (regno &gt;= FIRST_PSEUDO_REGISTER || regno == STACK_POINTER_REGNUM</span>
<span class="lineNum">    5805 </span><span class="lineCov">     761489 :           || TEST_HARD_REG_BIT (eliminable_regset, regno)</span>
<span class="lineNum">    5806 </span><span class="lineCov">       8630 :           || GET_MODE_CLASS (GET_MODE (x)) == MODE_CC)</span>
<span class="lineNum">    5807 </span>            :         return false;
<span class="lineNum">    5808 </span><span class="lineCov">       1478 :       nregs = hard_regno_nregs (regno, mode);</span>
<span class="lineNum">    5809 </span><span class="lineCov">       1478 :       for (i = 0; i &lt; nregs; i++)</span>
<span class="lineNum">    5810 </span><span class="lineCov">       1478 :         if (! fixed_regs[regno + i]</span>
<span class="lineNum">    5811 </span>            :             /* A hard register may be clobbered in the current insn
<span class="lineNum">    5812 </span>            :                but we can ignore this case because if the hard
<span class="lineNum">    5813 </span>            :                register is used it should be set somewhere after the
<span class="lineNum">    5814 </span>            :                clobber.  */
<span class="lineNum">    5815 </span><span class="lineCov">       1478 :             || bitmap_bit_p (&amp;invalid_invariant_regs, regno + i))</span>
<span class="lineNum">    5816 </span><span class="lineCov">       1478 :           return false;</span>
<span class="lineNum">    5817 </span>            :     }
<span class="lineNum">    5818 </span><span class="lineCov">    4009480 :   fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">    5819 </span><span class="lineCov">    7208010 :   for (i = GET_RTX_LENGTH (code) - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    5820 </span>            :     {
<span class="lineNum">    5821 </span><span class="lineCov">    5495738 :       if (fmt[i] == 'e')</span>
<span class="lineNum">    5822 </span>            :         {
<span class="lineNum">    5823 </span><span class="lineCov">    3638036 :           if (! invariant_p (XEXP (x, i)))</span>
<span class="lineNum">    5824 </span>            :             return false;
<span class="lineNum">    5825 </span>            :         }
<span class="lineNum">    5826 </span><span class="lineCov">    1857702 :       else if (fmt[i] == 'E')</span>
<span class="lineNum">    5827 </span>            :         {
<span class="lineNum">    5828 </span><span class="lineCov">     295611 :           for (j = XVECLEN (x, i) - 1; j &gt;= 0; j--)</span>
<span class="lineNum">    5829 </span><span class="lineCov">     238566 :             if (! invariant_p (XVECEXP (x, i, j)))</span>
<span class="lineNum">    5830 </span>            :               return false;
<span class="lineNum">    5831 </span>            :         }
<span class="lineNum">    5832 </span>            :     }
<span class="lineNum">    5833 </span>            :   return true;
<span class="lineNum">    5834 </span>            : }
<span class="lineNum">    5835 </span>            : 
<span class="lineNum">    5836 </span>            : /* We have 'dest_reg &lt;- invariant'.  Let us try to make an invariant
<span class="lineNum">    5837 </span>            :    inheritance transformation (using dest_reg instead invariant in a
<a name="5838"><span class="lineNum">    5838 </span>            :    subsequent insn).  */</a>
<span class="lineNum">    5839 </span>            : static bool
<span class="lineNum">    5840 </span><span class="lineCov">      87509 : process_invariant_for_inheritance (rtx dst_reg, rtx invariant_rtx)</span>
<span class="lineNum">    5841 </span>            : {
<span class="lineNum">    5842 </span><span class="lineCov">      87509 :   invariant_ptr_t invariant_ptr;</span>
<span class="lineNum">    5843 </span><span class="lineCov">      87509 :   rtx_insn *insn, *new_insns;</span>
<span class="lineNum">    5844 </span><span class="lineCov">      87509 :   rtx insn_set, insn_reg, new_reg;</span>
<span class="lineNum">    5845 </span><span class="lineCov">      87509 :   int insn_regno;</span>
<span class="lineNum">    5846 </span><span class="lineCov">      87509 :   bool succ_p = false;</span>
<span class="lineNum">    5847 </span><span class="lineCov">      87509 :   int dst_regno = REGNO (dst_reg);</span>
<span class="lineNum">    5848 </span><span class="lineCov">      87509 :   machine_mode dst_mode = GET_MODE (dst_reg);</span>
<span class="lineNum">    5849 </span><span class="lineCov">      87509 :   enum reg_class cl = lra_get_allocno_class (dst_regno), insn_reg_cl;</span>
<span class="lineNum">    5850 </span>            : 
<span class="lineNum">    5851 </span><span class="lineCov">      87509 :   invariant_ptr = insert_invariant (invariant_rtx);</span>
<span class="lineNum">    5852 </span><span class="lineCov">      87509 :   if ((insn = invariant_ptr-&gt;insn) != NULL_RTX)</span>
<span class="lineNum">    5853 </span>            :     {
<span class="lineNum">    5854 </span>            :       /* We have a subsequent insn using the invariant.  */
<span class="lineNum">    5855 </span><span class="lineCov">       7097 :       insn_set = single_set (insn);</span>
<span class="lineNum">    5856 </span><span class="lineCov">       7097 :       lra_assert (insn_set != NULL);</span>
<span class="lineNum">    5857 </span><span class="lineCov">       7097 :       insn_reg = SET_DEST (insn_set);</span>
<span class="lineNum">    5858 </span><span class="lineCov">       7097 :       lra_assert (REG_P (insn_reg));</span>
<span class="lineNum">    5859 </span><span class="lineCov">       7097 :       insn_regno = REGNO (insn_reg);</span>
<span class="lineNum">    5860 </span><span class="lineCov">       7097 :       insn_reg_cl = lra_get_allocno_class (insn_regno);</span>
<span class="lineNum">    5861 </span>            : 
<span class="lineNum">    5862 </span><span class="lineCov">       7097 :       if (dst_mode == GET_MODE (insn_reg)</span>
<span class="lineNum">    5863 </span>            :           /* We should consider only result move reg insns which are
<span class="lineNum">    5864 </span>            :              cheap.  */
<span class="lineNum">    5865 </span><span class="lineCov">       7068 :           &amp;&amp; targetm.register_move_cost (dst_mode, cl, insn_reg_cl) == 2</span>
<span class="lineNum">    5866 </span><span class="lineCov">      14135 :           &amp;&amp; targetm.register_move_cost (dst_mode, cl, cl) == 2)</span>
<span class="lineNum">    5867 </span>            :         {
<span class="lineNum">    5868 </span><span class="lineCov">       7038 :           if (lra_dump_file != NULL)</span>
<span class="lineNum">    5869 </span><span class="lineNoCov">          0 :             fprintf (lra_dump_file,</span>
<span class="lineNum">    5870 </span>            :                      &quot;    [[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[\n&quot;);
<span class="lineNum">    5871 </span><span class="lineCov">       7038 :           new_reg = lra_create_new_reg (dst_mode, dst_reg,</span>
<span class="lineNum">    5872 </span>            :                                         cl, &quot;invariant inheritance&quot;);
<span class="lineNum">    5873 </span><span class="lineCov">      14076 :           bitmap_set_bit (&amp;lra_inheritance_pseudos, REGNO (new_reg));</span>
<span class="lineNum">    5874 </span><span class="lineCov">      14076 :           bitmap_set_bit (&amp;check_only_regs, REGNO (new_reg));</span>
<span class="lineNum">    5875 </span><span class="lineCov">      14076 :           lra_reg_info[REGNO (new_reg)].restore_rtx = PATTERN (insn);</span>
<span class="lineNum">    5876 </span><span class="lineCov">       7038 :           start_sequence ();</span>
<span class="lineNum">    5877 </span><span class="lineCov">       7038 :           lra_emit_move (new_reg, dst_reg);</span>
<span class="lineNum">    5878 </span><span class="lineCov">       7038 :           new_insns = get_insns ();</span>
<span class="lineNum">    5879 </span><span class="lineCov">       7038 :           end_sequence ();</span>
<span class="lineNum">    5880 </span><span class="lineCov">       7038 :           lra_process_new_insns (curr_insn, NULL, new_insns,</span>
<span class="lineNum">    5881 </span>            :                                  &quot;Add invariant inheritance&lt;-original&quot;);
<span class="lineNum">    5882 </span><span class="lineCov">       7038 :           start_sequence ();</span>
<span class="lineNum">    5883 </span><span class="lineCov">       7038 :           lra_emit_move (SET_DEST (insn_set), new_reg);</span>
<span class="lineNum">    5884 </span><span class="lineCov">       7038 :           new_insns = get_insns ();</span>
<span class="lineNum">    5885 </span><span class="lineCov">       7038 :           end_sequence ();</span>
<span class="lineNum">    5886 </span><span class="lineCov">       7038 :           lra_process_new_insns (insn, NULL, new_insns,</span>
<span class="lineNum">    5887 </span>            :                                  &quot;Changing reload&lt;-inheritance&quot;);
<span class="lineNum">    5888 </span><span class="lineCov">       7038 :           lra_set_insn_deleted (insn);</span>
<span class="lineNum">    5889 </span><span class="lineCov">       7038 :           succ_p = true;</span>
<span class="lineNum">    5890 </span><span class="lineCov">       7038 :           if (lra_dump_file != NULL)</span>
<span class="lineNum">    5891 </span>            :             {
<span class="lineNum">    5892 </span><span class="lineNoCov">          0 :               fprintf (lra_dump_file,</span>
<span class="lineNum">    5893 </span>            :                        &quot;    Invariant inheritance reuse change %d (bb%d):\n&quot;,
<span class="lineNum">    5894 </span><span class="lineNoCov">          0 :                        REGNO (new_reg), BLOCK_FOR_INSN (insn)-&gt;index);</span>
<span class="lineNum">    5895 </span><span class="lineNoCov">          0 :               dump_insn_slim (lra_dump_file, insn);</span>
<span class="lineNum">    5896 </span><span class="lineNoCov">          0 :               fprintf (lra_dump_file,</span>
<span class="lineNum">    5897 </span>            :                        &quot;     ]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]\n&quot;);
<span class="lineNum">    5898 </span>            :             }
<span class="lineNum">    5899 </span>            :         }
<span class="lineNum">    5900 </span>            :     }
<span class="lineNum">    5901 </span><span class="lineCov">      87509 :   invariant_ptr-&gt;insn = curr_insn;</span>
<span class="lineNum">    5902 </span><span class="lineCov">      87509 :   return succ_p;</span>
<span class="lineNum">    5903 </span>            : }
<span class="lineNum">    5904 </span>            : 
<span class="lineNum">    5905 </span>            : /* Check only registers living at the current program point in the
<span class="lineNum">    5906 </span>            :    current EBB.  */
<span class="lineNum">    5907 </span>            : static bitmap_head live_regs;
<span class="lineNum">    5908 </span>            : 
<span class="lineNum">    5909 </span>            : /* Update live info in EBB given by its HEAD and TAIL insns after
<span class="lineNum">    5910 </span>            :    inheritance/split transformation.  The function removes dead moves
<a name="5911"><span class="lineNum">    5911 </span>            :    too.  */</a>
<span class="lineNum">    5912 </span>            : static void
<span class="lineNum">    5913 </span><span class="lineCov">     315129 : update_ebb_live_info (rtx_insn *head, rtx_insn *tail)</span>
<span class="lineNum">    5914 </span>            : {
<span class="lineNum">    5915 </span><span class="lineCov">     315129 :   unsigned int j;</span>
<span class="lineNum">    5916 </span><span class="lineCov">     315129 :   int i, regno;</span>
<span class="lineNum">    5917 </span><span class="lineCov">     315129 :   bool live_p;</span>
<span class="lineNum">    5918 </span><span class="lineCov">     315129 :   rtx_insn *prev_insn;</span>
<span class="lineNum">    5919 </span><span class="lineCov">     315129 :   rtx set;</span>
<span class="lineNum">    5920 </span><span class="lineCov">     315129 :   bool remove_p;</span>
<span class="lineNum">    5921 </span><span class="lineCov">     315129 :   basic_block last_bb, prev_bb, curr_bb;</span>
<span class="lineNum">    5922 </span><span class="lineCov">     315129 :   bitmap_iterator bi;</span>
<span class="lineNum">    5923 </span><span class="lineCov">     315129 :   struct lra_insn_reg *reg;</span>
<span class="lineNum">    5924 </span><span class="lineCov">     315129 :   edge e;</span>
<span class="lineNum">    5925 </span><span class="lineCov">     315129 :   edge_iterator ei;</span>
<span class="lineNum">    5926 </span>            : 
<span class="lineNum">    5927 </span><span class="lineCov">     315129 :   last_bb = BLOCK_FOR_INSN (tail);</span>
<span class="lineNum">    5928 </span><span class="lineCov">     315129 :   prev_bb = NULL;</span>
<span class="lineNum">    5929 </span><span class="lineCov">     315129 :   for (curr_insn = tail;</span>
<span class="lineNum">    5930 </span><span class="lineCov">   17478157 :        curr_insn != PREV_INSN (head);</span>
<span class="lineNum">    5931 </span><span class="lineCov">   17163028 :        curr_insn = prev_insn)</span>
<span class="lineNum">    5932 </span>            :     {
<span class="lineNum">    5933 </span><span class="lineCov">   17163028 :       prev_insn = PREV_INSN (curr_insn);</span>
<span class="lineNum">    5934 </span>            :       /* We need to process empty blocks too.  They contain
<span class="lineNum">    5935 </span>            :          NOTE_INSN_BASIC_BLOCK referring for the basic block.  */
<span class="lineNum">    5936 </span><span class="lineCov">   17163028 :       if (NOTE_P (curr_insn) &amp;&amp; NOTE_KIND (curr_insn) != NOTE_INSN_BASIC_BLOCK)</span>
<span class="lineNum">    5937 </span>            :         continue;
<span class="lineNum">    5938 </span><span class="lineCov">   16432440 :       curr_bb = BLOCK_FOR_INSN (curr_insn);</span>
<span class="lineNum">    5939 </span><span class="lineCov">   16432440 :       if (curr_bb != prev_bb)</span>
<span class="lineNum">    5940 </span>            :         {
<span class="lineNum">    5941 </span><span class="lineCov">     762014 :           if (prev_bb != NULL)</span>
<span class="lineNum">    5942 </span>            :             {
<span class="lineNum">    5943 </span>            :               /* Update df_get_live_in (prev_bb):  */
<span class="lineNum">    5944 </span><span class="lineCov">  338747539 :               EXECUTE_IF_SET_IN_BITMAP (&amp;check_only_regs, 0, j, bi)</span>
<span class="lineNum">    5945 </span><span class="lineCov">  338300654 :                 if (bitmap_bit_p (&amp;live_regs, j))</span>
<span class="lineNum">    5946 </span><span class="lineCov">    4043490 :                   bitmap_set_bit (df_get_live_in (prev_bb), j);</span>
<span class="lineNum">    5947 </span>            :                 else
<span class="lineNum">    5948 </span><span class="lineCov">  334257164 :                   bitmap_clear_bit (df_get_live_in (prev_bb), j);</span>
<span class="lineNum">    5949 </span>            :             }
<span class="lineNum">    5950 </span><span class="lineCov">     762014 :           if (curr_bb != last_bb)</span>
<span class="lineNum">    5951 </span>            :             {
<span class="lineNum">    5952 </span>            :               /* Update df_get_live_out (curr_bb):  */
<span class="lineNum">    5953 </span><span class="lineCov">  338747539 :               EXECUTE_IF_SET_IN_BITMAP (&amp;check_only_regs, 0, j, bi)</span>
<span class="lineNum">    5954 </span>            :                 {
<span class="lineNum">    5955 </span><span class="lineCov">  338300654 :                   live_p = bitmap_bit_p (&amp;live_regs, j);</span>
<span class="lineNum">    5956 </span><span class="lineCov">  338300654 :                   if (! live_p)</span>
<span class="lineNum">    5957 </span><span class="lineCov"> 1336984501 :                     FOR_EACH_EDGE (e, ei, curr_bb-&gt;succs)</span>
<span class="lineNum">    5958 </span><span class="lineCov">  668499426 :                       if (bitmap_bit_p (df_get_live_in (e-&gt;dest), j))</span>
<span class="lineNum">    5959 </span>            :                         {
<span class="lineNum">    5960 </span>            :                           live_p = true;
<span class="lineNum">    5961 </span>            :                           break;
<span class="lineNum">    5962 </span>            :                         }
<span class="lineNum">    5963 </span><span class="lineCov">  338300654 :                   if (live_p)</span>
<span class="lineNum">    5964 </span><span class="lineCov">    4072743 :                     bitmap_set_bit (df_get_live_out (curr_bb), j);</span>
<span class="lineNum">    5965 </span>            :                   else
<span class="lineNum">    5966 </span><span class="lineCov">  334227911 :                     bitmap_clear_bit (df_get_live_out (curr_bb), j);</span>
<span class="lineNum">    5967 </span>            :                 }
<span class="lineNum">    5968 </span>            :             }
<span class="lineNum">    5969 </span><span class="lineCov">     762014 :           prev_bb = curr_bb;</span>
<span class="lineNum">    5970 </span><span class="lineCov">     762014 :           bitmap_and (&amp;live_regs, &amp;check_only_regs, df_get_live_out (curr_bb));</span>
<span class="lineNum">    5971 </span>            :         }
<span class="lineNum">    5972 </span><span class="lineCov">   16432440 :       if (! NONDEBUG_INSN_P (curr_insn))</span>
<span class="lineNum">    5973 </span>            :         continue;
<span class="lineNum">    5974 </span><span class="lineCov">   11861306 :       curr_id = lra_get_insn_recog_data (curr_insn);</span>
<span class="lineNum">    5975 </span><span class="lineCov">   11861306 :       curr_static_id = curr_id-&gt;insn_static_data;</span>
<span class="lineNum">    5976 </span><span class="lineCov">   11861306 :       remove_p = false;</span>
<span class="lineNum">    5977 </span><span class="lineCov">   11861306 :       if ((set = single_set (curr_insn)) != NULL_RTX</span>
<span class="lineNum">    5978 </span><span class="lineCov">   11455375 :           &amp;&amp; REG_P (SET_DEST (set))</span>
<span class="lineNum">    5979 </span><span class="lineCov">   17351774 :           &amp;&amp; (regno = REGNO (SET_DEST (set))) &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    5980 </span><span class="lineCov">    6387297 :           &amp;&amp; SET_DEST (set) != pic_offset_table_rtx</span>
<span class="lineNum">    5981 </span><span class="lineCov">    6381480 :           &amp;&amp; bitmap_bit_p (&amp;check_only_regs, regno)</span>
<span class="lineNum">    5982 </span><span class="lineCov">   13419363 :           &amp;&amp; ! bitmap_bit_p (&amp;live_regs, regno))</span>
<span class="lineNum">    5983 </span>            :         remove_p = true;
<span class="lineNum">    5984 </span>            :       /* See which defined values die here.  */
<span class="lineNum">    5985 </span><span class="lineCov">   32042425 :       for (reg = curr_id-&gt;regs; reg != NULL; reg = reg-&gt;next)</span>
<span class="lineNum">    5986 </span><span class="lineCov">   20181119 :         if (reg-&gt;type == OP_OUT &amp;&amp; ! reg-&gt;subreg_p)</span>
<span class="lineNum">    5987 </span><span class="lineCov">    7344238 :           bitmap_clear_bit (&amp;live_regs, reg-&gt;regno);</span>
<span class="lineNum">    5988 </span><span class="lineCov">   14311554 :       for (reg = curr_static_id-&gt;hard_regs; reg != NULL; reg = reg-&gt;next)</span>
<span class="lineNum">    5989 </span><span class="lineCov">    2450248 :         if (reg-&gt;type == OP_OUT &amp;&amp; ! reg-&gt;subreg_p)</span>
<span class="lineNum">    5990 </span><span class="lineCov">    1860004 :           bitmap_clear_bit (&amp;live_regs, reg-&gt;regno);</span>
<span class="lineNum">    5991 </span><span class="lineCov">   11861306 :       if (curr_id-&gt;arg_hard_regs != NULL)</span>
<span class="lineNum">    5992 </span>            :         /* Make clobbered argument hard registers die.  */
<span class="lineNum">    5993 </span><span class="lineCov">    1426518 :         for (i = 0; (regno = curr_id-&gt;arg_hard_regs[i]) &gt;= 0; i++)</span>
<span class="lineNum">    5994 </span><span class="lineCov">     956081 :           if (regno &gt;= FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    5995 </span><span class="lineCov">        108 :             bitmap_clear_bit (&amp;live_regs, regno - FIRST_PSEUDO_REGISTER);</span>
<span class="lineNum">    5996 </span>            :       /* Mark each used value as live.  */
<span class="lineNum">    5997 </span><span class="lineCov">   32042425 :       for (reg = curr_id-&gt;regs; reg != NULL; reg = reg-&gt;next)</span>
<span class="lineNum">    5998 </span><span class="lineCov">   20181119 :         if (reg-&gt;type != OP_OUT</span>
<span class="lineNum">    5999 </span><span class="lineCov">   20181119 :             &amp;&amp; bitmap_bit_p (&amp;check_only_regs, reg-&gt;regno))</span>
<span class="lineNum">    6000 </span><span class="lineCov">    2274251 :           bitmap_set_bit (&amp;live_regs, reg-&gt;regno);</span>
<span class="lineNum">    6001 </span><span class="lineCov">   14311554 :       for (reg = curr_static_id-&gt;hard_regs; reg != NULL; reg = reg-&gt;next)</span>
<span class="lineNum">    6002 </span><span class="lineCov">    2450248 :         if (reg-&gt;type != OP_OUT</span>
<span class="lineNum">    6003 </span><span class="lineCov">    2450248 :             &amp;&amp; bitmap_bit_p (&amp;check_only_regs, reg-&gt;regno))</span>
<span class="lineNum">    6004 </span><span class="lineNoCov">          0 :           bitmap_set_bit (&amp;live_regs, reg-&gt;regno);</span>
<span class="lineNum">    6005 </span><span class="lineCov">   11861306 :       if (curr_id-&gt;arg_hard_regs != NULL)</span>
<span class="lineNum">    6006 </span>            :         /* Make used argument hard registers live.  */
<span class="lineNum">    6007 </span><span class="lineCov">    1426518 :         for (i = 0; (regno = curr_id-&gt;arg_hard_regs[i]) &gt;= 0; i++)</span>
<span class="lineNum">    6008 </span><span class="lineCov">     956081 :           if (regno &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    6009 </span><span class="lineCov">     956081 :               &amp;&amp; bitmap_bit_p (&amp;check_only_regs, regno))</span>
<span class="lineNum">    6010 </span><span class="lineNoCov">          0 :             bitmap_set_bit (&amp;live_regs, regno);</span>
<span class="lineNum">    6011 </span>            :       /* It is quite important to remove dead move insns because it
<span class="lineNum">    6012 </span>            :          means removing dead store.  We don't need to process them for
<span class="lineNum">    6013 </span>            :          constraints.  */
<span class="lineNum">    6014 </span><span class="lineCov">   11861306 :       if (remove_p)</span>
<span class="lineNum">    6015 </span>            :         {
<span class="lineNum">    6016 </span><span class="lineCov">     164243 :           if (lra_dump_file != NULL)</span>
<span class="lineNum">    6017 </span>            :             {
<span class="lineNum">    6018 </span><span class="lineCov">         14 :               fprintf (lra_dump_file, &quot;        Removing dead insn:\n &quot;);</span>
<span class="lineNum">    6019 </span><span class="lineCov">         14 :               dump_insn_slim (lra_dump_file, curr_insn);</span>
<span class="lineNum">    6020 </span>            :             }
<span class="lineNum">    6021 </span><span class="lineCov">     164243 :           lra_set_insn_deleted (curr_insn);</span>
<span class="lineNum">    6022 </span>            :         }
<span class="lineNum">    6023 </span>            :     }
<span class="lineNum">    6024 </span><span class="lineCov">     315129 : }</span>
<span class="lineNum">    6025 </span>            : 
<span class="lineNum">    6026 </span>            : /* The structure describes info to do an inheritance for the current
<span class="lineNum">    6027 </span>            :    insn.  We need to collect such info first before doing the
<span class="lineNum">    6028 </span>            :    transformations because the transformations change the insn
<span class="lineNum">    6029 </span>            :    internal representation.  */
<span class="lineNum">    6030 </span>            : struct to_inherit
<span class="lineNum">    6031 </span>            : {
<span class="lineNum">    6032 </span>            :   /* Original regno.  */
<span class="lineNum">    6033 </span>            :   int regno;
<span class="lineNum">    6034 </span>            :   /* Subsequent insns which can inherit original reg value.  */
<span class="lineNum">    6035 </span>            :   rtx insns;
<span class="lineNum">    6036 </span>            : };
<span class="lineNum">    6037 </span>            : 
<span class="lineNum">    6038 </span>            : /* Array containing all info for doing inheritance from the current
<span class="lineNum">    6039 </span>            :    insn.  */
<span class="lineNum">    6040 </span>            : static struct to_inherit to_inherit[LRA_MAX_INSN_RELOADS];
<span class="lineNum">    6041 </span>            : 
<span class="lineNum">    6042 </span>            : /* Number elements in the previous array.  */
<span class="lineNum">    6043 </span>            : static int to_inherit_num;
<span class="lineNum">    6044 </span>            : 
<span class="lineNum">    6045 </span>            : /* Add inheritance info REGNO and INSNS. Their meaning is described in
<a name="6046"><span class="lineNum">    6046 </span>            :    structure to_inherit.  */</a>
<span class="lineNum">    6047 </span>            : static void
<span class="lineNum">    6048 </span><span class="lineCov">     213935 : add_to_inherit (int regno, rtx insns)</span>
<span class="lineNum">    6049 </span>            : {
<span class="lineNum">    6050 </span><span class="lineCov">     213935 :   int i;</span>
<span class="lineNum">    6051 </span>            : 
<span class="lineNum">    6052 </span><span class="lineCov">     213935 :   for (i = 0; i &lt; to_inherit_num; i++)</span>
<span class="lineNum">    6053 </span><span class="lineNoCov">          0 :     if (to_inherit[i].regno == regno)</span>
<span class="lineNum">    6054 </span>            :       return;
<span class="lineNum">    6055 </span><span class="lineCov">     213935 :   lra_assert (to_inherit_num &lt; LRA_MAX_INSN_RELOADS);</span>
<span class="lineNum">    6056 </span><span class="lineCov">     213935 :   to_inherit[to_inherit_num].regno = regno;</span>
<span class="lineNum">    6057 </span><span class="lineCov">     213935 :   to_inherit[to_inherit_num++].insns = insns;</span>
<span class="lineNum">    6058 </span>            : }
<span class="lineNum">    6059 </span>            : 
<span class="lineNum">    6060 </span>            : /* Return the last non-debug insn in basic block BB, or the block begin
<a name="6061"><span class="lineNum">    6061 </span>            :    note if none.  */</a>
<span class="lineNum">    6062 </span>            : static rtx_insn *
<span class="lineNum">    6063 </span><span class="lineCov">   17210388 : get_last_insertion_point (basic_block bb)</span>
<span class="lineNum">    6064 </span>            : {
<span class="lineNum">    6065 </span><span class="lineCov">   17210388 :   rtx_insn *insn;</span>
<span class="lineNum">    6066 </span>            : 
<span class="lineNum">    6067 </span><span class="lineCov">   19985796 :   FOR_BB_INSNS_REVERSE (bb, insn)</span>
<span class="lineNum">    6068 </span><span class="lineCov">   18135524 :     if (NONDEBUG_INSN_P (insn) || NOTE_INSN_BASIC_BLOCK_P (insn))</span>
<span class="lineNum">    6069 </span><span class="lineCov">   17210388 :       return insn;</span>
<span class="lineNum">    6070 </span><span class="lineNoCov">          0 :   gcc_unreachable ();</span>
<span class="lineNum">    6071 </span>            : }
<span class="lineNum">    6072 </span>            : 
<span class="lineNum">    6073 </span>            : /* Set up RES by registers living on edges FROM except the edge (FROM,
<a name="6074"><span class="lineNum">    6074 </span>            :    TO) or by registers set up in a jump insn in BB FROM.  */</a>
<span class="lineNum">    6075 </span>            : static void
<span class="lineNum">    6076 </span><span class="lineCov">    6860290 : get_live_on_other_edges (basic_block from, basic_block to, bitmap res)</span>
<span class="lineNum">    6077 </span>            : {
<span class="lineNum">    6078 </span><span class="lineCov">    6860290 :   rtx_insn *last;</span>
<span class="lineNum">    6079 </span><span class="lineCov">    6860290 :   struct lra_insn_reg *reg;</span>
<span class="lineNum">    6080 </span><span class="lineCov">    6860290 :   edge e;</span>
<span class="lineNum">    6081 </span><span class="lineCov">    6860290 :   edge_iterator ei;</span>
<span class="lineNum">    6082 </span>            : 
<span class="lineNum">    6083 </span><span class="lineCov">    6860290 :   lra_assert (to != NULL);</span>
<span class="lineNum">    6084 </span><span class="lineCov">    6860290 :   bitmap_clear (res);</span>
<span class="lineNum">    6085 </span><span class="lineCov">   27385499 :   FOR_EACH_EDGE (e, ei, from-&gt;succs)</span>
<span class="lineNum">    6086 </span><span class="lineCov">   13664919 :     if (e-&gt;dest != to)</span>
<span class="lineNum">    6087 </span><span class="lineCov">    6804629 :       bitmap_ior_into (res, df_get_live_in (e-&gt;dest));</span>
<span class="lineNum">    6088 </span><span class="lineCov">    6860290 :   last = get_last_insertion_point (from);</span>
<span class="lineNum">    6089 </span><span class="lineCov">    6860290 :   if (! JUMP_P (last))</span>
<span class="lineNum">    6090 </span><span class="lineCov">    1112395 :     return;</span>
<span class="lineNum">    6091 </span><span class="lineCov">    5747895 :   curr_id = lra_get_insn_recog_data (last);</span>
<span class="lineNum">    6092 </span><span class="lineCov">   11495696 :   for (reg = curr_id-&gt;regs; reg != NULL; reg = reg-&gt;next)</span>
<span class="lineNum">    6093 </span><span class="lineCov">    5747801 :     if (reg-&gt;type != OP_IN)</span>
<span class="lineNum">    6094 </span><span class="lineNoCov">          0 :       bitmap_set_bit (res, reg-&gt;regno);</span>
<span class="lineNum">    6095 </span>            : }
<span class="lineNum">    6096 </span>            : 
<span class="lineNum">    6097 </span>            : /* Used as a temporary results of some bitmap calculations.  */
<span class="lineNum">    6098 </span>            : static bitmap_head temp_bitmap;
<span class="lineNum">    6099 </span>            : 
<span class="lineNum">    6100 </span>            : /* We split for reloads of small class of hard regs.  The following
<span class="lineNum">    6101 </span>            :    defines how many hard regs the class should have to be qualified as
<span class="lineNum">    6102 </span>            :    small.  The code is mostly oriented to x86/x86-64 architecture
<span class="lineNum">    6103 </span>            :    where some insns need to use only specific register or pair of
<span class="lineNum">    6104 </span>            :    registers and these register can live in RTL explicitly, e.g. for
<span class="lineNum">    6105 </span>            :    parameter passing.  */
<span class="lineNum">    6106 </span>            : static const int max_small_class_regs_num = 2;
<span class="lineNum">    6107 </span>            : 
<span class="lineNum">    6108 </span>            : /* Do inheritance/split transformations in EBB starting with HEAD and
<span class="lineNum">    6109 </span>            :    finishing on TAIL.  We process EBB insns in the reverse order.
<span class="lineNum">    6110 </span>            :    Return true if we did any inheritance/split transformation in the
<span class="lineNum">    6111 </span>            :    EBB.
<span class="lineNum">    6112 </span>            : 
<span class="lineNum">    6113 </span>            :    We should avoid excessive splitting which results in worse code
<span class="lineNum">    6114 </span>            :    because of inaccurate cost calculations for spilling new split
<span class="lineNum">    6115 </span>            :    pseudos in such case.  To achieve this we do splitting only if
<span class="lineNum">    6116 </span>            :    register pressure is high in given basic block and there are reload
<span class="lineNum">    6117 </span>            :    pseudos requiring hard registers.  We could do more register
<span class="lineNum">    6118 </span>            :    pressure calculations at any given program point to avoid necessary
<span class="lineNum">    6119 </span>            :    splitting even more but it is to expensive and the current approach
<a name="6120"><span class="lineNum">    6120 </span>            :    works well enough.  */</a>
<span class="lineNum">    6121 </span>            : static bool
<span class="lineNum">    6122 </span><span class="lineCov">    6919971 : inherit_in_ebb (rtx_insn *head, rtx_insn *tail)</span>
<span class="lineNum">    6123 </span>            : {
<span class="lineNum">    6124 </span><span class="lineCov">    6919971 :   int i, src_regno, dst_regno, nregs;</span>
<span class="lineNum">    6125 </span><span class="lineCov">    6919971 :   bool change_p, succ_p, update_reloads_num_p;</span>
<span class="lineNum">    6126 </span><span class="lineCov">    6919971 :   rtx_insn *prev_insn, *last_insn;</span>
<span class="lineNum">    6127 </span><span class="lineCov">    6919971 :   rtx next_usage_insns, curr_set;</span>
<span class="lineNum">    6128 </span><span class="lineCov">    6919971 :   enum reg_class cl;</span>
<span class="lineNum">    6129 </span><span class="lineCov">    6919971 :   struct lra_insn_reg *reg;</span>
<span class="lineNum">    6130 </span><span class="lineCov">    6919971 :   basic_block last_processed_bb, curr_bb = NULL;</span>
<span class="lineNum">    6131 </span><span class="lineCov">    6919971 :   HARD_REG_SET potential_reload_hard_regs, live_hard_regs;</span>
<span class="lineNum">    6132 </span><span class="lineCov">    6919971 :   bitmap to_process;</span>
<span class="lineNum">    6133 </span><span class="lineCov">    6919971 :   unsigned int j;</span>
<span class="lineNum">    6134 </span><span class="lineCov">    6919971 :   bitmap_iterator bi;</span>
<span class="lineNum">    6135 </span><span class="lineCov">    6919971 :   bool head_p, after_p;</span>
<span class="lineNum">    6136 </span>            : 
<span class="lineNum">    6137 </span><span class="lineCov">    6919971 :   change_p = false;</span>
<span class="lineNum">    6138 </span><span class="lineCov">    6919971 :   curr_usage_insns_check++;</span>
<span class="lineNum">    6139 </span><span class="lineCov">    6919971 :   clear_invariants ();</span>
<span class="lineNum">    6140 </span><span class="lineCov">    6919971 :   reloads_num = calls_num = 0;</span>
<span class="lineNum">    6141 </span><span class="lineCov">    6919971 :   bitmap_clear (&amp;check_only_regs);</span>
<span class="lineNum">    6142 </span><span class="lineCov">    6919971 :   bitmap_clear (&amp;invalid_invariant_regs);</span>
<span class="lineNum">    6143 </span><span class="lineCov">    6919971 :   last_processed_bb = NULL;</span>
<span class="lineNum">    6144 </span><span class="lineCov">    6919971 :   CLEAR_HARD_REG_SET (potential_reload_hard_regs);</span>
<span class="lineNum">    6145 </span><span class="lineCov">    6919971 :   COPY_HARD_REG_SET (live_hard_regs, eliminable_regset);</span>
<span class="lineNum">    6146 </span><span class="lineCov">    6919971 :   IOR_HARD_REG_SET (live_hard_regs, lra_no_alloc_regs);</span>
<span class="lineNum">    6147 </span>            :   /* We don't process new insns generated in the loop.  */
<span class="lineNum">    6148 </span><span class="lineCov">  129823195 :   for (curr_insn = tail; curr_insn != PREV_INSN (head); curr_insn = prev_insn)</span>
<span class="lineNum">    6149 </span>            :     {
<span class="lineNum">    6150 </span><span class="lineCov">  122903224 :       prev_insn = PREV_INSN (curr_insn);</span>
<span class="lineNum">    6151 </span><span class="lineCov">  245806448 :       if (BLOCK_FOR_INSN (curr_insn) != NULL)</span>
<span class="lineNum">    6152 </span><span class="lineCov">  245806376 :         curr_bb = BLOCK_FOR_INSN (curr_insn);</span>
<span class="lineNum">    6153 </span><span class="lineCov">  122903224 :       if (last_processed_bb != curr_bb)</span>
<span class="lineNum">    6154 </span>            :         {
<span class="lineNum">    6155 </span>            :           /* We are at the end of BB.  Add qualified living
<span class="lineNum">    6156 </span>            :              pseudos for potential splitting.  */
<span class="lineNum">    6157 </span><span class="lineCov">   10350098 :           to_process = df_get_live_out (curr_bb);</span>
<span class="lineNum">    6158 </span><span class="lineCov">   10350098 :           if (last_processed_bb != NULL)</span>
<span class="lineNum">    6159 </span>            :             {
<span class="lineNum">    6160 </span>            :               /* We are somewhere in the middle of EBB.  */
<span class="lineNum">    6161 </span><span class="lineCov">    3430127 :               get_live_on_other_edges (curr_bb, last_processed_bb,</span>
<span class="lineNum">    6162 </span>            :                                        &amp;temp_bitmap);
<span class="lineNum">    6163 </span><span class="lineCov">    3430127 :               to_process = &amp;temp_bitmap;</span>
<span class="lineNum">    6164 </span>            :             }
<span class="lineNum">    6165 </span><span class="lineCov">   10350098 :           last_processed_bb = curr_bb;</span>
<span class="lineNum">    6166 </span><span class="lineCov">   10350098 :           last_insn = get_last_insertion_point (curr_bb);</span>
<span class="lineNum">    6167 </span><span class="lineCov">   20700196 :           after_p = (! JUMP_P (last_insn)</span>
<span class="lineNum">    6168 </span><span class="lineCov">   10350098 :                      &amp;&amp; (! CALL_P (last_insn)</span>
<span class="lineNum">    6169 </span><span class="lineCov">    1385479 :                          || (find_reg_note (last_insn,</span>
<span class="lineNum">    6170 </span>            :                                            REG_NORETURN, NULL_RTX) == NULL_RTX
<span class="lineNum">    6171 </span><span class="lineCov">     841354 :                              &amp;&amp; ! SIBLING_CALL_P (last_insn))));</span>
<span class="lineNum">    6172 </span><span class="lineCov">   10350098 :           CLEAR_HARD_REG_SET (potential_reload_hard_regs);</span>
<span class="lineNum">    6173 </span><span class="lineCov">  111007307 :           EXECUTE_IF_SET_IN_BITMAP (to_process, 0, j, bi)</span>
<span class="lineNum">    6174 </span>            :             {
<span class="lineNum">    6175 </span><span class="lineCov">  100657227 :               if ((int) j &gt;= lra_constraint_new_regno_start)</span>
<span class="lineNum">    6176 </span>            :                 break;
<span class="lineNum">    6177 </span><span class="lineCov">  100657209 :               if (j &lt; FIRST_PSEUDO_REGISTER || reg_renumber[j] &gt;= 0)</span>
<span class="lineNum">    6178 </span>            :                 {
<span class="lineNum">    6179 </span><span class="lineCov">   72420057 :                   if (j &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    6180 </span><span class="lineCov">   48750064 :                     SET_HARD_REG_BIT (live_hard_regs, j);</span>
<span class="lineNum">    6181 </span>            :                   else
<span class="lineNum">    6182 </span><span class="lineCov">   71009979 :                     add_to_hard_reg_set (&amp;live_hard_regs,</span>
<span class="lineNum">    6183 </span><span class="lineCov">   23669993 :                                          PSEUDO_REGNO_MODE (j),</span>
<span class="lineNum">    6184 </span><span class="lineCov">   23669993 :                                          reg_renumber[j]);</span>
<span class="lineNum">    6185 </span><span class="lineCov">   72420057 :                   setup_next_usage_insn (j, last_insn, reloads_num, after_p);</span>
<span class="lineNum">    6186 </span>            :                 }
<span class="lineNum">    6187 </span>            :             }
<span class="lineNum">    6188 </span>            :         }
<span class="lineNum">    6189 </span><span class="lineCov">  122903224 :       src_regno = dst_regno = -1;</span>
<span class="lineNum">    6190 </span><span class="lineCov">  122903224 :       curr_set = single_set (curr_insn);</span>
<span class="lineNum">    6191 </span><span class="lineCov">  122903224 :       if (curr_set != NULL_RTX &amp;&amp; REG_P (SET_DEST (curr_set)))</span>
<span class="lineNum">    6192 </span><span class="lineCov">   91636586 :         dst_regno = REGNO (SET_DEST (curr_set));</span>
<span class="lineNum">    6193 </span><span class="lineCov">  122903224 :       if (curr_set != NULL_RTX &amp;&amp; REG_P (SET_SRC (curr_set)))</span>
<span class="lineNum">    6194 </span><span class="lineCov">   42958690 :         src_regno = REGNO (SET_SRC (curr_set));</span>
<span class="lineNum">    6195 </span><span class="lineCov">  122903224 :       update_reloads_num_p = true;</span>
<span class="lineNum">    6196 </span><span class="lineCov">  122903224 :       if (src_regno &lt; lra_constraint_new_regno_start</span>
<span class="lineNum">    6197 </span><span class="lineCov">  118569588 :           &amp;&amp; src_regno &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    6198 </span><span class="lineCov">   14194795 :           &amp;&amp; reg_renumber[src_regno] &lt; 0</span>
<span class="lineNum">    6199 </span><span class="lineCov">    2324805 :           &amp;&amp; dst_regno &gt;= lra_constraint_new_regno_start</span>
<span class="lineNum">    6200 </span><span class="lineCov">  126282054 :           &amp;&amp; (cl = lra_get_allocno_class (dst_regno)) != NO_REGS)</span>
<span class="lineNum">    6201 </span>            :         {
<span class="lineNum">    6202 </span>            :           /* 'reload_pseudo &lt;- original_pseudo'.  */
<span class="lineNum">    6203 </span><span class="lineCov">    1689415 :           if (ira_class_hard_regs_num[cl] &lt;= max_small_class_regs_num)</span>
<span class="lineNum">    6204 </span><span class="lineCov">       6136 :             reloads_num++;</span>
<span class="lineNum">    6205 </span><span class="lineCov">    1689415 :           update_reloads_num_p = false;</span>
<span class="lineNum">    6206 </span><span class="lineCov">    1689415 :           succ_p = false;</span>
<span class="lineNum">    6207 </span><span class="lineCov">    1689415 :           if (usage_insns[src_regno].check == curr_usage_insns_check</span>
<span class="lineNum">    6208 </span><span class="lineCov">    1689415 :               &amp;&amp; (next_usage_insns = usage_insns[src_regno].insns) != NULL_RTX)</span>
<span class="lineNum">    6209 </span><span class="lineCov">     345565 :             succ_p = inherit_reload_reg (false, src_regno, cl,</span>
<span class="lineNum">    6210 </span>            :                                          curr_insn, next_usage_insns);
<span class="lineNum">    6211 </span><span class="lineCov">     345565 :           if (succ_p)</span>
<span class="lineNum">    6212 </span>            :             change_p = true;
<span class="lineNum">    6213 </span>            :           else
<span class="lineNum">    6214 </span><span class="lineCov">    1369056 :             setup_next_usage_insn (src_regno, curr_insn, reloads_num, false);</span>
<span class="lineNum">    6215 </span><span class="lineCov">    1689415 :           if (hard_reg_set_subset_p (reg_class_contents[cl], live_hard_regs))</span>
<span class="lineNum">    6216 </span><span class="lineCov">      54607 :             IOR_HARD_REG_SET (potential_reload_hard_regs,</span>
<span class="lineNum">    6217 </span>            :                               reg_class_contents[cl]);
<span class="lineNum">    6218 </span>            :         }
<span class="lineNum">    6219 </span><span class="lineCov">  121213809 :       else if (src_regno &lt; 0</span>
<span class="lineNum">    6220 </span><span class="lineCov">  101423879 :                &amp;&amp; dst_regno &gt;= lra_constraint_new_regno_start</span>
<span class="lineNum">    6221 </span><span class="lineCov">    3762796 :                &amp;&amp; invariant_p (SET_SRC (curr_set))</span>
<span class="lineNum">    6222 </span><span class="lineCov">     265756 :                &amp;&amp; (cl = lra_get_allocno_class (dst_regno)) != NO_REGS</span>
<span class="lineNum">    6223 </span><span class="lineCov">     131104 :                &amp;&amp; ! bitmap_bit_p (&amp;invalid_invariant_regs, dst_regno)</span>
<span class="lineNum">    6224 </span><span class="lineCov">  121315627 :                &amp;&amp; ! bitmap_bit_p (&amp;invalid_invariant_regs,</span>
<span class="lineNum">    6225 </span><span class="lineCov">     101818 :                                   ORIGINAL_REGNO(regno_reg_rtx[dst_regno])))</span>
<span class="lineNum">    6226 </span>            :         {
<span class="lineNum">    6227 </span>            :           /* 'reload_pseudo &lt;- invariant'.  */
<span class="lineNum">    6228 </span><span class="lineCov">      87509 :           if (ira_class_hard_regs_num[cl] &lt;= max_small_class_regs_num)</span>
<span class="lineNum">    6229 </span><span class="lineCov">        886 :             reloads_num++;</span>
<span class="lineNum">    6230 </span><span class="lineCov">      87509 :           update_reloads_num_p = false;</span>
<span class="lineNum">    6231 </span><span class="lineCov">      87509 :           if (process_invariant_for_inheritance (SET_DEST (curr_set), SET_SRC (curr_set)))</span>
<span class="lineNum">    6232 </span><span class="lineCov">       7038 :             change_p = true;</span>
<span class="lineNum">    6233 </span><span class="lineCov">      87509 :           if (hard_reg_set_subset_p (reg_class_contents[cl], live_hard_regs))</span>
<span class="lineNum">    6234 </span><span class="lineCov">        958 :             IOR_HARD_REG_SET (potential_reload_hard_regs,</span>
<span class="lineNum">    6235 </span>            :                               reg_class_contents[cl]);
<span class="lineNum">    6236 </span>            :         }
<span class="lineNum">    6237 </span><span class="lineCov">  121126300 :       else if (src_regno &gt;= lra_constraint_new_regno_start</span>
<span class="lineNum">    6238 </span><span class="lineCov">    4333636 :                &amp;&amp; dst_regno &lt; lra_constraint_new_regno_start</span>
<span class="lineNum">    6239 </span><span class="lineCov">    3730464 :                &amp;&amp; dst_regno &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    6240 </span><span class="lineCov">    2207251 :                &amp;&amp; reg_renumber[dst_regno] &lt; 0</span>
<span class="lineNum">    6241 </span><span class="lineCov">    1860054 :                &amp;&amp; (cl = lra_get_allocno_class (src_regno)) != NO_REGS</span>
<span class="lineNum">    6242 </span><span class="lineCov">     930027 :                &amp;&amp; usage_insns[dst_regno].check == curr_usage_insns_check</span>
<span class="lineNum">    6243 </span><span class="lineCov">  121126300 :                &amp;&amp; (next_usage_insns</span>
<span class="lineNum">    6244 </span><span class="lineCov">     258908 :                    = usage_insns[dst_regno].insns) != NULL_RTX)</span>
<span class="lineNum">    6245 </span>            :         {
<span class="lineNum">    6246 </span><span class="lineCov">     258908 :           if (ira_class_hard_regs_num[cl] &lt;= max_small_class_regs_num)</span>
<span class="lineNum">    6247 </span><span class="lineCov">       6708 :             reloads_num++;</span>
<span class="lineNum">    6248 </span><span class="lineCov">     258908 :           update_reloads_num_p = false;</span>
<span class="lineNum">    6249 </span>            :           /* 'original_pseudo &lt;- reload_pseudo'.  */
<span class="lineNum">    6250 </span><span class="lineCov">     258908 :           if (! JUMP_P (curr_insn)</span>
<span class="lineNum">    6251 </span><span class="lineCov">     258908 :               &amp;&amp; inherit_reload_reg (true, dst_regno, cl,</span>
<span class="lineNum">    6252 </span>            :                                      curr_insn, next_usage_insns))
<span class="lineNum">    6253 </span>            :             change_p = true;
<span class="lineNum">    6254 </span>            :           /* Invalidate.  */
<span class="lineNum">    6255 </span><span class="lineCov">     258908 :           usage_insns[dst_regno].check = 0;</span>
<span class="lineNum">    6256 </span><span class="lineCov">     258908 :           if (hard_reg_set_subset_p (reg_class_contents[cl], live_hard_regs))</span>
<span class="lineNum">    6257 </span><span class="lineCov">       7583 :             IOR_HARD_REG_SET (potential_reload_hard_regs,</span>
<span class="lineNum">    6258 </span>            :                               reg_class_contents[cl]);
<span class="lineNum">    6259 </span>            :         }
<span class="lineNum">    6260 </span><span class="lineCov">  120867392 :       else if (INSN_P (curr_insn))</span>
<span class="lineNum">    6261 </span>            :         {
<span class="lineNum">    6262 </span><span class="lineCov">  101106985 :           int iter;</span>
<span class="lineNum">    6263 </span><span class="lineCov">  101106985 :           int max_uid = get_max_uid ();</span>
<span class="lineNum">    6264 </span>            : 
<span class="lineNum">    6265 </span><span class="lineCov">  101106985 :           curr_id = lra_get_insn_recog_data (curr_insn);</span>
<span class="lineNum">    6266 </span><span class="lineCov">  101106985 :           curr_static_id = curr_id-&gt;insn_static_data;</span>
<span class="lineNum">    6267 </span><span class="lineCov">  101106985 :           to_inherit_num = 0;</span>
<span class="lineNum">    6268 </span>            :           /* Process insn definitions.  */
<span class="lineNum">    6269 </span><span class="lineCov">  303320955 :           for (iter = 0; iter &lt; 2; iter++)</span>
<span class="lineNum">    6270 </span><span class="lineCov">  202213970 :             for (reg = iter == 0 ? curr_id-&gt;regs : curr_static_id-&gt;hard_regs;</span>
<span class="lineNum">    6271 </span><span class="lineCov">  326636933 :                  reg != NULL;</span>
<span class="lineNum">    6272 </span><span class="lineCov">  124422963 :                  reg = reg-&gt;next)</span>
<span class="lineNum">    6273 </span><span class="lineCov">  124422963 :               if (reg-&gt;type != OP_IN</span>
<span class="lineNum">    6274 </span><span class="lineCov">  124422963 :                   &amp;&amp; (dst_regno = reg-&gt;regno) &lt; lra_constraint_new_regno_start)</span>
<span class="lineNum">    6275 </span>            :                 {
<span class="lineNum">    6276 </span><span class="lineCov">   23191968 :                   if (dst_regno &gt;= FIRST_PSEUDO_REGISTER &amp;&amp; reg-&gt;type == OP_OUT</span>
<span class="lineNum">    6277 </span><span class="lineCov">   22140746 :                       &amp;&amp; reg_renumber[dst_regno] &lt; 0 &amp;&amp; ! reg-&gt;subreg_p</span>
<span class="lineNum">    6278 </span><span class="lineCov">    1050102 :                       &amp;&amp; usage_insns[dst_regno].check == curr_usage_insns_check</span>
<span class="lineNum">    6279 </span><span class="lineCov">   50249934 :                       &amp;&amp; (next_usage_insns</span>
<span class="lineNum">    6280 </span><span class="lineCov">      99567 :                           = usage_insns[dst_regno].insns) != NULL_RTX)</span>
<span class="lineNum">    6281 </span>            :                     {
<span class="lineNum">    6282 </span><span class="lineCov">      99567 :                       struct lra_insn_reg *r;</span>
<span class="lineNum">    6283 </span>            : 
<span class="lineNum">    6284 </span><span class="lineCov">     297316 :                       for (r = curr_id-&gt;regs; r != NULL; r = r-&gt;next)</span>
<span class="lineNum">    6285 </span><span class="lineCov">     197749 :                         if (r-&gt;type != OP_OUT &amp;&amp; r-&gt;regno == dst_regno)</span>
<span class="lineNum">    6286 </span>            :                           break;
<span class="lineNum">    6287 </span>            :                       /* Don't do inheritance if the pseudo is also
<span class="lineNum">    6288 </span>            :                          used in the insn.  */
<span class="lineNum">    6289 </span><span class="lineCov">      99567 :                       if (r == NULL)</span>
<span class="lineNum">    6290 </span>            :                         /* We can not do inheritance right now
<span class="lineNum">    6291 </span>            :                            because the current insn reg info (chain
<span class="lineNum">    6292 </span>            :                            regs) can change after that.  */
<span class="lineNum">    6293 </span><span class="lineCov">      99567 :                         add_to_inherit (dst_regno, next_usage_insns);</span>
<span class="lineNum">    6294 </span>            :                     }
<span class="lineNum">    6295 </span>            :                   /* We can not process one reg twice here because of
<span class="lineNum">    6296 </span>            :                      usage_insns invalidation.  */
<span class="lineNum">    6297 </span><span class="lineCov">   50249934 :                   if ((dst_regno &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    6298 </span><span class="lineCov">   23191968 :                        || reg_renumber[dst_regno] &gt;= 0)</span>
<span class="lineNum">    6299 </span><span class="lineCov">   49091230 :                       &amp;&amp; ! reg-&gt;subreg_p &amp;&amp; reg-&gt;type != OP_IN)</span>
<span class="lineNum">    6300 </span>            :                     {
<span class="lineNum">    6301 </span><span class="lineCov">   48855543 :                       HARD_REG_SET s;</span>
<span class="lineNum">    6302 </span>            : 
<span class="lineNum">    6303 </span><span class="lineCov">   48855543 :                       if (split_if_necessary (dst_regno, reg-&gt;biggest_mode,</span>
<span class="lineNum">    6304 </span>            :                                               potential_reload_hard_regs,
<span class="lineNum">    6305 </span>            :                                               false, curr_insn, max_uid))
<span class="lineNum">    6306 </span><span class="lineCov">      27086 :                         change_p = true;</span>
<span class="lineNum">    6307 </span><span class="lineCov">   48855543 :                       CLEAR_HARD_REG_SET (s);</span>
<span class="lineNum">    6308 </span><span class="lineCov">   48855543 :                       if (dst_regno &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    6309 </span><span class="lineCov">   27057966 :                         add_to_hard_reg_set (&amp;s, reg-&gt;biggest_mode, dst_regno);</span>
<span class="lineNum">    6310 </span>            :                       else
<span class="lineNum">    6311 </span><span class="lineCov">   43595154 :                         add_to_hard_reg_set (&amp;s, PSEUDO_REGNO_MODE (dst_regno),</span>
<span class="lineNum">    6312 </span><span class="lineCov">   21797577 :                                              reg_renumber[dst_regno]);</span>
<span class="lineNum">    6313 </span><span class="lineCov">   48855543 :                       AND_COMPL_HARD_REG_SET (live_hard_regs, s);</span>
<span class="lineNum">    6314 </span>            :                     }
<span class="lineNum">    6315 </span>            :                   /* We should invalidate potential inheritance or
<span class="lineNum">    6316 </span>            :                      splitting for the current insn usages to the next
<span class="lineNum">    6317 </span>            :                      usage insns (see code below) as the output pseudo
<span class="lineNum">    6318 </span>            :                      prevents this.  */
<span class="lineNum">    6319 </span><span class="lineCov">   50249934 :                   if ((dst_regno &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    6320 </span><span class="lineCov">   23191968 :                        &amp;&amp; reg_renumber[dst_regno] &lt; 0)</span>
<span class="lineNum">    6321 </span><span class="lineCov">   49091230 :                       || (reg-&gt;type == OP_OUT &amp;&amp; ! reg-&gt;subreg_p</span>
<span class="lineNum">    6322 </span><span class="lineCov">   43001759 :                           &amp;&amp; (dst_regno &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    6323 </span><span class="lineCov">   20757130 :                               || reg_renumber[dst_regno] &gt;= 0)))</span>
<span class="lineNum">    6324 </span>            :                     {
<span class="lineNum">    6325 </span>            :                       /* Invalidate and mark definitions.  */
<span class="lineNum">    6326 </span><span class="lineCov">   44160463 :                       if (dst_regno &gt;= FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    6327 </span><span class="lineCov">   21915834 :                         usage_insns[dst_regno].check = -(int) INSN_UID (curr_insn);</span>
<span class="lineNum">    6328 </span>            :                       else
<span class="lineNum">    6329 </span>            :                         {
<span class="lineNum">    6330 </span><span class="lineCov">   66733887 :                           nregs = hard_regno_nregs (dst_regno,</span>
<span class="lineNum">    6331 </span><span class="lineCov">   22244629 :                                                     reg-&gt;biggest_mode);</span>
<span class="lineNum">    6332 </span><span class="lineCov">   44635251 :                           for (i = 0; i &lt; nregs; i++)</span>
<span class="lineNum">    6333 </span><span class="lineCov">   44781244 :                             usage_insns[dst_regno + i].check</span>
<span class="lineNum">    6334 </span><span class="lineCov">   22390622 :                               = -(int) INSN_UID (curr_insn);</span>
<span class="lineNum">    6335 </span>            :                         }
<span class="lineNum">    6336 </span>            :                     }
<span class="lineNum">    6337 </span>            :                 }
<span class="lineNum">    6338 </span>            :           /* Process clobbered call regs.  */
<span class="lineNum">    6339 </span><span class="lineCov">  101106985 :           if (curr_id-&gt;arg_hard_regs != NULL)</span>
<span class="lineNum">    6340 </span><span class="lineCov">   10568112 :             for (i = 0; (dst_regno = curr_id-&gt;arg_hard_regs[i]) &gt;= 0; i++)</span>
<span class="lineNum">    6341 </span><span class="lineCov">    7215077 :               if (dst_regno &gt;= FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    6342 </span><span class="lineCov">     341286 :                 usage_insns[dst_regno - FIRST_PSEUDO_REGISTER].check</span>
<span class="lineNum">    6343 </span><span class="lineCov">     170643 :                   = -(int) INSN_UID (curr_insn);</span>
<span class="lineNum">    6344 </span><span class="lineCov">  101106985 :           if (! JUMP_P (curr_insn))</span>
<span class="lineNum">    6345 </span><span class="lineCov">   94798435 :             for (i = 0; i &lt; to_inherit_num; i++)</span>
<span class="lineNum">    6346 </span><span class="lineCov">      99567 :               if (inherit_reload_reg (true, to_inherit[i].regno,</span>
<span class="lineNum">    6347 </span>            :                                       ALL_REGS, curr_insn,
<span class="lineNum">    6348 </span>            :                                       to_inherit[i].insns))
<span class="lineNum">    6349 </span><span class="lineCov">      77145 :               change_p = true;</span>
<span class="lineNum">    6350 </span><span class="lineCov">  101106985 :           if (CALL_P (curr_insn))</span>
<span class="lineNum">    6351 </span>            :             {
<span class="lineNum">    6352 </span><span class="lineCov">    4495181 :               rtx cheap, pat, dest;</span>
<span class="lineNum">    6353 </span><span class="lineCov">    4495181 :               rtx_insn *restore;</span>
<span class="lineNum">    6354 </span><span class="lineCov">    4495181 :               int regno, hard_regno;</span>
<span class="lineNum">    6355 </span>            : 
<span class="lineNum">    6356 </span><span class="lineCov">    4495181 :               calls_num++;</span>
<span class="lineNum">    6357 </span><span class="lineCov">    8990362 :               if ((cheap = find_reg_note (curr_insn,</span>
<span class="lineNum">    6358 </span>            :                                           REG_RETURNED, NULL_RTX)) != NULL_RTX
<span class="lineNum">    6359 </span><span class="lineCov">       9758 :                   &amp;&amp; ((cheap = XEXP (cheap, 0)), true)</span>
<span class="lineNum">    6360 </span><span class="lineCov">      19516 :                   &amp;&amp; (regno = REGNO (cheap)) &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    6361 </span><span class="lineCov">       9758 :                   &amp;&amp; (hard_regno = reg_renumber[regno]) &gt;= 0</span>
<span class="lineNum">    6362 </span><span class="lineCov">       8638 :                   &amp;&amp; usage_insns[regno].check == curr_usage_insns_check</span>
<span class="lineNum">    6363 </span>            :                   /* If there are pending saves/restores, the
<span class="lineNum">    6364 </span>            :                      optimization is not worth.  */
<span class="lineNum">    6365 </span><span class="lineCov">       7640 :                   &amp;&amp; usage_insns[regno].calls_num == calls_num - 1</span>
<span class="lineNum">    6366 </span><span class="lineCov">    4502430 :                   &amp;&amp; TEST_HARD_REG_BIT (call_used_reg_set, hard_regno))</span>
<span class="lineNum">    6367 </span>            :                 {
<span class="lineNum">    6368 </span>            :                   /* Restore the pseudo from the call result as
<span class="lineNum">    6369 </span>            :                      REG_RETURNED note says that the pseudo value is
<span class="lineNum">    6370 </span>            :                      in the call result and the pseudo is an argument
<span class="lineNum">    6371 </span>            :                      of the call.  */
<span class="lineNum">    6372 </span><span class="lineCov">       2332 :                   pat = PATTERN (curr_insn);</span>
<span class="lineNum">    6373 </span><span class="lineCov">       2332 :                   if (GET_CODE (pat) == PARALLEL)</span>
<span class="lineNum">    6374 </span><span class="lineNoCov">          0 :                     pat = XVECEXP (pat, 0, 0);</span>
<span class="lineNum">    6375 </span><span class="lineCov">       2332 :                   dest = SET_DEST (pat);</span>
<span class="lineNum">    6376 </span>            :                   /* For multiple return values dest is PARALLEL.
<span class="lineNum">    6377 </span>            :                      Currently we handle only single return value case.  */
<span class="lineNum">    6378 </span><span class="lineCov">       2332 :                   if (REG_P (dest))</span>
<span class="lineNum">    6379 </span>            :                     {
<span class="lineNum">    6380 </span><span class="lineCov">       2332 :                       start_sequence ();</span>
<span class="lineNum">    6381 </span><span class="lineCov">       2332 :                       emit_move_insn (cheap, copy_rtx (dest));</span>
<span class="lineNum">    6382 </span><span class="lineCov">       2332 :                       restore = get_insns ();</span>
<span class="lineNum">    6383 </span><span class="lineCov">       2332 :                       end_sequence ();</span>
<span class="lineNum">    6384 </span><span class="lineCov">       2332 :                       lra_process_new_insns (curr_insn, NULL, restore,</span>
<span class="lineNum">    6385 </span>            :                                              &quot;Inserting call parameter restore&quot;);
<span class="lineNum">    6386 </span>            :                       /* We don't need to save/restore of the pseudo from
<span class="lineNum">    6387 </span>            :                          this call.      */
<span class="lineNum">    6388 </span><span class="lineCov">       2332 :                       usage_insns[regno].calls_num = calls_num;</span>
<span class="lineNum">    6389 </span><span class="lineCov">       2332 :                       bitmap_set_bit (&amp;check_only_regs, regno);</span>
<span class="lineNum">    6390 </span>            :                     }
<span class="lineNum">    6391 </span>            :                 }
<span class="lineNum">    6392 </span>            :             }
<span class="lineNum">    6393 </span><span class="lineCov">  101106985 :           to_inherit_num = 0;</span>
<span class="lineNum">    6394 </span>            :           /* Process insn usages.  */
<span class="lineNum">    6395 </span><span class="lineCov">  303320955 :           for (iter = 0; iter &lt; 2; iter++)</span>
<span class="lineNum">    6396 </span><span class="lineCov">  202213970 :             for (reg = iter == 0 ? curr_id-&gt;regs : curr_static_id-&gt;hard_regs;</span>
<span class="lineNum">    6397 </span><span class="lineCov">  326636933 :                  reg != NULL;</span>
<span class="lineNum">    6398 </span><span class="lineCov">  124422963 :                  reg = reg-&gt;next)</span>
<span class="lineNum">    6399 </span><span class="lineCov">  124422963 :               if ((reg-&gt;type != OP_OUT</span>
<span class="lineNum">    6400 </span><span class="lineCov">   48693775 :                    || (reg-&gt;type == OP_OUT &amp;&amp; reg-&gt;subreg_p))</span>
<span class="lineNum">    6401 </span><span class="lineCov">  124791215 :                   &amp;&amp; (src_regno = reg-&gt;regno) &lt; lra_constraint_new_regno_start)</span>
<span class="lineNum">    6402 </span>            :                 {
<span class="lineNum">    6403 </span><span class="lineCov">   68571884 :                   if (src_regno &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    6404 </span><span class="lineCov">   37472354 :                       &amp;&amp; reg_renumber[src_regno] &lt; 0 &amp;&amp; reg-&gt;type == OP_IN)</span>
<span class="lineNum">    6405 </span>            :                     {
<span class="lineNum">    6406 </span><span class="lineCov">    1371780 :                       if (usage_insns[src_regno].check == curr_usage_insns_check</span>
<span class="lineNum">    6407 </span><span class="lineCov">     400983 :                           &amp;&amp; (next_usage_insns</span>
<span class="lineNum">    6408 </span><span class="lineCov">     400983 :                               = usage_insns[src_regno].insns) != NULL_RTX</span>
<span class="lineNum">    6409 </span><span class="lineCov">    1772763 :                           &amp;&amp; NONDEBUG_INSN_P (curr_insn))</span>
<span class="lineNum">    6410 </span><span class="lineCov">     114368 :                         add_to_inherit (src_regno, next_usage_insns);</span>
<span class="lineNum">    6411 </span><span class="lineCov">    2514824 :                       else if (usage_insns[src_regno].check</span>
<span class="lineNum">    6412 </span><span class="lineCov">    1257412 :                                != -(int) INSN_UID (curr_insn))</span>
<span class="lineNum">    6413 </span>            :                         /* Add usages but only if the reg is not set up
<span class="lineNum">    6414 </span>            :                            in the same insn.  */
<span class="lineNum">    6415 </span><span class="lineCov">    1257410 :                         add_next_usage_insn (src_regno, curr_insn, reloads_num);</span>
<span class="lineNum">    6416 </span>            :                     }
<span class="lineNum">    6417 </span><span class="lineCov">   67200104 :                   else if (src_regno &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    6418 </span><span class="lineCov">   36100574 :                            || reg_renumber[src_regno] &gt;= 0)</span>
<span class="lineNum">    6419 </span>            :                     {
<span class="lineNum">    6420 </span><span class="lineCov">   67091502 :                       bool before_p;</span>
<span class="lineNum">    6421 </span><span class="lineCov">   67091502 :                       rtx_insn *use_insn = curr_insn;</span>
<span class="lineNum">    6422 </span>            : 
<span class="lineNum">    6423 </span><span class="lineCov">  134183004 :                       before_p = (JUMP_P (curr_insn)</span>
<span class="lineNum">    6424 </span><span class="lineCov">   67091502 :                                   || (CALL_P (curr_insn) &amp;&amp; reg-&gt;type == OP_IN));</span>
<span class="lineNum">    6425 </span><span class="lineCov">   67091502 :                       if (NONDEBUG_INSN_P (curr_insn)</span>
<span class="lineNum">    6426 </span><span class="lineCov">   60722218 :                           &amp;&amp; (! JUMP_P (curr_insn) || reg-&gt;type == OP_IN)</span>
<span class="lineNum">    6427 </span><span class="lineCov">  127813704 :                           &amp;&amp; split_if_necessary (src_regno, reg-&gt;biggest_mode,</span>
<span class="lineNum">    6428 </span>            :                                                  potential_reload_hard_regs,
<span class="lineNum">    6429 </span>            :                                                  before_p, curr_insn, max_uid))
<span class="lineNum">    6430 </span>            :                         {
<span class="lineNum">    6431 </span><span class="lineCov">      78628 :                           if (reg-&gt;subreg_p)</span>
<span class="lineNum">    6432 </span><span class="lineCov">        832 :                             lra_risky_transformations_p = true;</span>
<span class="lineNum">    6433 </span><span class="lineCov">      78628 :                           change_p = true;</span>
<span class="lineNum">    6434 </span>            :                           /* Invalidate. */
<span class="lineNum">    6435 </span><span class="lineCov">      78628 :                           usage_insns[src_regno].check = 0;</span>
<span class="lineNum">    6436 </span><span class="lineCov">      78628 :                           if (before_p)</span>
<span class="lineNum">    6437 </span><span class="lineCov">         86 :                             use_insn = PREV_INSN (curr_insn);</span>
<span class="lineNum">    6438 </span>            :                         }
<span class="lineNum">    6439 </span><span class="lineCov">   67091502 :                       if (NONDEBUG_INSN_P (curr_insn))</span>
<span class="lineNum">    6440 </span>            :                         {
<span class="lineNum">    6441 </span><span class="lineCov">   60722218 :                           if (src_regno &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    6442 </span><span class="lineCov">   58126450 :                             add_to_hard_reg_set (&amp;live_hard_regs,</span>
<span class="lineNum">    6443 </span><span class="lineCov">   29063225 :                                                  reg-&gt;biggest_mode, src_regno);</span>
<span class="lineNum">    6444 </span>            :                           else
<span class="lineNum">    6445 </span><span class="lineCov">   94976979 :                             add_to_hard_reg_set (&amp;live_hard_regs,</span>
<span class="lineNum">    6446 </span><span class="lineCov">   31658993 :                                                  PSEUDO_REGNO_MODE (src_regno),</span>
<span class="lineNum">    6447 </span><span class="lineCov">   31658993 :                                                  reg_renumber[src_regno]);</span>
<span class="lineNum">    6448 </span>            :                         }
<span class="lineNum">    6449 </span><span class="lineCov">   67091502 :                       if (src_regno &gt;= FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    6450 </span><span class="lineCov">   35991972 :                         add_next_usage_insn (src_regno, use_insn, reloads_num);</span>
<span class="lineNum">    6451 </span>            :                       else
<span class="lineNum">    6452 </span>            :                         {
<span class="lineNum">    6453 </span><span class="lineCov">   93363662 :                           for (i = 0; i &lt; hard_regno_nregs (src_regno, reg-&gt;biggest_mode); i++)</span>
<span class="lineNum">    6454 </span><span class="lineCov">   31164602 :                             add_next_usage_insn (src_regno + i, use_insn, reloads_num);</span>
<span class="lineNum">    6455 </span>            :                         }
<span class="lineNum">    6456 </span>            :                     }
<span class="lineNum">    6457 </span>            :                 }
<span class="lineNum">    6458 </span>            :           /* Process used call regs.  */
<span class="lineNum">    6459 </span><span class="lineCov">  101106985 :           if (curr_id-&gt;arg_hard_regs != NULL)</span>
<span class="lineNum">    6460 </span><span class="lineCov">   10568112 :             for (i = 0; (src_regno = curr_id-&gt;arg_hard_regs[i]) &gt;= 0; i++)</span>
<span class="lineNum">    6461 </span><span class="lineCov">    7215077 :               if (src_regno &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    6462 </span>            :                 {
<span class="lineNum">    6463 </span><span class="lineCov">    7044434 :                    SET_HARD_REG_BIT (live_hard_regs, src_regno);</span>
<span class="lineNum">    6464 </span><span class="lineCov">    7044434 :                    add_next_usage_insn (src_regno, curr_insn, reloads_num);</span>
<span class="lineNum">    6465 </span>            :                 }
<span class="lineNum">    6466 </span><span class="lineCov">  101221353 :           for (i = 0; i &lt; to_inherit_num; i++)</span>
<span class="lineNum">    6467 </span>            :             {
<span class="lineNum">    6468 </span><span class="lineCov">     114368 :               src_regno = to_inherit[i].regno;</span>
<span class="lineNum">    6469 </span><span class="lineCov">     114368 :               if (inherit_reload_reg (false, src_regno, ALL_REGS,</span>
<span class="lineNum">    6470 </span>            :                                       curr_insn, to_inherit[i].insns))
<span class="lineNum">    6471 </span>            :                 change_p = true;
<span class="lineNum">    6472 </span>            :               else
<span class="lineNum">    6473 </span><span class="lineCov">       8170 :                 setup_next_usage_insn (src_regno, curr_insn, reloads_num, false);</span>
<span class="lineNum">    6474 </span>            :             }
<span class="lineNum">    6475 </span>            :         }
<span class="lineNum">    6476 </span><span class="lineCov">  122903224 :       if (update_reloads_num_p</span>
<span class="lineNum">    6477 </span><span class="lineCov">  120867392 :           &amp;&amp; NONDEBUG_INSN_P (curr_insn) &amp;&amp; curr_set != NULL_RTX)</span>
<span class="lineNum">    6478 </span>            :         {
<span class="lineNum">    6479 </span><span class="lineCov">   61742939 :           int regno = -1;</span>
<span class="lineNum">    6480 </span><span class="lineCov">   61742939 :           if ((REG_P (SET_DEST (curr_set))</span>
<span class="lineNum">    6481 </span><span class="lineCov">   87564922 :                &amp;&amp; (regno = REGNO (SET_DEST (curr_set))) &gt;= lra_constraint_new_regno_start</span>
<span class="lineNum">    6482 </span><span class="lineCov">    5491115 :                &amp;&amp; reg_renumber[regno] &lt; 0</span>
<span class="lineNum">    6483 </span><span class="lineCov">    6892752 :                &amp;&amp; (cl = lra_get_allocno_class (regno)) != NO_REGS)</span>
<span class="lineNum">    6484 </span><span class="lineCov">  102266737 :               || (REG_P (SET_SRC (curr_set))</span>
<span class="lineNum">    6485 </span><span class="lineCov">   37503420 :                   &amp;&amp; (regno = REGNO (SET_SRC (curr_set))) &gt;= lra_constraint_new_regno_start</span>
<span class="lineNum">    6486 </span><span class="lineCov">    4149217 :                   &amp;&amp; reg_renumber[regno] &lt; 0</span>
<span class="lineNum">    6487 </span><span class="lineCov">    4818560 :                   &amp;&amp; (cl = lra_get_allocno_class (regno)) != NO_REGS))</span>
<span class="lineNum">    6488 </span>            :             {
<span class="lineNum">    6489 </span><span class="lineCov">    5496023 :               if (ira_class_hard_regs_num[cl] &lt;= max_small_class_regs_num)</span>
<span class="lineNum">    6490 </span><span class="lineCov">     179077 :                 reloads_num++;</span>
<span class="lineNum">    6491 </span><span class="lineCov">    5496023 :               if (hard_reg_set_subset_p (reg_class_contents[cl], live_hard_regs))</span>
<span class="lineNum">    6492 </span><span class="lineCov">      73890 :                 IOR_HARD_REG_SET (potential_reload_hard_regs,</span>
<span class="lineNum">    6493 </span>            :                                   reg_class_contents[cl]);
<span class="lineNum">    6494 </span>            :             }
<span class="lineNum">    6495 </span>            :         }
<span class="lineNum">    6496 </span><span class="lineCov">  122903224 :       if (NONDEBUG_INSN_P (curr_insn))</span>
<span class="lineNum">    6497 </span>            :         {
<span class="lineNum">    6498 </span><span class="lineCov">   67879199 :           int regno;</span>
<span class="lineNum">    6499 </span>            : 
<span class="lineNum">    6500 </span>            :           /* Invalidate invariants with changed regs.  */
<span class="lineNum">    6501 </span><span class="lineCov">   67879199 :           curr_id = lra_get_insn_recog_data (curr_insn);</span>
<span class="lineNum">    6502 </span><span class="lineCov">  170996039 :           for (reg = curr_id-&gt;regs; reg != NULL; reg = reg-&gt;next)</span>
<span class="lineNum">    6503 </span><span class="lineCov">  103116840 :             if (reg-&gt;type != OP_IN)</span>
<span class="lineNum">    6504 </span>            :               {
<span class="lineNum">    6505 </span><span class="lineCov">   44946927 :                 bitmap_set_bit (&amp;invalid_invariant_regs, reg-&gt;regno);</span>
<span class="lineNum">    6506 </span><span class="lineCov">   89893854 :                 bitmap_set_bit (&amp;invalid_invariant_regs,</span>
<span class="lineNum">    6507 </span><span class="lineCov">   44946927 :                                 ORIGINAL_REGNO (regno_reg_rtx[reg-&gt;regno]));</span>
<span class="lineNum">    6508 </span>            :               }
<span class="lineNum">    6509 </span><span class="lineCov">   67879199 :           curr_static_id = curr_id-&gt;insn_static_data;</span>
<span class="lineNum">    6510 </span><span class="lineCov">   86099876 :           for (reg = curr_static_id-&gt;hard_regs; reg != NULL; reg = reg-&gt;next)</span>
<span class="lineNum">    6511 </span><span class="lineCov">   18220677 :             if (reg-&gt;type != OP_IN)</span>
<span class="lineNum">    6512 </span><span class="lineCov">   13114104 :               bitmap_set_bit (&amp;invalid_invariant_regs, reg-&gt;regno);</span>
<span class="lineNum">    6513 </span><span class="lineCov">   67879199 :           if (curr_id-&gt;arg_hard_regs != NULL)</span>
<span class="lineNum">    6514 </span><span class="lineCov">   10568112 :             for (i = 0; (regno = curr_id-&gt;arg_hard_regs[i]) &gt;= 0; i++)</span>
<span class="lineNum">    6515 </span><span class="lineCov">    7215077 :               if (regno &gt;= FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    6516 </span><span class="lineCov">     170643 :                 bitmap_set_bit (&amp;invalid_invariant_regs,</span>
<span class="lineNum">    6517 </span>            :                                 regno - FIRST_PSEUDO_REGISTER);
<span class="lineNum">    6518 </span>            :         }
<span class="lineNum">    6519 </span>            :       /* We reached the start of the current basic block.  */
<span class="lineNum">    6520 </span><span class="lineCov">  122903223 :       if (prev_insn == NULL_RTX || prev_insn == PREV_INSN (head)</span>
<span class="lineNum">    6521 </span><span class="lineCov">  354869730 :           || BLOCK_FOR_INSN (prev_insn) != curr_bb)</span>
<span class="lineNum">    6522 </span>            :         {
<span class="lineNum">    6523 </span>            :           /* We reached the beginning of the current block -- do
<span class="lineNum">    6524 </span>            :              rest of spliting in the current BB.  */
<span class="lineNum">    6525 </span><span class="lineCov">   10350134 :           to_process = df_get_live_in (curr_bb);</span>
<span class="lineNum">    6526 </span><span class="lineCov">   20700268 :           if (BLOCK_FOR_INSN (head) != curr_bb)</span>
<span class="lineNum">    6527 </span>            :             {
<span class="lineNum">    6528 </span>            :               /* We are somewhere in the middle of EBB.  */
<span class="lineNum">    6529 </span><span class="lineCov">    3430163 :               get_live_on_other_edges (EDGE_PRED (curr_bb, 0)-&gt;src,</span>
<span class="lineNum">    6530 </span>            :                                        curr_bb, &amp;temp_bitmap);
<span class="lineNum">    6531 </span><span class="lineCov">    3430163 :               to_process = &amp;temp_bitmap;</span>
<span class="lineNum">    6532 </span>            :             }
<span class="lineNum">    6533 </span><span class="lineCov">   10350134 :           head_p = true;</span>
<span class="lineNum">    6534 </span><span class="lineCov">  103355519 :           EXECUTE_IF_SET_IN_BITMAP (to_process, 0, j, bi)</span>
<span class="lineNum">    6535 </span>            :             {
<span class="lineNum">    6536 </span><span class="lineCov">   93005477 :               if ((int) j &gt;= lra_constraint_new_regno_start)</span>
<span class="lineNum">    6537 </span>            :                 break;
<span class="lineNum">    6538 </span><span class="lineCov">   50553644 :               if (((int) j &lt; FIRST_PSEUDO_REGISTER || reg_renumber[j] &gt;= 0)</span>
<span class="lineNum">    6539 </span><span class="lineCov">   65000849 :                   &amp;&amp; usage_insns[j].check == curr_usage_insns_check</span>
<span class="lineNum">    6540 </span><span class="lineCov">  147665424 :                   &amp;&amp; (next_usage_insns = usage_insns[j].insns) != NULL_RTX)</span>
<span class="lineNum">    6541 </span>            :                 {
<span class="lineNum">    6542 </span><span class="lineCov">   54660039 :                   if (need_for_split_p (potential_reload_hard_regs, j))</span>
<span class="lineNum">    6543 </span>            :                     {
<span class="lineNum">    6544 </span><span class="lineCov">     103084 :                       if (lra_dump_file != NULL &amp;&amp; head_p)</span>
<span class="lineNum">    6545 </span>            :                         {
<span class="lineNum">    6546 </span><span class="lineNoCov">          0 :                           fprintf (lra_dump_file,</span>
<span class="lineNum">    6547 </span>            :                                    &quot;  ----------------------------------\n&quot;);
<span class="lineNum">    6548 </span><span class="lineNoCov">          0 :                           head_p = false;</span>
<span class="lineNum">    6549 </span>            :                         }
<span class="lineNum">    6550 </span><span class="lineCov">     103084 :                       if (split_reg (false, j, bb_note (curr_bb),</span>
<span class="lineNum">    6551 </span>            :                                      next_usage_insns, NULL))
<span class="lineNum">    6552 </span><span class="lineCov">     103084 :                         change_p = true;</span>
<span class="lineNum">    6553 </span>            :                     }
<span class="lineNum">    6554 </span><span class="lineCov">   54660039 :                   usage_insns[j].check = 0;</span>
<span class="lineNum">    6555 </span>            :                 }
<span class="lineNum">    6556 </span>            :             }
<span class="lineNum">    6557 </span>            :         }
<span class="lineNum">    6558 </span>            :     }
<span class="lineNum">    6559 </span><span class="lineCov">    6919971 :   return change_p;</span>
<span class="lineNum">    6560 </span>            : }
<span class="lineNum">    6561 </span>            : 
<span class="lineNum">    6562 </span>            : /* This value affects EBB forming.  If probability of edge from EBB to
<span class="lineNum">    6563 </span>            :    a BB is not greater than the following value, we don't add the BB
<span class="lineNum">    6564 </span>            :    to EBB.  */
<span class="lineNum">    6565 </span>            : #define EBB_PROBABILITY_CUTOFF \
<span class="lineNum">    6566 </span>            :   ((REG_BR_PROB_BASE * LRA_INHERITANCE_EBB_PROBABILITY_CUTOFF) / 100)
<span class="lineNum">    6567 </span>            : 
<span class="lineNum">    6568 </span>            : /* Current number of inheritance/split iteration.  */
<span class="lineNum">    6569 </span>            : int lra_inheritance_iter;
<span class="lineNum">    6570 </span>            : 
<a name="6571"><span class="lineNum">    6571 </span>            : /* Entry function for inheritance/split pass.  */</a>
<span class="lineNum">    6572 </span>            : void
<span class="lineNum">    6573 </span><span class="lineCov">     881127 : lra_inheritance (void)</span>
<span class="lineNum">    6574 </span>            : {
<span class="lineNum">    6575 </span><span class="lineCov">     881127 :   int i;</span>
<span class="lineNum">    6576 </span><span class="lineCov">     881127 :   basic_block bb, start_bb;</span>
<span class="lineNum">    6577 </span><span class="lineCov">     881127 :   edge e;</span>
<span class="lineNum">    6578 </span>            : 
<span class="lineNum">    6579 </span><span class="lineCov">     881127 :   lra_inheritance_iter++;</span>
<span class="lineNum">    6580 </span><span class="lineCov">     881127 :   if (lra_inheritance_iter &gt; LRA_MAX_INHERITANCE_PASSES)</span>
<span class="lineNum">    6581 </span>            :     return;
<span class="lineNum">    6582 </span><span class="lineCov">     877472 :   timevar_push (TV_LRA_INHERITANCE);</span>
<span class="lineNum">    6583 </span><span class="lineCov">     877472 :   if (lra_dump_file != NULL)</span>
<span class="lineNum">    6584 </span><span class="lineCov">        107 :     fprintf (lra_dump_file, &quot;\n********** Inheritance #%d: **********\n\n&quot;,</span>
<span class="lineNum">    6585 </span>            :              lra_inheritance_iter);
<span class="lineNum">    6586 </span><span class="lineCov">     877472 :   curr_usage_insns_check = 0;</span>
<span class="lineNum">    6587 </span><span class="lineCov">     877472 :   usage_insns = XNEWVEC (struct usage_insns, lra_constraint_new_regno_start);</span>
<span class="lineNum">    6588 </span><span class="lineCov">  112925882 :   for (i = 0; i &lt; lra_constraint_new_regno_start; i++)</span>
<span class="lineNum">    6589 </span><span class="lineCov">  112048410 :     usage_insns[i].check = 0;</span>
<span class="lineNum">    6590 </span><span class="lineCov">     877472 :   bitmap_initialize (&amp;check_only_regs, &amp;reg_obstack);</span>
<span class="lineNum">    6591 </span><span class="lineCov">     877472 :   bitmap_initialize (&amp;invalid_invariant_regs, &amp;reg_obstack);</span>
<span class="lineNum">    6592 </span><span class="lineCov">     877472 :   bitmap_initialize (&amp;live_regs, &amp;reg_obstack);</span>
<span class="lineNum">    6593 </span><span class="lineCov">     877472 :   bitmap_initialize (&amp;temp_bitmap, &amp;reg_obstack);</span>
<span class="lineNum">    6594 </span><span class="lineCov">     877472 :   bitmap_initialize (&amp;ebb_global_regs, &amp;reg_obstack);</span>
<span class="lineNum">    6595 </span><span class="lineCov">    7797443 :   FOR_EACH_BB_FN (bb, cfun)</span>
<span class="lineNum">    6596 </span>            :     {
<span class="lineNum">    6597 </span><span class="lineCov">    6919971 :       start_bb = bb;</span>
<span class="lineNum">    6598 </span><span class="lineCov">    6919971 :       if (lra_dump_file != NULL)</span>
<span class="lineNum">    6599 </span><span class="lineCov">        668 :         fprintf (lra_dump_file, &quot;EBB&quot;);</span>
<span class="lineNum">    6600 </span>            :       /* Form a EBB starting with BB.  */
<span class="lineNum">    6601 </span><span class="lineCov">    6919971 :       bitmap_clear (&amp;ebb_global_regs);</span>
<span class="lineNum">    6602 </span><span class="lineCov">    6919971 :       bitmap_ior_into (&amp;ebb_global_regs, df_get_live_in (bb));</span>
<span class="lineNum">    6603 </span><span class="lineCov">   10350098 :       for (;;)</span>
<span class="lineNum">    6604 </span>            :         {
<span class="lineNum">    6605 </span><span class="lineCov">   10350098 :           if (lra_dump_file != NULL)</span>
<span class="lineNum">    6606 </span><span class="lineCov">        944 :             fprintf (lra_dump_file, &quot; %d&quot;, bb-&gt;index);</span>
<span class="lineNum">    6607 </span><span class="lineCov">   10350098 :           if (bb-&gt;next_bb == EXIT_BLOCK_PTR_FOR_FN (cfun)</span>
<span class="lineNum">    6608 </span><span class="lineCov">    9472626 :               || LABEL_P (BB_HEAD (bb-&gt;next_bb)))</span>
<span class="lineNum">    6609 </span>            :             break;
<span class="lineNum">    6610 </span><span class="lineCov">    4683031 :           e = find_fallthru_edge (bb-&gt;succs);</span>
<span class="lineNum">    6611 </span><span class="lineCov">    4683031 :           if (! e)</span>
<span class="lineNum">    6612 </span>            :             break;
<span class="lineNum">    6613 </span><span class="lineCov">    4683031 :           if (e-&gt;probability.initialized_p ()</span>
<span class="lineNum">    6614 </span><span class="lineCov">    4683031 :               &amp;&amp; e-&gt;probability.to_reg_br_prob_base () &lt; EBB_PROBABILITY_CUTOFF)</span>
<span class="lineNum">    6615 </span>            :             break;
<span class="lineNum">    6616 </span><span class="lineCov">    3430127 :           bb = bb-&gt;next_bb;</span>
<span class="lineNum">    6617 </span>            :         }
<span class="lineNum">    6618 </span><span class="lineCov">    6919971 :       bitmap_ior_into (&amp;ebb_global_regs, df_get_live_out (bb));</span>
<span class="lineNum">    6619 </span><span class="lineCov">    6919971 :       if (lra_dump_file != NULL)</span>
<span class="lineNum">    6620 </span><span class="lineCov">        668 :         fprintf (lra_dump_file, &quot;\n&quot;);</span>
<span class="lineNum">    6621 </span><span class="lineCov">    6919971 :       if (inherit_in_ebb (BB_HEAD (start_bb), BB_END (bb)))</span>
<span class="lineNum">    6622 </span>            :         /* Remember that the EBB head and tail can change in
<span class="lineNum">    6623 </span>            :            inherit_in_ebb.  */
<span class="lineNum">    6624 </span><span class="lineCov">     315129 :         update_ebb_live_info (BB_HEAD (start_bb), BB_END (bb));</span>
<span class="lineNum">    6625 </span>            :     }
<span class="lineNum">    6626 </span><span class="lineCov">     877472 :   bitmap_clear (&amp;ebb_global_regs);</span>
<span class="lineNum">    6627 </span><span class="lineCov">     877472 :   bitmap_clear (&amp;temp_bitmap);</span>
<span class="lineNum">    6628 </span><span class="lineCov">     877472 :   bitmap_clear (&amp;live_regs);</span>
<span class="lineNum">    6629 </span><span class="lineCov">     877472 :   bitmap_clear (&amp;invalid_invariant_regs);</span>
<span class="lineNum">    6630 </span><span class="lineCov">     877472 :   bitmap_clear (&amp;check_only_regs);</span>
<span class="lineNum">    6631 </span><span class="lineCov">     877472 :   free (usage_insns);</span>
<span class="lineNum">    6632 </span>            : 
<span class="lineNum">    6633 </span><span class="lineCov">     877472 :   timevar_pop (TV_LRA_INHERITANCE);</span>
<span class="lineNum">    6634 </span>            : }
<span class="lineNum">    6635 </span>            : 
<span class="lineNum">    6636 </span>            : 
<span class="lineNum">    6637 </span>            : 
<span class="lineNum">    6638 </span>            : /* This page contains code to undo failed inheritance/split
<span class="lineNum">    6639 </span>            :    transformations.  */
<span class="lineNum">    6640 </span>            : 
<span class="lineNum">    6641 </span>            : /* Current number of iteration undoing inheritance/split.  */
<span class="lineNum">    6642 </span>            : int lra_undo_inheritance_iter;
<span class="lineNum">    6643 </span>            : 
<span class="lineNum">    6644 </span>            : /* Fix BB live info LIVE after removing pseudos created on pass doing
<a name="6645"><span class="lineNum">    6645 </span>            :    inheritance/split which are REMOVED_PSEUDOS.  */</a>
<span class="lineNum">    6646 </span>            : static void
<span class="lineNum">    6647 </span><span class="lineCov">   20700196 : fix_bb_live_info (bitmap live, bitmap removed_pseudos)</span>
<span class="lineNum">    6648 </span>            : {
<span class="lineNum">    6649 </span><span class="lineCov">   20700196 :   unsigned int regno;</span>
<span class="lineNum">    6650 </span><span class="lineCov">   20700196 :   bitmap_iterator bi;</span>
<span class="lineNum">    6651 </span>            : 
<span class="lineNum">    6652 </span><span class="lineCov">  728645342 :   EXECUTE_IF_SET_IN_BITMAP (removed_pseudos, 0, regno, bi)</span>
<span class="lineNum">    6653 </span><span class="lineCov">  707945146 :     if (bitmap_clear_bit (live, regno)</span>
<span class="lineNum">    6654 </span><span class="lineCov">  707945146 :         &amp;&amp; REG_P (lra_reg_info[regno].restore_rtx))</span>
<span class="lineNum">    6655 </span><span class="lineCov">   13780068 :       bitmap_set_bit (live, REGNO (lra_reg_info[regno].restore_rtx));</span>
<span class="lineNum">    6656 </span><span class="lineCov">   20700196 : }</span>
<span class="lineNum">    6657 </span>            : 
<span class="lineNum">    6658 </span>            : /* Return regno of the (subreg of) REG. Otherwise, return a negative
<a name="6659"><span class="lineNum">    6659 </span>            :    number.  */</a>
<span class="lineNum">    6660 </span>            : static int
<span class="lineNum">    6661 </span><span class="lineNoCov">          0 : get_regno (rtx reg)</span>
<span class="lineNum">    6662 </span>            : {
<span class="lineNum">    6663 </span><span class="lineNoCov">          0 :   if (GET_CODE (reg) == SUBREG)</span>
<span class="lineNum">    6664 </span><span class="lineCov">     282066 :     reg = SUBREG_REG (reg);</span>
<span class="lineNum">    6665 </span><span class="lineCov">   37697961 :   if (REG_P (reg))</span>
<span class="lineNum">    6666 </span><span class="lineCov">   45395765 :     return REGNO (reg);</span>
<span class="lineNum">    6667 </span>            :   return -1;
<span class="lineNum">    6668 </span>            : }
<span class="lineNum">    6669 </span>            : 
<span class="lineNum">    6670 </span>            : /* Delete a move INSN with destination reg DREGNO and a previous
<span class="lineNum">    6671 </span>            :    clobber insn with the same regno.  The inheritance/split code can
<span class="lineNum">    6672 </span>            :    generate moves with preceding clobber and when we delete such moves
<span class="lineNum">    6673 </span>            :    we should delete the clobber insn too to keep the correct life
<a name="6674"><span class="lineNum">    6674 </span>            :    info.  */</a>
<span class="lineNum">    6675 </span>            : static void
<span class="lineNum">    6676 </span><span class="lineCov">     668121 : delete_move_and_clobber (rtx_insn *insn, int dregno)</span>
<span class="lineNum">    6677 </span>            : {
<span class="lineNum">    6678 </span><span class="lineCov">     668121 :   rtx_insn *prev_insn = PREV_INSN (insn);</span>
<span class="lineNum">    6679 </span>            : 
<span class="lineNum">    6680 </span><span class="lineCov">     668121 :   lra_set_insn_deleted (insn);</span>
<span class="lineNum">    6681 </span><span class="lineCov">     668121 :   lra_assert (dregno &gt;= 0);</span>
<span class="lineNum">    6682 </span><span class="lineCov">     668121 :   if (prev_insn != NULL &amp;&amp; NONDEBUG_INSN_P (prev_insn)</span>
<span class="lineNum">    6683 </span><span class="lineCov">     535920 :       &amp;&amp; GET_CODE (PATTERN (prev_insn)) == CLOBBER</span>
<span class="lineNum">    6684 </span><span class="lineCov">     673572 :       &amp;&amp; dregno == get_regno (XEXP (PATTERN (prev_insn), 0)))</span>
<span class="lineNum">    6685 </span><span class="lineNoCov">          0 :     lra_set_insn_deleted (prev_insn);</span>
<span class="lineNum">    6686 </span><span class="lineCov">     668121 : }</span>
<span class="lineNum">    6687 </span>            : 
<span class="lineNum">    6688 </span>            : /* Remove inheritance/split pseudos which are in REMOVE_PSEUDOS and
<span class="lineNum">    6689 </span>            :    return true if we did any change.  The undo transformations for
<span class="lineNum">    6690 </span>            :    inheritance looks like
<span class="lineNum">    6691 </span>            :       i &lt;- i2
<span class="lineNum">    6692 </span>            :       p &lt;- i   =&gt;   p &lt;- i2
<span class="lineNum">    6693 </span>            :    or removing
<span class="lineNum">    6694 </span>            :       p &lt;- i, i &lt;- p, and i &lt;- i3
<span class="lineNum">    6695 </span>            :    where p is original pseudo from which inheritance pseudo i was
<span class="lineNum">    6696 </span>            :    created, i and i3 are removed inheritance pseudos, i2 is another
<span class="lineNum">    6697 </span>            :    not removed inheritance pseudo.  All split pseudos or other
<span class="lineNum">    6698 </span>            :    occurrences of removed inheritance pseudos are changed on the
<span class="lineNum">    6699 </span>            :    corresponding original pseudos.
<span class="lineNum">    6700 </span>            : 
<span class="lineNum">    6701 </span>            :    The function also schedules insns changed and created during
<span class="lineNum">    6702 </span>            :    inheritance/split pass for processing by the subsequent constraint
<a name="6703"><span class="lineNum">    6703 </span>            :    pass.  */</a>
<span class="lineNum">    6704 </span>            : static bool
<span class="lineNum">    6705 </span><span class="lineCov">     877472 : remove_inheritance_pseudos (bitmap remove_pseudos)</span>
<span class="lineNum">    6706 </span>            : {
<span class="lineNum">    6707 </span><span class="lineCov">     877472 :   basic_block bb;</span>
<span class="lineNum">    6708 </span><span class="lineCov">     877472 :   int regno, sregno, prev_sregno, dregno;</span>
<span class="lineNum">    6709 </span><span class="lineCov">     877472 :   rtx restore_rtx;</span>
<span class="lineNum">    6710 </span><span class="lineCov">     877472 :   rtx set, prev_set;</span>
<span class="lineNum">    6711 </span><span class="lineCov">     877472 :   rtx_insn *prev_insn;</span>
<span class="lineNum">    6712 </span><span class="lineCov">     877472 :   bool change_p, done_p;</span>
<span class="lineNum">    6713 </span>            : 
<span class="lineNum">    6714 </span><span class="lineCov">     877472 :   change_p = ! bitmap_empty_p (remove_pseudos);</span>
<span class="lineNum">    6715 </span>            :   /* We can not finish the function right away if CHANGE_P is true
<span class="lineNum">    6716 </span>            :      because we need to marks insns affected by previous
<span class="lineNum">    6717 </span>            :      inheritance/split pass for processing by the subsequent
<span class="lineNum">    6718 </span>            :      constraint pass.  */
<span class="lineNum">    6719 </span><span class="lineCov">   11227570 :   FOR_EACH_BB_FN (bb, cfun)</span>
<span class="lineNum">    6720 </span>            :     {
<span class="lineNum">    6721 </span><span class="lineCov">   10350098 :       fix_bb_live_info (df_get_live_in (bb), remove_pseudos);</span>
<span class="lineNum">    6722 </span><span class="lineCov">   10350098 :       fix_bb_live_info (df_get_live_out (bb), remove_pseudos);</span>
<span class="lineNum">    6723 </span><span class="lineCov">  134418424 :       FOR_BB_INSNS_REVERSE (bb, curr_insn)</span>
<span class="lineNum">    6724 </span>            :         {
<span class="lineNum">    6725 </span><span class="lineCov">  124068326 :           if (! INSN_P (curr_insn))</span>
<span class="lineNum">    6726 </span>            :             continue;
<span class="lineNum">    6727 </span><span class="lineCov">  104136674 :           done_p = false;</span>
<span class="lineNum">    6728 </span><span class="lineCov">  104136674 :           sregno = dregno = -1;</span>
<span class="lineNum">    6729 </span><span class="lineCov">   26259724 :           if (change_p &amp;&amp; NONDEBUG_INSN_P (curr_insn)</span>
<span class="lineNum">    6730 </span><span class="lineCov">  123214199 :               &amp;&amp; (set = single_set (curr_insn)) != NULL_RTX)</span>
<span class="lineNum">    6731 </span>            :             {
<span class="lineNum">    6732 </span><span class="lineCov">   18386839 :               dregno = get_regno (SET_DEST (set));</span>
<span class="lineNum">    6733 </span><span class="lineCov">   18386839 :               sregno = get_regno (SET_SRC (set));</span>
<span class="lineNum">    6734 </span>            :             }
<span class="lineNum">    6735 </span>            : 
<span class="lineNum">    6736 </span><span class="lineCov">  104136674 :           if (sregno &gt;= 0 &amp;&amp; dregno &gt;= 0)</span>
<span class="lineNum">    6737 </span>            :             {
<span class="lineNum">    6738 </span><span class="lineCov">    6294652 :               if (bitmap_bit_p (remove_pseudos, dregno)</span>
<span class="lineNum">    6739 </span><span class="lineCov">    6294652 :                   &amp;&amp; ! REG_P (lra_reg_info[dregno].restore_rtx))</span>
<span class="lineNum">    6740 </span>            :                 {
<span class="lineNum">    6741 </span>            :                   /* invariant inheritance pseudo &lt;- original pseudo */
<span class="lineNum">    6742 </span><span class="lineCov">       2012 :                   if (lra_dump_file != NULL)</span>
<span class="lineNum">    6743 </span>            :                     {
<span class="lineNum">    6744 </span><span class="lineNoCov">          0 :                       fprintf (lra_dump_file, &quot;       Removing invariant inheritance:\n&quot;);</span>
<span class="lineNum">    6745 </span><span class="lineNoCov">          0 :                       dump_insn_slim (lra_dump_file, curr_insn);</span>
<span class="lineNum">    6746 </span><span class="lineNoCov">          0 :                       fprintf (lra_dump_file, &quot;\n&quot;);</span>
<span class="lineNum">    6747 </span>            :                     }
<span class="lineNum">    6748 </span><span class="lineCov">       2012 :                   delete_move_and_clobber (curr_insn, dregno);</span>
<span class="lineNum">    6749 </span><span class="lineCov">       2012 :                   done_p = true;</span>
<span class="lineNum">    6750 </span>            :                 }
<span class="lineNum">    6751 </span><span class="lineCov">    6292640 :               else if (bitmap_bit_p (remove_pseudos, sregno)</span>
<span class="lineNum">    6752 </span><span class="lineCov">    6292640 :                        &amp;&amp; ! REG_P (lra_reg_info[sregno].restore_rtx))</span>
<span class="lineNum">    6753 </span>            :                 {
<span class="lineNum">    6754 </span>            :                   /* reload pseudo &lt;- invariant inheritance pseudo */
<span class="lineNum">    6755 </span><span class="lineCov">       2012 :                   start_sequence ();</span>
<span class="lineNum">    6756 </span>            :                   /* We can not just change the source.  It might be
<span class="lineNum">    6757 </span>            :                      an insn different from the move.  */
<span class="lineNum">    6758 </span><span class="lineCov">       2012 :                   emit_insn (lra_reg_info[sregno].restore_rtx);</span>
<span class="lineNum">    6759 </span><span class="lineCov">       2012 :                   rtx_insn *new_insns = get_insns ();</span>
<span class="lineNum">    6760 </span><span class="lineCov">       2012 :                   end_sequence ();</span>
<span class="lineNum">    6761 </span><span class="lineCov">       2012 :                   lra_assert (single_set (new_insns) != NULL</span>
<span class="lineNum">    6762 </span>            :                               &amp;&amp; SET_DEST (set) == SET_DEST (single_set (new_insns)));
<span class="lineNum">    6763 </span><span class="lineCov">       2012 :                   lra_process_new_insns (curr_insn, NULL, new_insns,</span>
<span class="lineNum">    6764 </span>            :                                          &quot;Changing reload&lt;-invariant inheritance&quot;);
<span class="lineNum">    6765 </span><span class="lineCov">       2012 :                   delete_move_and_clobber (curr_insn, dregno);</span>
<span class="lineNum">    6766 </span><span class="lineCov">       2012 :                   done_p = true;</span>
<span class="lineNum">    6767 </span>            :                 }
<span class="lineNum">    6768 </span><span class="lineCov">    6290628 :               else if ((bitmap_bit_p (remove_pseudos, sregno)</span>
<span class="lineNum">    6769 </span><span class="lineCov">     800342 :                         &amp;&amp; (get_regno (lra_reg_info[sregno].restore_rtx) == dregno</span>
<span class="lineNum">    6770 </span><span class="lineCov">     377393 :                             || (bitmap_bit_p (remove_pseudos, dregno)</span>
<span class="lineNum">    6771 </span><span class="lineCov">     134518 :                                 &amp;&amp; get_regno (lra_reg_info[sregno].restore_rtx) &gt;= 0</span>
<span class="lineNum">    6772 </span><span class="lineCov">      67259 :                                 &amp;&amp; (get_regno (lra_reg_info[sregno].restore_rtx)</span>
<span class="lineNum">    6773 </span><span class="lineCov">     134518 :                                     == get_regno (lra_reg_info[dregno].restore_rtx)))))</span>
<span class="lineNum">    6774 </span><span class="lineCov">    6600762 :                        || (bitmap_bit_p (remove_pseudos, dregno)</span>
<span class="lineNum">    6775 </span><span class="lineCov">     416074 :                            &amp;&amp; get_regno (lra_reg_info[dregno].restore_rtx) == sregno))</span>
<span class="lineNum">    6776 </span>            :                 /* One of the following cases:
<span class="lineNum">    6777 </span>            :                      original &lt;- removed inheritance pseudo
<span class="lineNum">    6778 </span>            :                      removed inherit pseudo &lt;- another removed inherit pseudo
<span class="lineNum">    6779 </span>            :                      removed inherit pseudo &lt;- original pseudo
<span class="lineNum">    6780 </span>            :                    Or
<span class="lineNum">    6781 </span>            :                      removed_split_pseudo &lt;- original_reg
<span class="lineNum">    6782 </span>            :                      original_reg &lt;- removed_split_pseudo */
<span class="lineNum">    6783 </span>            :                 {
<span class="lineNum">    6784 </span><span class="lineCov">     129072 :                   if (lra_dump_file != NULL)</span>
<span class="lineNum">    6785 </span>            :                     {
<span class="lineNum">    6786 </span><span class="lineNoCov">          0 :                       fprintf (lra_dump_file, &quot;       Removing %s:\n&quot;,</span>
<span class="lineNum">    6787 </span><span class="lineNoCov">          0 :                                bitmap_bit_p (&amp;lra_split_regs, sregno)</span>
<span class="lineNum">    6788 </span><span class="lineNoCov">          0 :                                || bitmap_bit_p (&amp;lra_split_regs, dregno)</span>
<span class="lineNum">    6789 </span>            :                                ? &quot;split&quot; : &quot;inheritance&quot;);
<span class="lineNum">    6790 </span><span class="lineNoCov">          0 :                       dump_insn_slim (lra_dump_file, curr_insn);</span>
<span class="lineNum">    6791 </span>            :                     }
<span class="lineNum">    6792 </span><span class="lineCov">     129072 :                   delete_move_and_clobber (curr_insn, dregno);</span>
<span class="lineNum">    6793 </span><span class="lineCov">     129072 :                   done_p = true;</span>
<span class="lineNum">    6794 </span>            :                 }
<span class="lineNum">    6795 </span><span class="lineCov">    6161556 :               else if (bitmap_bit_p (remove_pseudos, sregno)</span>
<span class="lineNum">    6796 </span><span class="lineCov">    6161556 :                        &amp;&amp; bitmap_bit_p (&amp;lra_inheritance_pseudos, sregno))</span>
<span class="lineNum">    6797 </span>            :                 {
<span class="lineNum">    6798 </span>            :                   /* Search the following pattern:
<span class="lineNum">    6799 </span>            :                        inherit_or_split_pseudo1 &lt;- inherit_or_split_pseudo2
<span class="lineNum">    6800 </span>            :                        original_pseudo &lt;- inherit_or_split_pseudo1
<span class="lineNum">    6801 </span>            :                     where the 2nd insn is the current insn and
<span class="lineNum">    6802 </span>            :                     inherit_or_split_pseudo2 is not removed.  If it is found,
<span class="lineNum">    6803 </span>            :                     change the current insn onto:
<span class="lineNum">    6804 </span>            :                        original_pseudo &lt;- inherit_or_split_pseudo2.  */
<span class="lineNum">    6805 </span><span class="lineCov">     738267 :                   for (prev_insn = PREV_INSN (curr_insn);</span>
<span class="lineNum">    6806 </span><span class="lineCov">     428133 :                        prev_insn != NULL_RTX &amp;&amp; ! NONDEBUG_INSN_P (prev_insn);</span>
<span class="lineNum">    6807 </span><span class="lineCov">     235998 :                        prev_insn = PREV_INSN (prev_insn))</span>
<span class="lineNum">    6808 </span>            :                     ;
<span class="lineNum">    6809 </span><span class="lineCov">     620268 :                   if (prev_insn != NULL_RTX &amp;&amp; BLOCK_FOR_INSN (prev_insn) == bb</span>
<span class="lineNum">    6810 </span><span class="lineCov">     293885 :                       &amp;&amp; (prev_set = single_set (prev_insn)) != NULL_RTX</span>
<span class="lineNum">    6811 </span>            :                       /* There should be no subregs in insn we are
<span class="lineNum">    6812 </span>            :                          searching because only the original reg might
<span class="lineNum">    6813 </span>            :                          be in subreg when we changed the mode of
<span class="lineNum">    6814 </span>            :                          load/store for splitting.  */
<span class="lineNum">    6815 </span><span class="lineCov">     286985 :                       &amp;&amp; REG_P (SET_DEST (prev_set))</span>
<span class="lineNum">    6816 </span><span class="lineCov">     221012 :                       &amp;&amp; REG_P (SET_SRC (prev_set))</span>
<span class="lineNum">    6817 </span><span class="lineCov">     363894 :                       &amp;&amp; (int) REGNO (SET_DEST (prev_set)) == sregno</span>
<span class="lineNum">    6818 </span><span class="lineCov">     243336 :                       &amp;&amp; ((prev_sregno = REGNO (SET_SRC (prev_set)))</span>
<span class="lineNum">    6819 </span>            :                           &gt;= FIRST_PSEUDO_REGISTER)
<span class="lineNum">    6820 </span><span class="lineCov">     121668 :                       &amp;&amp; (lra_reg_info[prev_sregno].restore_rtx == NULL_RTX</span>
<span class="lineNum">    6821 </span><span class="lineCov">      89870 :                           ||</span>
<span class="lineNum">    6822 </span>            :                           /* As we consider chain of inheritance or
<span class="lineNum">    6823 </span>            :                              splitting described in above comment we should
<span class="lineNum">    6824 </span>            :                              check that sregno and prev_sregno were
<span class="lineNum">    6825 </span>            :                              inheritance/split pseudos created from the
<span class="lineNum">    6826 </span>            :                              same original regno.  */
<span class="lineNum">    6827 </span><span class="lineCov">     179740 :                           (get_regno (lra_reg_info[sregno].restore_rtx) &gt;= 0</span>
<span class="lineNum">    6828 </span><span class="lineCov">      89870 :                            &amp;&amp; (get_regno (lra_reg_info[sregno].restore_rtx)</span>
<span class="lineNum">    6829 </span><span class="lineCov">     179740 :                                == get_regno (lra_reg_info[prev_sregno].restore_rtx))))</span>
<span class="lineNum">    6830 </span><span class="lineCov">     431802 :                       &amp;&amp; ! bitmap_bit_p (remove_pseudos, prev_sregno))</span>
<span class="lineNum">    6831 </span>            :                     {
<span class="lineNum">    6832 </span><span class="lineCov">      61649 :                       lra_assert (GET_MODE (SET_SRC (prev_set))</span>
<span class="lineNum">    6833 </span>            :                                   == GET_MODE (regno_reg_rtx[sregno]));
<span class="lineNum">    6834 </span>            :                       /* Although we have a single set, the insn can
<span class="lineNum">    6835 </span>            :                          contain more one sregno register occurrence
<span class="lineNum">    6836 </span>            :                          as a source.  Change all occurrences.  */
<span class="lineNum">    6837 </span><span class="lineCov">      61649 :                       lra_substitute_pseudo_within_insn (curr_insn, sregno,</span>
<span class="lineNum">    6838 </span>            :                                                          SET_SRC (prev_set),
<span class="lineNum">    6839 </span>            :                                                          false);
<span class="lineNum">    6840 </span>            :                       /* As we are finishing with processing the insn
<span class="lineNum">    6841 </span>            :                          here, check the destination too as it might
<span class="lineNum">    6842 </span>            :                          inheritance pseudo for another pseudo.  */
<span class="lineNum">    6843 </span><span class="lineCov">      61649 :                       if (bitmap_bit_p (remove_pseudos, dregno)</span>
<span class="lineNum">    6844 </span><span class="lineNoCov">          0 :                           &amp;&amp; bitmap_bit_p (&amp;lra_inheritance_pseudos, dregno)</span>
<span class="lineNum">    6845 </span><span class="lineCov">      61649 :                           &amp;&amp; (restore_rtx</span>
<span class="lineNum">    6846 </span><span class="lineNoCov">          0 :                               = lra_reg_info[dregno].restore_rtx) != NULL_RTX)</span>
<span class="lineNum">    6847 </span>            :                         {
<span class="lineNum">    6848 </span><span class="lineNoCov">          0 :                           if (GET_CODE (SET_DEST (set)) == SUBREG)</span>
<span class="lineNum">    6849 </span><span class="lineNoCov">          0 :                             SUBREG_REG (SET_DEST (set)) = restore_rtx;</span>
<span class="lineNum">    6850 </span>            :                           else
<span class="lineNum">    6851 </span><span class="lineNoCov">          0 :                             SET_DEST (set) = restore_rtx;</span>
<span class="lineNum">    6852 </span>            :                         }
<span class="lineNum">    6853 </span><span class="lineCov">      61649 :                       lra_push_insn_and_update_insn_regno_info (curr_insn);</span>
<span class="lineNum">    6854 </span><span class="lineCov">      61649 :                       lra_set_used_insn_alternative_by_uid</span>
<span class="lineNum">    6855 </span><span class="lineCov">      61649 :                         (INSN_UID (curr_insn), LRA_UNKNOWN_ALT);</span>
<span class="lineNum">    6856 </span><span class="lineCov">      61649 :                       done_p = true;</span>
<span class="lineNum">    6857 </span><span class="lineCov">      61649 :                       if (lra_dump_file != NULL)</span>
<span class="lineNum">    6858 </span>            :                         {
<span class="lineNum">    6859 </span><span class="lineNoCov">          0 :                           fprintf (lra_dump_file, &quot;    Change reload insn:\n&quot;);</span>
<span class="lineNum">    6860 </span><span class="lineNoCov">          0 :                           dump_insn_slim (lra_dump_file, curr_insn);</span>
<span class="lineNum">    6861 </span>            :                         }
<span class="lineNum">    6862 </span>            :                     }
<span class="lineNum">    6863 </span>            :                 }
<span class="lineNum">    6864 </span>            :             }
<span class="lineNum">    6865 </span><span class="lineCov">  104136674 :           if (! done_p)</span>
<span class="lineNum">    6866 </span>            :             {
<span class="lineNum">    6867 </span><span class="lineCov">  103941929 :               struct lra_insn_reg *reg;</span>
<span class="lineNum">    6868 </span><span class="lineCov">  103941929 :               bool restored_regs_p = false;</span>
<span class="lineNum">    6869 </span><span class="lineCov">  103941929 :               bool kept_regs_p = false;</span>
<span class="lineNum">    6870 </span>            : 
<span class="lineNum">    6871 </span><span class="lineCov">  103941929 :               curr_id = lra_get_insn_recog_data (curr_insn);</span>
<span class="lineNum">    6872 </span><span class="lineCov">  215733634 :               for (reg = curr_id-&gt;regs; reg != NULL; reg = reg-&gt;next)</span>
<span class="lineNum">    6873 </span>            :                 {
<span class="lineNum">    6874 </span><span class="lineCov">  111791705 :                   regno = reg-&gt;regno;</span>
<span class="lineNum">    6875 </span><span class="lineCov">  111791705 :                   restore_rtx = lra_reg_info[regno].restore_rtx;</span>
<span class="lineNum">    6876 </span><span class="lineCov">  111791705 :                   if (restore_rtx != NULL_RTX)</span>
<span class="lineNum">    6877 </span>            :                     {
<span class="lineNum">    6878 </span><span class="lineCov">    3645758 :                       if (change_p &amp;&amp; bitmap_bit_p (remove_pseudos, regno))</span>
<span class="lineNum">    6879 </span>            :                         {
<span class="lineNum">    6880 </span><span class="lineCov">     525438 :                           lra_substitute_pseudo_within_insn</span>
<span class="lineNum">    6881 </span><span class="lineCov">     525438 :                             (curr_insn, regno, restore_rtx, false);</span>
<span class="lineNum">    6882 </span><span class="lineCov">     525438 :                           restored_regs_p = true;</span>
<span class="lineNum">    6883 </span>            :                         }
<span class="lineNum">    6884 </span>            :                       else
<span class="lineNum">    6885 </span>            :                         kept_regs_p = true;
<span class="lineNum">    6886 </span>            :                     }
<span class="lineNum">    6887 </span>            :                 }
<span class="lineNum">    6888 </span><span class="lineCov">  103941929 :               if (NONDEBUG_INSN_P (curr_insn) &amp;&amp; kept_regs_p)</span>
<span class="lineNum">    6889 </span>            :                 {
<span class="lineNum">    6890 </span>            :                   /* The instruction has changed since the previous
<span class="lineNum">    6891 </span>            :                      constraints pass.  */
<span class="lineNum">    6892 </span><span class="lineCov">    2745052 :                   lra_push_insn_and_update_insn_regno_info (curr_insn);</span>
<span class="lineNum">    6893 </span><span class="lineCov">    2745052 :                   lra_set_used_insn_alternative_by_uid</span>
<span class="lineNum">    6894 </span><span class="lineCov">    2745052 :                     (INSN_UID (curr_insn), LRA_UNKNOWN_ALT);</span>
<span class="lineNum">    6895 </span>            :                 }
<span class="lineNum">    6896 </span><span class="lineCov">  101196877 :               else if (restored_regs_p)</span>
<span class="lineNum">    6897 </span>            :                 /* The instruction has been restored to the form that
<span class="lineNum">    6898 </span>            :                    it had during the previous constraints pass.  */
<span class="lineNum">    6899 </span><span class="lineCov">     402918 :                 lra_update_insn_regno_info (curr_insn);</span>
<span class="lineNum">    6900 </span><span class="lineCov">  103941929 :               if (restored_regs_p &amp;&amp; lra_dump_file != NULL)</span>
<span class="lineNum">    6901 </span>            :                 {
<span class="lineNum">    6902 </span><span class="lineNoCov">          0 :                   fprintf (lra_dump_file, &quot;   Insn after restoring regs:\n&quot;);</span>
<span class="lineNum">    6903 </span><span class="lineNoCov">          0 :                   dump_insn_slim (lra_dump_file, curr_insn);</span>
<span class="lineNum">    6904 </span>            :                 }
<span class="lineNum">    6905 </span>            :             }
<span class="lineNum">    6906 </span>            :         }
<span class="lineNum">    6907 </span>            :     }
<span class="lineNum">    6908 </span><span class="lineCov">     877472 :   return change_p;</span>
<span class="lineNum">    6909 </span>            : }
<span class="lineNum">    6910 </span>            : 
<span class="lineNum">    6911 </span>            : /* If optional reload pseudos failed to get a hard register or was not
<span class="lineNum">    6912 </span>            :    inherited, it is better to remove optional reloads.  We do this
<span class="lineNum">    6913 </span>            :    transformation after undoing inheritance to figure out necessity to
<span class="lineNum">    6914 </span>            :    remove optional reloads easier.  Return true if we do any
<a name="6915"><span class="lineNum">    6915 </span>            :    change.  */</a>
<span class="lineNum">    6916 </span>            : static bool
<span class="lineNum">    6917 </span><span class="lineCov">     877472 : undo_optional_reloads (void)</span>
<span class="lineNum">    6918 </span>            : {
<span class="lineNum">    6919 </span><span class="lineCov">     877472 :   bool change_p, keep_p;</span>
<span class="lineNum">    6920 </span><span class="lineCov">     877472 :   unsigned int regno, uid;</span>
<span class="lineNum">    6921 </span><span class="lineCov">     877472 :   bitmap_iterator bi, bi2;</span>
<span class="lineNum">    6922 </span><span class="lineCov">     877472 :   rtx_insn *insn;</span>
<span class="lineNum">    6923 </span><span class="lineCov">     877472 :   rtx set, src, dest;</span>
<span class="lineNum">    6924 </span><span class="lineCov">     877472 :   auto_bitmap removed_optional_reload_pseudos (&amp;reg_obstack);</span>
<span class="lineNum">    6925 </span>            : 
<span class="lineNum">    6926 </span><span class="lineCov">    1754944 :   bitmap_copy (removed_optional_reload_pseudos, &amp;lra_optional_reload_pseudos);</span>
<span class="lineNum">    6927 </span><span class="lineCov">    1851960 :   EXECUTE_IF_SET_IN_BITMAP (&amp;lra_optional_reload_pseudos, 0, regno, bi)</span>
<span class="lineNum">    6928 </span>            :     {
<span class="lineNum">    6929 </span><span class="lineCov">     974488 :       keep_p = false;</span>
<span class="lineNum">    6930 </span>            :       /* Keep optional reloads from previous subpasses.  */
<span class="lineNum">    6931 </span><span class="lineCov">     974488 :       if (lra_reg_info[regno].restore_rtx == NULL_RTX</span>
<span class="lineNum">    6932 </span>            :           /* If the original pseudo changed its allocation, just
<span class="lineNum">    6933 </span>            :              removing the optional pseudo is dangerous as the original
<span class="lineNum">    6934 </span>            :              pseudo will have longer live range.  */
<span class="lineNum">    6935 </span><span class="lineCov">     974488 :           || reg_renumber[REGNO (lra_reg_info[regno].restore_rtx)] &gt;= 0)</span>
<span class="lineNum">    6936 </span>            :         keep_p = true;
<span class="lineNum">    6937 </span><span class="lineCov">     612937 :       else if (reg_renumber[regno] &gt;= 0)</span>
<span class="lineNum">    6938 </span><span class="lineCov">    1712225 :         EXECUTE_IF_SET_IN_BITMAP (&amp;lra_reg_info[regno].insn_bitmap, 0, uid, bi2)</span>
<span class="lineNum">    6939 </span>            :           {
<span class="lineNum">    6940 </span><span class="lineCov">    1247596 :             insn = lra_insn_recog_data[uid]-&gt;insn;</span>
<span class="lineNum">    6941 </span><span class="lineCov">    1247596 :             if ((set = single_set (insn)) == NULL_RTX)</span>
<span class="lineNum">    6942 </span>            :               continue;
<span class="lineNum">    6943 </span><span class="lineCov">    1242051 :             src = SET_SRC (set);</span>
<span class="lineNum">    6944 </span><span class="lineCov">    1242051 :             dest = SET_DEST (set);</span>
<span class="lineNum">    6945 </span><span class="lineCov">    1242051 :             if (! REG_P (src) || ! REG_P (dest))</span>
<span class="lineNum">    6946 </span>            :               continue;
<span class="lineNum">    6947 </span><span class="lineCov">     656515 :             if (REGNO (dest) == regno</span>
<span class="lineNum">    6948 </span>            :                 /* Ignore insn for optional reloads itself.  */
<span class="lineNum">    6949 </span><span class="lineCov">    1760778 :                 &amp;&amp; REGNO (lra_reg_info[regno].restore_rtx) != REGNO (src)</span>
<span class="lineNum">    6950 </span>            :                 /* Check only inheritance on last inheritance pass.  */
<span class="lineNum">    6951 </span><span class="lineCov">     252902 :                 &amp;&amp; (int) REGNO (src) &gt;= new_regno_start</span>
<span class="lineNum">    6952 </span>            :                 /* Check that the optional reload was inherited.  */
<span class="lineNum">    6953 </span><span class="lineCov">     909417 :                 &amp;&amp; bitmap_bit_p (&amp;lra_inheritance_pseudos, REGNO (src)))</span>
<span class="lineNum">    6954 </span>            :               {
<span class="lineNum">    6955 </span>            :                 keep_p = true;
<span class="lineNum">    6956 </span>            :                 break;
<span class="lineNum">    6957 </span>            :               }
<span class="lineNum">    6958 </span>            :           }
<span class="lineNum">    6959 </span><span class="lineCov">     952631 :       if (keep_p)</span>
<span class="lineNum">    6960 </span>            :         {
<span class="lineNum">    6961 </span><span class="lineCov">     976004 :           bitmap_clear_bit (removed_optional_reload_pseudos, regno);</span>
<span class="lineNum">    6962 </span><span class="lineCov">     488002 :           if (lra_dump_file != NULL)</span>
<span class="lineNum">    6963 </span><span class="lineCov">          7 :             fprintf (lra_dump_file, &quot;Keep optional reload reg %d\n&quot;, regno);</span>
<span class="lineNum">    6964 </span>            :         }
<span class="lineNum">    6965 </span>            :     }
<span class="lineNum">    6966 </span><span class="lineCov">    1754944 :   change_p = ! bitmap_empty_p (removed_optional_reload_pseudos);</span>
<span class="lineNum">    6967 </span><span class="lineCov">    1754944 :   auto_bitmap insn_bitmap (&amp;reg_obstack);</span>
<span class="lineNum">    6968 </span><span class="lineCov">    2241430 :   EXECUTE_IF_SET_IN_BITMAP (removed_optional_reload_pseudos, 0, regno, bi)</span>
<span class="lineNum">    6969 </span>            :     {
<span class="lineNum">    6970 </span><span class="lineCov">     486486 :       if (lra_dump_file != NULL)</span>
<span class="lineNum">    6971 </span><span class="lineCov">         14 :         fprintf (lra_dump_file, &quot;Remove optional reload reg %d\n&quot;, regno);</span>
<span class="lineNum">    6972 </span><span class="lineCov">     972972 :       bitmap_copy (insn_bitmap, &amp;lra_reg_info[regno].insn_bitmap);</span>
<span class="lineNum">    6973 </span><span class="lineCov">    2012470 :       EXECUTE_IF_SET_IN_BITMAP (insn_bitmap, 0, uid, bi2)</span>
<span class="lineNum">    6974 </span>            :         {
<span class="lineNum">    6975 </span><span class="lineCov">    1039498 :           insn = lra_insn_recog_data[uid]-&gt;insn;</span>
<span class="lineNum">    6976 </span><span class="lineCov">    1039498 :           if ((set = single_set (insn)) != NULL_RTX)</span>
<span class="lineNum">    6977 </span>            :             {
<span class="lineNum">    6978 </span><span class="lineCov">    1034194 :               src = SET_SRC (set);</span>
<span class="lineNum">    6979 </span><span class="lineCov">    1034194 :               dest = SET_DEST (set);</span>
<span class="lineNum">    6980 </span><span class="lineCov">     553011 :               if (REG_P (src) &amp;&amp; REG_P (dest)</span>
<span class="lineNum">    6981 </span><span class="lineCov">    2140216 :                   &amp;&amp; ((REGNO (src) == regno</span>
<span class="lineNum">    6982 </span><span class="lineCov">     141692 :                        &amp;&amp; (REGNO (lra_reg_info[regno].restore_rtx)</span>
<span class="lineNum">    6983 </span><span class="lineCov">      70846 :                            == REGNO (dest)))</span>
<span class="lineNum">    6984 </span><span class="lineCov">     999848 :                       || (REGNO (dest) == regno</span>
<span class="lineNum">    6985 </span><span class="lineCov">     964330 :                           &amp;&amp; (REGNO (lra_reg_info[regno].restore_rtx)</span>
<span class="lineNum">    6986 </span><span class="lineCov">     482165 :                               == REGNO (src)))))</span>
<span class="lineNum">    6987 </span>            :                 {
<span class="lineNum">    6988 </span><span class="lineCov">     535025 :                   if (lra_dump_file != NULL)</span>
<span class="lineNum">    6989 </span>            :                     {
<span class="lineNum">    6990 </span><span class="lineNoCov">          0 :                       fprintf (lra_dump_file, &quot;  Deleting move %u\n&quot;,</span>
<span class="lineNum">    6991 </span><span class="lineNoCov">          0 :                                INSN_UID (insn));</span>
<span class="lineNum">    6992 </span><span class="lineNoCov">          0 :                       dump_insn_slim (lra_dump_file, insn);</span>
<span class="lineNum">    6993 </span>            :                     }
<span class="lineNum">    6994 </span><span class="lineCov">     535025 :                   delete_move_and_clobber (insn, REGNO (dest));</span>
<span class="lineNum">    6995 </span><span class="lineCov">     535025 :                   continue;</span>
<span class="lineNum">    6996 </span>            :                 }
<span class="lineNum">    6997 </span>            :               /* We should not worry about generation memory-memory
<span class="lineNum">    6998 </span>            :                  moves here as if the corresponding inheritance did
<span class="lineNum">    6999 </span>            :                  not work (inheritance pseudo did not get a hard reg),
<span class="lineNum">    7000 </span>            :                  we remove the inheritance pseudo and the optional
<span class="lineNum">    7001 </span>            :                  reload.  */
<span class="lineNum">    7002 </span>            :             }
<span class="lineNum">    7003 </span><span class="lineCov">     504473 :           lra_substitute_pseudo_within_insn</span>
<span class="lineNum">    7004 </span><span class="lineCov">     504473 :             (insn, regno, lra_reg_info[regno].restore_rtx, false);</span>
<span class="lineNum">    7005 </span><span class="lineCov">     504473 :           lra_update_insn_regno_info (insn);</span>
<span class="lineNum">    7006 </span><span class="lineCov">     504473 :           if (lra_dump_file != NULL)</span>
<span class="lineNum">    7007 </span>            :             {
<span class="lineNum">    7008 </span><span class="lineCov">         28 :               fprintf (lra_dump_file,</span>
<span class="lineNum">    7009 </span>            :                        &quot;  Restoring original insn:\n&quot;);
<span class="lineNum">    7010 </span><span class="lineCov">         28 :               dump_insn_slim (lra_dump_file, insn);</span>
<span class="lineNum">    7011 </span>            :             }
<span class="lineNum">    7012 </span>            :         }
<span class="lineNum">    7013 </span>            :     }
<span class="lineNum">    7014 </span>            :   /* Clear restore_regnos.  */
<span class="lineNum">    7015 </span><span class="lineCov">    1851960 :   EXECUTE_IF_SET_IN_BITMAP (&amp;lra_optional_reload_pseudos, 0, regno, bi)</span>
<span class="lineNum">    7016 </span><span class="lineCov">     974488 :     lra_reg_info[regno].restore_rtx = NULL_RTX;</span>
<span class="lineNum">    7017 </span><span class="lineCov">     877472 :   return change_p;</span>
<span class="lineNum">    7018 </span>            : }
<span class="lineNum">    7019 </span>            : 
<span class="lineNum">    7020 </span>            : /* Entry function for undoing inheritance/split transformation.  Return true
<a name="7021"><span class="lineNum">    7021 </span>            :    if we did any RTL change in this pass.  */</a>
<span class="lineNum">    7022 </span>            : bool
<span class="lineNum">    7023 </span><span class="lineCov">     881127 : lra_undo_inheritance (void)</span>
<span class="lineNum">    7024 </span>            : {
<span class="lineNum">    7025 </span><span class="lineCov">     881127 :   unsigned int regno;</span>
<span class="lineNum">    7026 </span><span class="lineCov">     881127 :   int hard_regno;</span>
<span class="lineNum">    7027 </span><span class="lineCov">     881127 :   int n_all_inherit, n_inherit, n_all_split, n_split;</span>
<span class="lineNum">    7028 </span><span class="lineCov">     881127 :   rtx restore_rtx;</span>
<span class="lineNum">    7029 </span><span class="lineCov">     881127 :   bitmap_iterator bi;</span>
<span class="lineNum">    7030 </span><span class="lineCov">     881127 :   bool change_p;</span>
<span class="lineNum">    7031 </span>            : 
<span class="lineNum">    7032 </span><span class="lineCov">     881127 :   lra_undo_inheritance_iter++;</span>
<span class="lineNum">    7033 </span><span class="lineCov">     881127 :   if (lra_undo_inheritance_iter &gt; LRA_MAX_INHERITANCE_PASSES)</span>
<span class="lineNum">    7034 </span>            :     return false;
<span class="lineNum">    7035 </span><span class="lineCov">     877472 :   if (lra_dump_file != NULL)</span>
<span class="lineNum">    7036 </span><span class="lineCov">        107 :     fprintf (lra_dump_file,</span>
<span class="lineNum">    7037 </span>            :              &quot;\n********** Undoing inheritance #%d: **********\n\n&quot;,
<span class="lineNum">    7038 </span>            :              lra_undo_inheritance_iter);
<span class="lineNum">    7039 </span><span class="lineCov">     877472 :   auto_bitmap remove_pseudos (&amp;reg_obstack);</span>
<span class="lineNum">    7040 </span><span class="lineCov">     877472 :   n_inherit = n_all_inherit = 0;</span>
<span class="lineNum">    7041 </span><span class="lineCov">    2087963 :   EXECUTE_IF_SET_IN_BITMAP (&amp;lra_inheritance_pseudos, 0, regno, bi)</span>
<span class="lineNum">    7042 </span><span class="lineCov">    1210491 :     if (lra_reg_info[regno].restore_rtx != NULL_RTX)</span>
<span class="lineNum">    7043 </span>            :       {
<span class="lineNum">    7044 </span><span class="lineCov">     738172 :         n_all_inherit++;</span>
<span class="lineNum">    7045 </span><span class="lineCov">     738172 :         if (reg_renumber[regno] &lt; 0</span>
<span class="lineNum">    7046 </span>            :             /* If the original pseudo changed its allocation, just
<span class="lineNum">    7047 </span>            :                removing inheritance is dangerous as for changing
<span class="lineNum">    7048 </span>            :                allocation we used shorter live-ranges.  */
<span class="lineNum">    7049 </span><span class="lineCov">     738172 :             &amp;&amp; (! REG_P (lra_reg_info[regno].restore_rtx)</span>
<span class="lineNum">    7050 </span><span class="lineCov">     551290 :                 || reg_renumber[REGNO (lra_reg_info[regno].restore_rtx)] &lt; 0))</span>
<span class="lineNum">    7051 </span><span class="lineCov">     555314 :           bitmap_set_bit (remove_pseudos, regno);</span>
<span class="lineNum">    7052 </span>            :         else
<span class="lineNum">    7053 </span><span class="lineCov">     460515 :           n_inherit++;</span>
<span class="lineNum">    7054 </span>            :       }
<span class="lineNum">    7055 </span><span class="lineCov">     877472 :   if (lra_dump_file != NULL &amp;&amp; n_all_inherit != 0)</span>
<span class="lineNum">    7056 </span><span class="lineCov">         28 :     fprintf (lra_dump_file, &quot;Inherit %d out of %d (%.2f%%)\n&quot;,</span>
<span class="lineNum">    7057 </span>            :              n_inherit, n_all_inherit,
<span class="lineNum">    7058 </span><span class="lineCov">         14 :              (double) n_inherit / n_all_inherit * 100);</span>
<span class="lineNum">    7059 </span><span class="lineCov">     877472 :   n_split = n_all_split = 0;</span>
<span class="lineNum">    7060 </span><span class="lineCov">    1227990 :   EXECUTE_IF_SET_IN_BITMAP (&amp;lra_split_regs, 0, regno, bi)</span>
<span class="lineNum">    7061 </span><span class="lineCov">     350518 :     if ((restore_rtx = lra_reg_info[regno].restore_rtx) != NULL_RTX)</span>
<span class="lineNum">    7062 </span>            :       {
<span class="lineNum">    7063 </span><span class="lineCov">     208798 :         int restore_regno = REGNO (restore_rtx);</span>
<span class="lineNum">    7064 </span>            : 
<span class="lineNum">    7065 </span><span class="lineCov">     208798 :         n_all_split++;</span>
<span class="lineNum">    7066 </span><span class="lineCov">     417596 :         hard_regno = (restore_regno &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    7067 </span><span class="lineCov">     208798 :                       ? reg_renumber[restore_regno] : restore_regno);</span>
<span class="lineNum">    7068 </span><span class="lineCov">     208798 :         if (hard_regno &lt; 0 || reg_renumber[regno] == hard_regno)</span>
<span class="lineNum">    7069 </span><span class="lineCov">       2522 :           bitmap_set_bit (remove_pseudos, regno);</span>
<span class="lineNum">    7070 </span>            :         else
<span class="lineNum">    7071 </span>            :           {
<span class="lineNum">    7072 </span><span class="lineCov">     207537 :             n_split++;</span>
<span class="lineNum">    7073 </span><span class="lineCov">     207537 :             if (lra_dump_file != NULL)</span>
<span class="lineNum">    7074 </span><span class="lineNoCov">          0 :               fprintf (lra_dump_file, &quot;         Keep split r%d (orig=r%d)\n&quot;,</span>
<span class="lineNum">    7075 </span>            :                        regno, restore_regno);
<span class="lineNum">    7076 </span>            :           }
<span class="lineNum">    7077 </span>            :       }
<span class="lineNum">    7078 </span><span class="lineCov">     877472 :   if (lra_dump_file != NULL &amp;&amp; n_all_split != 0)</span>
<span class="lineNum">    7079 </span><span class="lineNoCov">          0 :     fprintf (lra_dump_file, &quot;Split %d out of %d (%.2f%%)\n&quot;,</span>
<span class="lineNum">    7080 </span>            :              n_split, n_all_split,
<span class="lineNum">    7081 </span><span class="lineNoCov">          0 :              (double) n_split / n_all_split * 100);</span>
<span class="lineNum">    7082 </span><span class="lineCov">    1754944 :   change_p = remove_inheritance_pseudos (remove_pseudos);</span>
<span class="lineNum">    7083 </span>            :   /* Clear restore_regnos.  */
<span class="lineNum">    7084 </span><span class="lineCov">    2087963 :   EXECUTE_IF_SET_IN_BITMAP (&amp;lra_inheritance_pseudos, 0, regno, bi)</span>
<span class="lineNum">    7085 </span><span class="lineCov">    1210491 :     lra_reg_info[regno].restore_rtx = NULL_RTX;</span>
<span class="lineNum">    7086 </span><span class="lineCov">    1227990 :   EXECUTE_IF_SET_IN_BITMAP (&amp;lra_split_regs, 0, regno, bi)</span>
<span class="lineNum">    7087 </span><span class="lineCov">     350518 :     lra_reg_info[regno].restore_rtx = NULL_RTX;</span>
<span class="lineNum">    7088 </span><span class="lineCov">     877472 :   change_p = undo_optional_reloads () || change_p;</span>
<span class="lineNum">    7089 </span><span class="lineCov">     877472 :   return change_p;</span>
<span class="lineNum">    7090 </span>            : }
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.0</a></td></tr>
  </table>
  <br>
<h3>LCOV profile is generated on x86_64 machine using following configure options: configure --disable-bootstrap --enable-coverage=opt --enable-languages=c,c++,fortran,go,jit,lto --enable-host-shared. GCC test suite is run with the built compiler.</h3></body></html>
