m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/simulation/modelsim
vAlu
Z1 !s110 1625233451
!i10b 1
!s100 ?4h6K1Tg7PTPZDX0aKe;a1
I0OUP^U8XoSHh3ZA7P]:SI3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1625172429
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Alu.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Alu.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1625233451.000000
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Alu.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work {+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit}
Z8 tCvgOpt 0
n@alu
vAR
R1
!i10b 1
!s100 JbBRS==CN2^g3g:oGJHK92
IRVoGojQ:?V^R:a@feT;RS3
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/AR.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/AR.v
L0 2
R4
r1
!s85 0
31
R5
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/AR.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/AR.v|
!i113 1
R6
R7
R8
n@a@r
vBus_mux
R1
!i10b 1
!s100 oeDbiB5<hI?o[4KCT[CDP1
IPdi[AH^ZlhGY6llH6m>LO2
R2
R0
w1625230066
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Bus_mux.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Bus_mux.v
L0 5
R4
r1
!s85 0
31
R5
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Bus_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Bus_mux.v|
!i113 1
R6
R7
R8
n@bus_mux
vComp
Z9 !s110 1625233450
!i10b 1
!s100 ZTIFCJ025N`_V[PiH;`OX2
I1G6zJASc5Wgh5M`Mg6i<c1
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Comp.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Comp.v
L0 1
R4
r1
!s85 0
31
Z10 !s108 1625233450.000000
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Comp.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Comp.v|
!i113 1
R6
R7
R8
n@comp
vcontrolunit
R1
!i10b 1
!s100 ?b[K7[]h0JKF:7Dk6L9ef3
IHiZXUPfYzcJQSQQL5kn<D1
R2
R0
w1625231553
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/controlunit.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/controlunit.v
L0 38
R4
r1
!s85 0
31
R5
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/cu_param.v|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/controlunit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/controlunit.v|
!i113 1
R6
R7
R8
vcore
R1
!i10b 1
!s100 =I5>bgZQBM1Bo8DaQTIIW3
I@a=3KZzc3kd2W=b]fCYRO3
R2
R0
w1625174994
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/core.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/core.v
L0 3
R4
r1
!s85 0
31
R5
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/proc_param.v|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/core.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/core.v|
!i113 1
R6
R7
R8
vdata_mem
R1
!i10b 1
!s100 k24IL9TUhXzoJhFz^V`QH2
IU9i>]USjkUmfKEnKBCR[b0
R2
R0
w1625232040
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/data_mem.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/data_mem.v
L0 4
R4
r1
!s85 0
31
R5
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/data_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/data_mem.v|
!i113 1
R6
R7
R8
vdmem_controller
Z11 !s110 1625233449
!i10b 1
!s100 aGcmH=U@2o?IoL8RUPDci0
IHJJP<nH3fhRG6VNbci_KB0
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/dmem_controller.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/dmem_controller.v
L0 1
R4
r1
!s85 0
31
Z12 !s108 1625233449.000000
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/dmem_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/dmem_controller.v|
!i113 1
R6
R7
R8
vimem_controller
R11
!i10b 1
!s100 A@><:XVQmaU_dWTbOA@?b0
I>k58lJ]KB;OXXjBM;=C_:2
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/imem_controller.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/imem_controller.v
L0 1
R4
r1
!s85 0
31
R12
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/imem_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/imem_controller.v|
!i113 1
R6
R7
R8
vins_mem
R1
!i10b 1
!s100 :MXolf^7kFN_@H_[GC1f@3
IgXAm81P2l54@]z^UCQ8F<1
R2
R0
w1625232053
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/ins_mem.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/ins_mem.v
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/ins_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/ins_mem.v|
!i113 1
R6
R7
R8
vmux_3to1_8bit
R9
!i10b 1
!s100 9IfBBN<B9@gifl^O3RZ7B1
I88BjW7;3d4`OdaS<=fljD0
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/mux_3to1_8bit.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/mux_3to1_8bit.v
L0 1
R4
r1
!s85 0
31
R10
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/mux_3to1_8bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/mux_3to1_8bit.v|
!i113 1
R6
R7
R8
vPC
R11
!i10b 1
!s100 VjS7]jDcmTBZNoRl?cC9N0
IVWa2LA]NmEoD?K64DBd]E1
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/PC.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/PC.v
L0 1
R4
r1
!s85 0
31
R12
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/PC.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/PC.v|
!i113 1
R6
R7
R8
n@p@c
vprocessor
R9
!i10b 1
!s100 aSKTlNK_4gWBhFECUNoa32
IZBOz:?]>V4dRT37j5E64d3
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/processor.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/processor.v
L0 1
R4
r1
!s85 0
31
R10
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/processor.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/processor.v|
!i113 1
R6
R7
R8
vprocessor_tb
R1
!i10b 1
!s100 @cz>S0mE>JdC3LF^j]<1S0
I?PGDcYYnfZJ3]6cIWc7Qe2
R2
R0
w1625232623
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/processor_tb.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/processor_tb.v
L0 2
R4
r1
!s85 0
31
R5
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/processor_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/processor_tb.v|
!i113 1
R6
R7
R8
vReg_module_RI
R9
!i10b 1
!s100 9dGQG?SRG`[kTYFj7h]0<2
ImEdjRP0fhN4KVWoo_bzFW0
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Reg_module_RI.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Reg_module_RI.v
L0 1
R4
r1
!s85 0
31
R10
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Reg_module_RI.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Reg_module_RI.v|
!i113 1
R6
R7
R8
n@reg_module_@r@i
vReg_module_RW
R9
!i10b 1
!s100 <;Sko;nCX<z]D=ZoHHXRO1
I[LEK7hF?XoFAkaCzj2cX33
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Reg_module_RW.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Reg_module_RW.v
L0 1
R4
r1
!s85 0
31
R10
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Reg_module_RW.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Reg_module_RW.v|
!i113 1
R6
R7
R8
n@reg_module_@r@w
vReg_module_W
R9
!i10b 1
!s100 H[k<JVa2HH6FLd0US?8eP1
I5Eo4TIGlH9PkCOHOkUcR81
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Reg_module_W.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Reg_module_W.v
L0 1
R4
r1
!s85 0
31
R10
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Reg_module_W.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Reg_module_W.v|
!i113 1
R6
R7
R8
n@reg_module_@w
vReg_module_WI
R9
!i10b 1
!s100 Ia^_;=632CCjTY4XSJX9J0
IBd7kIBDZX5=6N<i36=Meo1
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Reg_module_WI.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Reg_module_WI.v
L0 1
R4
r1
!s85 0
31
R10
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Reg_module_WI.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Multi_CORE/MULTI_CORE_edit/Reg_module_WI.v|
!i113 1
R6
R7
R8
n@reg_module_@w@i
