Information: Updating design information... (UID-85)
Warning: Design 'b18' contains 1 high-fanout nets. A fanout number of 200 will be used for delay calculations involving these nets. (TIM-134)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
        -verbose
Design : b18
Version: V-2023.12
Date   : Sun May  5 18:53:04 2024
****************************************


Library(s) Used:

    typical (File: /dfs/usrhome/yzhuel/lab/ELEC6910D_Lab/Flow/tech/NangateOpenCellLibrary_PDKv1_3_v2010_12/db/typical.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
b18                    5K_hvratio_1_1    typical


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =   5.8511 mW   (88%)
  Net Switching Power  = 792.9547 uW   (12%)
                         ---------
Total Dynamic Power    =   6.6441 mW  (100%)

Cell Leakage Power     = 231.9518 uW

                 Internal         Switching           Leakage            Total                         Cell
Power Group      Power            Power               Power              Power   (   %    )  Attrs  Count
---------------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
clock_network  4.9151e+03            0.0000            0.0000        4.9151e+03  (  71.48%)            0 i
register         386.6250          151.7588        6.0985e+04          599.3708  (   8.72%)            738
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
combinational    549.4054          641.1937        1.7097e+05        1.3616e+03  (  19.80%)            7299
---------------------------------------------------------------------------------------------------------
Total          5.8511e+03 uW       792.9525 uW     2.3195e+05 nW     6.8760e+03 uW
1
