{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Angr Riscv\n",
    "\n",
    "Interop between cbmc and angr?\n",
    "frama-C?\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import angr\n",
    "import claripy\n",
    "\n",
    "# Load the binary\n",
    "project = angr.Project('your_binary', auto_load_libs=False)\n",
    "\n",
    "# Create an initial state with symbolic registers and memory\n",
    "state = project.factory.blank_state()\n",
    "\n",
    "# Symbolize registers if needed\n",
    "eax = state.solver.BVS('eax', 32)\n",
    "ebx = state.solver.BVS('ebx', 32)\n",
    "state.regs.eax = eax\n",
    "state.regs.ebx = ebx\n",
    "\n",
    "# Symbolically execute the block of instructions\n",
    "block = project.factory.block(state.addr)\n",
    "irsb = block.vex\n",
    "state = project.factory.entry_state(addr=state.addr)\n",
    "simgr = project.factory.simgr(state)\n",
    "simgr.step()\n",
    "\n",
    "# Extract the final state and its constraints\n",
    "final_state = simgr.active[0]\n",
    "constraints = final_state.solver.constraints\n",
    "\n",
    "# Print out the constraints (Z3 format)\n",
    "for constraint in constraints:\n",
    "    print(constraint)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# emulator\n",
    "\n",
    "https://fmash16.github.io/content/posts/riscv-emulator-in-c.html\n",
    "https://book.rvemu.app/index.html\n",
    "\n",
    "https://github.com/cvut/qtrvsim\n",
    "https://comparch.edu.cvut.cz/\n",
    "https://www.iaik.tugraz.at/course/computer-organization-and-networks-inb06000uf-wintersemester-2023-24/\n",
    "https://www.eit.lth.se/sprapport.php?uid=1361 customization of ibex\n",
    "https://extgit.iaik.tugraz.at/con/examples-2021/-/blob/main/con06/riscv32-ibex-newlib-nano.cmake\n",
    "\n",
    "eventually add bus for mmio\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "ename": "TypeError",
     "evalue": "ProgramLoader.__init__() missing 2 required positional arguments: 'source' and 'options'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mTypeError\u001b[0m                                 Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[7], line 52\u001b[0m\n\u001b[1;32m     50\u001b[0m \u001b[38;5;28;01mimport\u001b[39;00m \u001b[38;5;21;01mio\u001b[39;00m\n\u001b[1;32m     51\u001b[0m f \u001b[38;5;241m=\u001b[39m io\u001b[38;5;241m.\u001b[39mStringIO(hello_world)\n\u001b[0;32m---> 52\u001b[0m \u001b[43mAssemblyFileLoader\u001b[49m\u001b[43m(\u001b[49m\u001b[43mf\u001b[49m\u001b[43m)\u001b[49m\u001b[38;5;241m.\u001b[39mload()\n",
      "\u001b[0;31mTypeError\u001b[0m: ProgramLoader.__init__() missing 2 required positional arguments: 'source' and 'options'"
     ]
    }
   ],
   "source": [
    "fibs = \"\"\"\n",
    "        .data\n",
    "fibs:   .space 56\n",
    "\n",
    "        .text\n",
    "main:\n",
    "        addi    s1, zero, 0     ; storage index\n",
    "        addi    s2, zero, 56    ; last storage index\n",
    "        addi    t0, zero, 1     ; t0 = F_{i}\n",
    "        addi    t1, zero, 1     ; t1 = F_{i+1}\n",
    "        ebreak                  ; launch debugger\n",
    "loop:\n",
    "        sw      t0, fibs(s1)    ; save\n",
    "        add     t2, t1, t0      ; t2 = F_{i+2}\n",
    "        addi    t0, t1, 0       ; t0 = t1\n",
    "        addi    t1, t2, 0       ; t1 = t2\n",
    "        addi    s1, s1, 4       ; increment storage pointer\n",
    "        blt     s1, s2, loop    ; loop as long as we did not reach array length\n",
    "        ebreak                  ; launch debugger\n",
    "        ; exit gracefully\n",
    "        addi    a0, zero, 0\n",
    "        addi    a7, zero, 93\n",
    "        scall                   ; exit with code 0\n",
    "\"\"\"\n",
    "\n",
    "hello_world = \"\"\"\n",
    "; hello-world.asm\n",
    "; print \"hello world\" to stdout and exit\n",
    "        .data\n",
    "msg:    .ascii \"Hello world\\n\"\n",
    "        .text\n",
    "        addi    a0, zero, 1             ; print to stdout\n",
    "        addi    a1, zero, msg           ; load msg address\n",
    "        addi    a2, zero, 12            ; write 12 bytes\n",
    "        addi    a7, zero, SCALL_WRITE   ; write syscall code\n",
    "        scall\n",
    "        addi    a0, zero, 0             ; set exit code to 0\n",
    "        addi    a7, zero, SCALL_EXIT    ; exit syscall code\n",
    "        scall\n",
    "\"\"\"\n",
    "\n",
    "__\n",
    "#from .core import CPU, ProgramLoader, Program, UserModeCPU\n",
    "#from .instructions import InstructionSet, InstructionSetDict\n",
    "#from .config import RunConfig\n",
    "#from .helpers import FMT_GRAY, FMT_NONE\n",
    "from riscemu.parser import AssemblyFileLoader\n",
    "#from .instructions.float_base import FloatArithBase\n",
    "#UserModeCpu\n",
    "import io\n",
    "f = io.StringIO(hello_world)\n",
    "AssemblyFileLoader(f).load()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "https://github.com/AntonLydike/riscemu\n",
    "\n",
    "run unicorn?\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Knuckle riscv"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "ename": "SyntaxError",
     "evalue": "'(' was never closed (488137330.py, line 21)",
     "output_type": "error",
     "traceback": [
      "\u001b[0;36m  Cell \u001b[0;32mIn[6], line 21\u001b[0;36m\u001b[0m\n\u001b[0;31m    exec_insn = kd.define(\"exec_insn\", [insn,st],\u001b[0m\n\u001b[0m                         ^\u001b[0m\n\u001b[0;31mSyntaxError\u001b[0m\u001b[0;31m:\u001b[0m '(' was never closed\n"
     ]
    }
   ],
   "source": [
    "import knuckledragger as kd\n",
    "from z3 import *\n",
    "\n",
    "RVInsn = Datatype(\"RVInsn\")\n",
    "RVInsn.declare(\"ADD\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)))\n",
    "RVInsn = RVInsn.create()\n",
    "\n",
    "RVState = Datatype(\"RVState\")\n",
    "RVState.declare(\"mk\", (\"reg\", ArraySort(BitVecSort(5), BitVecSort(32))), (\"pc\", BitVecSort(32)), (\"mem\", ArraySort(BitVecSort(32), BitVecSort(8))))\n",
    "RVState = RVState.create()\n",
    "\n",
    "insn = Const(\"insn\", RVInsn)\n",
    "st = Const(\"st\", RVState)\n",
    "addr = Const(\"addr\", BitVecSort(32))\n",
    "\n",
    "load32 = kd.define(\"load32\", [st, addr], \n",
    "  Concat(Select(st.mem, addr + i) for i in range(4))\n",
    ")\n",
    "reg = Const(\"reg\", )\n",
    "\n",
    "regwrite = kd.define(\"regwrite\", [st, reg, addr],\n",
    "                       If(reg == 0, st, # r0 is not a real register.\n",
    "                       \n",
    "                       )\n",
    "  Store(st.reg, insn.rd, load32(st, st.reg[insn.rs1]) + load32(st, st.reg[insn.rs2]))\n",
    ")\n",
    "\n",
    "exec_insn = kd.define(\"exec_insn\", [insn,st],\n",
    "  If(insn.is_ADD, \n",
    "                RVState.mk(\n",
    "                Store(st.reg, insn.rd, st.reg[insn.rs1] + st.reg[insn.rs2]),\n",
    "                st.pc + 1,\n",
    "                st.mem\n",
    "                ),\n",
    ")\n",
    "\n",
    "state0 = RVState.mk(K(0, BitVecSort(32)), K(0, BitVecSort(32)), K(0, BitVecSort(8)))\n",
    "\n",
    "#st := If(insn.is_ADD, )\n",
    "\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "RVInsn = Datatype(\"RVInsn\")\n",
    "RVInsn.declare(\"ADD\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)))\n",
    "RVInsn.declare(\"SUB\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)))\n",
    "RVInsn.declare(\"AND\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)))\n",
    "RVInsn.declare(\"OR\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)))\n",
    "RVInsn.declare(\"XOR\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)))\n",
    "RVInsn.declare(\"SLL\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)))\n",
    "RVInsn.declare(\"SRL\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)))\n",
    "RVInsn.declare(\"SRA\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)))\n",
    "RVInsn.declare(\"ADDI\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"imm\", BitVecSort(12)))\n",
    "RVInsn.declare(\"LW\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"imm\", BitVecSort(12)))\n",
    "RVInsn.declare(\"SW\", (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)), (\"imm\", BitVecSort(12)))\n",
    "RVInsn = RVInsn.create()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Pcode knuckle"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# https://spinsel.dev/assets/2020-06-17-ghidra-brainfuck-processor-1/ghidra_docs/language_spec/html/pcoderef.html\n",
    "# pcode2c\n",
    "# angre code?\n",
    "\n",
    "PcodeOp = EnumSort(\"PCodeOp\", [\"COPY\", \"LOAD\", \"STORE\", \"BRANCH\", \"INT_ADD\" ...])\n",
    "\n",
    "BinOp = EnumSort(\"PCodeBinOp\", [\"INT_EQUAL\", ])\n",
    "# I am very tempted to make size statically determined.\n",
    "VarNode = kd.Record(\"VarNode\", (\"space\", IntSort()), (\"offset\", IntSort()), (\"size\", IntSort()))\n",
    "\n",
    "\n",
    "Insn = Datatype(\"Insn\")\n",
    "Insn.declare(\"binop\", (\"op\", binop), (\"out\", Varnode), (\"v1\", VarNode), (\"v2\", VarNode))\n",
    "Insn.declare(\"unop\", ...)\n",
    "\n",
    "Insns.create()\n",
    "\n",
    "State = ArraySort(IntSort(), IntSort(), BitVecSort(8))\n",
    "\n",
    "op = Const(\"op\", PCodeOp)\n",
    "exec_binop = kd.define(If(op == PCodeOp.COPY, \n",
    "   \n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "fetch = load32(state0, state0.pc)\n",
    "state = "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "step = kd.define(\n",
    "fetch = None;\n",
    "decode = None;\n",
    "pc += 4;\n",
    "exec_insn(st)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "ename": "SyntaxError",
     "evalue": "invalid syntax (431848137.py, line 1)",
     "output_type": "error",
     "traceback": [
      "\u001b[0;36m  Cell \u001b[0;32mIn[8], line 1\u001b[0;36m\u001b[0m\n\u001b[0;31m    print(x := 1 + 2; x + 3)\u001b[0m\n\u001b[0m                    ^\u001b[0m\n\u001b[0;31mSyntaxError\u001b[0m\u001b[0;31m:\u001b[0m invalid syntax\n"
     ]
    }
   ],
   "source": [
    "print(x := 1 + 2; x + 3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    " 1. a basic riscv python ionterpreter\n",
    "\n",
    "Op = Enum(\"ADDI SLTI ANDI ORI XORI\")\n",
    "\n",
    "class Insn(op, a, b):\n",
    "\n",
    "\n",
    "\n",
    "def biop(insn, a, b):\n",
    "    match opcode:\n",
    "        case Op.ADD:\n",
    "            return a + b\n",
    "        case Op.ANDI:\n",
    "            return a & b\n",
    "        case Op.ORI:\n",
    "            return a | b\n",
    "\n",
    "def step(pc, reg, mem, insn):\n",
    "    res[insn.out] = biop(insn.op, reg[insn.a], reg[insn.b])\n",
    "    pc += 1\n",
    "    insn = mem[pc]\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf>\n",
    "\n",
    "- Using define-fun-rec gives a first class handle on instructions.\n",
    "- To curry or not.\n",
    "-\n",
    "\n",
    "```clojure\n",
    ";re\n",
    "; let's just stick to 32 bit operations\n",
    "; 32 = 2^5 registers of 32 bits a piece\n",
    "(define-sort REG () (_ BitVec 5))\n",
    "(define-sort BV32 () (_ BitVec 32))\n",
    "(define-sort REGFILE () (Array REG BV32))\n",
    "(define-sort Addr () BV32)\n",
    "\n",
    "(define-const r0 REG (_ bv0 5))\n",
    "(define-const bv0 BV32 (_ bv0 32))\n",
    "(define-const bv1 BV32 (_ bv1 32))\n",
    "\n",
    "\n",
    "(declare-datatype State (\n",
    " (State\n",
    "    (mem (Array Addr BV32))\n",
    "    (regfile REGFILE)\n",
    "    (pc BV32)\n",
    "  ))\n",
    ")\n",
    "\n",
    "; r0 is always all zeros\n",
    "(define-fun valid ((s State)) Bool\n",
    "  (= (select (regfile s) r0) bv0)\n",
    ")\n",
    "\n",
    "; similarly for sub,and,or,xor\n",
    "(define-fun add ((dst REG) (src1 REG) (src2 REG)) (Array REGFILE REGFILE Bool)\n",
    "  (lambda ((in REGFILE) (out REGFILE))\n",
    "      (= out (store in dst (bvadd (select in src1) (select in src2))))\n",
    "  )\n",
    ") \n",
    "\n",
    "\n",
    "(define-fun nop () (Array REGFILE REGFILE Bool)\n",
    "  (lambda ((in REGFILE) (out REGFILE))\n",
    "      (= out in)\n",
    "  )\n",
    ") \n",
    "\n",
    "```\n",
    "\n",
    "```python\n",
    "from z3 import *\n",
    "from dataclasses import dataclass\n",
    "REG = BitVecSort(5)\n",
    "BV32 = BitVecSort(32)\n",
    "MEM = ArraySort(BV32, BitVecSort(8))\n",
    "REGFILE = ArraySort(REG, BV32) # could make this a python list. statically structured.\n",
    "\n",
    "\n",
    "# Z3 records vs python records. An eternal battle.\n",
    "# The state record is total static though. Shouldn't be a problem.\n",
    "@dataclass\n",
    "class RVState:\n",
    "  mem: Array\n",
    "  regfile: Array\n",
    "  pc: BitVec\n",
    "\n",
    "def FreshState():\n",
    "  return RVState(FreshConst(MEM), FreshConst(REGFILE), FreshConst(BV32))\n",
    "\n",
    "def add(dst,src1,src2):\n",
    "  def res(in_,out):\n",
    "    return out == Store(in_,dst, in_[src1] + in_[src2])\n",
    "  return res\n",
    "\n",
    "# functional style.\n",
    "def add(dst,src1,src2):\n",
    "  def res(s):\n",
    "    return Store(s,dst, in_[src1] + in_[src2])\n",
    "  return res\n",
    "\n",
    "# relation composition.\n",
    "# temporal compositin.\n",
    "def comp(f,g):\n",
    "  def res(in_,out):\n",
    "    s = FreshState()\n",
    "    return Exists([s.mem, s.regfile, s.pc], And( f(in_,s), g(s, out)))\n",
    "  return res\n",
    "\n",
    "def hcomp(f,g):\n",
    "  def res(in_, out):\n",
    "    return And(f(in_out), g(in_,out))\n",
    "  return res\n",
    "\n",
    "#foo = Array(\"foo\", IntSort(),IntSort())\n",
    "#print(foo[\"a\"])\n",
    "```\n",
    "\n",
    "So what do I want to do with this model? WP? CHC? Model checking? Symbolic execution? Hoare Logic?\n",
    "Bit accurate assembly modelling can be interesting too.\n",
    "\n",
    "<https://github.com/mit-plv/riscv-coq/blob/master/src/riscv/Spec/Decode.v>\n",
    "\n",
    "```z3\n",
    ";re\n",
    "(define-sort BV12 () (_ BitVec 12))\n",
    "(define-sort BV32 () (_ BitVec 32))\n",
    "(define-sort Reg  () (_ BitVec 5)) ; 32 = 2 ^ 5 registers\n",
    "(declare-datatype IOp (\n",
    "  (ADDI) (SLLI) (SLTI) (SLTIU) (XORI) (SRLI) (SRAI) (ORI) (ANDI)\n",
    "))\n",
    "\n",
    "(declare-datatype ROp (\n",
    "  (ADD) (SLL) (SLT) (SLTU) (XOR) (SRL) (SRA) (OR) (AND)\n",
    "))\n",
    "\n",
    "(declare-datatype Instruction (\n",
    " (IInsn (opI IOp) (rdI Reg) (rs1I Reg) (immI BV12))\n",
    " (RInsn (opR ROp) (rdR Reg) (rs1R Reg) (rs2R Reg))\n",
    " ))\n",
    "\n",
    ";(simplify (IInsn AddI #b00000 #b00000 #b000000000000))\n",
    "\n",
    "(define-const opcode_OP_IMM (_ BitVec 7) #b0010011)\n",
    "(define-const opcode_OP  (_ BitVec 7) #b0110011)\n",
    "(define-fun funct3 ((op IOp)) (_ BitVec 3)\n",
    " (match op (\n",
    "      (ADDI   #b000)\n",
    "      (SLLI   #b001)\n",
    "      (SLTI   #b010)\n",
    "      (SLTIU  #b011)\n",
    "      (XORI   #b100)\n",
    "      (SRLI   #b101)\n",
    "      (SRAI   #b101)\n",
    "      (ORI    #b110)\n",
    "      (ANDI   #b111)\n",
    "   ))\n",
    ")\n",
    "\n",
    "\n",
    "(define-fun funct3 ((op ROp)) (_ BitVec 3)\n",
    " (match op (\n",
    "      (ADD   #b000)\n",
    "      (SUB   #b000)\n",
    "      (SLL   #b001)\n",
    "      (SLT   #b010)\n",
    "      (SLTU  #b011)\n",
    "      (XOR   #b100)\n",
    "      (SRL   #b101)\n",
    "      (SRA   #b101)\n",
    "      (OR    #b110)\n",
    "      (AND   #b111)\n",
    "   ))\n",
    ")\n",
    "\n",
    "(define-fun funct7 ((op ROp)) (_ BitVec 7)\n",
    " (match op (\n",
    "      (ADD   #b0000000)\n",
    "      (SUB   #b0100000)\n",
    "      (SLL   #b0000000)\n",
    "      (SLT   #b0000000)\n",
    "      (SLTU  #b0000000)\n",
    "      (XOR   #b0000000)\n",
    "      (SRL   #b0000000)\n",
    "      (SRA   #b0100000)\n",
    "      (OR    #b0000000)\n",
    "      (AND   #b0000000)\n",
    "   ))\n",
    ")\n",
    "\n",
    "; encode is also decode since SMT is declarative. That's nices.\n",
    "(define-fun encode ((insn Instruction)) BV32\n",
    "  (match insn (\n",
    "    ((IInsn op dst src imm) (concat imm src (funct3 op) dst opcode_OP_IMM))\n",
    "    ((RInsn op rd rs1 rs2)  (concat (funct7 op) rs2 rs1 (funct3 op) rd opcode_OP))\n",
    "  ))\n",
    ")\n",
    "\n",
    "(define-sort REGFILE () (Array Reg BV32))\n",
    "(declare-datatype State (\n",
    " (State\n",
    "    ;(mem (Array Addr BV32))\n",
    "    (regfile REGFILE)\n",
    "    (pc BV32)\n",
    "  ))\n",
    ")\n",
    "\n",
    "\n",
    "(define-fun execI ((op IOp) (rs1 BV32) (imm BV12)) BV32\n",
    "(let (\n",
    "       (imm ((_ zero_extend 20) imm))\n",
    "     )\n",
    " (match op (\n",
    "  ; todo fill in correctly\n",
    "      (ADDI   (bvadd rs1 imm))\n",
    "      (SLLI   imm)\n",
    "      (SLTI   imm)\n",
    "      (SLTIU  imm)\n",
    "      (XORI   (bvxor rs1 imm))\n",
    "      (SRLI   imm)\n",
    "      (SRAI   imm)\n",
    "      (ORI    (bvor rs1 imm))\n",
    "      (ANDI   (bvand rs1 imm))\n",
    "   ))\n",
    "))\n",
    "\n",
    "(define-fun execR ((op ROp) (rs1 BV32) (rs2 BV32)) BV32\n",
    " (match op (\n",
    "  ; todo fill in correctly\n",
    "      (ADD   (bvadd rs1 rs2))\n",
    "      (SUB   (bvsub rs1 rs2))\n",
    "      (SLL   rs1)\n",
    "      (SLT   rs1)\n",
    "      (SLTU  rs1)\n",
    "      (XOR   (bvxor rs1 rs2))\n",
    "      (SRL   rs1)\n",
    "      (SRA   rs1)\n",
    "      (OR    (bvor rs1 rs2))\n",
    "      (AND   (bvand rs1 rs2))\n",
    "   ))\n",
    ")\n",
    "\n",
    "(define-fun inc-pc ((st State)) State\n",
    "  ((_ update-field pc) st (bvadd (pc st) (_ bv1 32)))\n",
    ")\n",
    "\n",
    "(define-fun set-reg ((st State) (reg Reg) (v BV32)) State\n",
    "  ((_ update-field regfile) st (store (regfile st) reg v))\n",
    ")\n",
    "\n",
    "(define-fun get-reg ((st State) (reg Reg)) BV32\n",
    "  (select (regfile st) reg)\n",
    ")\n",
    "\n",
    "(define-fun execute ((insn Instruction) (st State)) State\n",
    "    (match insn (\n",
    "    ((IInsn op dst src imm)  (inc-pc (set-reg st dst (execI op (get-reg st src) imm))))\n",
    "    ((RInsn op rd rs1 rs2)   (inc-pc (set-reg st rd (execR op (get-reg st rs1) (get-reg st rs2)))))\n",
    "  ))\n",
    ")\n",
    "\n",
    "(define-const zero32 BV32 (_ bv0 32))\n",
    "\n",
    "(define-const init-regfile (Array Reg BV32)\n",
    "((as const (Array Reg BV32)) zero32))\n",
    "\n",
    "(define-const init-state State \n",
    "  (State init-regfile (_ bv0 32))\n",
    ")\n",
    "\n",
    "(define-const r0 Reg #b00000)\n",
    "(define-const r1 Reg #b00001)\n",
    "(define-const r2 Reg #b00010)\n",
    "(simplify (execute (IInsn ADDI r2 r1 (_ bv4 12)) init-state))\n",
    "```\n",
    "\n",
    "```z3\n",
    "; scratch pad\n",
    "(simplify (concat #xf0 #x00))\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
