<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<!-- Copyright (C) 1988-2023 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3 or
any later version published by the Free Software Foundation; with the
Invariant Sections being "Free Software" and "Free Software Needs
Free Documentation", with the Front-Cover Texts being "A GNU Manual,"
and with the Back-Cover Texts as in (a) below.

(a) The FSF's Back-Cover Text is: "You are free to copy and modify
this GNU Manual.  Buying copies from GNU Press supports the FSF in
developing GNU and promoting software freedom." -->
<!-- Created by GNU Texinfo 6.7, http://www.gnu.org/software/texinfo/ -->
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<title>AArch64 (Debugging with GDB)</title>

<meta name="description" content="AArch64 (Debugging with GDB)">
<meta name="keywords" content="AArch64 (Debugging with GDB)">
<meta name="resource-type" content="document">
<meta name="distribution" content="global">
<meta name="Generator" content="makeinfo">
<link href="index.html" rel="start" title="Top">
<link href="Concept-Index.html" rel="index" title="Concept Index">
<link href="index.html#SEC_Contents" rel="contents" title="Table of Contents">
<link href="Architectures.html" rel="up" title="Architectures">
<link href="x86.html" rel="next" title="x86">
<link href="Architectures.html" rel="prev" title="Architectures">
<style type="text/css">
<!--
a.summary-letter {text-decoration: none}
blockquote.indentedblock {margin-right: 0em}
div.display {margin-left: 3.2em}
div.example {margin-left: 3.2em}
div.lisp {margin-left: 3.2em}
kbd {font-style: oblique}
pre.display {font-family: inherit}
pre.format {font-family: inherit}
pre.menu-comment {font-family: serif}
pre.menu-preformatted {font-family: serif}
span.nolinebreak {white-space: nowrap}
span.roman {font-family: initial; font-weight: normal}
span.sansserif {font-family: sans-serif; font-weight: normal}
ul.no-bullet {list-style: none}
-->
</style>


</head>

<body lang="en">
<span id="AArch64"></span><div class="header">
<p>
Next: <a href="x86.html" accesskey="n" rel="next">x86</a>, Up: <a href="Architectures.html" accesskey="u" rel="up">Architectures</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Concept-Index.html" title="Index" rel="index">Index</a>]</p>
</div>
<hr>
<span id="AArch64-1"></span><h4 class="subsection">21.4.1 AArch64</h4>
<span id="index-AArch64-support"></span>

<p>When <small>GDB</small> is debugging the AArch64 architecture, it provides the
following special commands:
</p>
<dl compact="compact">
<dt><code>set debug aarch64</code></dt>
<dd><span id="index-set-debug-aarch64"></span>
<p>This command determines whether AArch64 architecture-specific debugging
messages are to be displayed.
</p>
</dd>
<dt><code>show debug aarch64</code></dt>
<dd><p>Show whether AArch64 debugging messages are displayed.
</p>
</dd>
</dl>

<span id="AArch64-SVE_002e"></span><h4 class="subsubsection">21.4.1.1 AArch64 SVE.</h4>
<span id="index-AArch64-SVE_002e"></span>

<p>When <small>GDB</small> is debugging the AArch64 architecture, if the Scalable Vector
Extension (SVE) is present, then <small>GDB</small> will provide the vector registers
<code>$z0</code> through <code>$z31</code>, vector predicate registers <code>$p0</code> through
<code>$p15</code>, and the <code>$ffr</code> register.  In addition, the pseudo register
<code>$vg</code> will be provided.  This is the vector granule for the current thread
and represents the number of 64-bit chunks in an SVE <code>z</code> register.
</p>
<p>If the vector length changes, then the <code>$vg</code> register will be updated,
but the lengths of the <code>z</code> and <code>p</code> registers will not change.  This
is a known limitation of <small>GDB</small> and does not affect the execution of the
target process.
</p>
<p>For SVE, the following definitions are used throughout <small>GDB</small>&rsquo;s source
code and in this document:
</p>
<ul>
<li> <var>vl</var>: The vector length, in bytes.  It defines the size of each <code>Z</code>
register.
<span id="vl"></span><span id="index-vl"></span>

</li><li> <var>vq</var>: The number of 128 bit units in <var>vl</var>.  This is mostly used
internally by <small>GDB</small> and the Linux Kernel.
<span id="vq"></span><span id="index-vq"></span>

</li><li> <var>vg</var>: The number of 64 bit units in <var>vl</var>.  This is mostly used
internally by <small>GDB</small> and the Linux Kernel.
<span id="vg"></span><span id="index-vg"></span>

</li></ul>

<span id="AArch64-SME_002e"></span><h4 class="subsubsection">21.4.1.2 AArch64 SME.</h4>
<span id="AArch64-SME"></span><span id="index-SME"></span>
<span id="index-AArch64-SME"></span>
<span id="index-Scalable-Matrix-Extension"></span>

<p>The Scalable Matrix Extension (<a href="https://community.arm.com/arm-community-blogs/b/architectures-and-processors-blog/posts/scalable-matrix-extension-armv9-a-architecture"><acronym>SME</acronym></a>)
is an AArch64 architecture extension that expands on the concept of the
Scalable Vector Extension (<a href="https://developer.arm.com/documentation/101726/4-0/Learn-about-the-Scalable-Vector-Extension--SVE-/What-is-the-Scalable-Vector-Extension-"><acronym>SVE</acronym></a>)
by providing a 2-dimensional register <code>ZA</code>, which is a square
matrix of variable size, just like SVE provides a group of vector registers of
variable size.
</p>
<p>Similarly to SVE, where the size of each <code>Z</code> register is directly related
to the vector length (<var>vl</var> for short), the <acronym>SME</acronym> <code>ZA</code> matrix
register&rsquo;s size is directly related to the streaming vector length
(<var>svl</var> for short).  See <a href="#vl">vl</a>.  See <a href="#svl">svl</a>.
</p>
<p>The <code>ZA</code> register state can be either active or inactive, if it is not in
use.
</p>
<p><acronym>SME</acronym> also introduces a new execution mode called streaming
<acronym>SVE</acronym> mode (streaming mode for short).  When streaming mode is
enabled, the program supports execution of <acronym>SVE2</acronym> instructions and the
<acronym>SVE</acronym> registers will have vector length <var>svl</var>.  When streaming
mode is disabled, the SVE registers have vector length <var>vl</var>.
</p>
<p>For more information about <acronym>SME</acronym> and <acronym>SVE</acronym>, please refer to
official <a href="https://developer.arm.com/documentation/ddi0487/latest">architecture documentation</a>.
</p>
<p>The following definitions are used throughout <small>GDB</small>&rsquo;s source code and
in this document:
</p>
<ul>
<li> <var>svl</var>: The streaming vector length, in bytes.  It defines the size of each
dimension of the 2-dimensional square <code>ZA</code> matrix.  The total size of
<code>ZA</code> is therefore <var>svl</var> by <var>svl</var>.

<p>When streaming mode is enabled, it defines the size of the <acronym>SVE</acronym>
registers as well.
<span id="svl"></span><span id="index-svl"></span>
</p>
</li><li> <var>svq</var>: The number of 128 bit units in <var>svl</var>, also known as streaming
vector granule.  This is mostly used internally by <small>GDB</small> and the Linux
Kernel.
<span id="svq"></span><span id="index-svq"></span>

</li><li> <var>svg</var>: The number of 64 bit units in <var>svl</var>.  This is mostly used
internally by <small>GDB</small> and the Linux Kernel.
<span id="svg"></span><span id="index-svg"></span>

</li></ul>

<p>When <small>GDB</small> is debugging the AArch64 architecture, if the Scalable Matrix
Extension (<acronym>SME</acronym>) is present, then <small>GDB</small> will make the <code>ZA</code>
register available.  <small>GDB</small> will also make the <code>SVG</code> register and
<code>SVCR</code> pseudo-register available.
</p>
<p>The <code>ZA</code> register is a 2-dimensional square <var>svl</var> by <var>svl</var>
matrix of bytes.  To simplify the representation and access to the <code>ZA</code>
register in <small>GDB</small>, it is defined as a vector of
<var>svl</var>x<var>svl</var> bytes.
</p>
<p>If the user wants to index the <code>ZA</code> register as a matrix, it is possible
to reference <code>ZA</code> as <code>ZA[<var>i</var>][<var>j</var>]</code>, where <var>i</var> is the
row number and <var>j</var> is the column number.
</p>
<p>The <code>SVG</code> register always contains the streaming vector granule
(<var>svg</var>) for the current thread.  From the value of register <code>SVG</code> we
can easily derive the <var>svl</var> value.
</p>
<span id="aarch64-sme-svcr"></span><p>The <code>SVCR</code> pseudo-register (streaming vector control register) is a status
register that holds two state bits: <small>SM</small> in bit 0 and <small>ZA</small> in bit 1.
</p>
<p>If the <small>SM</small> bit is 1, it means the current thread is in streaming
mode, and the <acronym>SVE</acronym> registers will use <var>svl</var> for their sizes.  If
the <small>SM</small> bit is 0, the current thread is not in streaming mode, and the
<acronym>SVE</acronym> registers will use <var>vl</var> for their sizes.  See <a href="#vl">vl</a>.
</p>
<p>If the <small>ZA</small> bit is 1, it means the <code>ZA</code> register is being used and
has meaningful contents.  If the <small>ZA</small> bit is 0, the <code>ZA</code> register is
unavailable and its contents are undefined.
</p>
<p>For convenience and simplicity, if the <small>ZA</small> bit is 0, the <code>ZA</code>
register and all of its pseudo-registers will read as zero.
</p>
<p>If <var>svl</var> changes during the execution of a program, then the <code>ZA</code>
register size and the bits in the <code>SVCR</code> pseudo-register will be updated
to reflect it.
</p>
<p>It is possible for users to change <var>svl</var> during the execution of a
program by modifying the <code>SVG</code> register value.
</p>
<p>Whenever the <code>SVG</code> register is modified with a new value, the
following will be observed:
</p>
<ul>
<li> The <small>ZA</small> and <small>SM</small> bits will be cleared in the <code>SVCR</code>
pseudo-register.

</li><li> The <code>ZA</code> register will have a new size and its state will be
cleared, forcing its contents and the contents of all of its pseudo-registers
back to zero.

</li><li> If the <small>SM</small> bit was 1, the <acronym>SVE</acronym> registers will be reset to
having their sizes based on <var>vl</var> as opposed to <var>svl</var>.  If the
<small>SM</small> bit was 0 prior to modifying the <code>SVG</code> register, there will be no
observable effect on the <acronym>SVE</acronym> registers.

</li></ul>

<p>The possible values for the <code>SVG</code> register are 2, 4, 8, 16, 32.  These
numbers correspond to streaming vector length (<var>svl</var>) values of 16
bytes, 32 bytes, 64 bytes, 128 bytes and 256 bytes respectively.
</p>
<p>The minimum size of the <code>ZA</code> register is 16 x 16 (256) bytes, and the
maximum size is 256 x 256 (65536) bytes.  In streaming mode, with bit <small>SM</small>
set, the size of the <code>ZA</code> register is the size of all the SVE <code>Z</code>
registers combined.
</p>
<p>The <code>ZA</code> register can also be accessed using tiles and tile slices.
</p>
<p>Tile pseudo-registers are square, 2-dimensional sub-arrays of elements within
the <code>ZA</code> register.
</p>
<p>The tile pseudo-registers have the following naming pattern:
<code>ZA&lt;<var>tile number</var>&gt;&lt;<var>qualifier</var>&gt;</code>.
</p>
<p>There is a total of 31 <code>ZA</code> tile pseudo-registers.  They are
<code>ZA0B</code>, <code>ZA0H</code> through <code>ZA1H</code>, <code>ZA0S</code> through <code>ZA3S</code>,
<code>ZA0D</code> through <code>ZA7D</code> and <code>ZA0Q</code> through <code>ZA15Q</code>.
</p>
<p>Tile slice pseudo-registers are vectors of horizontally or vertically
contiguous elements within the <code>ZA</code> register.
</p>
<p>The tile slice pseudo-registers have the following naming pattern:
<code>ZA&lt;<var>tile number</var>&gt;&lt;<var>direction</var>&gt;&lt;<var>qualifier</var>&gt;
&lt;<var>slice number</var>&gt;</code>.
</p>
<p>There are up to 16 tiles (0 ~ 15), the direction can be either <code>v</code>
(vertical) or <code>h</code> (horizontal), the qualifiers can be <code>b</code> (byte),
<code>h</code> (halfword), <code>s</code> (word), <code>d</code> (doubleword) and <code>q</code>
(quadword) and there are up to 256 slices (0 ~ 255) depending on the value
of <var>svl</var>.  The number of slices is the same as the value of <var>svl</var>.
</p>
<p>The number of available tile slice pseudo-registers can be large.  For a
minimum <var>svl</var> of 16 bytes, there are 5 (number of qualifiers) x
2 (number of directions) x 16 (<var>svl</var>) pseudo-registers.  For the
maximum <var>svl</var> of 256 bytes, there are 5 x 2 x 256 pseudo-registers.
</p>
<p>When listing all the available registers, users will see the
currently-available <code>ZA</code> pseudo-registers.  Pseudo-registers that don&rsquo;t
exist for a given <var>svl</var> value will not be displayed.
</p>
<p>For more information on <acronym>SME</acronym> and its terminology, please refer to the
<a href="https://developer.arm.com/documentation/ddi0616/aa/">Arm Architecture Reference Manual Supplement</a>, The Scalable Matrix Extension
(<acronym>SME</acronym>), for Armv9-A.
</p>
<p>Some features are still under development and rely on
<a href="https://github.com/ARM-software/acle/releases/latest">ACLE</a> and
<a href="https://github.com/ARM-software/abi-aa/blob/main/aapcs64/aapcs64.rst">ABI</a>
definitions, so there are known limitations to the current <acronym>SME</acronym>
support in <small>GDB</small>.
</p>
<p>One such example is calling functions in the program being debugged by
<small>GDB</small>.  Such calls are not <acronym>SME</acronym>-aware and thus don&rsquo;t take into
account the <code>SVCR</code> pseudo-register bits nor the <code>ZA</code> register
contents.  See <a href="Calling.html">Calling</a>.
</p>
<p>The <a href="https://github.com/ARM-software/abi-aa/blob/main/aapcs64/aapcs64.rst#the-za-lazy-saving-scheme">lazy saving scheme</a> involving the <code>TPIDR2</code> register is not yet supported
by <small>GDB</small>, though the <code>TPIDR2</code> register is known and supported
by <small>GDB</small>.
</p>
<p>Lastly, an important limitation for <code>gdbserver</code> is its inability to
communicate <var>svl</var> changes to <small>GDB</small>.  This means <code>gdbserver</code>,
even though it is capable of adjusting its internal caches to reflect a change
in the value of <var>svl</var> mid-execution, will operate with a potentially
different <var>svl</var> value compared to <small>GDB</small>.  This can lead to
<small>GDB</small> showing incorrect values for the <code>ZA</code> register and
incorrect values for SVE registers (when in streaming mode).
</p>
<p>This is the same limitation we have for the <acronym>SVE</acronym> registers, and there
are plans to address this limitation going forward.
</p>
<span id="AArch64-SME2_002e"></span><h4 class="subsubsection">21.4.1.3 AArch64 SME2.</h4>
<span id="AArch64-SME2"></span><span id="index-SME2"></span>
<span id="index-AArch64-SME2"></span>
<span id="index-Scalable-Matrix-Extension-2"></span>

<p>The Scalable Matrix Extension 2 is an AArch64 architecture extension that
further expands the <acronym>SME</acronym> extension with the following:
</p>
<ul>
<li> The ability to address the <code>ZA</code> array through groups of
one-dimensional <code>ZA</code> array vectors, as opposed to <code>ZA</code> tiles
with 2 dimensions.

</li><li> Instructions to operate on groups of <acronym>SVE</acronym> <code>Z</code> registers and
<code>ZA</code> array vectors.

</li><li> A new 512 bit <code>ZT0</code> lookup table register, for data decompression.

</li></ul>

<p>When <small>GDB</small> is debugging the AArch64 architecture, if the Scalable Matrix
Extension 2 (<acronym>SME2</acronym>) is present, then <small>GDB</small> will make the
<code>ZT0</code> register available.
</p>
<p>The <code>ZT0</code> register is only considered active when the <code>ZA</code> register
state is active, therefore when the <small>ZA</small> bit of the <code>SVCR</code> is 1.
</p>
<p>When the <small>ZA</small> bit of <code>SVCR</code> is 0, that means the <code>ZA</code> register
state is not active, which means the <code>ZT0</code> register state is also not
active.
</p>
<p>When <code>ZT0</code> is not active, it is comprised of zeroes, just like <code>ZA</code>.
</p>
<p>Similarly to the <code>ZA</code> register, if the <code>ZT0</code> state is not active and
the user attempts to modify its value such that any of its bytes is non-zero,
then <small>GDB</small> will initialize the <code>ZA</code> register state as well, which
means the <code>SVCR</code> <small>ZA</small> bit gets set to 1.
</p>
<p>For more information about <acronym>SME2</acronym>, please refer to the
official <a href="https://developer.arm.com/documentation/ddi0487/latest">architecture documentation</a>.
</p>
<span id="AArch64-Pointer-Authentication_002e"></span><h4 class="subsubsection">21.4.1.4 AArch64 Pointer Authentication.</h4>
<span id="index-AArch64-Pointer-Authentication_002e"></span>
<span id="AArch64-PAC"></span>
<p>When <small>GDB</small> is debugging the AArch64 architecture, and the program is
using the v8.3-A feature Pointer Authentication (PAC), then whenever the link
register <code>$lr</code> is pointing to an PAC function its value will be masked.
When GDB prints a backtrace, any addresses that required unmasking will be
postfixed with the marker [PAC].  When using the MI, this is printed as part
of the <code>addr_flags</code> field.
</p>
<span id="AArch64-Memory-Tagging-Extension_002e"></span><h4 class="subsubsection">21.4.1.5 AArch64 Memory Tagging Extension.</h4>
<span id="index-AArch64-Memory-Tagging-Extension_002e"></span>

<p>When <small>GDB</small> is debugging the AArch64 architecture, the program is
using the v8.5-A feature Memory Tagging Extension (MTE) and there is support
in the kernel for MTE, <small>GDB</small> will make memory tagging functionality
available for inspection and editing of logical and allocation tags.
See <a href="Memory-Tagging.html">Memory Tagging</a>.
</p>
<p>To aid debugging, <small>GDB</small> will output additional information when SIGSEGV
signals are generated as a result of memory tag failures.
</p>
<p>If the tag violation is synchronous, the following will be shown:
</p>
<div class="example">
<pre class="example">Program received signal SIGSEGV, Segmentation fault
Memory tag violation while accessing address 0x0500fffff7ff8000
Allocation tag 0x1
Logical tag 0x5.
</pre></div>

<p>If the tag violation is asynchronous, the fault address is not available.
In this case <small>GDB</small> will show the following:
</p>
<div class="example">
<pre class="example">Program received signal SIGSEGV, Segmentation fault
Memory tag violation
Fault address unavailable.
</pre></div>

<p>A special register, <code>tag_ctl</code>, is made available through the
<code>org.gnu.gdb.aarch64.mte</code> feature.  This register exposes some
options that can be controlled at runtime and emulates the <code>prctl</code>
option <code>PR_SET_TAGGED_ADDR_CTRL</code>.  For further information, see the
documentation in the Linux kernel.
</p>
<p><small>GDB</small> supports dumping memory tag data to core files through the
<code>gcore</code> command and reading memory tag data from core files generated
by the <code>gcore</code> command or the Linux kernel.
</p>
<p>When a process uses memory-mapped pages protected by memory tags (for
example, AArch64 MTE), this additional information will be recorded in
the core file in the event of a crash or if <small>GDB</small> generates a core file
from the current process state.
</p>
<p>The memory tag data will be used so developers can display the memory
tags from a particular memory region (using the &lsquo;<samp>m</samp>&rsquo; modifier to the
<code>x</code> command, using the <code>print</code> command or using the various
<code>memory-tag</code> subcommands.
</p>
<p>In the case of a crash, <small>GDB</small> will attempt to retrieve the memory tag
information automatically from the core file, and will show one of the above
messages depending on whether the synchronous or asynchronous mode is selected.
See <a href="Memory-Tagging.html">Memory Tagging</a>. See <a href="Memory.html">Memory</a>.
</p>
<hr>
<div class="header">
<p>
Next: <a href="x86.html" accesskey="n" rel="next">x86</a>, Up: <a href="Architectures.html" accesskey="u" rel="up">Architectures</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Concept-Index.html" title="Index" rel="index">Index</a>]</p>
</div>



</body>
</html>
