#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec 26 20:25:00 2018
# Process ID: 19676
# Current directory: G:/cpu_homework/Mcpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1292 G:\cpu_homework\Mcpu\Mcpu.xpr
# Log file: G:/cpu_homework/Mcpu/vivado.log
# Journal file: G:/cpu_homework/Mcpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/cpu_homework/Mcpu/Mcpu.xpr
INFO: [Project 1-313] Project file moved from 'G:/gitwork/计组实验/cpu_homework/Mcpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/2017.4/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 748.676 ; gain = 13.945
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/cpu_homework/Mcpu/Mcpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestCPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/cpu_homework/Mcpu/Mcpu.sim/sim_1/behav/xsim/instruction.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/cpu_homework/Mcpu/Mcpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestCPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/InstructionRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/Mcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mcpu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/Multiplexer_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_21
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/Multiplexer_31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_31
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/NextState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextState
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/OutputFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OutputFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/PCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/signZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sim_1/new/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 791.945 ; gain = 24.363
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/cpu_homework/Mcpu/Mcpu.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b34567b01e044468910bb09303ff5162 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestCPU_behav xil_defaultlib.TestCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.NextState
Compiling module xil_defaultlib.OutputFunc
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Multiplexer_31
Compiling module xil_defaultlib.Multiplexer_21
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.PCGenerator
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.signZeroExtend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datamemory
Compiling module xil_defaultlib.Mcpu
Compiling module xil_defaultlib.TestCPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestCPU_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 791.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/cpu_homework/Mcpu/Mcpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestCPU_behav -key {Behavioral:sim_1:Functional:TestCPU} -tclbatch {TestCPU.tcl} -view {G:/cpu_homework/Mcpu/TestCPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config G:/cpu_homework/Mcpu/TestCPU_behav.wcfg
source TestCPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 797.496 ; gain = 5.551
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestCPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 797.496 ; gain = 29.914
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/cpu_homework/Mcpu/Mcpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestCPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/cpu_homework/Mcpu/Mcpu.sim/sim_1/behav/xsim/instruction.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/cpu_homework/Mcpu/Mcpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestCPU_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/cpu_homework/Mcpu/Mcpu.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b34567b01e044468910bb09303ff5162 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestCPU_behav xil_defaultlib.TestCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/cpu_homework/Mcpu/Mcpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestCPU_behav -key {Behavioral:sim_1:Functional:TestCPU} -tclbatch {TestCPU.tcl} -view {G:/cpu_homework/Mcpu/TestCPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config G:/cpu_homework/Mcpu/TestCPU_behav.wcfg
source TestCPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestCPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 845.539 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 849.043 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 26 20:53:18 2018...
