INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/myatt/Desktop/LogicProject/w5/TalkFile_W5.zip/W5_1/counter_dnup.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_dnup
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/myatt/Desktop/LogicProject/w5/TalkFile_W5.zip/W5_1/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/myatt/Desktop/LogicProject/w5/TalkFile_W5.zip/W5_1/W5_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
