<!--
	- I/O mapping
	- Version: 
	- Date: Fri Feb  9 14:16:00 2024
-->

<io_mapping>
	<io name="gfpga_pad_QL_PREIO_A2F[6719:6719]" net="sys_clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[6717:6717]" net="serial_sink_valid" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6623:6623]" net="sim_trace" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6622:6622]" net="serial_source_valid" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6621:6621]" net="serial_source_data[0]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6620:6620]" net="serial_source_data[1]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6619:6619]" net="serial_source_data[2]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6618:6618]" net="serial_source_data[3]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6617:6617]" net="serial_source_data[4]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6616:6616]" net="serial_source_data[5]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6615:6615]" net="serial_source_data[6]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6614:6614]" net="serial_source_data[7]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6613:6613]" net="serial_sink_ready" dir="output"/>
</io_mapping>
