(function() {
var toc =  [{"name":"4.1  The directory output doc and Documentation","type":"item","url":"Ncore_3_Online_Documentation/Integration_Guide/IP_XACT/The_directory_output__47_doc_and_Documentation.htm#1049454"},{"key":"toc15","name":"4.2  The directory output IPXACT and IP-XACT","type":"book","url":"Ncore_3_Online_Documentation/Integration_Guide/IP_XACT/The_directory_output__47_IPXACT_and_IP-XACT.htm#1049458"},{"name":"4.3  The directory output models","type":"item","url":"Ncore_3_Online_Documentation/Integration_Guide/IP_XACT/The_directory_output__47_models.htm#1048908"},{"name":"4.4  The directory output rtl and the Design Verilog","type":"item","url":"Ncore_3_Online_Documentation/Integration_Guide/IP_XACT/The_directory_output__47_rtl_and_the_Design_Verilog.htm#1048911"},{"name":"4.5  The directory output setup","type":"item","url":"Ncore_3_Online_Documentation/Integration_Guide/IP_XACT/The_directory_output__47_setup.htm#1048936"},{"name":"4.6  The directory output simulation","type":"item","url":"Ncore_3_Online_Documentation/Integration_Guide/IP_XACT/The_directory_output__47_simulation.htm#1048940"},{"name":"4.7  The directory output synthesis","type":"item","url":"Ncore_3_Online_Documentation/Integration_Guide/IP_XACT/The_directory_output__47_synthesis.htm#1048944"},{"name":"4.8  The directory output tb","type":"item","url":"Ncore_3_Online_Documentation/Integration_Guide/IP_XACT/The_directory_output__47_tb.htm#1048947"}];
window.rh.model.publish(rh.consts('KEY_TEMP_DATA'), toc, { sync:true });
})();