# 2021-04-26 (ARM IRQ)

### ARM의 exception 설명 문서

https://developer.arm.com/documentation/102412/latest

>This guide introduces the exception and privilege model in Armv8-A. This guide covers the different types of exceptions in the Arm architecture, and the behavior of the processor when it receives an exception.
>
>This guide is suitable for developers of low-level code, such as boot code or drivers. It is particularly relevant to anyone writing code to set up or manage the exceptions.
>
>At the end of this guide you can [check your knowledge](https://developer.arm.com/documentation/102412/0100/Check-your-knowledge?lang=en). You will be able to list the Exception levels in and state how execution can move between them, and name and describe the Execution states. You will also be able to create a simple AArch64 vector table and exception handler.



IRQ (physical interrupt) 가 발생하면 Exception vector로 뛰게 된다.

EL2로 physical interrupt를 trap 하도록 설정하면, EL2의 vector table로 뛴다. 그런데 physical interrupt가 떴을 때 EL이 EL1인 경우에는 EL2의 vector table 중에 '타깃 레벨보다 낮은 익셉션 레벨에서 익셉션이 발생한 경우' 에 해당하는 offset으로 뛴다.

반면에 EL2 상태에서 physical interrupt가 뜨게 되면 EL2의 vector table 중에 '현재 익셉션 레벨인 경우'에 해당하는 offset으로 뛴다.



### Exception vector table setting in hypervisor

xen/arch/arm/arm64/entry.S

(https://github.com/xen-project/xen/blob/master/xen/arch/arm/arm64/entry.S)

```c
/*
 * Exception vectors.
 */
        .macro  ventry  label
        .align  7
        b       \label
        .endm

        .align  11
ENTRY(hyp_traps_vector)
        ventry  hyp_sync_invalid            /* Synchronous EL2t */
        ventry  hyp_irq_invalid             /* IRQ EL2t */
        ventry  hyp_fiq_invalid             /* FIQ EL2t */
        ventry  hyp_error_invalid           /* Error EL2t */

        ventry  hyp_sync                    /* Synchronous EL2h */
        ventry  hyp_irq                     /* IRQ EL2h */
        ventry  hyp_fiq_invalid             /* FIQ EL2h */
        ventry  hyp_error                   /* Error EL2h */

        ventry  guest_sync                  /* Synchronous 64-bit EL0/EL1 */
        ventry  guest_irq                   /* IRQ 64-bit EL0/EL1 */
        ventry  guest_fiq_invalid           /* FIQ 64-bit EL0/EL1 */
        ventry  guest_error                 /* Error 64-bit EL0/EL1 */

        ventry  guest_sync_compat           /* Synchronous 32-bit EL0/EL1 */
        ventry  guest_irq_compat            /* IRQ 32-bit EL0/EL1 */
        ventry  guest_fiq_invalid_compat    /* FIQ 32-bit EL0/EL1 */
        ventry  guest_error_compat          /* Error 32-bit EL0/EL1 */
```

실제로 gic가 불렸을 때 trap 되는 call stack

```
Xen call trace:
gic-v2.c#gicv2_irq_disable+0x10/0xa0
vgic_disable_irqs+0x108/0x138 (LR)
vgic_disable_irqs+0x108/0x138
vgic-v2.c#vgic_v2_distr_mmio_write+0x518/0x808
try_handle_mmio+0x1e0/0x210
traps.c#do_trap_stage2_abort_guest+0x180/0x134
do_trap_guest_sync+0x5d0/0x5d4
entry.o#guest_sync_compat+0xa8/0xdc
```

이와 비슷한 내용을 설명한 부분 (책: 디버깅을 통해 배우는 리눅스 커널의 구조와 원리)

그러나 arm32 기준이다.

http://egloos.zum.com/rousalome/v/10019968



### Program Status Register

PSR(Program Status Register) 에는 CPSR (Current PSR) 과 SPSR (Saved PSR) 2 가지가 있다.

CPSR은 condition flag, reserved, extension, control 구간으로 나뉜다.

http://recipes.egloos.com/v/5618965

![img](http://pds23.egloos.com/pds/201201/04/90/c0098890_4f03cbff04023.jpg)



### SPSR

 **3-1. SPSR (Saved Program Status Register)과 PSTATE (Processor state)**

> **Processor State (PSTATE)**

: AArch64 (ARM64)에서는 ARMv7의 **CPSR (Current Program Status Register)**과 directly 연결되는 개념을 갖고 있지 않다. 그 대신 AArch64에서는 CPSR field의 각 값을 PSTATE로 정의하였다.

PSTATE는 아래와 같은 정보를 포함한다.

: **ALU flags, Execution state, Exception level, and the processor branches**

![img](https://blog.kakaocdn.net/dn/omRLx/btqDaiKfNRk/Vt7AQhJqDjxKw2vLFUuJNK/img.png)

>(Exception 발생 → PSTATE를 SPSR_ELn에 저장 → 현재 address를 ELR_ELn에 저장 → Exception handler로 분기 → ERET → SPSR_ELn을 통한 PSATE 복원 → ELR_ELn으로 PC restore → Execution)

https://gongpd.tistory.com/9



ARM 문서의 SPSR 설명

>The SPSR_EL*n* is updated (where *n* is the Exception level where the exception is taken), to store the PSTATE information that is required to correctly return at the end of the exception.

https://developer.arm.com/documentation/100933/0100/Exception-handling



### physical interrupt vs. virtual interrupt

vIRQ는 EL2에서 EL0나 EL1으로 IRQ를 routing 해주는 것이다.

https://developer.arm.com/documentation/102142/latest/Virtualizating-exceptions

다음과 같은 순서로 이루어진다.

![Example sequence for forwarding a virtual interrupt](https://documentation-service.arm.com/static/602a712462b3ab66934ed42e?token=)



>The diagram illustrates these steps:
>
>1. The physical peripheral asserts its interrupt signal into the GIC.
>2. The GIC generates a physical interrupt exception, either IRQ or FIQ, which gets routed to EL2 by the configuration of `HCR_EL2.IMO/FMO`. The hypervisor identifies the peripheral and determines that it has been assigned to a VM. It checks which vCPU the interrupt should be forwarded to.
>3. The hypervisor configures the GIC to forward the physical interrupt as a virtual interrupt to the vCPU. The GIC will then assert the vIRQ or vFIQ signal, but the processor will ignore this signal while it is executing in EL2.
>4. The hypervisor returns control to the vCPU.
>5. Now that the processor is in the vCPU (EL0 or EL1), the virtual interrupt from the GIC can be taken. This virtual interrupt is subject to the `PSTATE` exception masks.





IRQ Stack: IRQ가 떴을 때 사용하는 스택 공간

http://egloos.zum.com/rousalome/v/9966360



SWI (Software interrupt)

https://shinluckyarchive.tistory.com/274

SWI의 대표적인 예 중 하나는 System Call 이다. (SVC 같은 것)

http://recipes.egloos.com/5037342

Software interrupt는 vs. Hardware interrupt이고,

Virtual interrupt는 vs. physical interrupt이다.



Q. vCPU 의 개념

