###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID lib-33034.eos.ncsu.edu)
#  Generated on:      Mon May  5 19:49:46 2014
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin u_cortexm0ds/u_logic/Wnv2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Wnv2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.351
= Slack Time                    3.325
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.325 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.413 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.101 |    3.427 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.121 |    3.447 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.515 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.553 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.566 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.621 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.658 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.742 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.841 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.912 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.931 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    3.996 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.040 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.065 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.083 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.129 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.201 | 
     | u_cortexm0ds/u_logic/U2795      | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   0.942 |    4.267 | 
     | u_cortexm0ds/u_logic/U2794      | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   0.959 |    4.285 | 
     | u_cortexm0ds/u_logic/U2793      | A v -> ZN ^  | AOI221_X1 | 0.141 | 0.172 |   1.131 |    4.456 | 
     | u_cortexm0ds/u_logic/U2792      | A ^ -> ZN v  | INV_X1    | 0.037 | 0.018 |   1.149 |    4.474 | 
     | u_cortexm0ds/u_logic/U2791      | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.086 |   1.235 |    4.560 | 
     | u_cortexm0ds/u_logic/U4830      | A4 ^ -> ZN ^ | AND4_X4   | 0.040 | 0.079 |   1.314 |    4.639 | 
     | u_cortexm0ds/u_logic/U2781      | B1 ^ -> ZN v | OAI22_X1  | 0.031 | 0.037 |   1.351 |    4.676 | 
     | u_cortexm0ds/u_logic/Wnv2z4_reg | D v          | DFFS_X1   | 0.031 | 0.000 |   1.351 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.325 | 
     | u_cortexm0ds/u_logic/Wnv2z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.325 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_cortexm0ds/u_logic/Na73z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Na73z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   4.700
= Required Time                 4.677
- Arrival Time                  1.351
= Slack Time                    3.325
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.325 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.413 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.427 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.447 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.515 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.553 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.566 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.621 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.659 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.742 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.841 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.912 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.932 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    3.996 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.040 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.065 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.083 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.129 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.201 | 
     | u_cortexm0ds/u_logic/U2795      | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   0.942 |    4.268 | 
     | u_cortexm0ds/u_logic/U2794      | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   0.959 |    4.285 | 
     | u_cortexm0ds/u_logic/U2793      | A v -> ZN ^  | AOI221_X1 | 0.141 | 0.172 |   1.131 |    4.456 | 
     | u_cortexm0ds/u_logic/U2792      | A ^ -> ZN v  | INV_X1    | 0.037 | 0.018 |   1.149 |    4.474 | 
     | u_cortexm0ds/u_logic/U2791      | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.086 |   1.235 |    4.560 | 
     | u_cortexm0ds/u_logic/U4830      | A4 ^ -> ZN ^ | AND4_X4   | 0.040 | 0.079 |   1.314 |    4.639 | 
     | u_cortexm0ds/u_logic/U2786      | B1 ^ -> ZN v | OAI22_X1  | 0.030 | 0.037 |   1.351 |    4.677 | 
     | u_cortexm0ds/u_logic/Na73z4_reg | D v          | DFFS_X1   | 0.030 | 0.000 |   1.351 |    4.677 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.325 | 
     | u_cortexm0ds/u_logic/Na73z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.325 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_cortexm0ds/u_logic/Vr43z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Vr43z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.350
= Slack Time                    3.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.326 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.414 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.101 |    3.428 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.121 |    3.448 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.516 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.554 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.567 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.622 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.659 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.743 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.842 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.913 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.932 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    3.997 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.041 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.066 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.084 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.130 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.202 | 
     | u_cortexm0ds/u_logic/U2795      | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   0.942 |    4.268 | 
     | u_cortexm0ds/u_logic/U2794      | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   0.959 |    4.286 | 
     | u_cortexm0ds/u_logic/U2793      | A v -> ZN ^  | AOI221_X1 | 0.141 | 0.172 |   1.131 |    4.457 | 
     | u_cortexm0ds/u_logic/U2792      | A ^ -> ZN v  | INV_X1    | 0.037 | 0.018 |   1.149 |    4.475 | 
     | u_cortexm0ds/u_logic/U2791      | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.086 |   1.235 |    4.561 | 
     | u_cortexm0ds/u_logic/U4830      | A4 ^ -> ZN ^ | AND4_X4   | 0.040 | 0.079 |   1.314 |    4.640 | 
     | u_cortexm0ds/u_logic/U2784      | B1 ^ -> ZN v | OAI22_X1  | 0.032 | 0.036 |   1.350 |    4.676 | 
     | u_cortexm0ds/u_logic/Vr43z4_reg | D v          | DFFS_X1   | 0.032 | 0.000 |   1.350 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.326 | 
     | u_cortexm0ds/u_logic/Vr43z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.326 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_cortexm0ds/u_logic/Hnr2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Hnr2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.349
= Slack Time                    3.327
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.327 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.415 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.428 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.448 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.516 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.555 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.241 |    3.567 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.623 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.660 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.743 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.842 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.914 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.933 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    3.997 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.041 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.066 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.084 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.130 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.203 | 
     | u_cortexm0ds/u_logic/U2795      | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   0.942 |    4.269 | 
     | u_cortexm0ds/u_logic/U2794      | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   0.959 |    4.286 | 
     | u_cortexm0ds/u_logic/U2793      | A v -> ZN ^  | AOI221_X1 | 0.141 | 0.172 |   1.131 |    4.458 | 
     | u_cortexm0ds/u_logic/U2792      | A ^ -> ZN v  | INV_X1    | 0.037 | 0.018 |   1.149 |    4.476 | 
     | u_cortexm0ds/u_logic/U2791      | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.086 |   1.235 |    4.562 | 
     | u_cortexm0ds/u_logic/U4830      | A4 ^ -> ZN ^ | AND4_X4   | 0.040 | 0.079 |   1.314 |    4.641 | 
     | u_cortexm0ds/u_logic/U2788      | B1 ^ -> ZN v | OAI22_X1  | 0.032 | 0.036 |   1.349 |    4.676 | 
     | u_cortexm0ds/u_logic/Hnr2z4_reg | D v          | DFFS_X1   | 0.032 | 0.000 |   1.349 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.327 | 
     | u_cortexm0ds/u_logic/Hnr2z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.327 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_cortexm0ds/u_logic/Cq93z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Cq93z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   4.700
= Required Time                 4.677
- Arrival Time                  1.350
= Slack Time                    3.327
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.327 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.415 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.428 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.448 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.516 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.555 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.241 |    3.567 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.623 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.660 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.743 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.843 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.914 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.933 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    3.997 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.041 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.067 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.084 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.131 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.203 | 
     | u_cortexm0ds/u_logic/U2795      | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   0.942 |    4.269 | 
     | u_cortexm0ds/u_logic/U2794      | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   0.959 |    4.286 | 
     | u_cortexm0ds/u_logic/U2793      | A v -> ZN ^  | AOI221_X1 | 0.141 | 0.172 |   1.131 |    4.458 | 
     | u_cortexm0ds/u_logic/U2792      | A ^ -> ZN v  | INV_X1    | 0.037 | 0.018 |   1.149 |    4.476 | 
     | u_cortexm0ds/u_logic/U2791      | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.086 |   1.235 |    4.562 | 
     | u_cortexm0ds/u_logic/U4830      | A4 ^ -> ZN ^ | AND4_X4   | 0.040 | 0.079 |   1.314 |    4.641 | 
     | u_cortexm0ds/u_logic/U2789      | B1 ^ -> ZN v | OAI22_X1  | 0.030 | 0.036 |   1.350 |    4.677 | 
     | u_cortexm0ds/u_logic/Cq93z4_reg | D v          | DFFS_X1   | 0.030 | 0.000 |   1.350 |    4.677 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.327 | 
     | u_cortexm0ds/u_logic/Cq93z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.327 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_cortexm0ds/u_logic/Neu2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Neu2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   4.700
= Required Time                 4.677
- Arrival Time                  1.349
= Slack Time                    3.327
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.327 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.415 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.429 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.449 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.517 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.555 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.568 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.623 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.661 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.744 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.843 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.914 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.933 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    3.998 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.042 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.067 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.085 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.131 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.203 | 
     | u_cortexm0ds/u_logic/U2795      | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   0.942 |    4.269 | 
     | u_cortexm0ds/u_logic/U2794      | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   0.959 |    4.287 | 
     | u_cortexm0ds/u_logic/U2793      | A v -> ZN ^  | AOI221_X1 | 0.141 | 0.172 |   1.131 |    4.458 | 
     | u_cortexm0ds/u_logic/U2792      | A ^ -> ZN v  | INV_X1    | 0.037 | 0.018 |   1.149 |    4.476 | 
     | u_cortexm0ds/u_logic/U2791      | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.086 |   1.235 |    4.562 | 
     | u_cortexm0ds/u_logic/U4830      | A4 ^ -> ZN ^ | AND4_X4   | 0.040 | 0.079 |   1.314 |    4.641 | 
     | u_cortexm0ds/u_logic/U2779      | B1 ^ -> ZN v | OAI22_X1  | 0.030 | 0.035 |   1.349 |    4.677 | 
     | u_cortexm0ds/u_logic/Neu2z4_reg | D v          | DFFS_X1   | 0.030 | 0.000 |   1.349 |    4.677 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.327 | 
     | u_cortexm0ds/u_logic/Neu2z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.327 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_cortexm0ds/u_logic/E163z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/E163z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.349
= Slack Time                    3.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.328 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.416 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.429 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.449 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.517 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.556 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.241 |    3.568 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.623 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.661 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.744 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.843 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.914 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.934 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    3.998 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.042 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.067 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.085 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.131 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.204 | 
     | u_cortexm0ds/u_logic/U2795      | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   0.942 |    4.270 | 
     | u_cortexm0ds/u_logic/U2794      | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   0.959 |    4.287 | 
     | u_cortexm0ds/u_logic/U2793      | A v -> ZN ^  | AOI221_X1 | 0.141 | 0.172 |   1.131 |    4.458 | 
     | u_cortexm0ds/u_logic/U2792      | A ^ -> ZN v  | INV_X1    | 0.037 | 0.018 |   1.149 |    4.477 | 
     | u_cortexm0ds/u_logic/U2791      | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.086 |   1.235 |    4.562 | 
     | u_cortexm0ds/u_logic/U4830      | A4 ^ -> ZN ^ | AND4_X4   | 0.040 | 0.079 |   1.314 |    4.641 | 
     | u_cortexm0ds/u_logic/U2785      | B1 ^ -> ZN v | OAI22_X1  | 0.031 | 0.035 |   1.349 |    4.676 | 
     | u_cortexm0ds/u_logic/E163z4_reg | D v          | DFFS_X1   | 0.031 | 0.000 |   1.349 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.328 | 
     | u_cortexm0ds/u_logic/E163z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.328 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_cortexm0ds/u_logic/Wj83z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Wj83z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   4.700
= Required Time                 4.677
- Arrival Time                  1.349
= Slack Time                    3.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.328 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.416 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.101 |    3.429 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.121 |    3.449 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.517 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.556 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.568 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.623 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.661 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.744 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.843 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.914 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.934 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    3.998 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.042 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.067 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.085 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.131 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.204 | 
     | u_cortexm0ds/u_logic/U2795      | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   0.942 |    4.270 | 
     | u_cortexm0ds/u_logic/U2794      | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   0.959 |    4.287 | 
     | u_cortexm0ds/u_logic/U2793      | A v -> ZN ^  | AOI221_X1 | 0.141 | 0.172 |   1.131 |    4.458 | 
     | u_cortexm0ds/u_logic/U2792      | A ^ -> ZN v  | INV_X1    | 0.037 | 0.018 |   1.149 |    4.477 | 
     | u_cortexm0ds/u_logic/U2791      | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.086 |   1.235 |    4.563 | 
     | u_cortexm0ds/u_logic/U4830      | A4 ^ -> ZN ^ | AND4_X4   | 0.040 | 0.079 |   1.314 |    4.641 | 
     | u_cortexm0ds/u_logic/U2787      | B1 ^ -> ZN v | OAI22_X1  | 0.029 | 0.035 |   1.349 |    4.677 | 
     | u_cortexm0ds/u_logic/Wj83z4_reg | D v          | DFFS_X1   | 0.029 | 0.000 |   1.349 |    4.677 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.328 | 
     | u_cortexm0ds/u_logic/Wj83z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.328 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_cortexm0ds/u_logic/Wor2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Wor2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   4.700
= Required Time                 4.677
- Arrival Time                  1.349
= Slack Time                    3.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.328 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.416 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.101 |    3.429 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.121 |    3.449 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.517 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.556 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.568 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.623 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.661 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.744 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.843 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.914 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.934 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    3.998 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.042 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.067 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.085 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.131 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.204 | 
     | u_cortexm0ds/u_logic/U2795      | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   0.942 |    4.270 | 
     | u_cortexm0ds/u_logic/U2794      | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   0.959 |    4.287 | 
     | u_cortexm0ds/u_logic/U2793      | A v -> ZN ^  | AOI221_X1 | 0.141 | 0.172 |   1.131 |    4.458 | 
     | u_cortexm0ds/u_logic/U2792      | A ^ -> ZN v  | INV_X1    | 0.037 | 0.018 |   1.149 |    4.477 | 
     | u_cortexm0ds/u_logic/U2791      | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.086 |   1.235 |    4.563 | 
     | u_cortexm0ds/u_logic/U4830      | A4 ^ -> ZN ^ | AND4_X4   | 0.040 | 0.079 |   1.314 |    4.641 | 
     | u_cortexm0ds/u_logic/U2780      | B1 ^ -> ZN v | OAI22_X1  | 0.030 | 0.035 |   1.349 |    4.677 | 
     | u_cortexm0ds/u_logic/Wor2z4_reg | D v          | DFFS_X1   | 0.030 | 0.000 |   1.349 |    4.677 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.328 | 
     | u_cortexm0ds/u_logic/Wor2z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.328 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_cortexm0ds/u_logic/Lqr2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Lqr2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   4.700
= Required Time                 4.677
- Arrival Time                  1.349
= Slack Time                    3.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.328 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.416 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.430 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.450 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.518 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.556 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.569 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.624 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.661 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.745 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.844 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.915 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.934 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    3.999 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.043 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.068 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.086 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.132 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.204 | 
     | u_cortexm0ds/u_logic/U2795      | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   0.942 |    4.270 | 
     | u_cortexm0ds/u_logic/U2794      | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   0.959 |    4.288 | 
     | u_cortexm0ds/u_logic/U2793      | A v -> ZN ^  | AOI221_X1 | 0.141 | 0.172 |   1.131 |    4.459 | 
     | u_cortexm0ds/u_logic/U2792      | A ^ -> ZN v  | INV_X1    | 0.037 | 0.018 |   1.149 |    4.477 | 
     | u_cortexm0ds/u_logic/U2791      | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.086 |   1.235 |    4.563 | 
     | u_cortexm0ds/u_logic/U4830      | A4 ^ -> ZN ^ | AND4_X4   | 0.040 | 0.079 |   1.314 |    4.642 | 
     | u_cortexm0ds/u_logic/U2778      | B1 ^ -> ZN v | OAI22_X1  | 0.029 | 0.035 |   1.349 |    4.677 | 
     | u_cortexm0ds/u_logic/Lqr2z4_reg | D v          | DFFS_X1   | 0.029 | 0.000 |   1.349 |    4.677 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.328 | 
     | u_cortexm0ds/u_logic/Lqr2z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.328 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_cortexm0ds/u_logic/Vxf3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Vxf3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.348
= Slack Time                    3.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.329 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.417 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.430 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.450 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.518 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.557 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.569 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.625 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.662 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.745 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.845 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.916 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.935 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    3.999 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.043 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.068 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.086 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.133 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.205 | 
     | u_cortexm0ds/u_logic/U2795      | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   0.942 |    4.271 | 
     | u_cortexm0ds/u_logic/U2794      | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   0.959 |    4.288 | 
     | u_cortexm0ds/u_logic/U2793      | A v -> ZN ^  | AOI221_X1 | 0.141 | 0.172 |   1.131 |    4.460 | 
     | u_cortexm0ds/u_logic/U2792      | A ^ -> ZN v  | INV_X1    | 0.037 | 0.018 |   1.149 |    4.478 | 
     | u_cortexm0ds/u_logic/U2791      | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.086 |   1.235 |    4.564 | 
     | u_cortexm0ds/u_logic/U4830      | A4 ^ -> ZN ^ | AND4_X4   | 0.040 | 0.079 |   1.314 |    4.643 | 
     | u_cortexm0ds/u_logic/U2777      | B1 ^ -> ZN v | OAI22_X1  | 0.031 | 0.034 |   1.348 |    4.676 | 
     | u_cortexm0ds/u_logic/Vxf3z4_reg | D v          | DFFS_X1   | 0.031 | 0.000 |   1.348 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.329 | 
     | u_cortexm0ds/u_logic/Vxf3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.329 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_cortexm0ds/u_logic/D923z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/D923z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   4.700
= Required Time                 4.678
- Arrival Time                  1.349
= Slack Time                    3.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.329 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.417 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.431 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.451 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.518 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.557 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.241 |    3.570 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.625 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.662 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.745 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.845 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.916 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.935 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    3.999 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.043 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.069 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.086 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.133 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.205 | 
     | u_cortexm0ds/u_logic/U2795      | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   0.942 |    4.271 | 
     | u_cortexm0ds/u_logic/U2794      | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   0.959 |    4.288 | 
     | u_cortexm0ds/u_logic/U2793      | A v -> ZN ^  | AOI221_X1 | 0.141 | 0.172 |   1.131 |    4.460 | 
     | u_cortexm0ds/u_logic/U2792      | A ^ -> ZN v  | INV_X1    | 0.037 | 0.018 |   1.149 |    4.478 | 
     | u_cortexm0ds/u_logic/U2791      | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.086 |   1.235 |    4.564 | 
     | u_cortexm0ds/u_logic/U4830      | A4 ^ -> ZN ^ | AND4_X4   | 0.040 | 0.079 |   1.314 |    4.643 | 
     | u_cortexm0ds/u_logic/U2782      | B1 ^ -> ZN v | OAI22_X1  | 0.027 | 0.035 |   1.349 |    4.678 | 
     | u_cortexm0ds/u_logic/D923z4_reg | D v          | DFFS_X1   | 0.027 | 0.000 |   1.349 |    4.678 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.329 | 
     | u_cortexm0ds/u_logic/D923z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.329 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_cortexm0ds/u_logic/Mi33z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Mi33z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   4.700
= Required Time                 4.677
- Arrival Time                  1.347
= Slack Time                    3.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.329 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.417 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.431 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.451 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.519 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.557 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.570 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.625 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.662 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.746 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.845 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.916 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.935 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.000 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.044 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.069 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.087 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.133 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.205 | 
     | u_cortexm0ds/u_logic/U2795      | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   0.942 |    4.271 | 
     | u_cortexm0ds/u_logic/U2794      | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   0.959 |    4.289 | 
     | u_cortexm0ds/u_logic/U2793      | A v -> ZN ^  | AOI221_X1 | 0.141 | 0.172 |   1.131 |    4.460 | 
     | u_cortexm0ds/u_logic/U2792      | A ^ -> ZN v  | INV_X1    | 0.037 | 0.018 |   1.149 |    4.478 | 
     | u_cortexm0ds/u_logic/U2791      | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.086 |   1.235 |    4.564 | 
     | u_cortexm0ds/u_logic/U4830      | A4 ^ -> ZN ^ | AND4_X4   | 0.040 | 0.079 |   1.314 |    4.643 | 
     | u_cortexm0ds/u_logic/U2783      | B1 ^ -> ZN v | OAI22_X1  | 0.030 | 0.034 |   1.347 |    4.677 | 
     | u_cortexm0ds/u_logic/Mi33z4_reg | D v          | DFFS_X1   | 0.030 | 0.000 |   1.347 |    4.677 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.329 | 
     | u_cortexm0ds/u_logic/Mi33z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.329 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_cortexm0ds/u_logic/Aud3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Aud3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.346
= Slack Time                    3.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.330 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.418 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.431 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.451 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.519 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.558 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.570 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.626 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.663 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.746 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.845 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.917 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.936 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.000 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.044 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.069 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.087 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.134 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.206 | 
     | u_cortexm0ds/u_logic/U2931      | A v -> ZN ^  | AOI221_X1 | 0.048 | 0.079 |   0.955 |    4.285 | 
     | u_cortexm0ds/u_logic/U2930      | A ^ -> ZN v  | OAI221_X1 | 0.054 | 0.079 |   1.035 |    4.365 | 
     | u_cortexm0ds/u_logic/U2929      | A v -> ZN ^  | AOI221_X1 | 0.053 | 0.086 |   1.121 |    4.451 | 
     | u_cortexm0ds/u_logic/U2928      | A ^ -> ZN v  | INV_X1    | 0.022 | 0.024 |   1.145 |    4.475 | 
     | u_cortexm0ds/u_logic/U4821      | A4 v -> ZN ^ | NOR4_X2   | 0.130 | 0.164 |   1.309 |    4.639 | 
     | u_cortexm0ds/u_logic/U2922      | B1 ^ -> ZN v | OAI22_X1  | 0.033 | 0.037 |   1.346 |    4.676 | 
     | u_cortexm0ds/u_logic/Aud3z4_reg | D v          | DFFS_X1   | 0.033 | 0.000 |   1.346 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.330 | 
     | u_cortexm0ds/u_logic/Aud3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.330 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_cortexm0ds/u_logic/Z0g3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Z0g3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   4.700
= Required Time                 4.677
- Arrival Time                  1.347
= Slack Time                    3.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.330 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.418 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.431 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.451 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.519 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.558 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.241 |    3.570 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.626 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.663 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.746 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.846 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.917 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.936 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.000 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.044 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.069 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.087 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.134 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.206 | 
     | u_cortexm0ds/u_logic/U2795      | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   0.942 |    4.272 | 
     | u_cortexm0ds/u_logic/U2794      | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   0.959 |    4.289 | 
     | u_cortexm0ds/u_logic/U2793      | A v -> ZN ^  | AOI221_X1 | 0.141 | 0.172 |   1.131 |    4.461 | 
     | u_cortexm0ds/u_logic/U2792      | A ^ -> ZN v  | INV_X1    | 0.037 | 0.018 |   1.149 |    4.479 | 
     | u_cortexm0ds/u_logic/U2791      | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.086 |   1.235 |    4.565 | 
     | u_cortexm0ds/u_logic/U4830      | A4 ^ -> ZN ^ | AND4_X4   | 0.040 | 0.079 |   1.314 |    4.644 | 
     | u_cortexm0ds/u_logic/U2775      | B1 ^ -> ZN v | OAI22_X1  | 0.029 | 0.033 |   1.347 |    4.677 | 
     | u_cortexm0ds/u_logic/Z0g3z4_reg | D v          | DFFS_X1   | 0.029 | 0.000 |   1.347 |    4.677 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.330 | 
     | u_cortexm0ds/u_logic/Z0g3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.330 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_cortexm0ds/u_logic/Kzf3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Kzf3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   4.700
= Required Time                 4.677
- Arrival Time                  1.347
= Slack Time                    3.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.330 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.418 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.101 |    3.431 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.121 |    3.451 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.519 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.558 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.570 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.626 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.663 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.746 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.846 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.917 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.936 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.000 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.044 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.069 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.087 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.134 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.206 | 
     | u_cortexm0ds/u_logic/U2795      | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   0.942 |    4.272 | 
     | u_cortexm0ds/u_logic/U2794      | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   0.959 |    4.289 | 
     | u_cortexm0ds/u_logic/U2793      | A v -> ZN ^  | AOI221_X1 | 0.141 | 0.172 |   1.131 |    4.461 | 
     | u_cortexm0ds/u_logic/U2792      | A ^ -> ZN v  | INV_X1    | 0.037 | 0.018 |   1.149 |    4.479 | 
     | u_cortexm0ds/u_logic/U2791      | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.086 |   1.235 |    4.565 | 
     | u_cortexm0ds/u_logic/U4830      | A4 ^ -> ZN ^ | AND4_X4   | 0.040 | 0.079 |   1.314 |    4.644 | 
     | u_cortexm0ds/u_logic/U2776      | B1 ^ -> ZN v | OAI22_X1  | 0.030 | 0.033 |   1.347 |    4.677 | 
     | u_cortexm0ds/u_logic/Kzf3z4_reg | D v          | DFFS_X1   | 0.030 | 0.000 |   1.347 |    4.677 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.330 | 
     | u_cortexm0ds/u_logic/Kzf3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.330 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_cortexm0ds/u_logic/O2g3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/O2g3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   4.700
= Required Time                 4.677
- Arrival Time                  1.347
= Slack Time                    3.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.330 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.418 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.101 |    3.431 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.121 |    3.451 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.519 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.558 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.570 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.626 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.663 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.746 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.846 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.917 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.936 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.000 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.044 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.070 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.087 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.134 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.206 | 
     | u_cortexm0ds/u_logic/U2795      | A v -> ZN ^  | AOI221_X1 | 0.036 | 0.066 |   0.942 |    4.272 | 
     | u_cortexm0ds/u_logic/U2794      | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   0.959 |    4.289 | 
     | u_cortexm0ds/u_logic/U2793      | A v -> ZN ^  | AOI221_X1 | 0.141 | 0.172 |   1.131 |    4.461 | 
     | u_cortexm0ds/u_logic/U2792      | A ^ -> ZN v  | INV_X1    | 0.037 | 0.018 |   1.149 |    4.479 | 
     | u_cortexm0ds/u_logic/U2791      | A v -> ZN ^  | AOI221_X1 | 0.058 | 0.086 |   1.235 |    4.565 | 
     | u_cortexm0ds/u_logic/U4830      | A4 ^ -> ZN ^ | AND4_X4   | 0.040 | 0.079 |   1.314 |    4.644 | 
     | u_cortexm0ds/u_logic/U2774      | B1 ^ -> ZN v | OAI22_X1  | 0.029 | 0.033 |   1.347 |    4.677 | 
     | u_cortexm0ds/u_logic/O2g3z4_reg | D v          | DFFS_X1   | 0.029 | 0.000 |   1.347 |    4.677 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.330 | 
     | u_cortexm0ds/u_logic/O2g3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.330 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_cortexm0ds/u_logic/Hpd3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Hpd3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.345
= Slack Time                    3.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.330 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.418 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.432 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.452 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.520 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.558 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.241 |    3.571 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.626 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.664 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.747 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.846 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.917 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.937 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.001 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.045 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.070 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.088 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.134 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.206 | 
     | u_cortexm0ds/u_logic/U2931      | A v -> ZN ^  | AOI221_X1 | 0.048 | 0.079 |   0.956 |    4.286 | 
     | u_cortexm0ds/u_logic/U2930      | A ^ -> ZN v  | OAI221_X1 | 0.054 | 0.079 |   1.035 |    4.365 | 
     | u_cortexm0ds/u_logic/U2929      | A v -> ZN ^  | AOI221_X1 | 0.053 | 0.086 |   1.121 |    4.451 | 
     | u_cortexm0ds/u_logic/U2928      | A ^ -> ZN v  | INV_X1    | 0.022 | 0.024 |   1.145 |    4.475 | 
     | u_cortexm0ds/u_logic/U4821      | A4 v -> ZN ^ | NOR4_X2   | 0.130 | 0.164 |   1.309 |    4.639 | 
     | u_cortexm0ds/u_logic/U2925      | B1 ^ -> ZN v | OAI22_X1  | 0.033 | 0.036 |   1.345 |    4.676 | 
     | u_cortexm0ds/u_logic/Hpd3z4_reg | D v          | DFFS_X1   | 0.033 | 0.000 |   1.345 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.330 | 
     | u_cortexm0ds/u_logic/Hpd3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.330 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_cortexm0ds/u_logic/X1e3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/X1e3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.345
= Slack Time                    3.331
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.331 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.419 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.101 |    3.432 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.121 |    3.452 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.520 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.559 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.571 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.626 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.664 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.747 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.846 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.917 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.937 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.001 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.045 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.070 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.088 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.134 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.207 | 
     | u_cortexm0ds/u_logic/U2931      | A v -> ZN ^  | AOI221_X1 | 0.048 | 0.079 |   0.955 |    4.286 | 
     | u_cortexm0ds/u_logic/U2930      | A ^ -> ZN v  | OAI221_X1 | 0.054 | 0.079 |   1.035 |    4.365 | 
     | u_cortexm0ds/u_logic/U2929      | A v -> ZN ^  | AOI221_X1 | 0.053 | 0.086 |   1.121 |    4.452 | 
     | u_cortexm0ds/u_logic/U2928      | A ^ -> ZN v  | INV_X1    | 0.022 | 0.024 |   1.145 |    4.476 | 
     | u_cortexm0ds/u_logic/U4821      | A4 v -> ZN ^ | NOR4_X2   | 0.130 | 0.164 |   1.309 |    4.640 | 
     | u_cortexm0ds/u_logic/U2917      | B1 ^ -> ZN v | OAI22_X1  | 0.032 | 0.036 |   1.345 |    4.676 | 
     | u_cortexm0ds/u_logic/X1e3z4_reg | D v          | DFFS_X1   | 0.032 | 0.000 |   1.345 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.331 | 
     | u_cortexm0ds/u_logic/X1e3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.331 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_cortexm0ds/u_logic/Tyd3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Tyd3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.345
= Slack Time                    3.331
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.331 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.419 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.433 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.453 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.521 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.559 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.572 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.627 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.665 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.748 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.847 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.918 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.938 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.002 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.046 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.071 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.089 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.135 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.207 | 
     | u_cortexm0ds/u_logic/U2931      | A v -> ZN ^  | AOI221_X1 | 0.048 | 0.079 |   0.955 |    4.287 | 
     | u_cortexm0ds/u_logic/U2930      | A ^ -> ZN v  | OAI221_X1 | 0.054 | 0.079 |   1.035 |    4.366 | 
     | u_cortexm0ds/u_logic/U2929      | A v -> ZN ^  | AOI221_X1 | 0.053 | 0.086 |   1.121 |    4.452 | 
     | u_cortexm0ds/u_logic/U2928      | A ^ -> ZN v  | INV_X1    | 0.022 | 0.024 |   1.145 |    4.476 | 
     | u_cortexm0ds/u_logic/U4821      | A4 v -> ZN ^ | NOR4_X2   | 0.130 | 0.164 |   1.309 |    4.640 | 
     | u_cortexm0ds/u_logic/U2919      | B1 ^ -> ZN v | OAI22_X1  | 0.032 | 0.036 |   1.345 |    4.676 | 
     | u_cortexm0ds/u_logic/Tyd3z4_reg | D v          | DFFS_X1   | 0.032 | 0.000 |   1.345 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.331 | 
     | u_cortexm0ds/u_logic/Tyd3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.331 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_cortexm0ds/u_logic/Pvd3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Pvd3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.344
= Slack Time                    3.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.332 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.420 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.433 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.453 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.521 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.560 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.241 |    3.572 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.628 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.665 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.748 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.847 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.919 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.938 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.002 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.046 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.071 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.089 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.135 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.208 | 
     | u_cortexm0ds/u_logic/U2931      | A v -> ZN ^  | AOI221_X1 | 0.048 | 0.079 |   0.955 |    4.287 | 
     | u_cortexm0ds/u_logic/U2930      | A ^ -> ZN v  | OAI221_X1 | 0.054 | 0.079 |   1.035 |    4.366 | 
     | u_cortexm0ds/u_logic/U2929      | A v -> ZN ^  | AOI221_X1 | 0.053 | 0.086 |   1.121 |    4.453 | 
     | u_cortexm0ds/u_logic/U2928      | A ^ -> ZN v  | INV_X1    | 0.022 | 0.024 |   1.145 |    4.477 | 
     | u_cortexm0ds/u_logic/U4821      | A4 v -> ZN ^ | NOR4_X2   | 0.130 | 0.164 |   1.309 |    4.641 | 
     | u_cortexm0ds/u_logic/U2921      | B1 ^ -> ZN v | OAI22_X1  | 0.032 | 0.035 |   1.344 |    4.676 | 
     | u_cortexm0ds/u_logic/Pvd3z4_reg | D v          | DFFS_X1   | 0.032 | 0.000 |   1.344 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.332 | 
     | u_cortexm0ds/u_logic/Pvd3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.332 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_cortexm0ds/u_logic/M3e3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/M3e3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.344
= Slack Time                    3.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.332 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.420 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.101 |    3.433 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.121 |    3.453 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.521 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.560 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.572 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.628 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.665 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.748 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.847 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.919 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.938 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.002 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.046 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.071 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.089 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.136 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.208 | 
     | u_cortexm0ds/u_logic/U2931      | A v -> ZN ^  | AOI221_X1 | 0.048 | 0.079 |   0.955 |    4.287 | 
     | u_cortexm0ds/u_logic/U2930      | A ^ -> ZN v  | OAI221_X1 | 0.054 | 0.079 |   1.035 |    4.367 | 
     | u_cortexm0ds/u_logic/U2929      | A v -> ZN ^  | AOI221_X1 | 0.053 | 0.086 |   1.121 |    4.453 | 
     | u_cortexm0ds/u_logic/U2928      | A ^ -> ZN v  | INV_X1    | 0.022 | 0.024 |   1.145 |    4.477 | 
     | u_cortexm0ds/u_logic/U4821      | A4 v -> ZN ^ | NOR4_X2   | 0.130 | 0.164 |   1.309 |    4.641 | 
     | u_cortexm0ds/u_logic/U2916      | B1 ^ -> ZN v | OAI22_X1  | 0.032 | 0.035 |   1.344 |    4.676 | 
     | u_cortexm0ds/u_logic/M3e3z4_reg | D v          | DFFS_X1   | 0.032 | 0.000 |   1.344 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.332 | 
     | u_cortexm0ds/u_logic/M3e3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.332 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_cortexm0ds/u_logic/Snd3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Snd3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.344
= Slack Time                    3.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.332 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.420 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.101 |    3.433 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.121 |    3.453 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.521 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.560 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.572 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.628 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.665 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.748 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.847 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.919 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.938 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.002 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.046 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.071 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.089 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.136 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.208 | 
     | u_cortexm0ds/u_logic/U2931      | A v -> ZN ^  | AOI221_X1 | 0.048 | 0.079 |   0.955 |    4.287 | 
     | u_cortexm0ds/u_logic/U2930      | A ^ -> ZN v  | OAI221_X1 | 0.054 | 0.079 |   1.035 |    4.367 | 
     | u_cortexm0ds/u_logic/U2929      | A v -> ZN ^  | AOI221_X1 | 0.053 | 0.086 |   1.121 |    4.453 | 
     | u_cortexm0ds/u_logic/U2928      | A ^ -> ZN v  | INV_X1    | 0.022 | 0.024 |   1.145 |    4.477 | 
     | u_cortexm0ds/u_logic/U4821      | A4 v -> ZN ^ | NOR4_X2   | 0.130 | 0.164 |   1.309 |    4.641 | 
     | u_cortexm0ds/u_logic/U2926      | B1 ^ -> ZN v | OAI22_X1  | 0.032 | 0.035 |   1.344 |    4.676 | 
     | u_cortexm0ds/u_logic/Snd3z4_reg | D v          | DFFS_X1   | 0.032 | 0.000 |   1.344 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.332 | 
     | u_cortexm0ds/u_logic/Snd3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.332 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_cortexm0ds/u_logic/F8e3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/F8e3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.344
= Slack Time                    3.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.332 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.420 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.433 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.453 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.521 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.560 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.241 |    3.572 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.628 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.665 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.748 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.848 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.919 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.938 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.002 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.046 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.071 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.089 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.136 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.208 | 
     | u_cortexm0ds/u_logic/U2931      | A v -> ZN ^  | AOI221_X1 | 0.048 | 0.079 |   0.956 |    4.287 | 
     | u_cortexm0ds/u_logic/U2930      | A ^ -> ZN v  | OAI221_X1 | 0.054 | 0.079 |   1.035 |    4.367 | 
     | u_cortexm0ds/u_logic/U2929      | A v -> ZN ^  | AOI221_X1 | 0.053 | 0.086 |   1.121 |    4.453 | 
     | u_cortexm0ds/u_logic/U2928      | A ^ -> ZN v  | INV_X1    | 0.022 | 0.024 |   1.145 |    4.477 | 
     | u_cortexm0ds/u_logic/U4821      | A4 v -> ZN ^ | NOR4_X2   | 0.130 | 0.164 |   1.309 |    4.641 | 
     | u_cortexm0ds/u_logic/U2913      | B1 ^ -> ZN v | OAI22_X1  | 0.033 | 0.035 |   1.344 |    4.676 | 
     | u_cortexm0ds/u_logic/F8e3z4_reg | D v          | DFFS_X1   | 0.033 | 0.000 |   1.344 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.332 | 
     | u_cortexm0ds/u_logic/F8e3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.332 | 
     +-----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_cortexm0ds/u_logic/Lsd3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Lsd3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.344
= Slack Time                    3.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.332 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.420 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.433 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.453 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.521 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.560 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.572 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.628 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.665 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.748 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.848 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.919 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.938 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.002 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.046 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.072 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.089 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.136 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.208 | 
     | u_cortexm0ds/u_logic/U2931      | A v -> ZN ^  | AOI221_X1 | 0.048 | 0.079 |   0.955 |    4.287 | 
     | u_cortexm0ds/u_logic/U2930      | A ^ -> ZN v  | OAI221_X1 | 0.054 | 0.079 |   1.035 |    4.367 | 
     | u_cortexm0ds/u_logic/U2929      | A v -> ZN ^  | AOI221_X1 | 0.053 | 0.086 |   1.121 |    4.453 | 
     | u_cortexm0ds/u_logic/U2928      | A ^ -> ZN v  | INV_X1    | 0.022 | 0.024 |   1.145 |    4.477 | 
     | u_cortexm0ds/u_logic/U4821      | A4 v -> ZN ^ | NOR4_X2   | 0.130 | 0.164 |   1.309 |    4.641 | 
     | u_cortexm0ds/u_logic/U2923      | B1 ^ -> ZN v | OAI22_X1  | 0.032 | 0.035 |   1.344 |    4.676 | 
     | u_cortexm0ds/u_logic/Lsd3z4_reg | D v          | DFFS_X1   | 0.032 | 0.000 |   1.344 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.332 | 
     | u_cortexm0ds/u_logic/Lsd3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.332 | 
     +-----------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_cortexm0ds/u_logic/Wqd3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Wqd3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.344
= Slack Time                    3.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.333 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.421 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.434 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.454 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.522 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.561 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.241 |    3.573 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.628 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.666 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.749 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.848 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.919 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.939 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.003 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.047 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.072 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.090 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.136 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.209 | 
     | u_cortexm0ds/u_logic/U2931      | A v -> ZN ^  | AOI221_X1 | 0.048 | 0.079 |   0.956 |    4.288 | 
     | u_cortexm0ds/u_logic/U2930      | A ^ -> ZN v  | OAI221_X1 | 0.054 | 0.079 |   1.035 |    4.367 | 
     | u_cortexm0ds/u_logic/U2929      | A v -> ZN ^  | AOI221_X1 | 0.053 | 0.086 |   1.121 |    4.454 | 
     | u_cortexm0ds/u_logic/U2928      | A ^ -> ZN v  | INV_X1    | 0.022 | 0.024 |   1.145 |    4.478 | 
     | u_cortexm0ds/u_logic/U4821      | A4 v -> ZN ^ | NOR4_X2   | 0.130 | 0.164 |   1.309 |    4.641 | 
     | u_cortexm0ds/u_logic/U2924      | B1 ^ -> ZN v | OAI22_X1  | 0.032 | 0.035 |   1.344 |    4.676 | 
     | u_cortexm0ds/u_logic/Wqd3z4_reg | D v          | DFFS_X1   | 0.032 | 0.000 |   1.344 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.332 | 
     | u_cortexm0ds/u_logic/Wqd3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.332 | 
     +-----------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_cortexm0ds/u_logic/I0e3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/I0e3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.343
= Slack Time                    3.333
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.333 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.421 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.434 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.454 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.522 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.561 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.573 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.629 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.666 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.749 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.848 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.920 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.939 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.003 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.047 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.072 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.090 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.137 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.209 | 
     | u_cortexm0ds/u_logic/U2931      | A v -> ZN ^  | AOI221_X1 | 0.048 | 0.079 |   0.955 |    4.288 | 
     | u_cortexm0ds/u_logic/U2930      | A ^ -> ZN v  | OAI221_X1 | 0.054 | 0.079 |   1.035 |    4.368 | 
     | u_cortexm0ds/u_logic/U2929      | A v -> ZN ^  | AOI221_X1 | 0.053 | 0.086 |   1.121 |    4.454 | 
     | u_cortexm0ds/u_logic/U2928      | A ^ -> ZN v  | INV_X1    | 0.022 | 0.024 |   1.145 |    4.478 | 
     | u_cortexm0ds/u_logic/U4821      | A4 v -> ZN ^ | NOR4_X2   | 0.130 | 0.164 |   1.309 |    4.642 | 
     | u_cortexm0ds/u_logic/U2918      | B1 ^ -> ZN v | OAI22_X1  | 0.032 | 0.034 |   1.343 |    4.676 | 
     | u_cortexm0ds/u_logic/I0e3z4_reg | D v          | DFFS_X1   | 0.032 | 0.000 |   1.343 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.333 | 
     | u_cortexm0ds/u_logic/I0e3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.333 | 
     +-----------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_cortexm0ds/u_logic/B5e3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/B5e3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.343
= Slack Time                    3.333
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.333 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.421 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.434 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.454 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.522 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.561 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.573 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.629 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.666 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.749 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.849 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.920 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.939 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.003 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.047 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.072 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.090 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.137 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.209 | 
     | u_cortexm0ds/u_logic/U2931      | A v -> ZN ^  | AOI221_X1 | 0.048 | 0.079 |   0.955 |    4.288 | 
     | u_cortexm0ds/u_logic/U2930      | A ^ -> ZN v  | OAI221_X1 | 0.054 | 0.079 |   1.035 |    4.368 | 
     | u_cortexm0ds/u_logic/U2929      | A v -> ZN ^  | AOI221_X1 | 0.053 | 0.086 |   1.121 |    4.454 | 
     | u_cortexm0ds/u_logic/U2928      | A ^ -> ZN v  | INV_X1    | 0.022 | 0.024 |   1.145 |    4.478 | 
     | u_cortexm0ds/u_logic/U4821      | A4 v -> ZN ^ | NOR4_X2   | 0.130 | 0.164 |   1.309 |    4.642 | 
     | u_cortexm0ds/u_logic/U2915      | B1 ^ -> ZN v | OAI22_X1  | 0.032 | 0.034 |   1.343 |    4.676 | 
     | u_cortexm0ds/u_logic/B5e3z4_reg | D v          | DFFS_X1   | 0.032 | 0.000 |   1.343 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.333 | 
     | u_cortexm0ds/u_logic/B5e3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.333 | 
     +-----------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_cortexm0ds/u_logic/Q6e3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Q6e3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.343
= Slack Time                    3.333
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.333 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.421 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.435 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.455 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.523 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.561 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.574 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.629 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.666 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.750 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.849 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.920 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.939 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.004 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.048 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.073 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.091 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.137 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.209 | 
     | u_cortexm0ds/u_logic/U2931      | A v -> ZN ^  | AOI221_X1 | 0.048 | 0.079 |   0.955 |    4.289 | 
     | u_cortexm0ds/u_logic/U2930      | A ^ -> ZN v  | OAI221_X1 | 0.054 | 0.079 |   1.035 |    4.368 | 
     | u_cortexm0ds/u_logic/U2929      | A v -> ZN ^  | AOI221_X1 | 0.053 | 0.086 |   1.121 |    4.454 | 
     | u_cortexm0ds/u_logic/U2928      | A ^ -> ZN v  | INV_X1    | 0.022 | 0.024 |   1.145 |    4.478 | 
     | u_cortexm0ds/u_logic/U4821      | A4 v -> ZN ^ | NOR4_X2   | 0.130 | 0.164 |   1.309 |    4.642 | 
     | u_cortexm0ds/u_logic/U2914      | B1 ^ -> ZN v | OAI22_X1  | 0.032 | 0.034 |   1.343 |    4.676 | 
     | u_cortexm0ds/u_logic/Q6e3z4_reg | D v          | DFFS_X1   | 0.032 | 0.000 |   1.343 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.333 | 
     | u_cortexm0ds/u_logic/Q6e3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.333 | 
     +-----------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_cortexm0ds/u_logic/Ibe3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Ibe3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.342
= Slack Time                    3.333
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.333 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.421 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.435 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.455 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.523 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.561 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.574 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.629 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.667 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.750 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.849 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.920 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.940 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.004 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.048 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.073 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.091 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.137 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.209 | 
     | u_cortexm0ds/u_logic/U2931      | A v -> ZN ^  | AOI221_X1 | 0.048 | 0.079 |   0.955 |    4.289 | 
     | u_cortexm0ds/u_logic/U2930      | A ^ -> ZN v  | OAI221_X1 | 0.054 | 0.079 |   1.035 |    4.368 | 
     | u_cortexm0ds/u_logic/U2929      | A v -> ZN ^  | AOI221_X1 | 0.053 | 0.086 |   1.121 |    4.454 | 
     | u_cortexm0ds/u_logic/U2928      | A ^ -> ZN v  | INV_X1    | 0.022 | 0.024 |   1.145 |    4.478 | 
     | u_cortexm0ds/u_logic/U4821      | A4 v -> ZN ^ | NOR4_X2   | 0.130 | 0.164 |   1.309 |    4.642 | 
     | u_cortexm0ds/u_logic/U2911      | B1 ^ -> ZN v | OAI22_X1  | 0.033 | 0.033 |   1.342 |    4.676 | 
     | u_cortexm0ds/u_logic/Ibe3z4_reg | D v          | DFFS_X1   | 0.033 | 0.000 |   1.342 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.333 | 
     | u_cortexm0ds/u_logic/Ibe3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.333 | 
     +-----------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_cortexm0ds/u_logic/Exd3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Exd3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.342
= Slack Time                    3.334
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.334 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.422 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.436 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.456 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.523 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.562 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.575 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.630 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.667 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.750 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.850 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.921 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.940 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.004 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.048 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.074 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.091 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.138 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.210 | 
     | u_cortexm0ds/u_logic/U2931      | A v -> ZN ^  | AOI221_X1 | 0.048 | 0.079 |   0.955 |    4.290 | 
     | u_cortexm0ds/u_logic/U2930      | A ^ -> ZN v  | OAI221_X1 | 0.054 | 0.079 |   1.035 |    4.369 | 
     | u_cortexm0ds/u_logic/U2929      | A v -> ZN ^  | AOI221_X1 | 0.053 | 0.086 |   1.121 |    4.455 | 
     | u_cortexm0ds/u_logic/U2928      | A ^ -> ZN v  | INV_X1    | 0.022 | 0.024 |   1.145 |    4.479 | 
     | u_cortexm0ds/u_logic/U4821      | A4 v -> ZN ^ | NOR4_X2   | 0.130 | 0.164 |   1.309 |    4.643 | 
     | u_cortexm0ds/u_logic/U2920      | B1 ^ -> ZN v | OAI22_X1  | 0.032 | 0.033 |   1.342 |    4.676 | 
     | u_cortexm0ds/u_logic/Exd3z4_reg | D v          | DFFS_X1   | 0.032 | 0.000 |   1.342 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.334 | 
     | u_cortexm0ds/u_logic/Exd3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.334 | 
     +-----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_cortexm0ds/u_logic/U9e3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/U9e3z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.676
- Arrival Time                  1.342
= Slack Time                    3.334
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.334 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.422 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.101 |    3.436 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.121 |    3.456 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.523 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.562 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.240 |    3.575 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.630 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.667 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.750 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.850 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.921 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.940 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.004 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.048 | 
     | u_cortexm0ds/u_logic/U2344      | A v -> ZN ^  | INV_X4    | 0.015 | 0.025 |   0.740 |    4.074 | 
     | u_cortexm0ds/u_logic/U3362      | A2 ^ -> ZN v | NOR2_X1   | 0.012 | 0.018 |   0.757 |    4.091 | 
     | u_cortexm0ds/u_logic/U3361      | B v -> ZN ^  | OAI211_X1 | 0.038 | 0.046 |   0.804 |    4.138 | 
     | u_cortexm0ds/u_logic/U3360      | A ^ -> ZN v  | INV_X1    | 0.051 | 0.072 |   0.876 |    4.210 | 
     | u_cortexm0ds/u_logic/U2931      | A v -> ZN ^  | AOI221_X1 | 0.048 | 0.079 |   0.955 |    4.290 | 
     | u_cortexm0ds/u_logic/U2930      | A ^ -> ZN v  | OAI221_X1 | 0.054 | 0.079 |   1.035 |    4.369 | 
     | u_cortexm0ds/u_logic/U2929      | A v -> ZN ^  | AOI221_X1 | 0.053 | 0.086 |   1.121 |    4.455 | 
     | u_cortexm0ds/u_logic/U2928      | A ^ -> ZN v  | INV_X1    | 0.022 | 0.024 |   1.145 |    4.479 | 
     | u_cortexm0ds/u_logic/U4821      | A4 v -> ZN ^ | NOR4_X2   | 0.130 | 0.164 |   1.309 |    4.643 | 
     | u_cortexm0ds/u_logic/U2912      | B1 ^ -> ZN v | OAI22_X1  | 0.032 | 0.033 |   1.342 |    4.676 | 
     | u_cortexm0ds/u_logic/U9e3z4_reg | D v          | DFFS_X1   | 0.032 | 0.000 |   1.342 |    4.676 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.334 | 
     | u_cortexm0ds/u_logic/U9e3z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.334 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_cortexm0ds/u_logic/No93z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/No93z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   4.700
= Required Time                 4.663
- Arrival Time                  1.278
= Slack Time                    3.385
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.385 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.473 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.101 |    3.486 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.121 |    3.506 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.574 | 
     | memctl_v4/U_hiu/U_rbuf_U31      | A1 v -> ZN v | OR2_X2    | 0.009 | 0.050 |   0.239 |    3.624 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A1 v -> ZN ^ | NAND2_X2  | 0.012 | 0.014 |   0.253 |    3.638 | 
     | ahb/U227                        | A1 ^ -> ZN v | AOI22_X1  | 0.054 | 0.033 |   0.286 |    3.671 | 
     | ahb/U109                        | A v -> ZN ^  | INV_X4    | 0.035 | 0.056 |   0.341 |    3.726 | 
     | u_cortexm0ds/u_logic/U3719      | B1 ^ -> ZN v | AOI221_X1 | 0.051 | 0.060 |   0.402 |    3.786 | 
     | u_cortexm0ds/u_logic/U3718      | A3 v -> ZN ^ | NAND3_X1  | 0.110 | 0.144 |   0.545 |    3.930 | 
     | u_cortexm0ds/u_logic/U3704      | B1 ^ -> ZN v | AOI22_X1  | 0.045 | 0.049 |   0.595 |    3.980 | 
     | u_cortexm0ds/u_logic/U3701      | A1 v -> ZN ^ | NOR2_X1   | 0.023 | 0.036 |   0.631 |    4.016 | 
     | u_cortexm0ds/u_logic/U3698      | B1 ^ -> ZN v | AOI222_X1 | 0.043 | 0.034 |   0.665 |    4.050 | 
     | u_cortexm0ds/u_logic/U3697      | A4 v -> ZN ^ | NAND4_X1  | 0.050 | 0.079 |   0.744 |    4.129 | 
     | u_cortexm0ds/u_logic/U2344      | A ^ -> ZN v  | INV_X4    | 0.016 | 0.013 |   0.757 |    4.142 | 
     | u_cortexm0ds/u_logic/U3362      | A2 v -> ZN ^ | NOR2_X1   | 0.017 | 0.027 |   0.784 |    4.169 | 
     | u_cortexm0ds/u_logic/U3361      | B ^ -> ZN v  | OAI211_X1 | 0.028 | 0.035 |   0.820 |    4.204 | 
     | u_cortexm0ds/u_logic/U3360      | A v -> ZN ^  | INV_X1    | 0.077 | 0.095 |   0.914 |    4.299 | 
     | u_cortexm0ds/u_logic/U2712      | A ^ -> ZN v  | AOI221_X1 | 0.038 | 0.042 |   0.956 |    4.341 | 
     | u_cortexm0ds/u_logic/U2711      | A v -> ZN ^  | OAI221_X1 | 0.111 | 0.103 |   1.059 |    4.444 | 
     | u_cortexm0ds/u_logic/U2710      | A ^ -> ZN v  | AOI221_X1 | 0.053 | 0.061 |   1.120 |    4.505 | 
     | u_cortexm0ds/u_logic/U4831      | A4 v -> ZN v | AND4_X4   | 0.029 | 0.103 |   1.224 |    4.609 | 
     | u_cortexm0ds/u_logic/U2708      | B1 v -> ZN ^ | OAI22_X1  | 0.040 | 0.055 |   1.278 |    4.663 | 
     | u_cortexm0ds/u_logic/No93z4_reg | D ^          | DFFS_X1   | 0.040 | 0.000 |   1.278 |    4.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.385 | 
     | u_cortexm0ds/u_logic/No93z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.385 | 
     +-----------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_cortexm0ds/u_logic/Y873z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Y873z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   4.700
= Required Time                 4.663
- Arrival Time                  1.278
= Slack Time                    3.385
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.385 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.473 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.487 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.507 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.575 | 
     | memctl_v4/U_hiu/U_rbuf_U31      | A1 v -> ZN v | OR2_X2    | 0.009 | 0.050 |   0.239 |    3.625 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A1 v -> ZN ^ | NAND2_X2  | 0.012 | 0.014 |   0.253 |    3.638 | 
     | ahb/U227                        | A1 ^ -> ZN v | AOI22_X1  | 0.054 | 0.033 |   0.286 |    3.671 | 
     | ahb/U109                        | A v -> ZN ^  | INV_X4    | 0.035 | 0.056 |   0.342 |    3.727 | 
     | u_cortexm0ds/u_logic/U3719      | B1 ^ -> ZN v | AOI221_X1 | 0.051 | 0.060 |   0.402 |    3.787 | 
     | u_cortexm0ds/u_logic/U3718      | A3 v -> ZN ^ | NAND3_X1  | 0.110 | 0.144 |   0.545 |    3.931 | 
     | u_cortexm0ds/u_logic/U3704      | B1 ^ -> ZN v | AOI22_X1  | 0.045 | 0.049 |   0.595 |    3.980 | 
     | u_cortexm0ds/u_logic/U3701      | A1 v -> ZN ^ | NOR2_X1   | 0.023 | 0.036 |   0.631 |    4.016 | 
     | u_cortexm0ds/u_logic/U3698      | B1 ^ -> ZN v | AOI222_X1 | 0.043 | 0.034 |   0.665 |    4.051 | 
     | u_cortexm0ds/u_logic/U3697      | A4 v -> ZN ^ | NAND4_X1  | 0.050 | 0.079 |   0.744 |    4.129 | 
     | u_cortexm0ds/u_logic/U2344      | A ^ -> ZN v  | INV_X4    | 0.016 | 0.013 |   0.757 |    4.142 | 
     | u_cortexm0ds/u_logic/U3362      | A2 v -> ZN ^ | NOR2_X1   | 0.017 | 0.027 |   0.784 |    4.170 | 
     | u_cortexm0ds/u_logic/U3361      | B ^ -> ZN v  | OAI211_X1 | 0.028 | 0.035 |   0.820 |    4.205 | 
     | u_cortexm0ds/u_logic/U3360      | A v -> ZN ^  | INV_X1    | 0.077 | 0.095 |   0.914 |    4.300 | 
     | u_cortexm0ds/u_logic/U2712      | A ^ -> ZN v  | AOI221_X1 | 0.038 | 0.042 |   0.956 |    4.342 | 
     | u_cortexm0ds/u_logic/U2711      | A v -> ZN ^  | OAI221_X1 | 0.111 | 0.103 |   1.059 |    4.445 | 
     | u_cortexm0ds/u_logic/U2710      | A ^ -> ZN v  | AOI221_X1 | 0.053 | 0.061 |   1.120 |    4.506 | 
     | u_cortexm0ds/u_logic/U4831      | A4 v -> ZN v | AND4_X4   | 0.029 | 0.103 |   1.224 |    4.609 | 
     | u_cortexm0ds/u_logic/U2705      | B1 v -> ZN ^ | OAI22_X1  | 0.040 | 0.054 |   1.278 |    4.663 | 
     | u_cortexm0ds/u_logic/Y873z4_reg | D ^          | DFFS_X1   | 0.040 | 0.000 |   1.278 |    4.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.385 | 
     | u_cortexm0ds/u_logic/Y873z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.385 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_cortexm0ds/u_logic/Pz53z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Pz53z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   4.700
= Required Time                 4.663
- Arrival Time                  1.277
= Slack Time                    3.387
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.387 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.475 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.488 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.508 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.576 | 
     | memctl_v4/U_hiu/U_rbuf_U31      | A1 v -> ZN v | OR2_X2    | 0.009 | 0.050 |   0.239 |    3.626 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A1 v -> ZN ^ | NAND2_X2  | 0.012 | 0.014 |   0.253 |    3.639 | 
     | ahb/U227                        | A1 ^ -> ZN v | AOI22_X1  | 0.054 | 0.033 |   0.286 |    3.672 | 
     | ahb/U109                        | A v -> ZN ^  | INV_X4    | 0.035 | 0.056 |   0.342 |    3.728 | 
     | u_cortexm0ds/u_logic/U3719      | B1 ^ -> ZN v | AOI221_X1 | 0.051 | 0.060 |   0.402 |    3.788 | 
     | u_cortexm0ds/u_logic/U3718      | A3 v -> ZN ^ | NAND3_X1  | 0.110 | 0.144 |   0.545 |    3.932 | 
     | u_cortexm0ds/u_logic/U3704      | B1 ^ -> ZN v | AOI22_X1  | 0.045 | 0.049 |   0.595 |    3.981 | 
     | u_cortexm0ds/u_logic/U3701      | A1 v -> ZN ^ | NOR2_X1   | 0.023 | 0.036 |   0.631 |    4.017 | 
     | u_cortexm0ds/u_logic/U3698      | B1 ^ -> ZN v | AOI222_X1 | 0.043 | 0.034 |   0.665 |    4.052 | 
     | u_cortexm0ds/u_logic/U3697      | A4 v -> ZN ^ | NAND4_X1  | 0.050 | 0.079 |   0.744 |    4.130 | 
     | u_cortexm0ds/u_logic/U2344      | A ^ -> ZN v  | INV_X4    | 0.016 | 0.013 |   0.757 |    4.143 | 
     | u_cortexm0ds/u_logic/U3362      | A2 v -> ZN ^ | NOR2_X1   | 0.017 | 0.027 |   0.784 |    4.171 | 
     | u_cortexm0ds/u_logic/U3361      | B ^ -> ZN v  | OAI211_X1 | 0.028 | 0.035 |   0.820 |    4.206 | 
     | u_cortexm0ds/u_logic/U3360      | A v -> ZN ^  | INV_X1    | 0.077 | 0.095 |   0.914 |    4.301 | 
     | u_cortexm0ds/u_logic/U2712      | A ^ -> ZN v  | AOI221_X1 | 0.038 | 0.042 |   0.956 |    4.343 | 
     | u_cortexm0ds/u_logic/U2711      | A v -> ZN ^  | OAI221_X1 | 0.111 | 0.103 |   1.059 |    4.446 | 
     | u_cortexm0ds/u_logic/U2710      | A ^ -> ZN v  | AOI221_X1 | 0.053 | 0.061 |   1.120 |    4.507 | 
     | u_cortexm0ds/u_logic/U4831      | A4 v -> ZN v | AND4_X4   | 0.029 | 0.103 |   1.224 |    4.610 | 
     | u_cortexm0ds/u_logic/U2704      | B1 v -> ZN ^ | OAI22_X1  | 0.040 | 0.053 |   1.277 |    4.663 | 
     | u_cortexm0ds/u_logic/Pz53z4_reg | D ^          | DFFS_X1   | 0.040 | 0.000 |   1.277 |    4.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.387 | 
     | u_cortexm0ds/u_logic/Pz53z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.387 | 
     +-----------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_cortexm0ds/u_logic/B1q2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/B1q2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   4.700
= Required Time                 4.663
- Arrival Time                  1.276
= Slack Time                    3.387
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.387 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.475 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.101 |    3.488 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.121 |    3.508 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.576 | 
     | memctl_v4/U_hiu/U_rbuf_U31      | A1 v -> ZN v | OR2_X2    | 0.009 | 0.050 |   0.239 |    3.626 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A1 v -> ZN ^ | NAND2_X2  | 0.012 | 0.014 |   0.253 |    3.640 | 
     | ahb/U227                        | A1 ^ -> ZN v | AOI22_X1  | 0.054 | 0.033 |   0.286 |    3.673 | 
     | ahb/U109                        | A v -> ZN ^  | INV_X4    | 0.035 | 0.056 |   0.341 |    3.728 | 
     | u_cortexm0ds/u_logic/U3719      | B1 ^ -> ZN v | AOI221_X1 | 0.051 | 0.060 |   0.402 |    3.788 | 
     | u_cortexm0ds/u_logic/U3718      | A3 v -> ZN ^ | NAND3_X1  | 0.110 | 0.144 |   0.545 |    3.932 | 
     | u_cortexm0ds/u_logic/U3704      | B1 ^ -> ZN v | AOI22_X1  | 0.045 | 0.049 |   0.595 |    3.981 | 
     | u_cortexm0ds/u_logic/U3701      | A1 v -> ZN ^ | NOR2_X1   | 0.023 | 0.036 |   0.631 |    4.018 | 
     | u_cortexm0ds/u_logic/U3698      | B1 ^ -> ZN v | AOI222_X1 | 0.043 | 0.034 |   0.665 |    4.052 | 
     | u_cortexm0ds/u_logic/U3697      | A4 v -> ZN ^ | NAND4_X1  | 0.050 | 0.079 |   0.744 |    4.131 | 
     | u_cortexm0ds/u_logic/U2344      | A ^ -> ZN v  | INV_X4    | 0.016 | 0.013 |   0.757 |    4.144 | 
     | u_cortexm0ds/u_logic/U3362      | A2 v -> ZN ^ | NOR2_X1   | 0.017 | 0.027 |   0.784 |    4.171 | 
     | u_cortexm0ds/u_logic/U3361      | B ^ -> ZN v  | OAI211_X1 | 0.028 | 0.035 |   0.820 |    4.206 | 
     | u_cortexm0ds/u_logic/U3360      | A v -> ZN ^  | INV_X1    | 0.077 | 0.095 |   0.914 |    4.301 | 
     | u_cortexm0ds/u_logic/U2712      | A ^ -> ZN v  | AOI221_X1 | 0.038 | 0.042 |   0.956 |    4.343 | 
     | u_cortexm0ds/u_logic/U2711      | A v -> ZN ^  | OAI221_X1 | 0.111 | 0.103 |   1.059 |    4.446 | 
     | u_cortexm0ds/u_logic/U2710      | A ^ -> ZN v  | AOI221_X1 | 0.053 | 0.061 |   1.120 |    4.507 | 
     | u_cortexm0ds/u_logic/U4831      | A4 v -> ZN v | AND4_X4   | 0.029 | 0.103 |   1.224 |    4.610 | 
     | u_cortexm0ds/u_logic/U2699      | B1 v -> ZN ^ | OAI22_X1  | 0.042 | 0.053 |   1.276 |    4.663 | 
     | u_cortexm0ds/u_logic/B1q2z4_reg | D ^          | DFFS_X1   | 0.042 | 0.000 |   1.276 |    4.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.387 | 
     | u_cortexm0ds/u_logic/B1q2z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.387 | 
     +-----------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_cortexm0ds/u_logic/Ycu2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Ycu2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   4.700
= Required Time                 4.663
- Arrival Time                  1.276
= Slack Time                    3.387
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.387 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.475 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.101 |    3.489 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.121 |    3.509 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.576 | 
     | memctl_v4/U_hiu/U_rbuf_U31      | A1 v -> ZN v | OR2_X2    | 0.009 | 0.050 |   0.239 |    3.626 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A1 v -> ZN ^ | NAND2_X2  | 0.012 | 0.014 |   0.253 |    3.640 | 
     | ahb/U227                        | A1 ^ -> ZN v | AOI22_X1  | 0.054 | 0.033 |   0.286 |    3.673 | 
     | ahb/U109                        | A v -> ZN ^  | INV_X4    | 0.035 | 0.056 |   0.341 |    3.729 | 
     | u_cortexm0ds/u_logic/U3719      | B1 ^ -> ZN v | AOI221_X1 | 0.051 | 0.060 |   0.402 |    3.789 | 
     | u_cortexm0ds/u_logic/U3718      | A3 v -> ZN ^ | NAND3_X1  | 0.110 | 0.144 |   0.545 |    3.932 | 
     | u_cortexm0ds/u_logic/U3704      | B1 ^ -> ZN v | AOI22_X1  | 0.045 | 0.049 |   0.595 |    3.982 | 
     | u_cortexm0ds/u_logic/U3701      | A1 v -> ZN ^ | NOR2_X1   | 0.023 | 0.036 |   0.631 |    4.018 | 
     | u_cortexm0ds/u_logic/U3698      | B1 ^ -> ZN v | AOI222_X1 | 0.043 | 0.034 |   0.665 |    4.052 | 
     | u_cortexm0ds/u_logic/U3697      | A4 v -> ZN ^ | NAND4_X1  | 0.050 | 0.079 |   0.744 |    4.131 | 
     | u_cortexm0ds/u_logic/U2344      | A ^ -> ZN v  | INV_X4    | 0.016 | 0.013 |   0.757 |    4.144 | 
     | u_cortexm0ds/u_logic/U3362      | A2 v -> ZN ^ | NOR2_X1   | 0.017 | 0.027 |   0.784 |    4.171 | 
     | u_cortexm0ds/u_logic/U3361      | B ^ -> ZN v  | OAI211_X1 | 0.028 | 0.035 |   0.820 |    4.207 | 
     | u_cortexm0ds/u_logic/U3360      | A v -> ZN ^  | INV_X1    | 0.077 | 0.095 |   0.914 |    4.302 | 
     | u_cortexm0ds/u_logic/U2712      | A ^ -> ZN v  | AOI221_X1 | 0.038 | 0.042 |   0.956 |    4.343 | 
     | u_cortexm0ds/u_logic/U2711      | A v -> ZN ^  | OAI221_X1 | 0.111 | 0.103 |   1.059 |    4.446 | 
     | u_cortexm0ds/u_logic/U2710      | A ^ -> ZN v  | AOI221_X1 | 0.053 | 0.061 |   1.120 |    4.508 | 
     | u_cortexm0ds/u_logic/U4831      | A4 v -> ZN v | AND4_X4   | 0.029 | 0.103 |   1.224 |    4.611 | 
     | u_cortexm0ds/u_logic/U2698      | B1 v -> ZN ^ | OAI22_X1  | 0.038 | 0.052 |   1.276 |    4.663 | 
     | u_cortexm0ds/u_logic/Ycu2z4_reg | D ^          | DFFS_X1   | 0.038 | 0.000 |   1.276 |    4.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.387 | 
     | u_cortexm0ds/u_logic/Ycu2z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.387 | 
     +-----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_cortexm0ds/u_logic/Hi83z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Hi83z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   4.700
= Required Time                 4.663
- Arrival Time                  1.276
= Slack Time                    3.387
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.387 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.475 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.489 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.509 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.577 | 
     | memctl_v4/U_hiu/U_rbuf_U31      | A1 v -> ZN v | OR2_X2    | 0.009 | 0.050 |   0.239 |    3.627 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A1 v -> ZN ^ | NAND2_X2  | 0.012 | 0.014 |   0.253 |    3.640 | 
     | ahb/U227                        | A1 ^ -> ZN v | AOI22_X1  | 0.054 | 0.033 |   0.286 |    3.673 | 
     | ahb/U109                        | A v -> ZN ^  | INV_X4    | 0.035 | 0.056 |   0.341 |    3.729 | 
     | u_cortexm0ds/u_logic/U3719      | B1 ^ -> ZN v | AOI221_X1 | 0.051 | 0.060 |   0.402 |    3.789 | 
     | u_cortexm0ds/u_logic/U3718      | A3 v -> ZN ^ | NAND3_X1  | 0.110 | 0.144 |   0.545 |    3.933 | 
     | u_cortexm0ds/u_logic/U3704      | B1 ^ -> ZN v | AOI22_X1  | 0.045 | 0.049 |   0.595 |    3.982 | 
     | u_cortexm0ds/u_logic/U3701      | A1 v -> ZN ^ | NOR2_X1   | 0.023 | 0.036 |   0.631 |    4.018 | 
     | u_cortexm0ds/u_logic/U3698      | B1 ^ -> ZN v | AOI222_X1 | 0.043 | 0.034 |   0.665 |    4.052 | 
     | u_cortexm0ds/u_logic/U3697      | A4 v -> ZN ^ | NAND4_X1  | 0.050 | 0.079 |   0.744 |    4.131 | 
     | u_cortexm0ds/u_logic/U2344      | A ^ -> ZN v  | INV_X4    | 0.016 | 0.013 |   0.757 |    4.144 | 
     | u_cortexm0ds/u_logic/U3362      | A2 v -> ZN ^ | NOR2_X1   | 0.017 | 0.027 |   0.784 |    4.172 | 
     | u_cortexm0ds/u_logic/U3361      | B ^ -> ZN v  | OAI211_X1 | 0.028 | 0.035 |   0.820 |    4.207 | 
     | u_cortexm0ds/u_logic/U3360      | A v -> ZN ^  | INV_X1    | 0.077 | 0.095 |   0.914 |    4.302 | 
     | u_cortexm0ds/u_logic/U2712      | A ^ -> ZN v  | AOI221_X1 | 0.038 | 0.042 |   0.956 |    4.344 | 
     | u_cortexm0ds/u_logic/U2711      | A v -> ZN ^  | OAI221_X1 | 0.111 | 0.103 |   1.059 |    4.447 | 
     | u_cortexm0ds/u_logic/U2710      | A ^ -> ZN v  | AOI221_X1 | 0.053 | 0.061 |   1.120 |    4.508 | 
     | u_cortexm0ds/u_logic/U4831      | A4 v -> ZN v | AND4_X4   | 0.029 | 0.103 |   1.224 |    4.611 | 
     | u_cortexm0ds/u_logic/U2706      | B1 v -> ZN ^ | OAI22_X1  | 0.038 | 0.052 |   1.276 |    4.663 | 
     | u_cortexm0ds/u_logic/Hi83z4_reg | D ^          | DFFS_X1   | 0.038 | 0.000 |   1.276 |    4.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.387 | 
     | u_cortexm0ds/u_logic/Hi83z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.387 | 
     +-----------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_cortexm0ds/u_logic/Q2q2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Q2q2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   4.700
= Required Time                 4.663
- Arrival Time                  1.276
= Slack Time                    3.387
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.387 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.475 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.101 |    3.489 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.121 |    3.509 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.577 | 
     | memctl_v4/U_hiu/U_rbuf_U31      | A1 v -> ZN v | OR2_X2    | 0.009 | 0.050 |   0.239 |    3.627 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A1 v -> ZN ^ | NAND2_X2  | 0.012 | 0.014 |   0.253 |    3.640 | 
     | ahb/U227                        | A1 ^ -> ZN v | AOI22_X1  | 0.054 | 0.033 |   0.286 |    3.673 | 
     | ahb/U109                        | A v -> ZN ^  | INV_X4    | 0.035 | 0.056 |   0.341 |    3.729 | 
     | u_cortexm0ds/u_logic/U3719      | B1 ^ -> ZN v | AOI221_X1 | 0.051 | 0.060 |   0.402 |    3.789 | 
     | u_cortexm0ds/u_logic/U3718      | A3 v -> ZN ^ | NAND3_X1  | 0.110 | 0.144 |   0.545 |    3.933 | 
     | u_cortexm0ds/u_logic/U3704      | B1 ^ -> ZN v | AOI22_X1  | 0.045 | 0.049 |   0.595 |    3.982 | 
     | u_cortexm0ds/u_logic/U3701      | A1 v -> ZN ^ | NOR2_X1   | 0.023 | 0.036 |   0.631 |    4.018 | 
     | u_cortexm0ds/u_logic/U3698      | B1 ^ -> ZN v | AOI222_X1 | 0.043 | 0.034 |   0.665 |    4.052 | 
     | u_cortexm0ds/u_logic/U3697      | A4 v -> ZN ^ | NAND4_X1  | 0.050 | 0.079 |   0.744 |    4.131 | 
     | u_cortexm0ds/u_logic/U2344      | A ^ -> ZN v  | INV_X4    | 0.016 | 0.013 |   0.757 |    4.144 | 
     | u_cortexm0ds/u_logic/U3362      | A2 v -> ZN ^ | NOR2_X1   | 0.017 | 0.027 |   0.784 |    4.172 | 
     | u_cortexm0ds/u_logic/U3361      | B ^ -> ZN v  | OAI211_X1 | 0.028 | 0.035 |   0.820 |    4.207 | 
     | u_cortexm0ds/u_logic/U3360      | A v -> ZN ^  | INV_X1    | 0.077 | 0.095 |   0.914 |    4.302 | 
     | u_cortexm0ds/u_logic/U2712      | A ^ -> ZN v  | AOI221_X1 | 0.038 | 0.042 |   0.956 |    4.344 | 
     | u_cortexm0ds/u_logic/U2711      | A v -> ZN ^  | OAI221_X1 | 0.111 | 0.103 |   1.059 |    4.447 | 
     | u_cortexm0ds/u_logic/U2710      | A ^ -> ZN v  | AOI221_X1 | 0.053 | 0.061 |   1.120 |    4.508 | 
     | u_cortexm0ds/u_logic/U4831      | A4 v -> ZN v | AND4_X4   | 0.029 | 0.103 |   1.224 |    4.611 | 
     | u_cortexm0ds/u_logic/U2697      | B1 v -> ZN ^ | OAI22_X1  | 0.038 | 0.052 |   1.276 |    4.663 | 
     | u_cortexm0ds/u_logic/Q2q2z4_reg | D ^          | DFFS_X1   | 0.038 | 0.000 |   1.276 |    4.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.387 | 
     | u_cortexm0ds/u_logic/Q2q2z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.387 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_cortexm0ds/u_logic/O723z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/O723z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   4.700
= Required Time                 4.663
- Arrival Time                  1.276
= Slack Time                    3.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.388 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.476 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.489 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.509 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.577 | 
     | memctl_v4/U_hiu/U_rbuf_U31      | A1 v -> ZN v | OR2_X2    | 0.009 | 0.050 |   0.239 |    3.627 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A1 v -> ZN ^ | NAND2_X2  | 0.012 | 0.014 |   0.253 |    3.641 | 
     | ahb/U227                        | A1 ^ -> ZN v | AOI22_X1  | 0.054 | 0.033 |   0.286 |    3.673 | 
     | ahb/U109                        | A v -> ZN ^  | INV_X4    | 0.035 | 0.056 |   0.341 |    3.729 | 
     | u_cortexm0ds/u_logic/U3719      | B1 ^ -> ZN v | AOI221_X1 | 0.051 | 0.060 |   0.402 |    3.789 | 
     | u_cortexm0ds/u_logic/U3718      | A3 v -> ZN ^ | NAND3_X1  | 0.110 | 0.144 |   0.545 |    3.933 | 
     | u_cortexm0ds/u_logic/U3704      | B1 ^ -> ZN v | AOI22_X1  | 0.045 | 0.049 |   0.595 |    3.982 | 
     | u_cortexm0ds/u_logic/U3701      | A1 v -> ZN ^ | NOR2_X1   | 0.023 | 0.036 |   0.631 |    4.019 | 
     | u_cortexm0ds/u_logic/U3698      | B1 ^ -> ZN v | AOI222_X1 | 0.043 | 0.034 |   0.665 |    4.053 | 
     | u_cortexm0ds/u_logic/U3697      | A4 v -> ZN ^ | NAND4_X1  | 0.050 | 0.079 |   0.744 |    4.132 | 
     | u_cortexm0ds/u_logic/U2344      | A ^ -> ZN v  | INV_X4    | 0.016 | 0.013 |   0.757 |    4.145 | 
     | u_cortexm0ds/u_logic/U3362      | A2 v -> ZN ^ | NOR2_X1   | 0.017 | 0.027 |   0.784 |    4.172 | 
     | u_cortexm0ds/u_logic/U3361      | B ^ -> ZN v  | OAI211_X1 | 0.028 | 0.035 |   0.820 |    4.207 | 
     | u_cortexm0ds/u_logic/U3360      | A v -> ZN ^  | INV_X1    | 0.077 | 0.095 |   0.914 |    4.302 | 
     | u_cortexm0ds/u_logic/U2712      | A ^ -> ZN v  | AOI221_X1 | 0.038 | 0.042 |   0.956 |    4.344 | 
     | u_cortexm0ds/u_logic/U2711      | A v -> ZN ^  | OAI221_X1 | 0.111 | 0.103 |   1.059 |    4.447 | 
     | u_cortexm0ds/u_logic/U2710      | A ^ -> ZN v  | AOI221_X1 | 0.053 | 0.061 |   1.120 |    4.508 | 
     | u_cortexm0ds/u_logic/U4831      | A4 v -> ZN v | AND4_X4   | 0.029 | 0.103 |   1.224 |    4.611 | 
     | u_cortexm0ds/u_logic/U2701      | B1 v -> ZN ^ | OAI22_X1  | 0.037 | 0.052 |   1.276 |    4.663 | 
     | u_cortexm0ds/u_logic/O723z4_reg | D ^          | DFFS_X1   | 0.037 | 0.000 |   1.276 |    4.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.388 | 
     | u_cortexm0ds/u_logic/O723z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.388 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_cortexm0ds/u_logic/Hmv2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Hmv2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   4.700
= Required Time                 4.663
- Arrival Time                  1.275
= Slack Time                    3.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.389 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.477 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.490 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.510 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.578 | 
     | memctl_v4/U_hiu/U_rbuf_U31      | A1 v -> ZN v | OR2_X2    | 0.009 | 0.050 |   0.239 |    3.628 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A1 v -> ZN ^ | NAND2_X2  | 0.012 | 0.014 |   0.253 |    3.642 | 
     | ahb/U227                        | A1 ^ -> ZN v | AOI22_X1  | 0.054 | 0.033 |   0.286 |    3.674 | 
     | ahb/U109                        | A v -> ZN ^  | INV_X4    | 0.035 | 0.056 |   0.341 |    3.730 | 
     | u_cortexm0ds/u_logic/U3719      | B1 ^ -> ZN v | AOI221_X1 | 0.051 | 0.060 |   0.402 |    3.790 | 
     | u_cortexm0ds/u_logic/U3718      | A3 v -> ZN ^ | NAND3_X1  | 0.110 | 0.144 |   0.545 |    3.934 | 
     | u_cortexm0ds/u_logic/U3704      | B1 ^ -> ZN v | AOI22_X1  | 0.045 | 0.049 |   0.595 |    3.983 | 
     | u_cortexm0ds/u_logic/U3701      | A1 v -> ZN ^ | NOR2_X1   | 0.023 | 0.036 |   0.631 |    4.020 | 
     | u_cortexm0ds/u_logic/U3698      | B1 ^ -> ZN v | AOI222_X1 | 0.043 | 0.034 |   0.665 |    4.054 | 
     | u_cortexm0ds/u_logic/U3697      | A4 v -> ZN ^ | NAND4_X1  | 0.050 | 0.079 |   0.744 |    4.133 | 
     | u_cortexm0ds/u_logic/U2344      | A ^ -> ZN v  | INV_X4    | 0.016 | 0.013 |   0.757 |    4.146 | 
     | u_cortexm0ds/u_logic/U3362      | A2 v -> ZN ^ | NOR2_X1   | 0.017 | 0.027 |   0.784 |    4.173 | 
     | u_cortexm0ds/u_logic/U3361      | B ^ -> ZN v  | OAI211_X1 | 0.028 | 0.035 |   0.820 |    4.208 | 
     | u_cortexm0ds/u_logic/U3360      | A v -> ZN ^  | INV_X1    | 0.077 | 0.095 |   0.914 |    4.303 | 
     | u_cortexm0ds/u_logic/U2712      | A ^ -> ZN v  | AOI221_X1 | 0.038 | 0.042 |   0.956 |    4.345 | 
     | u_cortexm0ds/u_logic/U2711      | A v -> ZN ^  | OAI221_X1 | 0.111 | 0.103 |   1.059 |    4.448 | 
     | u_cortexm0ds/u_logic/U2710      | A ^ -> ZN v  | AOI221_X1 | 0.053 | 0.061 |   1.120 |    4.509 | 
     | u_cortexm0ds/u_logic/U4831      | A4 v -> ZN v | AND4_X4   | 0.029 | 0.103 |   1.224 |    4.612 | 
     | u_cortexm0ds/u_logic/U2700      | B1 v -> ZN ^ | OAI22_X1  | 0.037 | 0.051 |   1.275 |    4.663 | 
     | u_cortexm0ds/u_logic/Hmv2z4_reg | D ^          | DFFS_X1   | 0.037 | 0.000 |   1.275 |    4.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.389 | 
     | u_cortexm0ds/u_logic/Hmv2z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.389 | 
     +-----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_cortexm0ds/u_logic/X213z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/X213z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   4.700
= Required Time                 4.663
- Arrival Time                  1.275
= Slack Time                    3.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.389 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.477 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.490 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.510 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.578 | 
     | memctl_v4/U_hiu/U_rbuf_U31      | A1 v -> ZN v | OR2_X2    | 0.009 | 0.050 |   0.239 |    3.628 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A1 v -> ZN ^ | NAND2_X2  | 0.012 | 0.014 |   0.253 |    3.642 | 
     | ahb/U227                        | A1 ^ -> ZN v | AOI22_X1  | 0.054 | 0.033 |   0.286 |    3.674 | 
     | ahb/U109                        | A v -> ZN ^  | INV_X4    | 0.035 | 0.056 |   0.341 |    3.730 | 
     | u_cortexm0ds/u_logic/U3719      | B1 ^ -> ZN v | AOI221_X1 | 0.051 | 0.060 |   0.402 |    3.790 | 
     | u_cortexm0ds/u_logic/U3718      | A3 v -> ZN ^ | NAND3_X1  | 0.110 | 0.144 |   0.545 |    3.934 | 
     | u_cortexm0ds/u_logic/U3704      | B1 ^ -> ZN v | AOI22_X1  | 0.045 | 0.049 |   0.595 |    3.983 | 
     | u_cortexm0ds/u_logic/U3701      | A1 v -> ZN ^ | NOR2_X1   | 0.023 | 0.036 |   0.631 |    4.020 | 
     | u_cortexm0ds/u_logic/U3698      | B1 ^ -> ZN v | AOI222_X1 | 0.043 | 0.034 |   0.665 |    4.054 | 
     | u_cortexm0ds/u_logic/U3697      | A4 v -> ZN ^ | NAND4_X1  | 0.050 | 0.079 |   0.744 |    4.133 | 
     | u_cortexm0ds/u_logic/U2344      | A ^ -> ZN v  | INV_X4    | 0.016 | 0.013 |   0.757 |    4.146 | 
     | u_cortexm0ds/u_logic/U3362      | A2 v -> ZN ^ | NOR2_X1   | 0.017 | 0.027 |   0.784 |    4.173 | 
     | u_cortexm0ds/u_logic/U3361      | B ^ -> ZN v  | OAI211_X1 | 0.028 | 0.035 |   0.820 |    4.208 | 
     | u_cortexm0ds/u_logic/U3360      | A v -> ZN ^  | INV_X1    | 0.077 | 0.095 |   0.914 |    4.303 | 
     | u_cortexm0ds/u_logic/U2712      | A ^ -> ZN v  | AOI221_X1 | 0.038 | 0.042 |   0.956 |    4.345 | 
     | u_cortexm0ds/u_logic/U2711      | A v -> ZN ^  | OAI221_X1 | 0.111 | 0.103 |   1.059 |    4.448 | 
     | u_cortexm0ds/u_logic/U2710      | A ^ -> ZN v  | AOI221_X1 | 0.053 | 0.061 |   1.120 |    4.509 | 
     | u_cortexm0ds/u_logic/U4831      | A4 v -> ZN v | AND4_X4   | 0.029 | 0.103 |   1.224 |    4.612 | 
     | u_cortexm0ds/u_logic/U2695      | B1 v -> ZN ^ | OAI22_X1  | 0.039 | 0.051 |   1.275 |    4.663 | 
     | u_cortexm0ds/u_logic/X213z4_reg | D ^          | DFFS_X1   | 0.039 | 0.000 |   1.275 |    4.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.389 | 
     | u_cortexm0ds/u_logic/X213z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.389 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_cortexm0ds/u_logic/D603z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/D603z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   4.700
= Required Time                 4.663
- Arrival Time                  1.274
= Slack Time                    3.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.389 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.477 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.490 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.510 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.578 | 
     | memctl_v4/U_hiu/U_rbuf_U31      | A1 v -> ZN v | OR2_X2    | 0.009 | 0.050 |   0.239 |    3.628 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A1 v -> ZN ^ | NAND2_X2  | 0.012 | 0.014 |   0.253 |    3.642 | 
     | ahb/U227                        | A1 ^ -> ZN v | AOI22_X1  | 0.054 | 0.033 |   0.286 |    3.675 | 
     | ahb/U109                        | A v -> ZN ^  | INV_X4    | 0.035 | 0.056 |   0.342 |    3.730 | 
     | u_cortexm0ds/u_logic/U3719      | B1 ^ -> ZN v | AOI221_X1 | 0.051 | 0.060 |   0.402 |    3.791 | 
     | u_cortexm0ds/u_logic/U3718      | A3 v -> ZN ^ | NAND3_X1  | 0.110 | 0.144 |   0.545 |    3.934 | 
     | u_cortexm0ds/u_logic/U3704      | B1 ^ -> ZN v | AOI22_X1  | 0.045 | 0.049 |   0.595 |    3.984 | 
     | u_cortexm0ds/u_logic/U3701      | A1 v -> ZN ^ | NOR2_X1   | 0.023 | 0.036 |   0.631 |    4.020 | 
     | u_cortexm0ds/u_logic/U3698      | B1 ^ -> ZN v | AOI222_X1 | 0.043 | 0.034 |   0.665 |    4.054 | 
     | u_cortexm0ds/u_logic/U3697      | A4 v -> ZN ^ | NAND4_X1  | 0.050 | 0.079 |   0.744 |    4.133 | 
     | u_cortexm0ds/u_logic/U2344      | A ^ -> ZN v  | INV_X4    | 0.016 | 0.013 |   0.757 |    4.146 | 
     | u_cortexm0ds/u_logic/U3362      | A2 v -> ZN ^ | NOR2_X1   | 0.017 | 0.027 |   0.784 |    4.173 | 
     | u_cortexm0ds/u_logic/U3361      | B ^ -> ZN v  | OAI211_X1 | 0.028 | 0.035 |   0.820 |    4.209 | 
     | u_cortexm0ds/u_logic/U3360      | A v -> ZN ^  | INV_X1    | 0.077 | 0.095 |   0.914 |    4.303 | 
     | u_cortexm0ds/u_logic/U2712      | A ^ -> ZN v  | AOI221_X1 | 0.038 | 0.042 |   0.956 |    4.345 | 
     | u_cortexm0ds/u_logic/U2711      | A v -> ZN ^  | OAI221_X1 | 0.111 | 0.103 |   1.059 |    4.448 | 
     | u_cortexm0ds/u_logic/U2710      | A ^ -> ZN v  | AOI221_X1 | 0.053 | 0.061 |   1.120 |    4.509 | 
     | u_cortexm0ds/u_logic/U4831      | A4 v -> ZN v | AND4_X4   | 0.029 | 0.103 |   1.224 |    4.613 | 
     | u_cortexm0ds/u_logic/U2696      | B1 v -> ZN ^ | OAI22_X1  | 0.038 | 0.051 |   1.274 |    4.663 | 
     | u_cortexm0ds/u_logic/D603z4_reg | D ^          | DFFS_X1   | 0.038 | 0.000 |   1.274 |    4.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.389 | 
     | u_cortexm0ds/u_logic/D603z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.389 | 
     +-----------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_cortexm0ds/u_logic/F4q2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/F4q2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   4.700
= Required Time                 4.663
- Arrival Time                  1.274
= Slack Time                    3.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.389 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.477 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.101 |    3.491 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.121 |    3.511 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.578 | 
     | memctl_v4/U_hiu/U_rbuf_U31      | A1 v -> ZN v | OR2_X2    | 0.009 | 0.050 |   0.239 |    3.628 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A1 v -> ZN ^ | NAND2_X2  | 0.012 | 0.014 |   0.253 |    3.642 | 
     | ahb/U227                        | A1 ^ -> ZN v | AOI22_X1  | 0.054 | 0.033 |   0.286 |    3.675 | 
     | ahb/U109                        | A v -> ZN ^  | INV_X4    | 0.035 | 0.056 |   0.341 |    3.731 | 
     | u_cortexm0ds/u_logic/U3719      | B1 ^ -> ZN v | AOI221_X1 | 0.051 | 0.060 |   0.402 |    3.791 | 
     | u_cortexm0ds/u_logic/U3718      | A3 v -> ZN ^ | NAND3_X1  | 0.110 | 0.144 |   0.545 |    3.934 | 
     | u_cortexm0ds/u_logic/U3704      | B1 ^ -> ZN v | AOI22_X1  | 0.045 | 0.049 |   0.595 |    3.984 | 
     | u_cortexm0ds/u_logic/U3701      | A1 v -> ZN ^ | NOR2_X1   | 0.023 | 0.036 |   0.631 |    4.020 | 
     | u_cortexm0ds/u_logic/U3698      | B1 ^ -> ZN v | AOI222_X1 | 0.043 | 0.034 |   0.665 |    4.054 | 
     | u_cortexm0ds/u_logic/U3697      | A4 v -> ZN ^ | NAND4_X1  | 0.050 | 0.079 |   0.744 |    4.133 | 
     | u_cortexm0ds/u_logic/U2344      | A ^ -> ZN v  | INV_X4    | 0.016 | 0.013 |   0.757 |    4.146 | 
     | u_cortexm0ds/u_logic/U3362      | A2 v -> ZN ^ | NOR2_X1   | 0.017 | 0.027 |   0.784 |    4.173 | 
     | u_cortexm0ds/u_logic/U3361      | B ^ -> ZN v  | OAI211_X1 | 0.028 | 0.035 |   0.820 |    4.209 | 
     | u_cortexm0ds/u_logic/U3360      | A v -> ZN ^  | INV_X1    | 0.077 | 0.095 |   0.914 |    4.304 | 
     | u_cortexm0ds/u_logic/U2712      | A ^ -> ZN v  | AOI221_X1 | 0.038 | 0.042 |   0.956 |    4.345 | 
     | u_cortexm0ds/u_logic/U2711      | A v -> ZN ^  | OAI221_X1 | 0.111 | 0.103 |   1.059 |    4.448 | 
     | u_cortexm0ds/u_logic/U2710      | A ^ -> ZN v  | AOI221_X1 | 0.053 | 0.061 |   1.120 |    4.509 | 
     | u_cortexm0ds/u_logic/U4831      | A4 v -> ZN v | AND4_X4   | 0.029 | 0.103 |   1.224 |    4.613 | 
     | u_cortexm0ds/u_logic/U2694      | B1 v -> ZN ^ | OAI22_X1  | 0.038 | 0.051 |   1.274 |    4.663 | 
     | u_cortexm0ds/u_logic/F4q2z4_reg | D ^          | DFFS_X1   | 0.038 | 0.000 |   1.274 |    4.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.389 | 
     | u_cortexm0ds/u_logic/F4q2z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.389 | 
     +-----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_cortexm0ds/u_logic/Mzp2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Mzp2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   4.700
= Required Time                 4.663
- Arrival Time                  1.274
= Slack Time                    3.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.389 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.477 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.101 |    3.491 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.121 |    3.511 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.579 | 
     | memctl_v4/U_hiu/U_rbuf_U31      | A1 v -> ZN v | OR2_X2    | 0.009 | 0.050 |   0.239 |    3.628 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A1 v -> ZN ^ | NAND2_X2  | 0.012 | 0.014 |   0.253 |    3.642 | 
     | ahb/U227                        | A1 ^ -> ZN v | AOI22_X1  | 0.054 | 0.033 |   0.286 |    3.675 | 
     | ahb/U109                        | A v -> ZN ^  | INV_X4    | 0.035 | 0.056 |   0.341 |    3.731 | 
     | u_cortexm0ds/u_logic/U3719      | B1 ^ -> ZN v | AOI221_X1 | 0.051 | 0.060 |   0.402 |    3.791 | 
     | u_cortexm0ds/u_logic/U3718      | A3 v -> ZN ^ | NAND3_X1  | 0.110 | 0.144 |   0.545 |    3.934 | 
     | u_cortexm0ds/u_logic/U3704      | B1 ^ -> ZN v | AOI22_X1  | 0.045 | 0.049 |   0.595 |    3.984 | 
     | u_cortexm0ds/u_logic/U3701      | A1 v -> ZN ^ | NOR2_X1   | 0.023 | 0.036 |   0.631 |    4.020 | 
     | u_cortexm0ds/u_logic/U3698      | B1 ^ -> ZN v | AOI222_X1 | 0.043 | 0.034 |   0.665 |    4.054 | 
     | u_cortexm0ds/u_logic/U3697      | A4 v -> ZN ^ | NAND4_X1  | 0.050 | 0.079 |   0.744 |    4.133 | 
     | u_cortexm0ds/u_logic/U2344      | A ^ -> ZN v  | INV_X4    | 0.016 | 0.013 |   0.757 |    4.146 | 
     | u_cortexm0ds/u_logic/U3362      | A2 v -> ZN ^ | NOR2_X1   | 0.017 | 0.027 |   0.784 |    4.173 | 
     | u_cortexm0ds/u_logic/U3361      | B ^ -> ZN v  | OAI211_X1 | 0.028 | 0.035 |   0.820 |    4.209 | 
     | u_cortexm0ds/u_logic/U3360      | A v -> ZN ^  | INV_X1    | 0.077 | 0.095 |   0.914 |    4.304 | 
     | u_cortexm0ds/u_logic/U2712      | A ^ -> ZN v  | AOI221_X1 | 0.038 | 0.042 |   0.956 |    4.346 | 
     | u_cortexm0ds/u_logic/U2711      | A v -> ZN ^  | OAI221_X1 | 0.111 | 0.103 |   1.059 |    4.449 | 
     | u_cortexm0ds/u_logic/U2710      | A ^ -> ZN v  | AOI221_X1 | 0.053 | 0.061 |   1.120 |    4.510 | 
     | u_cortexm0ds/u_logic/U4831      | A4 v -> ZN v | AND4_X4   | 0.029 | 0.103 |   1.224 |    4.613 | 
     | u_cortexm0ds/u_logic/U2707      | B1 v -> ZN ^ | OAI22_X1  | 0.037 | 0.050 |   1.274 |    4.663 | 
     | u_cortexm0ds/u_logic/Mzp2z4_reg | D ^          | DFFS_X1   | 0.037 | 0.000 |   1.274 |    4.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.389 | 
     | u_cortexm0ds/u_logic/Mzp2z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.389 | 
     +-----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_cortexm0ds/u_logic/Gq43z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Gq43z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   4.700
= Required Time                 4.663
- Arrival Time                  1.273
= Slack Time                    3.390
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.390 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.478 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.491 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.511 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.579 | 
     | memctl_v4/U_hiu/U_rbuf_U31      | A1 v -> ZN v | OR2_X2    | 0.009 | 0.050 |   0.239 |    3.629 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A1 v -> ZN ^ | NAND2_X2  | 0.012 | 0.014 |   0.253 |    3.643 | 
     | ahb/U227                        | A1 ^ -> ZN v | AOI22_X1  | 0.054 | 0.033 |   0.286 |    3.676 | 
     | ahb/U109                        | A v -> ZN ^  | INV_X4    | 0.035 | 0.056 |   0.341 |    3.731 | 
     | u_cortexm0ds/u_logic/U3719      | B1 ^ -> ZN v | AOI221_X1 | 0.051 | 0.060 |   0.402 |    3.792 | 
     | u_cortexm0ds/u_logic/U3718      | A3 v -> ZN ^ | NAND3_X1  | 0.110 | 0.144 |   0.545 |    3.935 | 
     | u_cortexm0ds/u_logic/U3704      | B1 ^ -> ZN v | AOI22_X1  | 0.045 | 0.049 |   0.595 |    3.985 | 
     | u_cortexm0ds/u_logic/U3701      | A1 v -> ZN ^ | NOR2_X1   | 0.023 | 0.036 |   0.631 |    4.021 | 
     | u_cortexm0ds/u_logic/U3698      | B1 ^ -> ZN v | AOI222_X1 | 0.043 | 0.034 |   0.665 |    4.055 | 
     | u_cortexm0ds/u_logic/U3697      | A4 v -> ZN ^ | NAND4_X1  | 0.050 | 0.079 |   0.744 |    4.134 | 
     | u_cortexm0ds/u_logic/U2344      | A ^ -> ZN v  | INV_X4    | 0.016 | 0.013 |   0.757 |    4.147 | 
     | u_cortexm0ds/u_logic/U3362      | A2 v -> ZN ^ | NOR2_X1   | 0.017 | 0.027 |   0.784 |    4.174 | 
     | u_cortexm0ds/u_logic/U3361      | B ^ -> ZN v  | OAI211_X1 | 0.028 | 0.035 |   0.820 |    4.210 | 
     | u_cortexm0ds/u_logic/U3360      | A v -> ZN ^  | INV_X1    | 0.077 | 0.095 |   0.914 |    4.304 | 
     | u_cortexm0ds/u_logic/U2712      | A ^ -> ZN v  | AOI221_X1 | 0.038 | 0.042 |   0.956 |    4.346 | 
     | u_cortexm0ds/u_logic/U2711      | A v -> ZN ^  | OAI221_X1 | 0.111 | 0.103 |   1.059 |    4.449 | 
     | u_cortexm0ds/u_logic/U2710      | A ^ -> ZN v  | AOI221_X1 | 0.053 | 0.061 |   1.120 |    4.510 | 
     | u_cortexm0ds/u_logic/U4831      | A4 v -> ZN v | AND4_X4   | 0.029 | 0.103 |   1.224 |    4.614 | 
     | u_cortexm0ds/u_logic/U2703      | B1 v -> ZN ^ | OAI22_X1  | 0.037 | 0.050 |   1.273 |    4.663 | 
     | u_cortexm0ds/u_logic/Gq43z4_reg | D ^          | DFFS_X1   | 0.037 | 0.000 |   1.273 |    4.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.390 | 
     | u_cortexm0ds/u_logic/Gq43z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.390 | 
     +-----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_cortexm0ds/u_logic/R283z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/R283z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   4.700
= Required Time                 4.675
- Arrival Time                  1.285
= Slack Time                    3.390
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.390 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.478 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.492 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.512 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.579 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.618 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.241 |    3.631 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.686 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.723 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.806 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.906 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.977 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.996 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.060 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.105 | 
     | u_cortexm0ds/u_logic/U3075      | A1 v -> ZN v | AND4_X1   | 0.056 | 0.105 |   0.820 |    4.210 | 
     | u_cortexm0ds/u_logic/U2223      | A v -> ZN ^  | AOI221_X1 | 0.038 | 0.067 |   0.887 |    4.277 | 
     | u_cortexm0ds/u_logic/U2222      | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   0.905 |    4.295 | 
     | u_cortexm0ds/u_logic/U2221      | A v -> ZN ^  | AOI221_X1 | 0.097 | 0.123 |   1.028 |    4.418 | 
     | u_cortexm0ds/u_logic/U2220      | A ^ -> ZN v  | INV_X1    | 0.044 | 0.054 |   1.082 |    4.472 | 
     | u_cortexm0ds/u_logic/U4027      | A v -> ZN ^  | AOI211_X2 | 0.130 | 0.162 |   1.244 |    4.634 | 
     | u_cortexm0ds/u_logic/U2200      | B1 ^ -> ZN v | OAI22_X1  | 0.034 | 0.041 |   1.285 |    4.675 | 
     | u_cortexm0ds/u_logic/R283z4_reg | D v          | DFFS_X1   | 0.034 | 0.000 |   1.285 |    4.675 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.390 | 
     | u_cortexm0ds/u_logic/R283z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.390 | 
     +-----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_cortexm0ds/u_logic/Xg33z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Xg33z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   4.700
= Required Time                 4.663
- Arrival Time                  1.273
= Slack Time                    3.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.391 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.479 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.492 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.512 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.580 | 
     | memctl_v4/U_hiu/U_rbuf_U31      | A1 v -> ZN v | OR2_X2    | 0.009 | 0.050 |   0.239 |    3.630 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A1 v -> ZN ^ | NAND2_X2  | 0.012 | 0.014 |   0.253 |    3.644 | 
     | ahb/U227                        | A1 ^ -> ZN v | AOI22_X1  | 0.054 | 0.033 |   0.286 |    3.677 | 
     | ahb/U109                        | A v -> ZN ^  | INV_X4    | 0.035 | 0.056 |   0.342 |    3.732 | 
     | u_cortexm0ds/u_logic/U3719      | B1 ^ -> ZN v | AOI221_X1 | 0.051 | 0.060 |   0.402 |    3.792 | 
     | u_cortexm0ds/u_logic/U3718      | A3 v -> ZN ^ | NAND3_X1  | 0.110 | 0.144 |   0.545 |    3.936 | 
     | u_cortexm0ds/u_logic/U3704      | B1 ^ -> ZN v | AOI22_X1  | 0.045 | 0.049 |   0.595 |    3.985 | 
     | u_cortexm0ds/u_logic/U3701      | A1 v -> ZN ^ | NOR2_X1   | 0.023 | 0.036 |   0.631 |    4.022 | 
     | u_cortexm0ds/u_logic/U3698      | B1 ^ -> ZN v | AOI222_X1 | 0.043 | 0.034 |   0.665 |    4.056 | 
     | u_cortexm0ds/u_logic/U3697      | A4 v -> ZN ^ | NAND4_X1  | 0.050 | 0.079 |   0.744 |    4.135 | 
     | u_cortexm0ds/u_logic/U2344      | A ^ -> ZN v  | INV_X4    | 0.016 | 0.013 |   0.757 |    4.148 | 
     | u_cortexm0ds/u_logic/U3362      | A2 v -> ZN ^ | NOR2_X1   | 0.017 | 0.027 |   0.784 |    4.175 | 
     | u_cortexm0ds/u_logic/U3361      | B ^ -> ZN v  | OAI211_X1 | 0.028 | 0.035 |   0.820 |    4.210 | 
     | u_cortexm0ds/u_logic/U3360      | A v -> ZN ^  | INV_X1    | 0.077 | 0.095 |   0.914 |    4.305 | 
     | u_cortexm0ds/u_logic/U2712      | A ^ -> ZN v  | AOI221_X1 | 0.038 | 0.042 |   0.956 |    4.347 | 
     | u_cortexm0ds/u_logic/U2711      | A v -> ZN ^  | OAI221_X1 | 0.111 | 0.103 |   1.059 |    4.450 | 
     | u_cortexm0ds/u_logic/U2710      | A ^ -> ZN v  | AOI221_X1 | 0.053 | 0.061 |   1.120 |    4.511 | 
     | u_cortexm0ds/u_logic/U4831      | A4 v -> ZN v | AND4_X4   | 0.029 | 0.103 |   1.224 |    4.615 | 
     | u_cortexm0ds/u_logic/U2702      | B1 v -> ZN ^ | OAI22_X1  | 0.038 | 0.049 |   1.273 |    4.663 | 
     | u_cortexm0ds/u_logic/Xg33z4_reg | D ^          | DFFS_X1   | 0.038 | 0.000 |   1.273 |    4.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.391 | 
     | u_cortexm0ds/u_logic/Xg33z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.391 | 
     +-----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_cortexm0ds/u_logic/U5q2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/U5q2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   4.700
= Required Time                 4.663
- Arrival Time                  1.273
= Slack Time                    3.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.391 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.479 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.101 |    3.492 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.121 |    3.512 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.580 | 
     | memctl_v4/U_hiu/U_rbuf_U31      | A1 v -> ZN v | OR2_X2    | 0.009 | 0.050 |   0.239 |    3.630 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A1 v -> ZN ^ | NAND2_X2  | 0.012 | 0.014 |   0.253 |    3.644 | 
     | ahb/U227                        | A1 ^ -> ZN v | AOI22_X1  | 0.054 | 0.033 |   0.286 |    3.677 | 
     | ahb/U109                        | A v -> ZN ^  | INV_X4    | 0.035 | 0.056 |   0.341 |    3.732 | 
     | u_cortexm0ds/u_logic/U3719      | B1 ^ -> ZN v | AOI221_X1 | 0.051 | 0.060 |   0.402 |    3.792 | 
     | u_cortexm0ds/u_logic/U3718      | A3 v -> ZN ^ | NAND3_X1  | 0.110 | 0.144 |   0.545 |    3.936 | 
     | u_cortexm0ds/u_logic/U3704      | B1 ^ -> ZN v | AOI22_X1  | 0.045 | 0.049 |   0.595 |    3.986 | 
     | u_cortexm0ds/u_logic/U3701      | A1 v -> ZN ^ | NOR2_X1   | 0.023 | 0.036 |   0.631 |    4.022 | 
     | u_cortexm0ds/u_logic/U3698      | B1 ^ -> ZN v | AOI222_X1 | 0.043 | 0.034 |   0.665 |    4.056 | 
     | u_cortexm0ds/u_logic/U3697      | A4 v -> ZN ^ | NAND4_X1  | 0.050 | 0.079 |   0.744 |    4.135 | 
     | u_cortexm0ds/u_logic/U2344      | A ^ -> ZN v  | INV_X4    | 0.016 | 0.013 |   0.757 |    4.148 | 
     | u_cortexm0ds/u_logic/U3362      | A2 v -> ZN ^ | NOR2_X1   | 0.017 | 0.027 |   0.784 |    4.175 | 
     | u_cortexm0ds/u_logic/U3361      | B ^ -> ZN v  | OAI211_X1 | 0.028 | 0.035 |   0.820 |    4.210 | 
     | u_cortexm0ds/u_logic/U3360      | A v -> ZN ^  | INV_X1    | 0.077 | 0.095 |   0.914 |    4.305 | 
     | u_cortexm0ds/u_logic/U2712      | A ^ -> ZN v  | AOI221_X1 | 0.038 | 0.042 |   0.956 |    4.347 | 
     | u_cortexm0ds/u_logic/U2711      | A v -> ZN ^  | OAI221_X1 | 0.111 | 0.103 |   1.059 |    4.450 | 
     | u_cortexm0ds/u_logic/U2710      | A ^ -> ZN v  | AOI221_X1 | 0.053 | 0.061 |   1.120 |    4.511 | 
     | u_cortexm0ds/u_logic/U4831      | A4 v -> ZN v | AND4_X4   | 0.029 | 0.103 |   1.224 |    4.615 | 
     | u_cortexm0ds/u_logic/U2693      | B1 v -> ZN ^ | OAI22_X1  | 0.037 | 0.049 |   1.273 |    4.663 | 
     | u_cortexm0ds/u_logic/U5q2z4_reg | D ^          | DFFS_X1   | 0.037 | 0.000 |   1.273 |    4.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.391 | 
     | u_cortexm0ds/u_logic/U5q2z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.391 | 
     +-----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_cortexm0ds/u_logic/It63z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/It63z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: big_endian                        (v) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   4.700
= Required Time                 4.675
- Arrival Time                  1.284
= Slack Time                    3.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | big_endian v |           | 0.120 |       |   0.000 |    3.391 | 
     | memctl_v4/U_hiu/U_rbuf_U68      | A v -> ZN ^  | INV_X4    | 0.035 | 0.088 |   0.088 |    3.479 | 
     | memctl_v4/U_hiu/U_rbuf_U204     | A2 ^ -> ZN v | NAND2_X2  | 0.012 | 0.014 |   0.102 |    3.493 | 
     | memctl_v4/U_hiu/U_rbuf_U203     | A1 v -> ZN ^ | NAND2_X2  | 0.016 | 0.020 |   0.122 |    3.513 | 
     | memctl_v4/U_hiu/U_rbuf_U202     | A2 ^ -> ZN v | NAND2_X4  | 0.058 | 0.068 |   0.189 |    3.580 | 
     | memctl_v4/U_hiu/U_rbuf_U179     | A2 v -> ZN ^ | NAND2_X2  | 0.019 | 0.039 |   0.228 |    3.619 | 
     | memctl_v4/U_hiu/U_rbuf_U52      | A2 ^ -> ZN v | NAND2_X2  | 0.008 | 0.013 |   0.241 |    3.632 | 
     | ahb/U227                        | A1 v -> ZN ^ | AOI22_X1  | 0.057 | 0.055 |   0.296 |    3.687 | 
     | ahb/U109                        | A ^ -> ZN v  | INV_X4    | 0.029 | 0.037 |   0.333 |    3.724 | 
     | u_cortexm0ds/u_logic/U3719      | B1 v -> ZN ^ | AOI221_X1 | 0.047 | 0.083 |   0.416 |    3.807 | 
     | u_cortexm0ds/u_logic/U3718      | A3 ^ -> ZN v | NAND3_X1  | 0.078 | 0.099 |   0.516 |    3.907 | 
     | u_cortexm0ds/u_logic/U3704      | B1 v -> ZN ^ | AOI22_X1  | 0.041 | 0.071 |   0.587 |    3.978 | 
     | u_cortexm0ds/u_logic/U3701      | A1 ^ -> ZN v | NOR2_X1   | 0.016 | 0.019 |   0.606 |    3.997 | 
     | u_cortexm0ds/u_logic/U3698      | B1 v -> ZN ^ | AOI222_X1 | 0.046 | 0.064 |   0.670 |    4.061 | 
     | u_cortexm0ds/u_logic/U3697      | A4 ^ -> ZN v | NAND4_X1  | 0.040 | 0.044 |   0.714 |    4.105 | 
     | u_cortexm0ds/u_logic/U3075      | A1 v -> ZN v | AND4_X1   | 0.056 | 0.105 |   0.820 |    4.211 | 
     | u_cortexm0ds/u_logic/U2223      | A v -> ZN ^  | AOI221_X1 | 0.038 | 0.067 |   0.887 |    4.278 | 
     | u_cortexm0ds/u_logic/U2222      | A ^ -> ZN v  | INV_X1    | 0.015 | 0.017 |   0.905 |    4.296 | 
     | u_cortexm0ds/u_logic/U2221      | A v -> ZN ^  | AOI221_X1 | 0.097 | 0.123 |   1.028 |    4.419 | 
     | u_cortexm0ds/u_logic/U2220      | A ^ -> ZN v  | INV_X1    | 0.044 | 0.054 |   1.082 |    4.473 | 
     | u_cortexm0ds/u_logic/U4027      | A v -> ZN ^  | AOI211_X2 | 0.130 | 0.162 |   1.244 |    4.635 | 
     | u_cortexm0ds/u_logic/U2199      | B1 ^ -> ZN v | OAI22_X1  | 0.033 | 0.040 |   1.284 |    4.675 | 
     | u_cortexm0ds/u_logic/It63z4_reg | D v          | DFFS_X1   | 0.033 | 0.000 |   1.284 |    4.675 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc   |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |        |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^ |         | 0.000 |       |   0.000 |   -3.391 | 
     | u_cortexm0ds/u_logic/It63z4_reg | CK ^   | DFFS_X1 | 0.000 | 0.000 |   0.000 |   -3.391 | 
     +-----------------------------------------------------------------------------------------+ 

