

================================================================
== Vivado HLS Report for 'run'
================================================================
* Date:           Sun Feb  4 23:54:54 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   28|   28|   28|   28|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     21|     236|     213|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     21|     236|     213|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      2|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |      run     | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |      run     | return value |
|ap_start          |  in |    1| ap_ctrl_hs |      run     | return value |
|ap_ce             |  in |    1| ap_ctrl_hs |      run     | return value |
|ap_done           | out |    1| ap_ctrl_hs |      run     | return value |
|ap_idle           | out |    1| ap_ctrl_hs |      run     | return value |
|ap_ready          | out |    1| ap_ctrl_hs |      run     | return value |
|in_V_dout         |  in |   16|   ap_fifo  |     in_V     |    pointer   |
|in_V_empty_n      |  in |    1|   ap_fifo  |     in_V     |    pointer   |
|in_V_read         | out |    1|   ap_fifo  |     in_V     |    pointer   |
|out_V_din         | out |   24|   ap_fifo  |     out_V    |    pointer   |
|out_V_full_n      |  in |    1|   ap_fifo  |     out_V    |    pointer   |
|out_V_write       | out |    1|   ap_fifo  |     out_V    |    pointer   |
|config_V_dout     |  in |    8|   ap_fifo  |   config_V   |    pointer   |
|config_V_empty_n  |  in |    1|   ap_fifo  |   config_V   |    pointer   |
|config_V_read     | out |    1|   ap_fifo  |   config_V   |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

