Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Mon Feb 28 10:42:44 2022
| Host              : cwshea-HP-Z4-G4-Workstation running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.704        0.000                      0                 7635        0.017        0.000                      0                 7635        3.550        0.000                       0                  2441  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                             ------------         ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {0.000 16.666}       33.333          30.000          
  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK        {0.000 16.666}       33.333          30.000          
  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE      {0.000 33.333}       66.666          15.000          
sysclk_125_clk_p                                                  {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0                                   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         15.522        0.000                      0                  244        0.019        0.000                      0                  244       16.134        0.000                       0                   244  
  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       31.105        0.000                      0                   47        0.129        0.000                      0                   47       33.058        0.000                       0                    41  
sysclk_125_clk_p                                                                                                                                                                                                3.550        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                     4.704        0.000                      0                 7344        0.017        0.000                      0                 7344        4.458        0.000                       0                  2155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.522ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.266ns (34.635%)  route 0.502ns (65.365%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.115ns = ( 19.781 - 16.667 ) 
    Source Clock Delay      (SCD):    9.270ns
    Clock Pessimism Removal (CPR):    6.074ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.620ns (routing 0.752ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.683ns, distribution 0.752ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900     5.900 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.722     7.622    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     7.650 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.620     9.270    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
                  SLICE_X137Y470       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X137Y470       FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.078     9.348 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                                       net (fo=14, routed)          0.270     9.618    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    Routing       SLICE_X136Y468                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/I4
    Routing       SLICE_X136Y468       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                                    0.089     9.707 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                                       net (fo=1, routed)           0.046     9.753    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    Routing       SLICE_X136Y468                                                    r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/I0
    Routing       SLICE_X136Y468       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                                    0.099     9.852 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                                       net (fo=1, routed)           0.186    10.038    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    Routing       SLICE_X136Y470       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465    17.132 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.191    18.323    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    18.347 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.435    19.781    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X136Y470       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                                       clock pessimism              6.074    25.855    
                                       clock uncertainty           -0.235    25.620    
                  SLICE_X136Y470       FDRE (Setup_EFF_SLICEL_C_CE)
                                                                   -0.060    25.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  ---------------------------------------------------------------------------------
                                       required time                         25.560    
                                       arrival time                         -10.038    
  ---------------------------------------------------------------------------------
                                       slack                                 15.522    

Slack (MET) :             15.575ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.789ns  (logic 0.253ns (32.066%)  route 0.536ns (67.934%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 36.445 - 33.333 ) 
    Source Clock Delay      (SCD):    9.278ns = ( 25.945 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.074ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.628ns (routing 0.752ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.683ns, distribution 0.749ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900    22.566 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.722    24.288    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    24.316 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.628    25.944    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X136Y470       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y470       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    26.024 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=3, routed)           0.052    26.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X136Y470                                                    r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X136Y470       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.049    26.125 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           0.425    26.549    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X131Y466                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/I1
    Routing       SLICE_X131Y466       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                                    0.125    26.674 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                                       net (fo=1, routed)           0.059    26.733    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    Routing       SLICE_X131Y466       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465    33.798 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.191    34.989    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    35.013 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.432    36.445    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X131Y466       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                                       clock pessimism              6.074    42.519    
                                       clock uncertainty           -0.235    42.284    
                  SLICE_X131Y466       FDRE (Setup_BFF_SLICEM_C_D)
                                                                    0.025    42.309    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         42.309    
                                       arrival time                         -26.734    
  ---------------------------------------------------------------------------------
                                       slack                                 15.575    

Slack (MET) :             15.590ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.774ns  (logic 0.271ns (35.013%)  route 0.503ns (64.987%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 36.445 - 33.333 ) 
    Source Clock Delay      (SCD):    9.278ns = ( 25.945 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.074ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.628ns (routing 0.752ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.683ns, distribution 0.749ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900    22.566 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.722    24.288    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    24.316 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.628    25.944    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X136Y470       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y470       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    26.024 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=3, routed)           0.052    26.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X136Y470                                                    r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X136Y470       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.049    26.125 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           0.425    26.549    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X131Y466                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/I2
    Routing       SLICE_X131Y466       LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                                    0.143    26.692 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                                       net (fo=1, routed)           0.026    26.718    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    Routing       SLICE_X131Y466       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465    33.798 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.191    34.989    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    35.013 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.432    36.445    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X131Y466       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                                       clock pessimism              6.074    42.519    
                                       clock uncertainty           -0.235    42.284    
                  SLICE_X131Y466       FDRE (Setup_BFF2_SLICEM_C_D)
                                                                    0.025    42.309    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         42.309    
                                       arrival time                         -26.719    
  ---------------------------------------------------------------------------------
                                       slack                                 15.590    

Slack (MET) :             15.592ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.772ns  (logic 0.226ns (29.275%)  route 0.546ns (70.725%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 36.445 - 33.333 ) 
    Source Clock Delay      (SCD):    9.278ns = ( 25.945 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.074ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.628ns (routing 0.752ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.683ns, distribution 0.749ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900    22.566 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.722    24.288    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    24.316 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.628    25.944    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X136Y470       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y470       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    26.024 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=3, routed)           0.052    26.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X136Y470                                                    r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X136Y470       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.049    26.125 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           0.342    26.466    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X132Y464                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/I2
    Routing       SLICE_X132Y464       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                                    0.098    26.564 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                                       net (fo=1, routed)           0.152    26.716    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    Routing       SLICE_X132Y464       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465    33.798 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.191    34.989    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    35.013 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.432    36.445    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X132Y464       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                                       clock pessimism              6.074    42.519    
                                       clock uncertainty           -0.235    42.284    
                  SLICE_X132Y464       FDRE (Setup_HFF2_SLICEL_C_D)
                                                                    0.025    42.309    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         42.309    
                                       arrival time                         -26.717    
  ---------------------------------------------------------------------------------
                                       slack                                 15.592    

Slack (MET) :             15.653ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.711ns  (logic 0.179ns (25.176%)  route 0.532ns (74.824%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 36.445 - 33.333 ) 
    Source Clock Delay      (SCD):    9.278ns = ( 25.945 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.074ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.628ns (routing 0.752ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.683ns, distribution 0.749ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900    22.566 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.722    24.288    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    24.316 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.628    25.944    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X136Y470       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y470       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    26.024 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=3, routed)           0.052    26.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X136Y470                                                    r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X136Y470       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.049    26.125 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           0.414    26.538    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X131Y466                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/I4
    Routing       SLICE_X131Y466       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                                    0.051    26.590 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                                       net (fo=1, routed)           0.066    26.656    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    Routing       SLICE_X131Y466       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465    33.798 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.191    34.989    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    35.013 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.432    36.445    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X131Y466       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                                       clock pessimism              6.074    42.519    
                                       clock uncertainty           -0.235    42.284    
                  SLICE_X131Y466       FDRE (Setup_CFF_SLICEM_C_D)
                                                                    0.025    42.309    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         42.309    
                                       arrival time                         -26.656    
  ---------------------------------------------------------------------------------
                                       slack                                 15.653    

Slack (MET) :             15.665ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.699ns  (logic 0.250ns (35.765%)  route 0.449ns (64.235%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 36.445 - 33.333 ) 
    Source Clock Delay      (SCD):    9.278ns = ( 25.945 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.074ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.628ns (routing 0.752ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.683ns, distribution 0.749ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900    22.566 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.722    24.288    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    24.316 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.628    25.944    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X136Y470       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y470       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    26.024 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=3, routed)           0.052    26.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X136Y470                                                    r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X136Y470       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.049    26.125 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           0.325    26.450    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X131Y466                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/I0
    Routing       SLICE_X131Y466       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                                    0.122    26.572 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                                       net (fo=1, routed)           0.072    26.644    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    Routing       SLICE_X131Y466       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465    33.798 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.191    34.989    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    35.013 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.432    36.445    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X131Y466       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                                       clock pessimism              6.074    42.519    
                                       clock uncertainty           -0.235    42.284    
                  SLICE_X131Y466       FDRE (Setup_DFF_SLICEM_C_D)
                                                                    0.025    42.309    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         42.309    
                                       arrival time                         -26.644    
  ---------------------------------------------------------------------------------
                                       slack                                 15.665    

Slack (MET) :             15.693ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.669ns  (logic 0.226ns (33.782%)  route 0.443ns (66.218%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 36.443 - 33.333 ) 
    Source Clock Delay      (SCD):    9.278ns = ( 25.945 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.074ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.628ns (routing 0.752ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.683ns, distribution 0.747ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900    22.566 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.722    24.288    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    24.316 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.628    25.944    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X136Y470       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y470       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    26.024 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=3, routed)           0.052    26.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X136Y470                                                    r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X136Y470       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.049    26.125 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           0.343    26.468    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X132Y464                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/I4
    Routing       SLICE_X132Y464       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                                    0.098    26.566 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                                       net (fo=1, routed)           0.048    26.614    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    Routing       SLICE_X132Y464       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465    33.798 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.191    34.989    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    35.013 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.430    36.443    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X132Y464       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                                       clock pessimism              6.074    42.517    
                                       clock uncertainty           -0.235    42.282    
                  SLICE_X132Y464       FDRE (Setup_AFF_SLICEL_C_D)
                                                                    0.025    42.307    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         42.307    
                                       arrival time                         -26.614    
  ---------------------------------------------------------------------------------
                                       slack                                 15.693    

Slack (MET) :             15.707ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.653ns  (logic 0.216ns (33.078%)  route 0.437ns (66.922%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 36.441 - 33.333 ) 
    Source Clock Delay      (SCD):    9.278ns = ( 25.945 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.074ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.628ns (routing 0.752ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.683ns, distribution 0.745ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900    22.566 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.722    24.288    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    24.316 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.628    25.944    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X136Y470       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y470       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    26.024 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=3, routed)           0.052    26.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X136Y470                                                    r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X136Y470       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.049    26.125 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           0.335    26.459    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X132Y466                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/I2
    Routing       SLICE_X132Y466       LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                                    0.088    26.547 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                                       net (fo=1, routed)           0.050    26.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    Routing       SLICE_X132Y466       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465    33.798 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.191    34.989    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    35.013 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.428    36.441    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X132Y466       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                                       clock pessimism              6.074    42.515    
                                       clock uncertainty           -0.235    42.280    
                  SLICE_X132Y466       FDRE (Setup_CFF_SLICEL_C_D)
                                                                    0.025    42.305    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         42.305    
                                       arrival time                         -26.598    
  ---------------------------------------------------------------------------------
                                       slack                                 15.707    

Slack (MET) :             15.731ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.629ns  (logic 0.226ns (35.930%)  route 0.403ns (64.070%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 36.441 - 33.333 ) 
    Source Clock Delay      (SCD):    9.278ns = ( 25.945 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.074ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.628ns (routing 0.752ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.683ns, distribution 0.745ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900    22.566 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.722    24.288    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    24.316 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.628    25.944    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X136Y470       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y470       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    26.024 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=3, routed)           0.052    26.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    Routing       SLICE_X136Y470                                                    r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/I0
    Routing       SLICE_X136Y470       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.049    26.125 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                                       net (fo=8, routed)           0.335    26.459    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    Routing       SLICE_X132Y466                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/I3
    Routing       SLICE_X132Y466       LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                                    0.098    26.557 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                                       net (fo=1, routed)           0.016    26.573    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    Routing       SLICE_X132Y466       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465    33.798 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.191    34.989    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    35.013 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.428    36.441    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X132Y466       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                                       clock pessimism              6.074    42.515    
                                       clock uncertainty           -0.235    42.280    
                  SLICE_X132Y466       FDRE (Setup_CFF2_SLICEL_C_D)
                                                                    0.025    42.305    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         42.305    
                                       arrival time                         -26.574    
  ---------------------------------------------------------------------------------
                                       slack                                 15.731    

Slack (MET) :             15.867ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.563ns  (logic 0.301ns (53.464%)  route 0.262ns (46.537%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 36.458 - 33.333 ) 
    Source Clock Delay      (SCD):    9.278ns = ( 25.945 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.126ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.628ns (routing 0.752ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.683ns, distribution 0.762ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                                   16.667    16.667 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900    22.566 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.722    24.288    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    24.316 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.628    25.944    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                  SLICE_X136Y470       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y470       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    26.024 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                                       net (fo=3, routed)           0.060    26.083    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    Routing       SLICE_X136Y470                                                    r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/I4
    Routing       SLICE_X136Y470       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                                    0.123    26.206 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                                       net (fo=2, routed)           0.151    26.357    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    Routing       SLICE_X136Y471                                                    r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/I1
    Routing       SLICE_X136Y471       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                                    0.099    26.456 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                                       net (fo=1, routed)           0.051    26.507    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    Routing       SLICE_X136Y471       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                   33.333    33.333 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465    33.798 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.191    34.989    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    35.013 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.445    36.458    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
                  SLICE_X136Y471       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                                       clock pessimism              6.126    42.584    
                                       clock uncertainty           -0.235    42.349    
                  SLICE_X136Y471       FDRE (Setup_HFF_SLICEL_C_D)
                                                                    0.025    42.374    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  ---------------------------------------------------------------------------------
                                       required time                         42.374    
                                       arrival time                         -26.507    
  ---------------------------------------------------------------------------------
                                       slack                                 15.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.126ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    5.834ns
  Clock Net Delay (Source):      0.907ns (routing 0.417ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.466ns, distribution 0.562ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465     0.465 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.897     1.362    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.379 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         0.907     2.286    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X139Y467       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X139Y467       FDCE (Prop_HFF_SLICEL_C_Q)
                                                                    0.039     2.325 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/Q
                                       net (fo=1, routed)           0.033     2.358    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8_n_0
    Routing       SLICE_X139Y467       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900     5.900 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.179     7.079    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     7.098 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.028     8.126    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X139Y467       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                                       clock pessimism             -5.834     2.292    
                  SLICE_X139Y467       FDCE (Hold_HFF2_SLICEL_C_D)
                                                                    0.047     2.339    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9
  ---------------------------------------------------------------------------------
                                       required time                         -2.339    
                                       arrival time                           2.358    
  ---------------------------------------------------------------------------------
                                       slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.108ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    5.832ns
  Clock Net Delay (Source):      0.891ns (routing 0.417ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.466ns, distribution 0.544ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465     0.465 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.897     1.362    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.379 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         0.891     2.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X124Y462       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X124Y462       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.039     2.309 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/Q
                                       net (fo=3, routed)           0.037     2.346    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[31]
    Routing       SLICE_X124Y462       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900     5.900 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.179     7.079    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     7.098 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.010     8.108    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X124Y462       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                                       clock pessimism             -5.832     2.276    
                  SLICE_X124Y462       FDRE (Hold_HFF2_SLICEL_C_D)
                                                                    0.047     2.323    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]
  ---------------------------------------------------------------------------------
                                       required time                         -2.323    
                                       arrival time                           2.346    
  ---------------------------------------------------------------------------------
                                       slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.112ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    5.833ns
  Clock Net Delay (Source):      0.894ns (routing 0.417ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.466ns, distribution 0.548ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465     0.465 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.897     1.362    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.379 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         0.894     2.273    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
                  SLICE_X129Y465       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X129Y465       FDRE (Prop_HFF_SLICEM_C_Q)
                                                                    0.039     2.312 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                                       net (fo=1, routed)           0.038     2.350    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    Routing       SLICE_X129Y465       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900     5.900 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.179     7.079    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     7.098 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.014     8.112    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X129Y465       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                                       clock pessimism             -5.833     2.279    
                  SLICE_X129Y465       FDRE (Hold_HFF2_SLICEM_C_D)
                                                                    0.047     2.326    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -2.326    
                                       arrival time                           2.350    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.116ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    5.833ns
  Clock Net Delay (Source):      0.898ns (routing 0.417ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.018ns (routing 0.466ns, distribution 0.552ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465     0.465 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.897     1.362    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.379 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         0.898     2.277    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
                  SLICE_X136Y468       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y468       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.039     2.316 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                                       net (fo=3, routed)           0.039     2.355    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    Routing       SLICE_X136Y468       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900     5.900 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.179     7.079    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     7.098 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.018     8.116    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
                  SLICE_X136Y468       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                                       clock pessimism             -5.833     2.283    
                  SLICE_X136Y468       FDRE (Hold_HFF2_SLICEL_C_D)
                                                                    0.047     2.330    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         -2.330    
                                       arrival time                           2.355    
  ---------------------------------------------------------------------------------
                                       slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.130ns
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    5.835ns
  Clock Net Delay (Source):      0.910ns (routing 0.417ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.466ns, distribution 0.566ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465     0.465 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.897     1.362    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.379 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         0.910     2.289    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X138Y466       FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X138Y466       FDPE (Prop_FFF_SLICEM_C_Q)
                                                                    0.037     2.326 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/Q
                                       net (fo=1, routed)           0.041     2.367    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[2]
    Routing       SLICE_X138Y466       FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900     5.900 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.179     7.079    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     7.098 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.032     8.130    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X138Y466       FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                                       clock pessimism             -5.835     2.295    
                  SLICE_X138Y466       FDPE (Hold_EFF2_SLICEM_C_D)
                                                                    0.047     2.342    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -2.342    
                                       arrival time                           2.367    
  ---------------------------------------------------------------------------------
                                       slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.030%)  route 0.075ns (55.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.282ns
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    6.126ns
  Clock Net Delay (Source):      1.428ns (routing 0.683ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.752ns, distribution 0.880ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465     0.465 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.191     1.656    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.680 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.428     3.108    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
                  SLICE_X132Y463       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X132Y463       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                                    0.059     3.167 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                                       net (fo=1, routed)           0.075     3.242    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    Routing       SLICE_X132Y464       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900     5.900 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.722     7.622    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     7.650 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.632     9.282    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X132Y464       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                                       clock pessimism             -6.126     3.156    
                  SLICE_X132Y464       FDRE (Hold_GFF_SLICEL_C_D)
                                                                    0.060     3.216    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  ---------------------------------------------------------------------------------
                                       required time                         -3.216    
                                       arrival time                           3.242    
  ---------------------------------------------------------------------------------
                                       slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.093ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    5.831ns
  Clock Net Delay (Source):      0.877ns (routing 0.417ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.466ns, distribution 0.529ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465     0.465 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.897     1.362    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.379 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         0.877     2.256    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X119Y452       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X119Y452       FDRE (Prop_HFF_SLICEM_C_Q)
                                                                    0.039     2.295 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                                       net (fo=2, routed)           0.042     2.337    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[19]
    Routing       SLICE_X119Y452       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900     5.900 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.179     7.079    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     7.098 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         0.995     8.093    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
                  SLICE_X119Y452       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                                       clock pessimism             -5.831     2.262    
                  SLICE_X119Y452       FDRE (Hold_HFF2_SLICEM_C_D)
                                                                    0.047     2.309    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]
  ---------------------------------------------------------------------------------
                                       required time                         -2.309    
                                       arrival time                           2.337    
  ---------------------------------------------------------------------------------
                                       slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.122%)  route 0.045ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.125ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    5.834ns
  Clock Net Delay (Source):      0.906ns (routing 0.417ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.466ns, distribution 0.561ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465     0.465 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           0.897     1.362    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.379 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         0.906     2.285    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X138Y467       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X138Y467       FDCE (Prop_FFF_SLICEM_C_Q)
                                                                    0.037     2.322 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                                       net (fo=2, routed)           0.045     2.367    design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter[2]
    Routing       SLICE_X138Y467       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900     5.900 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.179     7.079    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     7.098 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.027     8.125    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
                  SLICE_X138Y467       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                                       clock pessimism             -5.834     2.291    
                  SLICE_X138Y467       FDCE (Hold_EFF2_SLICEM_C_D)
                                                                    0.047     2.338    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -2.338    
                                       arrival time                           2.367    
  ---------------------------------------------------------------------------------
                                       slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.093ns (49.206%)  route 0.096ns (50.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.291ns
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    6.074ns
  Clock Net Delay (Source):      1.439ns (routing 0.683ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.752ns, distribution 0.889ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465     0.465 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.191     1.656    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.680 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.439     3.119    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
                  SLICE_X137Y472       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X137Y472       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.058     3.177 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                                       net (fo=1, routed)           0.067     3.244    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[10]
    Routing       SLICE_X135Y472                                                    r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/I5
    Routing       SLICE_X135Y472       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                                    0.035     3.279 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                                       net (fo=1, routed)           0.029     3.308    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    Routing       SLICE_X135Y472       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900     5.900 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.722     7.622    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     7.650 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.641     9.291    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
                  SLICE_X135Y472       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                                       clock pessimism             -6.074     3.217    
                  SLICE_X135Y472       FDRE (Hold_BFF_SLICEM_C_D)
                                                                    0.060     3.277    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                         -3.277    
                                       arrival time                           3.308    
  ---------------------------------------------------------------------------------
                                       slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.289ns
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    6.126ns
  Clock Net Delay (Source):      1.445ns (routing 0.683ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.752ns, distribution 0.887ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    0.465     0.465 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.191     1.656    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.680 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.445     3.125    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
                  SLICE_X136Y471       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y471       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.058     3.183 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/Q
                                       net (fo=3, routed)           0.074     3.257    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg_n_0
    Routing       SLICE_X136Y472       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                                    5.900     5.900 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                                       net (fo=1, routed)           1.722     7.622    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                  BUFGCE_X1Y120                                                     r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
                  BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     7.650 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                  X4Y7 (CLOCK_ROOT)    net (fo=243, routed)         1.639     9.289    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
                  SLICE_X136Y472       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[11]/C
                                       clock pessimism             -6.126     3.163    
                  SLICE_X136Y472       FDRE (Hold_EFF2_SLICEL_C_D)
                                                                    0.062     3.225    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                         -3.225    
                                       arrival time                           3.257    
  ---------------------------------------------------------------------------------
                                       slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         33.333      32.043     BUFGCE_X1Y120   design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X133Y465  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X133Y465  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X131Y465  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X131Y465  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X131Y465  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X131Y465  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X138Y466  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X138Y466  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X138Y466  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X138Y466  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X138Y466  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X138Y466  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X127Y457  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X133Y465  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X133Y465  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X131Y465  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X131Y465  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X131Y465  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X131Y465  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X131Y458  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X131Y458  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X131Y459  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X131Y457  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X129Y457  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X129Y458  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X129Y459  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X129Y460  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X127Y458  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X127Y458  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       31.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.105ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.836ns  (logic 0.528ns (28.758%)  route 1.308ns (71.242%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 69.761 - 66.666 ) 
    Source Clock Delay      (SCD):    8.463ns = ( 41.796 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.272ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.617ns (routing 0.758ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.689ns, distribution 0.727ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.718    40.151    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    40.179 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.617    41.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X136Y469       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y469       FDCE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    41.875 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=18, routed)          0.278    42.153    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X135Y467                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X135Y467       LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                                    0.159    42.312 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=5, routed)           0.162    42.474    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X135Y467                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/I3
    Routing       SLICE_X135Y467       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                                    0.152    42.626 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/O
                                       net (fo=5, routed)           0.288    42.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    Routing       SLICE_X130Y465                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I4
    Routing       SLICE_X130Y465       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                                    0.138    43.052 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           0.580    43.632    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X123Y462       FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   66.666    66.666 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    67.131 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.190    68.321    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    68.345 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.416    69.761    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X123Y462       FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                                       clock pessimism              5.272    75.033    
                                       clock uncertainty           -0.235    74.798    
                  SLICE_X123Y462       FDCE (Setup_EFF_SLICEM_C_CE)
                                                                   -0.061    74.737    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  ---------------------------------------------------------------------------------
                                       required time                         74.737    
                                       arrival time                         -43.632    
  ---------------------------------------------------------------------------------
                                       slack                                 31.105    

Slack (MET) :             31.128ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.814ns  (logic 0.528ns (29.107%)  route 1.286ns (70.893%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.096ns = ( 69.762 - 66.666 ) 
    Source Clock Delay      (SCD):    8.463ns = ( 41.796 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.272ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.617ns (routing 0.758ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.689ns, distribution 0.728ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.718    40.151    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    40.179 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.617    41.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X136Y469       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y469       FDCE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    41.875 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=18, routed)          0.278    42.153    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X135Y467                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X135Y467       LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                                    0.159    42.312 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=5, routed)           0.162    42.474    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X135Y467                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/I3
    Routing       SLICE_X135Y467       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                                    0.152    42.626 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/O
                                       net (fo=5, routed)           0.288    42.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    Routing       SLICE_X130Y465                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I4
    Routing       SLICE_X130Y465       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                                    0.138    43.052 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           0.558    43.610    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X123Y463       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   66.666    66.666 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    67.131 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.190    68.321    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    68.345 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.417    69.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X123Y463       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                                       clock pessimism              5.272    75.034    
                                       clock uncertainty           -0.235    74.799    
                  SLICE_X123Y463       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                                   -0.061    74.738    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         74.738    
                                       arrival time                         -43.610    
  ---------------------------------------------------------------------------------
                                       slack                                 31.128    

Slack (MET) :             31.128ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.814ns  (logic 0.528ns (29.107%)  route 1.286ns (70.893%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.096ns = ( 69.762 - 66.666 ) 
    Source Clock Delay      (SCD):    8.463ns = ( 41.796 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.272ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.617ns (routing 0.758ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.689ns, distribution 0.728ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.718    40.151    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    40.179 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.617    41.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X136Y469       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y469       FDCE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    41.875 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=18, routed)          0.278    42.153    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X135Y467                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X135Y467       LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                                    0.159    42.312 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=5, routed)           0.162    42.474    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X135Y467                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/I3
    Routing       SLICE_X135Y467       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                                    0.152    42.626 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/O
                                       net (fo=5, routed)           0.288    42.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    Routing       SLICE_X130Y465                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I4
    Routing       SLICE_X130Y465       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                                    0.138    43.052 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           0.558    43.610    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X123Y463       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   66.666    66.666 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    67.131 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.190    68.321    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    68.345 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.417    69.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X123Y463       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                                       clock pessimism              5.272    75.034    
                                       clock uncertainty           -0.235    74.799    
                  SLICE_X123Y463       FDRE (Setup_FFF2_SLICEM_C_CE)
                                                                   -0.061    74.738    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         74.738    
                                       arrival time                         -43.610    
  ---------------------------------------------------------------------------------
                                       slack                                 31.128    

Slack (MET) :             31.130ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.812ns  (logic 0.528ns (29.139%)  route 1.284ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.096ns = ( 69.762 - 66.666 ) 
    Source Clock Delay      (SCD):    8.463ns = ( 41.796 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.272ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.617ns (routing 0.758ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.689ns, distribution 0.728ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.718    40.151    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    40.179 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.617    41.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X136Y469       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y469       FDCE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    41.875 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=18, routed)          0.278    42.153    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X135Y467                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X135Y467       LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                                    0.159    42.312 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=5, routed)           0.162    42.474    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X135Y467                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/I3
    Routing       SLICE_X135Y467       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                                    0.152    42.626 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/O
                                       net (fo=5, routed)           0.288    42.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    Routing       SLICE_X130Y465                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I4
    Routing       SLICE_X130Y465       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                                    0.138    43.052 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           0.556    43.608    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X123Y463       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   66.666    66.666 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    67.131 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.190    68.321    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    68.345 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.417    69.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X123Y463       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                                       clock pessimism              5.272    75.034    
                                       clock uncertainty           -0.235    74.799    
                  SLICE_X123Y463       FDRE (Setup_EFF_SLICEM_C_CE)
                                                                   -0.061    74.738    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         74.738    
                                       arrival time                         -43.608    
  ---------------------------------------------------------------------------------
                                       slack                                 31.130    

Slack (MET) :             31.130ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.812ns  (logic 0.528ns (29.139%)  route 1.284ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.096ns = ( 69.762 - 66.666 ) 
    Source Clock Delay      (SCD):    8.463ns = ( 41.796 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.272ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.617ns (routing 0.758ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.689ns, distribution 0.728ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.718    40.151    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    40.179 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.617    41.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X136Y469       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y469       FDCE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    41.875 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=18, routed)          0.278    42.153    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X135Y467                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X135Y467       LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                                    0.159    42.312 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=5, routed)           0.162    42.474    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X135Y467                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/I3
    Routing       SLICE_X135Y467       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                                    0.152    42.626 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/O
                                       net (fo=5, routed)           0.288    42.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    Routing       SLICE_X130Y465                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I4
    Routing       SLICE_X130Y465       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                                    0.138    43.052 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           0.556    43.608    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X123Y463       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   66.666    66.666 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    67.131 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.190    68.321    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    68.345 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.417    69.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X123Y463       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                                       clock pessimism              5.272    75.034    
                                       clock uncertainty           -0.235    74.799    
                  SLICE_X123Y463       FDRE (Setup_FFF_SLICEM_C_CE)
                                                                   -0.061    74.738    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         74.738    
                                       arrival time                         -43.608    
  ---------------------------------------------------------------------------------
                                       slack                                 31.130    

Slack (MET) :             31.130ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.812ns  (logic 0.528ns (29.139%)  route 1.284ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.096ns = ( 69.762 - 66.666 ) 
    Source Clock Delay      (SCD):    8.463ns = ( 41.796 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.272ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.617ns (routing 0.758ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.689ns, distribution 0.728ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.718    40.151    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    40.179 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.617    41.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X136Y469       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y469       FDCE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    41.875 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=18, routed)          0.278    42.153    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X135Y467                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X135Y467       LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                                    0.159    42.312 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=5, routed)           0.162    42.474    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X135Y467                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/I3
    Routing       SLICE_X135Y467       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                                    0.152    42.626 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/O
                                       net (fo=5, routed)           0.288    42.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    Routing       SLICE_X130Y465                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I4
    Routing       SLICE_X130Y465       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                                    0.138    43.052 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           0.556    43.608    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X123Y463       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   66.666    66.666 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    67.131 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.190    68.321    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    68.345 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.417    69.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X123Y463       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                                       clock pessimism              5.272    75.034    
                                       clock uncertainty           -0.235    74.799    
                  SLICE_X123Y463       FDRE (Setup_GFF_SLICEM_C_CE)
                                                                   -0.061    74.738    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                         74.738    
                                       arrival time                         -43.608    
  ---------------------------------------------------------------------------------
                                       slack                                 31.130    

Slack (MET) :             31.214ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.730ns  (logic 0.528ns (30.520%)  route 1.202ns (69.480%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.098ns = ( 69.764 - 66.666 ) 
    Source Clock Delay      (SCD):    8.463ns = ( 41.796 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.272ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.617ns (routing 0.758ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.689ns, distribution 0.730ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.718    40.151    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    40.179 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.617    41.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X136Y469       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y469       FDCE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    41.875 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=18, routed)          0.278    42.153    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X135Y467                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X135Y467       LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                                    0.159    42.312 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=5, routed)           0.162    42.474    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X135Y467                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/I3
    Routing       SLICE_X135Y467       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                                    0.152    42.626 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/O
                                       net (fo=5, routed)           0.288    42.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    Routing       SLICE_X130Y465                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I4
    Routing       SLICE_X130Y465       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                                    0.138    43.052 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           0.474    43.526    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X125Y463       FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   66.666    66.666 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    67.131 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.190    68.321    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    68.345 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.419    69.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X125Y463       FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                                       clock pessimism              5.272    75.036    
                                       clock uncertainty           -0.235    74.801    
                  SLICE_X125Y463       FDCE (Setup_EFF_SLICEM_C_CE)
                                                                   -0.061    74.740    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  ---------------------------------------------------------------------------------
                                       required time                         74.740    
                                       arrival time                         -43.526    
  ---------------------------------------------------------------------------------
                                       slack                                 31.214    

Slack (MET) :             31.315ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.630ns  (logic 0.528ns (32.393%)  route 1.102ns (67.607%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.099ns = ( 69.765 - 66.666 ) 
    Source Clock Delay      (SCD):    8.463ns = ( 41.796 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.272ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.617ns (routing 0.758ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.689ns, distribution 0.731ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.718    40.151    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    40.179 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.617    41.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X136Y469       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y469       FDCE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    41.875 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=18, routed)          0.278    42.153    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X135Y467                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X135Y467       LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                                    0.159    42.312 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=5, routed)           0.162    42.474    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X135Y467                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/I3
    Routing       SLICE_X135Y467       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                                    0.152    42.626 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/O
                                       net (fo=5, routed)           0.288    42.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    Routing       SLICE_X130Y465                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I4
    Routing       SLICE_X130Y465       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                                    0.138    43.052 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           0.374    43.426    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X125Y464       FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   66.666    66.666 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    67.131 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.190    68.321    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    68.345 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.420    69.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X125Y464       FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                                       clock pessimism              5.272    75.037    
                                       clock uncertainty           -0.235    74.802    
                  SLICE_X125Y464       FDCE (Setup_AFF_SLICEM_C_CE)
                                                                   -0.061    74.741    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  ---------------------------------------------------------------------------------
                                       required time                         74.741    
                                       arrival time                         -43.426    
  ---------------------------------------------------------------------------------
                                       slack                                 31.315    

Slack (MET) :             31.371ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.575ns  (logic 0.528ns (33.524%)  route 1.047ns (66.476%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 69.766 - 66.666 ) 
    Source Clock Delay      (SCD):    8.463ns = ( 41.796 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.272ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.617ns (routing 0.758ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.689ns, distribution 0.732ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.718    40.151    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    40.179 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.617    41.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X136Y469       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y469       FDCE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    41.875 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=18, routed)          0.278    42.153    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X135Y467                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X135Y467       LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                                    0.159    42.312 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=5, routed)           0.162    42.474    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X135Y467                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/I3
    Routing       SLICE_X135Y467       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                                    0.152    42.626 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/O
                                       net (fo=5, routed)           0.288    42.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    Routing       SLICE_X130Y465                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/I4
    Routing       SLICE_X130Y465       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                                    0.138    43.052 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                                       net (fo=9, routed)           0.319    43.371    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    Routing       SLICE_X127Y464       FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   66.666    66.666 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    67.131 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.190    68.321    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    68.345 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.421    69.766    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X127Y464       FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                                       clock pessimism              5.272    75.038    
                                       clock uncertainty           -0.235    74.803    
                  SLICE_X127Y464       FDCE (Setup_EFF_SLICEM_C_CE)
                                                                   -0.061    74.742    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  ---------------------------------------------------------------------------------
                                       required time                         74.742    
                                       arrival time                         -43.371    
  ---------------------------------------------------------------------------------
                                       slack                                 31.371    

Slack (MET) :             31.398ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.548ns  (logic 0.514ns (33.204%)  route 1.034ns (66.796%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.099ns = ( 69.765 - 66.666 ) 
    Source Clock Delay      (SCD):    8.463ns = ( 41.796 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.272ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.617ns (routing 0.758ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.689ns, distribution 0.731ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.718    40.151    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028    40.179 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.617    41.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X136Y469       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y469       FDCE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079    41.875 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=18, routed)          0.278    42.153    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X135Y467                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/I1
    Routing       SLICE_X135Y467       LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                                    0.159    42.312 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                                       net (fo=5, routed)           0.162    42.474    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    Routing       SLICE_X135Y467                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/I3
    Routing       SLICE_X135Y467       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                                    0.152    42.626 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_16/O
                                       net (fo=5, routed)           0.288    42.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    Routing       SLICE_X130Y465                                                    f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/I4
    Routing       SLICE_X130Y465       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                                    0.124    43.038 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                                       net (fo=2, routed)           0.306    43.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    Routing       SLICE_X128Y463       FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                   66.666    66.666 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    67.131 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.190    68.321    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    68.345 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.420    69.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                  SLICE_X128Y463       FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                                       clock pessimism              5.272    75.037    
                                       clock uncertainty           -0.235    74.802    
                  SLICE_X128Y463       FDCE (Setup_EFF2_SLICEL_C_CE)
                                                                   -0.060    74.742    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         74.742    
                                       arrival time                         -43.344    
  ---------------------------------------------------------------------------------
                                       slack                                 31.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.092ns (50.549%)  route 0.090ns (49.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.320ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    5.040ns
  Clock Net Delay (Source):      0.900ns (routing 0.420ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.467ns, distribution 0.553ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465     0.465 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.892     1.357    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.374 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          0.900     2.274    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X137Y469       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X137Y469       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                                    0.041     2.315 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                                       net (fo=2, routed)           0.081     2.396    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    Routing       SLICE_X137Y469                                                    r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/I2
    Routing       SLICE_X137Y469       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                                    0.051     2.447 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                                       net (fo=1, routed)           0.009     2.456    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    Routing       SLICE_X137Y469       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                                    0.000     0.000 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100     5.100 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.181     6.281    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     6.300 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.020     7.320    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X137Y469       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                                       clock pessimism             -5.040     2.280    
                  SLICE_X137Y469       FDRE (Hold_DFF2_SLICEM_C_D)
                                                                    0.047     2.327    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -2.327    
                                       arrival time                           2.456    
  ---------------------------------------------------------------------------------
                                       slack                                  0.129    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.204ns  (logic 0.080ns (39.216%)  route 0.124ns (60.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.318ns = ( 40.651 - 33.333 ) 
    Source Clock Delay      (SCD):    2.273ns = ( 35.606 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.039ns
  Clock Net Delay (Source):      0.899ns (routing 0.420ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.018ns (routing 0.467ns, distribution 0.551ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    33.798 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.892    34.690    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017    34.707 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          0.899    35.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X136Y469       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y469       FDCE (Prop_EFF_SLICEL_C_Q)
                                                                    0.039    35.645 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                                       net (fo=18, routed)          0.062    35.707    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    Routing       SLICE_X136Y469                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/I0
    Routing       SLICE_X136Y469       LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                                    0.041    35.748 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                                       net (fo=1, routed)           0.062    35.810    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    Routing       SLICE_X136Y469       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.181    39.614    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019    39.633 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.018    40.651    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                  SLICE_X136Y469       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                                       clock pessimism             -5.039    35.612    
                  SLICE_X136Y469       FDCE (Hold_EFF_SLICEL_C_D)
                                                                    0.046    35.658    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  ---------------------------------------------------------------------------------
                                       required time                        -35.658    
                                       arrival time                          35.810    
  ---------------------------------------------------------------------------------
                                       slack                                  0.152    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.225ns  (logic 0.074ns (32.888%)  route 0.151ns (67.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.317ns = ( 40.650 - 33.333 ) 
    Source Clock Delay      (SCD):    2.276ns = ( 35.609 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.997ns
  Clock Net Delay (Source):      0.902ns (routing 0.420ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.467ns, distribution 0.550ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    33.798 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.892    34.690    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017    34.707 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          0.902    35.609    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
                  SLICE_X137Y468       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X137Y468       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039    35.648 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                                       net (fo=8, routed)           0.063    35.711    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    Routing       SLICE_X137Y467                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I3
    Routing       SLICE_X137Y467       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                                    0.035    35.746 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.088    35.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X136Y467       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.181    39.614    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019    39.633 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.017    40.650    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X136Y467       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                                       clock pessimism             -4.997    35.653    
                  SLICE_X136Y467       FDRE (Hold_AFF2_SLICEL_C_CE)
                                                                   -0.007    35.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                        -35.646    
                                       arrival time                          35.834    
  ---------------------------------------------------------------------------------
                                       slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.225ns  (logic 0.074ns (32.888%)  route 0.151ns (67.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.317ns = ( 40.650 - 33.333 ) 
    Source Clock Delay      (SCD):    2.276ns = ( 35.609 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.997ns
  Clock Net Delay (Source):      0.902ns (routing 0.420ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.467ns, distribution 0.550ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    33.798 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.892    34.690    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017    34.707 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          0.902    35.609    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
                  SLICE_X137Y468       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X137Y468       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039    35.648 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                                       net (fo=8, routed)           0.063    35.711    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    Routing       SLICE_X137Y467                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I3
    Routing       SLICE_X137Y467       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                                    0.035    35.746 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.088    35.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X136Y467       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.181    39.614    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019    39.633 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.017    40.650    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X136Y467       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                                       clock pessimism             -4.997    35.653    
                  SLICE_X136Y467       FDRE (Hold_BFF2_SLICEL_C_CE)
                                                                   -0.007    35.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                        -35.646    
                                       arrival time                          35.834    
  ---------------------------------------------------------------------------------
                                       slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.225ns  (logic 0.074ns (32.888%)  route 0.151ns (67.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.317ns = ( 40.650 - 33.333 ) 
    Source Clock Delay      (SCD):    2.276ns = ( 35.609 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.997ns
  Clock Net Delay (Source):      0.902ns (routing 0.420ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.467ns, distribution 0.550ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    33.798 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.892    34.690    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017    34.707 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          0.902    35.609    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
                  SLICE_X137Y468       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X137Y468       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039    35.648 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                                       net (fo=8, routed)           0.063    35.711    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    Routing       SLICE_X137Y467                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I3
    Routing       SLICE_X137Y467       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                                    0.035    35.746 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.088    35.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X136Y467       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.181    39.614    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019    39.633 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.017    40.650    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X136Y467       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                                       clock pessimism             -4.997    35.653    
                  SLICE_X136Y467       FDRE (Hold_AFF_SLICEL_C_CE)
                                                                   -0.008    35.645    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                        -35.645    
                                       arrival time                          35.834    
  ---------------------------------------------------------------------------------
                                       slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.225ns  (logic 0.074ns (32.888%)  route 0.151ns (67.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.317ns = ( 40.650 - 33.333 ) 
    Source Clock Delay      (SCD):    2.276ns = ( 35.609 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.997ns
  Clock Net Delay (Source):      0.902ns (routing 0.420ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.467ns, distribution 0.550ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    33.798 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.892    34.690    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017    34.707 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          0.902    35.609    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
                  SLICE_X137Y468       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X137Y468       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039    35.648 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                                       net (fo=8, routed)           0.063    35.711    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    Routing       SLICE_X137Y467                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I3
    Routing       SLICE_X137Y467       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                                    0.035    35.746 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.088    35.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X136Y467       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.181    39.614    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019    39.633 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.017    40.650    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X136Y467       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                                       clock pessimism             -4.997    35.653    
                  SLICE_X136Y467       FDRE (Hold_BFF_SLICEL_C_CE)
                                                                   -0.008    35.645    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                        -35.645    
                                       arrival time                          35.834    
  ---------------------------------------------------------------------------------
                                       slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.225ns  (logic 0.074ns (32.888%)  route 0.151ns (67.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.317ns = ( 40.650 - 33.333 ) 
    Source Clock Delay      (SCD):    2.276ns = ( 35.609 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.997ns
  Clock Net Delay (Source):      0.902ns (routing 0.420ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.467ns, distribution 0.550ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    33.798 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.892    34.690    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017    34.707 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          0.902    35.609    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
                  SLICE_X137Y468       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X137Y468       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039    35.648 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                                       net (fo=8, routed)           0.063    35.711    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    Routing       SLICE_X137Y467                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I3
    Routing       SLICE_X137Y467       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                                    0.035    35.746 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.088    35.834    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X136Y467       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.181    39.614    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019    39.633 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.017    40.650    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X136Y467       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                                       clock pessimism             -4.997    35.653    
                  SLICE_X136Y467       FDRE (Hold_CFF_SLICEL_C_CE)
                                                                   -0.008    35.645    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                        -35.645    
                                       arrival time                          35.834    
  ---------------------------------------------------------------------------------
                                       slack                                  0.189    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.270ns  (logic 0.074ns (27.407%)  route 0.196ns (72.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.321ns = ( 40.654 - 33.333 ) 
    Source Clock Delay      (SCD):    2.276ns = ( 35.609 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.997ns
  Clock Net Delay (Source):      0.902ns (routing 0.420ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.467ns, distribution 0.554ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    33.798 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.892    34.690    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017    34.707 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          0.902    35.609    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
                  SLICE_X137Y468       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X137Y468       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039    35.648 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                                       net (fo=8, routed)           0.063    35.711    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    Routing       SLICE_X137Y467                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I3
    Routing       SLICE_X137Y467       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                                    0.035    35.746 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.133    35.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X136Y466       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.181    39.614    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019    39.633 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.021    40.654    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X136Y466       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                                       clock pessimism             -4.997    35.657    
                  SLICE_X136Y466       FDRE (Hold_EFF2_SLICEL_C_CE)
                                                                   -0.007    35.650    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                        -35.650    
                                       arrival time                          35.879    
  ---------------------------------------------------------------------------------
                                       slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.270ns  (logic 0.074ns (27.407%)  route 0.196ns (72.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.321ns = ( 40.654 - 33.333 ) 
    Source Clock Delay      (SCD):    2.276ns = ( 35.609 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.997ns
  Clock Net Delay (Source):      0.902ns (routing 0.420ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.467ns, distribution 0.554ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    33.798 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.892    34.690    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017    34.707 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          0.902    35.609    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
                  SLICE_X137Y468       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X137Y468       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039    35.648 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                                       net (fo=8, routed)           0.063    35.711    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    Routing       SLICE_X137Y467                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I3
    Routing       SLICE_X137Y467       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                                    0.035    35.746 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.133    35.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X136Y466       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.181    39.614    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019    39.633 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.021    40.654    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X136Y466       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                                       clock pessimism             -4.997    35.657    
                  SLICE_X136Y466       FDRE (Hold_EFF_SLICEL_C_CE)
                                                                   -0.008    35.649    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                        -35.649    
                                       arrival time                          35.879    
  ---------------------------------------------------------------------------------
                                       slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.270ns  (logic 0.074ns (27.407%)  route 0.196ns (72.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.321ns = ( 40.654 - 33.333 ) 
    Source Clock Delay      (SCD):    2.276ns = ( 35.609 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.997ns
  Clock Net Delay (Source):      0.902ns (routing 0.420ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.467ns, distribution 0.554ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    0.465    33.798 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           0.892    34.690    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017    34.707 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          0.902    35.609    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
                  SLICE_X137Y468       FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X137Y468       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039    35.648 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                                       net (fo=8, routed)           0.063    35.711    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    Routing       SLICE_X137Y467                                                    f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/I3
    Routing       SLICE_X137Y467       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                                    0.035    35.746 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                                       net (fo=8, routed)           0.133    35.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    Routing       SLICE_X136Y466       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                                   33.333    33.333 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                                    5.100    38.433 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                                       net (fo=1, routed)           1.181    39.614    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
                  BUFGCE_X1Y121                                                     f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
                  BUFGCE_X1Y121        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019    39.633 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                  X4Y7 (CLOCK_ROOT)    net (fo=40, routed)          1.021    40.654    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                  SLICE_X136Y466       FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                                       clock pessimism             -4.997    35.657    
                  SLICE_X136Y466       FDRE (Hold_FFF_SLICEL_C_CE)
                                                                   -0.008    35.649    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                        -35.649    
                                       arrival time                          35.879    
  ---------------------------------------------------------------------------------
                                       slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         66.666      65.376     BUFGCE_X1Y121   design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         66.666      66.116     SLICE_X136Y466  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Min Period        n/a     FDRE/C    n/a            0.550         66.666      66.116     SLICE_X137Y469  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Min Period        n/a     FDPE/PRE  n/a            0.550         66.666      66.116     SLICE_X136Y469  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X128Y463  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X128Y463  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X125Y464  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         66.666      66.116     SLICE_X123Y463  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         66.666      66.116     SLICE_X123Y463  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X137Y467  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDPE/PRE  n/a            0.275         33.333      33.058     SLICE_X136Y469  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X128Y463  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X128Y463  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X137Y467  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X137Y468  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X137Y467  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X137Y468  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X136Y469  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         33.333      33.058     SLICE_X136Y467  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         33.333      33.058     SLICE_X136Y467  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         33.333      33.058     SLICE_X136Y466  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         33.333      33.058     SLICE_X137Y469  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         33.333      33.058     SLICE_X137Y469  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
High Pulse Width  Slow    FDPE/PRE  n/a            0.275         33.333      33.058     SLICE_X136Y469  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X128Y463  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X128Y463  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X128Y463  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X128Y463  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X125Y464  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         33.333      33.058     SLICE_X123Y463  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_125_clk_p
  To Clock:  sysclk_125_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_125_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk_125_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCM_X1Y5  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCM_X1Y5  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         4.000       3.550      MMCM_X1Y5  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         4.000       3.550      MMCM_X1Y5  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         4.000       3.550      MMCM_X1Y5  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         4.000       3.550      MMCM_X1Y5  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 0.650ns (13.853%)  route 4.042ns (86.147%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.662ns = ( 13.662 - 10.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.772ns, distribution 1.415ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.702ns, distribution 1.142ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.685     0.685 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.735    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.735 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.384     1.119    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     0.992 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     1.237    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.265 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        2.187     3.452    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X123Y453       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y453       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.078     3.530 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                                       net (fo=56, routed)          0.732     4.262    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I0
    Routing       SLICE_X130Y446       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.148     4.410 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                                       net (fo=1, routed)           0.011     4.421    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_25
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/S[5]
    Routing       SLICE_X130Y446       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                                    0.155     4.576 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                                       net (fo=1, routed)           0.026     4.602    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    Routing       SLICE_X130Y447                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    Routing       SLICE_X130Y447       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                                    0.110     4.712 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[6]
                                       net (fo=35, routed)          0.821     5.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][9]
    Routing       SLICE_X127Y457                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/I0
    Routing       SLICE_X127Y457       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                                    0.159     5.692 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                                       net (fo=33, routed)          2.452     8.144    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[9]
    Routing       RAMB36_X7Y84         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                   10.000    10.000 r  
                  AY24                                              0.000    10.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.575    10.575 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    10.615    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    10.615 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.333    10.948    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630    11.578 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.216    11.794    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    11.818 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.844    13.662    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
                  RAMB36_X7Y84         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism             -0.413    13.249    
                                       clock uncertainty           -0.096    13.154    
                  RAMB36_X7Y84         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                                   -0.305    12.849    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                         12.849    
                                       arrival time                          -8.144    
  ---------------------------------------------------------------------------------
                                       slack                                  4.704    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.650ns (14.143%)  route 3.946ns (85.857%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 13.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.772ns, distribution 1.415ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.702ns, distribution 1.136ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.685     0.685 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.735    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.735 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.384     1.119    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     0.992 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     1.237    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.265 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        2.187     3.452    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X123Y453       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y453       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.078     3.530 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                                       net (fo=56, routed)          0.732     4.262    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I0
    Routing       SLICE_X130Y446       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.148     4.410 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                                       net (fo=1, routed)           0.011     4.421    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_25
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/S[5]
    Routing       SLICE_X130Y446       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                                    0.155     4.576 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                                       net (fo=1, routed)           0.026     4.602    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    Routing       SLICE_X130Y447                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    Routing       SLICE_X130Y447       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                                    0.110     4.712 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[6]
                                       net (fo=35, routed)          0.821     5.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][9]
    Routing       SLICE_X127Y457                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/I0
    Routing       SLICE_X127Y457       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                                    0.159     5.692 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                                       net (fo=33, routed)          2.356     8.048    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[9]
    Routing       RAMB36_X7Y95         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                   10.000    10.000 r  
                  AY24                                              0.000    10.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.575    10.575 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    10.615    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    10.615 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.333    10.948    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630    11.578 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.216    11.794    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    11.818 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.838    13.656    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
                  RAMB36_X7Y95         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism             -0.413    13.243    
                                       clock uncertainty           -0.096    13.148    
                  RAMB36_X7Y95         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                                   -0.305    12.843    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                         12.843    
                                       arrival time                          -8.048    
  ---------------------------------------------------------------------------------
                                       slack                                  4.794    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.650ns (14.164%)  route 3.939ns (85.836%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.660ns = ( 13.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.772ns, distribution 1.415ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.702ns, distribution 1.140ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.685     0.685 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.735    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.735 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.384     1.119    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     0.992 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     1.237    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.265 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        2.187     3.452    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X123Y453       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y453       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.078     3.530 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                                       net (fo=56, routed)          0.732     4.262    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I0
    Routing       SLICE_X130Y446       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.148     4.410 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                                       net (fo=1, routed)           0.011     4.421    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_25
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/S[5]
    Routing       SLICE_X130Y446       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                                    0.155     4.576 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                                       net (fo=1, routed)           0.026     4.602    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    Routing       SLICE_X130Y447                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    Routing       SLICE_X130Y447       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                                    0.110     4.712 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[6]
                                       net (fo=35, routed)          0.821     5.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][9]
    Routing       SLICE_X127Y457                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/I0
    Routing       SLICE_X127Y457       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                                    0.159     5.692 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                                       net (fo=33, routed)          2.349     8.041    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[9]
    Routing       RAMB36_X7Y85         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                   10.000    10.000 r  
                  AY24                                              0.000    10.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.575    10.575 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    10.615    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    10.615 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.333    10.948    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630    11.578 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.216    11.794    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    11.818 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.842    13.660    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
                  RAMB36_X7Y85         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism             -0.413    13.247    
                                       clock uncertainty           -0.096    13.152    
                  RAMB36_X7Y85         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                                   -0.305    12.847    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                         12.847    
                                       arrival time                          -8.041    
  ---------------------------------------------------------------------------------
                                       slack                                  4.805    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.650ns (14.311%)  route 3.892ns (85.689%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.678ns = ( 13.678 - 10.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.772ns, distribution 1.415ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.702ns, distribution 1.158ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.685     0.685 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.735    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.735 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.384     1.119    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     0.992 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     1.237    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.265 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        2.187     3.452    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X123Y453       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y453       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.078     3.530 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                                       net (fo=56, routed)          0.732     4.262    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I0
    Routing       SLICE_X130Y446       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.148     4.410 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                                       net (fo=1, routed)           0.011     4.421    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_25
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/S[5]
    Routing       SLICE_X130Y446       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                                    0.155     4.576 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                                       net (fo=1, routed)           0.026     4.602    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    Routing       SLICE_X130Y447                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    Routing       SLICE_X130Y447       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                                    0.110     4.712 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[6]
                                       net (fo=35, routed)          0.821     5.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][9]
    Routing       SLICE_X127Y457                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/I0
    Routing       SLICE_X127Y457       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                                    0.159     5.692 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                                       net (fo=33, routed)          2.302     7.994    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[9]
    Routing       RAMB36_X7Y96         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                   10.000    10.000 r  
                  AY24                                              0.000    10.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.575    10.575 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    10.615    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    10.615 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.333    10.948    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630    11.578 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.216    11.794    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    11.818 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.860    13.678    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
                  RAMB36_X7Y96         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism             -0.475    13.203    
                                       clock uncertainty           -0.096    13.108    
                  RAMB36_X7Y96         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                                   -0.305    12.803    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                         12.803    
                                       arrival time                          -7.994    
  ---------------------------------------------------------------------------------
                                       slack                                  4.808    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.650ns (14.336%)  route 3.884ns (85.664%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 13.676 - 10.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.772ns, distribution 1.415ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.702ns, distribution 1.156ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.685     0.685 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.735    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.735 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.384     1.119    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     0.992 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     1.237    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.265 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        2.187     3.452    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X123Y453       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y453       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.078     3.530 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                                       net (fo=56, routed)          0.732     4.262    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I0
    Routing       SLICE_X130Y446       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.148     4.410 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                                       net (fo=1, routed)           0.011     4.421    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_25
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/S[5]
    Routing       SLICE_X130Y446       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                                    0.155     4.576 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                                       net (fo=1, routed)           0.026     4.602    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    Routing       SLICE_X130Y447                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    Routing       SLICE_X130Y447       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                                    0.110     4.712 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[6]
                                       net (fo=35, routed)          0.821     5.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][9]
    Routing       SLICE_X127Y457                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/I0
    Routing       SLICE_X127Y457       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                                    0.159     5.692 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                                       net (fo=33, routed)          2.294     7.986    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[9]
    Routing       RAMB36_X7Y97         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                   10.000    10.000 r  
                  AY24                                              0.000    10.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.575    10.575 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    10.615    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    10.615 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.333    10.948    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630    11.578 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.216    11.794    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    11.818 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.858    13.676    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
                  RAMB36_X7Y97         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism             -0.475    13.201    
                                       clock uncertainty           -0.096    13.106    
                  RAMB36_X7Y97         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                                   -0.305    12.801    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                         12.801    
                                       arrival time                          -7.986    
  ---------------------------------------------------------------------------------
                                       slack                                  4.814    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.650ns (14.512%)  route 3.829ns (85.488%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 13.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.772ns, distribution 1.415ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.702ns, distribution 1.135ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.685     0.685 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.735    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.735 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.384     1.119    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     0.992 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     1.237    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.265 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        2.187     3.452    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X123Y453       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y453       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.078     3.530 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                                       net (fo=56, routed)          0.732     4.262    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I0
    Routing       SLICE_X130Y446       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.148     4.410 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                                       net (fo=1, routed)           0.011     4.421    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_25
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/S[5]
    Routing       SLICE_X130Y446       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                                    0.155     4.576 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                                       net (fo=1, routed)           0.026     4.602    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    Routing       SLICE_X130Y447                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    Routing       SLICE_X130Y447       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                                    0.110     4.712 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[6]
                                       net (fo=35, routed)          0.821     5.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][9]
    Routing       SLICE_X127Y457                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/I0
    Routing       SLICE_X127Y457       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                                    0.159     5.692 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                                       net (fo=33, routed)          2.239     7.931    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[9]
    Routing       RAMB36_X7Y94         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                   10.000    10.000 r  
                  AY24                                              0.000    10.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.575    10.575 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    10.615    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    10.615 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.333    10.948    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630    11.578 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.216    11.794    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    11.818 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.837    13.655    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
                  RAMB36_X7Y94         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism             -0.413    13.242    
                                       clock uncertainty           -0.096    13.147    
                  RAMB36_X7Y94         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                                   -0.305    12.842    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                         12.842    
                                       arrival time                          -7.931    
  ---------------------------------------------------------------------------------
                                       slack                                  4.910    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.650ns (14.515%)  route 3.828ns (85.485%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 13.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.772ns, distribution 1.415ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.702ns, distribution 1.138ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.685     0.685 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.735    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.735 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.384     1.119    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     0.992 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     1.237    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.265 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        2.187     3.452    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X123Y453       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y453       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.078     3.530 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                                       net (fo=56, routed)          0.732     4.262    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I0
    Routing       SLICE_X130Y446       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.148     4.410 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                                       net (fo=1, routed)           0.011     4.421    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_25
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/S[5]
    Routing       SLICE_X130Y446       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                                    0.155     4.576 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                                       net (fo=1, routed)           0.026     4.602    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    Routing       SLICE_X130Y447                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    Routing       SLICE_X130Y447       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                                    0.110     4.712 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[6]
                                       net (fo=35, routed)          0.821     5.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][9]
    Routing       SLICE_X127Y457                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/I0
    Routing       SLICE_X127Y457       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                                    0.159     5.692 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                                       net (fo=33, routed)          2.238     7.930    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[9]
    Routing       RAMB36_X7Y86         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                   10.000    10.000 r  
                  AY24                                              0.000    10.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.575    10.575 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    10.615    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    10.615 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.333    10.948    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630    11.578 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.216    11.794    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    11.818 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.840    13.658    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
                  RAMB36_X7Y86         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism             -0.413    13.245    
                                       clock uncertainty           -0.096    13.150    
                  RAMB36_X7Y86         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                                   -0.305    12.845    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                         12.845    
                                       arrival time                          -7.930    
  ---------------------------------------------------------------------------------
                                       slack                                  4.914    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 0.650ns (14.884%)  route 3.717ns (85.116%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.654ns = ( 13.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.772ns, distribution 1.415ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.702ns, distribution 1.134ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.685     0.685 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.735    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.735 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.384     1.119    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     0.992 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     1.237    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.265 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        2.187     3.452    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X123Y453       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y453       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.078     3.530 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                                       net (fo=56, routed)          0.732     4.262    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I0
    Routing       SLICE_X130Y446       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.148     4.410 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                                       net (fo=1, routed)           0.011     4.421    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_25
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/S[5]
    Routing       SLICE_X130Y446       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                                    0.155     4.576 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                                       net (fo=1, routed)           0.026     4.602    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    Routing       SLICE_X130Y447                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    Routing       SLICE_X130Y447       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                                    0.110     4.712 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[6]
                                       net (fo=35, routed)          0.821     5.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][9]
    Routing       SLICE_X127Y457                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/I0
    Routing       SLICE_X127Y457       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                                    0.159     5.692 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                                       net (fo=33, routed)          2.127     7.819    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[9]
    Routing       RAMB36_X7Y87         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                   10.000    10.000 r  
                  AY24                                              0.000    10.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.575    10.575 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    10.615    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    10.615 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.333    10.948    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630    11.578 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.216    11.794    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    11.818 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.836    13.654    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
                  RAMB36_X7Y87         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism             -0.413    13.241    
                                       clock uncertainty           -0.096    13.146    
                  RAMB36_X7Y87         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                                   -0.305    12.841    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                         12.841    
                                       arrival time                          -7.819    
  ---------------------------------------------------------------------------------
                                       slack                                  5.021    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 0.525ns (12.041%)  route 3.835ns (87.959%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.662ns = ( 13.662 - 10.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.772ns, distribution 1.415ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.702ns, distribution 1.142ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.685     0.685 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.735    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.735 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.384     1.119    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     0.992 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     1.237    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.265 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        2.187     3.452    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X123Y453       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y453       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.078     3.530 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                                       net (fo=56, routed)          0.732     4.262    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I0
    Routing       SLICE_X130Y446       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.148     4.410 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                                       net (fo=1, routed)           0.011     4.421    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_25
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/S[5]
    Routing       SLICE_X130Y446       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                                    0.155     4.576 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                                       net (fo=1, routed)           0.026     4.602    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    Routing       SLICE_X130Y447                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    Routing       SLICE_X130Y447       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                                    0.015     4.617 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                                       net (fo=1, routed)           0.026     4.643    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    Routing       SLICE_X130Y448                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    Routing       SLICE_X130Y448       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                                    0.063     4.706 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                                       net (fo=35, routed)          0.410     5.116    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][11]
    Routing       SLICE_X127Y457                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/I0
    Routing       SLICE_X127Y457       LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                                    0.066     5.182 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                                       net (fo=33, routed)          2.630     7.812    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[11]
    Routing       RAMB36_X7Y84         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                   10.000    10.000 r  
                  AY24                                              0.000    10.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.575    10.575 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    10.615    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    10.615 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.333    10.948    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630    11.578 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.216    11.794    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    11.818 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.844    13.662    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
                  RAMB36_X7Y84         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism             -0.413    13.249    
                                       clock uncertainty           -0.096    13.154    
                  RAMB36_X7Y84         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                                   -0.303    12.851    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                         12.851    
                                       arrival time                          -7.812    
  ---------------------------------------------------------------------------------
                                       slack                                  5.038    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.650ns (15.273%)  route 3.606ns (84.727%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns = ( 13.649 - 10.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.772ns, distribution 1.415ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.702ns, distribution 1.129ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.685     0.685 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.735    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.735 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.384     1.119    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     0.992 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     1.237    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.265 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        2.187     3.452    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X123Y453       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y453       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.078     3.530 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                                       net (fo=56, routed)          0.732     4.262    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I0
    Routing       SLICE_X130Y446       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.148     4.410 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                                       net (fo=1, routed)           0.011     4.421    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_25
    Routing       SLICE_X130Y446                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/S[5]
    Routing       SLICE_X130Y446       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                                    0.155     4.576 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                                       net (fo=1, routed)           0.026     4.602    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    Routing       SLICE_X130Y447                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    Routing       SLICE_X130Y447       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                                    0.110     4.712 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[6]
                                       net (fo=35, routed)          0.821     5.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][9]
    Routing       SLICE_X127Y457                                                    r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/I0
    Routing       SLICE_X127Y457       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                                    0.159     5.692 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                                       net (fo=33, routed)          2.016     7.708    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[9]
    Routing       RAMB36_X7Y88         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                   10.000    10.000 r  
                  AY24                                              0.000    10.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.575    10.575 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    10.615    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    10.615 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.333    10.948    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630    11.578 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.216    11.794    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    11.818 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.831    13.649    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
                  RAMB36_X7Y88         RAMB36E2                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism             -0.413    13.236    
                                       clock uncertainty           -0.096    13.141    
                  RAMB36_X7Y88         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                                   -0.305    12.836    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                         12.836    
                                       arrival time                          -7.708    
  ---------------------------------------------------------------------------------
                                       slack                                  5.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Doutb_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Net Delay (Source):      1.976ns (routing 0.702ns, distribution 1.274ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.772ns, distribution 1.447ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.575     0.575 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.615    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.615 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.333     0.948    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     1.578 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.216     1.794    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.818 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.976     3.794    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/s_axi_aclk
                  SLICE_X125Y442       FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Doutb_reg[13]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y442       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.058     3.852 r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Doutb_reg[13]/Q
                                       net (fo=1, routed)           0.117     3.969    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Interrupt_Address[18]
    Routing       SLICE_X124Y443       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[18]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.685     0.685 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.735    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.735 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.384     1.119    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     0.992 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     1.237    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.265 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        2.219     3.484    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
                  SLICE_X124Y443       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[18]/C
                                       clock pessimism              0.407     3.891    
                  SLICE_X124Y443       FDRE (Hold_CFF_SLICEL_C_D)
                                                                    0.060     3.951    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[18]
  ---------------------------------------------------------------------------------
                                       required time                         -3.951    
                                       arrival time                           3.969    
  ---------------------------------------------------------------------------------
                                       slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Net Delay (Source):      1.959ns (routing 0.702ns, distribution 1.257ns)
  Clock Net Delay (Destination): 2.214ns (routing 0.772ns, distribution 1.442ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.575     0.575 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.615    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.615 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.333     0.948    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     1.578 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.216     1.794    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.818 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.959     3.777    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Clk
                  SLICE_X130Y456       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X130Y456       FDRE (Prop_FFF_SLICEL_C_Q)
                                                                    0.058     3.835 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/Q
                                       net (fo=5, routed)           0.129     3.964    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/D[6]
    Routing       SLICE_X132Y459       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[25]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.685     0.685 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.735    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.735 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.384     1.119    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     0.992 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     1.237    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.265 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        2.214     3.479    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
                  SLICE_X132Y459       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[25]/C
                                       clock pessimism              0.407     3.886    
                  SLICE_X132Y459       FDRE (Hold_BFF_SLICEL_C_D)
                                                                    0.060     3.946    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[25]
  ---------------------------------------------------------------------------------
                                       required time                         -3.946    
                                       arrival time                           3.964    
  ---------------------------------------------------------------------------------
                                       slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Net Delay (Source):      1.217ns (routing 0.424ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.471ns, distribution 0.894ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.351     0.351 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.391    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.391 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.196     0.587    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     0.817 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     0.963    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.980 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.217     2.197    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X128Y434       FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_5/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X128Y434       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.039     2.236 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_5/Q
                                       net (fo=1, routed)           0.033     2.269    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_5_n_0
    Routing       SLICE_X128Y434       FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_6/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.456     0.456 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.222     0.728    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     0.433 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     0.599    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.365     1.983    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X128Y434       FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_6/C
                                       clock pessimism              0.220     2.203    
                  SLICE_X128Y434       FDRE (Hold_HFF2_SLICEL_C_D)
                                                                    0.047     2.250    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_6
  ---------------------------------------------------------------------------------
                                       required time                         -2.250    
                                       arrival time                           2.269    
  ---------------------------------------------------------------------------------
                                       slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Net Delay (Source):      1.211ns (routing 0.424ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.471ns, distribution 0.887ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.351     0.351 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.391    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.391 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.196     0.587    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     0.817 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     0.963    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.980 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.211     2.191    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
                  SLICE_X132Y459       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[25]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X132Y459       FDRE (Prop_BFF_SLICEL_C_Q)
                                                                    0.039     2.230 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[25]/Q
                                       net (fo=1, routed)           0.033     2.263    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[25]
    Routing       SLICE_X132Y459       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[25]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.456     0.456 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.222     0.728    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     0.433 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     0.599    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.358     1.976    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
                  SLICE_X132Y459       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[25]/C
                                       clock pessimism              0.221     2.197    
                  SLICE_X132Y459       FDRE (Hold_CFF2_SLICEL_C_D)
                                                                    0.047     2.244    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[25]
  ---------------------------------------------------------------------------------
                                       required time                         -2.244    
                                       arrival time                           2.263    
  ---------------------------------------------------------------------------------
                                       slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.095ns (49.223%)  route 0.098ns (50.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.497ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Net Delay (Source):      1.973ns (routing 0.702ns, distribution 1.271ns)
  Clock Net Delay (Destination): 2.232ns (routing 0.772ns, distribution 1.460ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.575     0.575 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.615    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.615 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.333     0.948    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     1.578 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.216     1.794    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.818 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.973     3.791    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
                  SLICE_X131Y436       FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X131Y436       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                                    0.060     3.851 f  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/clr_Status_reg/Q
                                       net (fo=2, routed)           0.069     3.920    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/clr_Status
    Routing       SLICE_X129Y436                                                    f  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/status_reg[1]_i_1/I3
    Routing       SLICE_X129Y436       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                                    0.035     3.955 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/status_reg[1]_i_1/O
                                       net (fo=1, routed)           0.029     3.984    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_3
    Routing       SLICE_X129Y436       FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.685     0.685 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.735    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.735 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.384     1.119    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     0.992 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     1.237    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.265 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        2.232     3.497    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
                  SLICE_X129Y436       FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
                                       clock pessimism              0.407     3.904    
                  SLICE_X129Y436       FDRE (Hold_BFF_SLICEM_C_D)
                                                                    0.060     3.964    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -3.964    
                                       arrival time                           3.984    
  ---------------------------------------------------------------------------------
                                       slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.061ns (43.885%)  route 0.078ns (56.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    3.748ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Net Delay (Source):      1.930ns (routing 0.702ns, distribution 1.228ns)
  Clock Net Delay (Destination): 2.185ns (routing 0.772ns, distribution 1.413ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.575     0.575 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.615    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.615 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.333     0.948    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     1.578 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.216     1.794    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.818 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.930     3.748    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X119Y457       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X119Y457       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                                    0.061     3.809 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[1]/Q
                                       net (fo=7, routed)           0.078     3.887    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr[1]
    Routing       SLICE_X119Y458       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.685     0.685 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.735    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.735 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.384     1.119    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     0.992 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     1.237    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.265 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        2.185     3.450    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X119Y458       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                                       clock pessimism              0.354     3.804    
                  SLICE_X119Y458       FDRE (Hold_HFF2_SLICEM_C_D)
                                                                    0.062     3.866    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -3.866    
                                       arrival time                           3.887    
  ---------------------------------------------------------------------------------
                                       slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.507ns
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Net Delay (Source):      1.976ns (routing 0.702ns, distribution 1.274ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.772ns, distribution 1.470ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.575     0.575 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.615    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.615 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.333     0.948    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     1.578 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.216     1.794    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.818 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.976     3.794    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X130Y436       FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X130Y436       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.058     3.852 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                                       net (fo=3, routed)           0.114     3.966    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    Routing       SLICE_X131Y436       SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.685     0.685 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.735    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.735 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.384     1.119    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     0.992 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     1.237    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.265 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        2.242     3.507    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
                  SLICE_X131Y436       SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                                       clock pessimism              0.407     3.914    
                  SLICE_X131Y436       SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                                    0.029     3.943    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  ---------------------------------------------------------------------------------
                                       required time                         -3.943    
                                       arrival time                           3.966    
  ---------------------------------------------------------------------------------
                                       slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[9].mem_Rd_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.058ns (31.522%)  route 0.126ns (68.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    3.745ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Net Delay (Source):      1.927ns (routing 0.702ns, distribution 1.225ns)
  Clock Net Delay (Destination): 2.172ns (routing 0.772ns, distribution 1.400ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.575     0.575 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.615    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.615 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.333     0.948    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     1.578 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.216     1.794    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.818 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.927     3.745    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X120Y450       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[9]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X120Y450       FDRE (Prop_CFF_SLICEL_C_Q)
                                                                    0.058     3.803 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[9]/Q
                                       net (fo=3, routed)           0.126     3.929    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Q[22]
    Routing       SLICE_X120Y447       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[9].mem_Rd_reg[9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.685     0.685 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.735    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.735 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.384     1.119    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     0.992 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     1.237    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.265 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        2.172     3.437    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Clk
                  SLICE_X120Y447       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[9].mem_Rd_reg[9]/C
                                       clock pessimism              0.407     3.844    
                  SLICE_X120Y447       FDRE (Hold_FFF2_SLICEL_C_D)
                                                                    0.062     3.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[9].mem_Rd_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                         -3.906    
                                       arrival time                           3.929    
  ---------------------------------------------------------------------------------
                                       slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Net Delay (Source):      1.206ns (routing 0.424ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.471ns, distribution 0.882ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.351     0.351 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.391    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.391 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.196     0.587    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     0.817 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     0.963    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.980 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.206     2.186    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
                  SLICE_X133Y460       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X133Y460       FDRE (Prop_HFF_SLICEM_C_Q)
                                                                    0.039     2.225 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[10]/Q
                                       net (fo=1, routed)           0.038     2.263    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[10]
    Routing       SLICE_X133Y460       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[10]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.456     0.456 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.222     0.728    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     0.433 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     0.599    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.353     1.971    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
                  SLICE_X133Y460       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[10]/C
                                       clock pessimism              0.221     2.192    
                  SLICE_X133Y460       FDRE (Hold_HFF2_SLICEM_C_D)
                                                                    0.047     2.239    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[10]
  ---------------------------------------------------------------------------------
                                       required time                         -2.239    
                                       arrival time                           2.263    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Read_Imm_Reg_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Net Delay (Source):      1.210ns (routing 0.424ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.471ns, distribution 0.886ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.351     0.351 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.391    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.391 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.196     0.587    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     0.817 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     0.963    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.980 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.210     2.190    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X129Y463       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Read_Imm_Reg_1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X129Y463       FDRE (Prop_HFF_SLICEM_C_Q)
                                                                    0.039     2.229 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Read_Imm_Reg_1_reg/Q
                                       net (fo=1, routed)           0.038     2.267    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/wb_read_imm_reg_1
    Routing       SLICE_X129Y463       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  AY24                                              0.000     0.000 r  sysclk_125_clk_p (IN)
                                       net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
                  HPIOBDIFFINBUF_X1Y130
                                                                                    r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X1Y130
                                       DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.456     0.456 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
                  AY24                                                              r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/I
                  AY24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                                       net (fo=1, routed)           0.222     0.728    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
                  MMCM_X1Y5                                                         r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
                  MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     0.433 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     0.599    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCE_X1Y131                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCE_X1Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                  X3Y6 (CLOCK_ROOT)    net (fo=2169, routed)        1.357     1.975    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
                  SLICE_X129Y463       FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/C
                                       clock pessimism              0.221     2.196    
                  SLICE_X129Y463       FDRE (Hold_HFF2_SLICEM_C_D)
                                                                    0.047     2.243    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.243    
                                       arrival time                           2.267    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X9Y86  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X9Y86  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X8Y94  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X8Y94  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X7Y97  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X7Y97  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X7Y86  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X7Y86  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X7Y84  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X7Y84  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y97  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y97  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y97  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y97  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X8Y84  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X8Y84  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y92  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y92  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y96  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y96  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y86  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y86  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X8Y94  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X8Y94  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X8Y94  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X8Y94  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y86  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y86  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y86  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y93  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK



