;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, @-20
	JMN @12, #300
	JMN 12, #10
	JMN 12, #10
	SUB @0, 90
	ADD 100, 9
	JMN @12, #300
	ADD #270, <1
	SPL 980, 113
	ADD 280, 730
	MOV -3, <-20
	ADD 298, 21
	SUB <0, @3
	SUB -17, <-20
	SUB -17, <-20
	CMP -207, <-160
	MOV <298, -21
	MOV -1, <-20
	ADD 210, 60
	CMP -207, <-120
	ADD 210, 60
	SLT 100, 9
	SUB @111, 109
	ADD 12, @10
	SUB @-127, 100
	DJN -1, @-31
	DJN 210, 30
	SUB @128, -173
	CMP 400, 839
	ADD 210, 60
	ADD #270, <1
	SLT 210, 60
	DJN -1, @-30
	SUB 12, @10
	ADD 2, @10
	ADD #270, <1
	SUB @0, @2
	ADD 0, @22
	SUB @0, @2
	SUB @0, @2
	DJN -8, @-20
	SUB @0, @2
	JMN @-0, -0
	SUB @0, @2
	SUB @0, @2
	ADD 0, @21
	SUB #72, @200
	JMP @12, #200
	JMP @72, #200
	JMN @12, #200
	SUB #12, @303
	SLT 121, 0
	ADD 0, @3
	SUB @121, 100
