#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov  8 13:37:54 2019
# Process ID: 9980
# Current directory: C:/Users/tran0966/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11128
# Log file: C:/Users/tran0966/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/tran0966/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tran0966/Lab4/Lab4.xpr
launch_simulation
source showGlitchInlab.tcl
update_compile_order -fileset sources_1
create_bd_design "InlabGlitchFixed"
open_bd_design {C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/prelabGlitch/prelabGlitch.bd}
open_bd_design {C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitch/InlabGlitch.bd}
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs InlabGlitchFixed]
current_bd_design InlabGlitch
set tmpCopyObjs [concat  [get_bd_cells {xup_or2_1 xup_or2_2 xup_inv_0 xup_inv_1 xup_and2_0 xup_and2_1 xup_or2_0}] [get_bd_ports {F D C B A}] [get_bd_nets {a_0_2 xup_or2_0_y a_0_3 xup_inv_0_y xup_and2_0_y xup_and2_1_y xup_or2_1_y xup_or2_2_y xup_inv_1_y a_1_1 a_0_1}]]
current_bd_design InlabGlitchFixed
copy_bd_objs -from_design InlabGlitch / $tmpCopyObjs
set_property location {4 835 -134} [get_bd_cells xup_and2_0]
set_property location {3 568 -290} [get_bd_cells xup_or2_0]
set_property location {2 405 -104} [get_bd_cells xup_and2_0]
set_property location {2 439 107} [get_bd_cells xup_or2_1]
set_property location {2 432 287} [get_bd_cells xup_or2_2]
set_property location {2 644 288} [get_bd_cells xup_inv_1]
set_property location {0.5 233 234} [get_bd_cells xup_inv_1]
set_property location {3.5 797 301} [get_bd_cells xup_inv_0]
set_property location {1 223 -26} [get_bd_cells xup_and2_1]
set_property location {1 238 112} [get_bd_cells xup_and2_1]
set_property location {1 233 70} [get_bd_cells xup_and2_1]
set_property location {3 653 -16} [get_bd_cells xup_and2_0]
set_property location {4 843 -205} [get_bd_cells xup_or2_0]
set_property location {1 240 170} [get_bd_cells xup_inv_1]
set_property location {1 229 230} [get_bd_cells xup_inv_1]
set_property location {1 194 314} [get_bd_cells xup_or2_2]
set_property location {1.5 375 208} [get_bd_cells xup_inv_1]
set_property location {2 376 76} [get_bd_cells xup_inv_1]
set_property location {1 171 159} [get_bd_cells xup_inv_1]
set_property location {-19 211} [get_bd_ports B]
set_property location {-24 162} [get_bd_ports C]
set_property location {1.5 372 233} [get_bd_cells xup_inv_0]
set_property location {-24 375} [get_bd_ports A]
set_property location {2 379 388} [get_bd_cells xup_inv_0]
set_property location {3 520 -109} [get_bd_cells xup_or2_0]
set_property location {2 382 -9} [get_bd_cells xup_or2_0]
set_property location {1 181 -79} [get_bd_cells xup_and2_1]
set_property location {1 198 483} [get_bd_cells xup_or2_2]
set_property location {1 132 329} [get_bd_cells xup_inv_0]
set_property location {2 373 261} [get_bd_cells xup_or2_0]
set_property location {2 366 166} [get_bd_cells xup_or2_0]
set_property location {2 368 33} [get_bd_cells xup_and2_1]
set_property location {3 529 338} [get_bd_cells xup_or2_0]
set_property location {2 377 206} [get_bd_cells xup_and2_1]
set_property location {2 368 256} [get_bd_cells xup_and2_1]
set_property location {4 782 174} [get_bd_cells xup_and2_0]
set_property location {4.5 809 6} [get_bd_cells xup_or2_1]
set_property location {5 816 251} [get_bd_cells xup_or2_1]
set_property location {4 639 299} [get_bd_cells xup_and2_0]
set_property location {2 285 80} [get_bd_cells xup_and2_1]
set_property location {3 479 211} [get_bd_cells xup_or2_0]
set_property location {1 63 224} [get_bd_cells xup_inv_1]
set_property location {1 77 250} [get_bd_cells xup_inv_1]
set_property location {-54 151} [get_bd_ports B]
set_property location {-52 250} [get_bd_ports C]
set_property location {1 106 370} [get_bd_cells xup_inv_0]
set_property location {4 631 212} [get_bd_cells xup_and2_0]
set_property location {5 820 154} [get_bd_cells xup_or2_1]
set_property location {1010 144} [get_bd_ports F]
set_property location {1344 146} [get_bd_ports F]
set_property location {1299 162} [get_bd_ports F]
set_property location {1480 144} [get_bd_ports F]
startgroup
copy_bd_objs /  [get_bd_cells {xup_or2_1}]
set_property location {5.5 902 373} [get_bd_cells xup_or2_3]
endgroup
set_property location {6 902 365} [get_bd_cells xup_or2_3]
connect_bd_net [get_bd_ports D] [get_bd_pins xup_or2_3/a]
connect_bd_net [get_bd_pins xup_inv_1/y] [get_bd_pins xup_or2_3/b]
set_property location {5 736 343} [get_bd_cells xup_or2_3]
delete_bd_objs [get_bd_cells xup_or2_3]
startgroup
copy_bd_objs /  [get_bd_cells {xup_and2_0}]
set_property location {4 553 365} [get_bd_cells xup_and2_2]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {xup_or2_1}]
set_property location {5.5 928 354} [get_bd_cells xup_or2_3]
endgroup
delete_bd_objs [get_bd_nets xup_or2_1_y]
connect_bd_net [get_bd_pins xup_or2_1/y] [get_bd_pins xup_or2_3/a]
startgroup
connect_bd_net [get_bd_ports F] [get_bd_pins xup_or2_3/y]
endgroup
set_property location {1479 359} [get_bd_ports F]
connect_bd_net [get_bd_pins xup_and2_2/y] [get_bd_pins xup_or2_3/b]
connect_bd_net [get_bd_ports D] [get_bd_pins xup_and2_2/a]
connect_bd_net [get_bd_pins xup_and2_2/b] [get_bd_pins xup_inv_1/y]
set_property used_in_synthesis false [get_files  C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/InlabGlitchFixed.bd]
set_property used_in_implementation false [get_files  C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/InlabGlitchFixed.bd]
make_wrapper -files [get_files C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/InlabGlitchFixed.bd] -top
add_files -norecurse C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/hdl/InlabGlitchFixed_wrapper.v
update_compile_order -fileset sources_1
close_sim
generate_target Simulation [get_files C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/InlabGlitchFixed.bd]
export_ip_user_files -of_objects [get_files C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/InlabGlitchFixed.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/InlabGlitchFixed.bd] -directory C:/Users/tran0966/Lab4/Lab4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/tran0966/Lab4/Lab4.ip_user_files -ipstatic_source_dir C:/Users/tran0966/Lab4/Lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/tran0966/Lab4/Lab4.cache/compile_simlib/modelsim} {questa=C:/Users/tran0966/Lab4/Lab4.cache/compile_simlib/questa} {riviera=C:/Users/tran0966/Lab4/Lab4.cache/compile_simlib/riviera} {activehdl=C:/Users/tran0966/Lab4/Lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source showGlitchInlab.tcl
archive_project C:/Users/tran0966/Lab4.xpr.zip -temp_dir C:/Users/tran0966/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9980-ECE-LAB108 -force -include_local_ip_cache -include_config_settings
