#--------------------------------------------------------------------------------
# Auto-generated by LiteX (d504639f) on 2023-02-04 10:59:46
#--------------------------------------------------------------------------------
csr_base,snn_3x2,0xf0000000,,
csr_base,ctrl,0xf0000800,,
csr_base,uart,0xf0001000,,
csr_base,timer0,0xf0001800,,
csr_base,ddrphy,0xf0002000,,
csr_base,ethmac,0xf0002800,,
csr_base,ethphy,0xf0003000,,
csr_base,identifier_mem,0xf0003800,,
csr_base,leds,0xf0004000,,
csr_base,sdblock2mem,0xf0004800,,
csr_base,sdcore,0xf0005000,,
csr_base,sdirq,0xf0005800,,
csr_base,sdmem2block,0xf0006000,,
csr_base,sdphy,0xf0006800,,
csr_base,sdram,0xf0007000,,
csr_base,xadc,0xf0007800,,
csr_register,snn_3x2_next_core,0xf0000000,1,rw
csr_register,snn_3x2_param_wdata0,0xf0000004,1,rw
csr_register,snn_3x2_param_wdata1,0xf0000008,1,rw
csr_register,snn_3x2_param_wdata2,0xf000000c,1,rw
csr_register,snn_3x2_param_wdata3,0xf0000010,1,rw
csr_register,snn_3x2_param_wdata4,0xf0000014,1,rw
csr_register,snn_3x2_param_wdata5,0xf0000018,1,rw
csr_register,snn_3x2_param_wdata6,0xf000001c,1,rw
csr_register,snn_3x2_param_wdata7,0xf0000020,1,rw
csr_register,snn_3x2_param_wdata8,0xf0000024,1,rw
csr_register,snn_3x2_param_wdata9,0xf0000028,1,rw
csr_register,snn_3x2_param_wdata10,0xf000002c,1,rw
csr_register,snn_3x2_param_wdata11,0xf0000030,1,rw
csr_register,snn_3x2_neuron_inst_wdata,0xf0000034,1,rw
csr_register,snn_3x2_packet_wdata,0xf0000038,1,rw
csr_register,snn_3x2_spike_en,0xf000003c,1,rw
csr_register,snn_3x2_load_end,0xf0000040,1,rw
csr_register,snn_3x2_tick_ready,0xf0000044,1,rw
csr_register,snn_3x2_complete,0xf0000048,1,rw
csr_register,snn_3x2_next_core_en,0xf000004c,1,rw
csr_register,snn_3x2_grid_state,0xf0000050,1,rw
csr_register,snn_3x2_msb_param_snn,0xf0000054,1,rw
csr_register,snn_3x2_spike_out0,0xf0000058,1,rw
csr_register,snn_3x2_spike_out1,0xf000005c,1,rw
csr_register,snn_3x2_spike_out2,0xf0000060,1,rw
csr_register,snn_3x2_spike_out3,0xf0000064,1,rw
csr_register,snn_3x2_spike_out4,0xf0000068,1,rw
csr_register,snn_3x2_spike_out5,0xf000006c,1,rw
csr_register,snn_3x2_spike_out6,0xf0000070,1,rw
csr_register,snn_3x2_spike_out7,0xf0000074,1,rw
csr_register,snn_3x2_spike_out_rinc,0xf0000078,1,rw
csr_register,snn_3x2_packet_out,0xf000007c,1,rw
csr_register,snn_3x2_packet_out_rinc,0xf0000080,1,rw
csr_register,snn_3x2_snn_status,0xf0000084,1,ro
csr_register,ctrl_reset,0xf0000800,1,rw
csr_register,ctrl_scratch,0xf0000804,1,rw
csr_register,ctrl_bus_errors,0xf0000808,1,ro
csr_register,uart_rxtx,0xf0001000,1,rw
csr_register,uart_txfull,0xf0001004,1,ro
csr_register,uart_rxempty,0xf0001008,1,ro
csr_register,uart_ev_status,0xf000100c,1,ro
csr_register,uart_ev_pending,0xf0001010,1,rw
csr_register,uart_ev_enable,0xf0001014,1,rw
csr_register,uart_txempty,0xf0001018,1,ro
csr_register,uart_rxfull,0xf000101c,1,ro
csr_register,timer0_load,0xf0001800,1,rw
csr_register,timer0_reload,0xf0001804,1,rw
csr_register,timer0_en,0xf0001808,1,rw
csr_register,timer0_update_value,0xf000180c,1,rw
csr_register,timer0_value,0xf0001810,1,ro
csr_register,timer0_ev_status,0xf0001814,1,ro
csr_register,timer0_ev_pending,0xf0001818,1,rw
csr_register,timer0_ev_enable,0xf000181c,1,rw
csr_register,ddrphy_rst,0xf0002000,1,rw
csr_register,ddrphy_dly_sel,0xf0002004,1,rw
csr_register,ddrphy_half_sys8x_taps,0xf0002008,1,rw
csr_register,ddrphy_wlevel_en,0xf000200c,1,rw
csr_register,ddrphy_wlevel_strobe,0xf0002010,1,rw
csr_register,ddrphy_cdly_rst,0xf0002014,1,rw
csr_register,ddrphy_cdly_inc,0xf0002018,1,rw
csr_register,ddrphy_rdly_dq_rst,0xf000201c,1,rw
csr_register,ddrphy_rdly_dq_inc,0xf0002020,1,rw
csr_register,ddrphy_rdly_dq_bitslip_rst,0xf0002024,1,rw
csr_register,ddrphy_rdly_dq_bitslip,0xf0002028,1,rw
csr_register,ddrphy_wdly_dq_rst,0xf000202c,1,rw
csr_register,ddrphy_wdly_dq_inc,0xf0002030,1,rw
csr_register,ddrphy_wdly_dqs_rst,0xf0002034,1,rw
csr_register,ddrphy_wdly_dqs_inc,0xf0002038,1,rw
csr_register,ddrphy_wdly_dq_bitslip_rst,0xf000203c,1,rw
csr_register,ddrphy_wdly_dq_bitslip,0xf0002040,1,rw
csr_register,ddrphy_rdphase,0xf0002044,1,rw
csr_register,ddrphy_wrphase,0xf0002048,1,rw
csr_register,ethmac_sram_writer_slot,0xf0002800,1,ro
csr_register,ethmac_sram_writer_length,0xf0002804,1,ro
csr_register,ethmac_sram_writer_errors,0xf0002808,1,ro
csr_register,ethmac_sram_writer_ev_status,0xf000280c,1,ro
csr_register,ethmac_sram_writer_ev_pending,0xf0002810,1,rw
csr_register,ethmac_sram_writer_ev_enable,0xf0002814,1,rw
csr_register,ethmac_sram_reader_start,0xf0002818,1,rw
csr_register,ethmac_sram_reader_ready,0xf000281c,1,ro
csr_register,ethmac_sram_reader_level,0xf0002820,1,ro
csr_register,ethmac_sram_reader_slot,0xf0002824,1,rw
csr_register,ethmac_sram_reader_length,0xf0002828,1,rw
csr_register,ethmac_sram_reader_ev_status,0xf000282c,1,ro
csr_register,ethmac_sram_reader_ev_pending,0xf0002830,1,rw
csr_register,ethmac_sram_reader_ev_enable,0xf0002834,1,rw
csr_register,ethmac_preamble_crc,0xf0002838,1,ro
csr_register,ethmac_rx_datapath_preamble_errors,0xf000283c,1,ro
csr_register,ethmac_rx_datapath_crc_errors,0xf0002840,1,ro
csr_register,ethphy_mode_detection_mode,0xf0003000,1,ro
csr_register,ethphy_crg_reset,0xf0003004,1,rw
csr_register,ethphy_mdio_w,0xf0003008,1,rw
csr_register,ethphy_mdio_r,0xf000300c,1,ro
csr_register,leds_out,0xf0004000,1,rw
csr_register,sdblock2mem_dma_base,0xf0004800,2,rw
csr_register,sdblock2mem_dma_length,0xf0004808,1,rw
csr_register,sdblock2mem_dma_enable,0xf000480c,1,rw
csr_register,sdblock2mem_dma_done,0xf0004810,1,ro
csr_register,sdblock2mem_dma_loop,0xf0004814,1,rw
csr_register,sdblock2mem_dma_offset,0xf0004818,1,ro
csr_register,sdcore_cmd_argument,0xf0005000,1,rw
csr_register,sdcore_cmd_command,0xf0005004,1,rw
csr_register,sdcore_cmd_send,0xf0005008,1,rw
csr_register,sdcore_cmd_response,0xf000500c,4,ro
csr_register,sdcore_cmd_event,0xf000501c,1,ro
csr_register,sdcore_data_event,0xf0005020,1,ro
csr_register,sdcore_block_length,0xf0005024,1,rw
csr_register,sdcore_block_count,0xf0005028,1,rw
csr_register,sdirq_status,0xf0005800,1,ro
csr_register,sdirq_pending,0xf0005804,1,rw
csr_register,sdirq_enable,0xf0005808,1,rw
csr_register,sdmem2block_dma_base,0xf0006000,2,rw
csr_register,sdmem2block_dma_length,0xf0006008,1,rw
csr_register,sdmem2block_dma_enable,0xf000600c,1,rw
csr_register,sdmem2block_dma_done,0xf0006010,1,ro
csr_register,sdmem2block_dma_loop,0xf0006014,1,rw
csr_register,sdmem2block_dma_offset,0xf0006018,1,ro
csr_register,sdphy_card_detect,0xf0006800,1,ro
csr_register,sdphy_clocker_divider,0xf0006804,1,rw
csr_register,sdphy_init_initialize,0xf0006808,1,rw
csr_register,sdphy_dataw_status,0xf000680c,1,ro
csr_register,sdram_dfii_control,0xf0007000,1,rw
csr_register,sdram_dfii_pi0_command,0xf0007004,1,rw
csr_register,sdram_dfii_pi0_command_issue,0xf0007008,1,rw
csr_register,sdram_dfii_pi0_address,0xf000700c,1,rw
csr_register,sdram_dfii_pi0_baddress,0xf0007010,1,rw
csr_register,sdram_dfii_pi0_wrdata,0xf0007014,4,rw
csr_register,sdram_dfii_pi0_rddata,0xf0007024,4,ro
csr_register,sdram_dfii_pi1_command,0xf0007034,1,rw
csr_register,sdram_dfii_pi1_command_issue,0xf0007038,1,rw
csr_register,sdram_dfii_pi1_address,0xf000703c,1,rw
csr_register,sdram_dfii_pi1_baddress,0xf0007040,1,rw
csr_register,sdram_dfii_pi1_wrdata,0xf0007044,4,rw
csr_register,sdram_dfii_pi1_rddata,0xf0007054,4,ro
csr_register,sdram_dfii_pi2_command,0xf0007064,1,rw
csr_register,sdram_dfii_pi2_command_issue,0xf0007068,1,rw
csr_register,sdram_dfii_pi2_address,0xf000706c,1,rw
csr_register,sdram_dfii_pi2_baddress,0xf0007070,1,rw
csr_register,sdram_dfii_pi2_wrdata,0xf0007074,4,rw
csr_register,sdram_dfii_pi2_rddata,0xf0007084,4,ro
csr_register,sdram_dfii_pi3_command,0xf0007094,1,rw
csr_register,sdram_dfii_pi3_command_issue,0xf0007098,1,rw
csr_register,sdram_dfii_pi3_address,0xf000709c,1,rw
csr_register,sdram_dfii_pi3_baddress,0xf00070a0,1,rw
csr_register,sdram_dfii_pi3_wrdata,0xf00070a4,4,rw
csr_register,sdram_dfii_pi3_rddata,0xf00070b4,4,ro
csr_register,xadc_temperature,0xf0007800,1,ro
csr_register,xadc_vccint,0xf0007804,1,ro
csr_register,xadc_vccaux,0xf0007808,1,ro
csr_register,xadc_vccbram,0xf000780c,1,ro
csr_register,xadc_eoc,0xf0007810,1,ro
csr_register,xadc_eos,0xf0007814,1,ro
constant,config_clock_frequency,125000000,,
constant,config_cpu_has_interrupt,None,,
constant,config_cpu_reset_addr,0,,
constant,config_cpu_count,2,,
constant,cpu_isa,rv32i2p0_ma,,
constant,cpu_dcache_size,8192,,
constant,cpu_dcache_ways,2,,
constant,cpu_dcache_block_size,64,,
constant,cpu_icache_size,8192,,
constant,cpu_icache_ways,2,,
constant,cpu_icache_block_size,64,,
constant,cpu_dtlb_size,4,,
constant,cpu_dtlb_ways,4,,
constant,cpu_itlb_size,4,,
constant,cpu_itlb_ways,4,,
constant,config_cpu_type_vexriscv_smp,None,,
constant,config_cpu_variant_linux,None,,
constant,config_cpu_human_name,vexriscv smp-linux,,
constant,config_cpu_nop,nop,,
constant,config_bios_no_build_time,None,,
constant,config_l2_size,8192,,
constant,localip1,192,,
constant,localip2,168,,
constant,localip3,1,,
constant,localip4,50,,
constant,remoteip1,192,,
constant,remoteip2,168,,
constant,remoteip3,1,,
constant,remoteip4,100,,
constant,config_csr_data_width,32,,
constant,config_csr_alignment,32,,
constant,config_bus_standard,wishbone,,
constant,config_bus_data_width,32,,
constant,config_bus_address_width,32,,
constant,config_bus_bursting,0,,
constant,config_cpu_has_dma_bus,None,,
constant,ethmac_rx_slots,2,,
constant,ethmac_tx_slots,2,,
constant,ethmac_slot_size,2048,,
constant,ethmac_interrupt,2,,
constant,sdirq_interrupt,3,,
constant,timer0_interrupt,1,,
constant,uart_interrupt,0,,
memory_region,opensbi,0x40f00000,524288,cached+linker
memory_region,plic,0xf0c00000,4194304,io
memory_region,clint,0xf0010000,65536,io
memory_region,rom,0x00000000,2097152,cached
memory_region,sram,0x10000000,1572864,cached
memory_region,main_ram,0x40000000,1073741824,cached
memory_region,ethmac,0x80000000,8192,io
memory_region,csr,0xf0000000,65536,io
