# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:03 on Nov 23,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv processor.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# ** Error: datapath_staged.sv(3): In, out, or inout does not appear in port list: clk.
# ** Error: datapath_staged.sv(3): In, out, or inout does not appear in port list: reset.
# ** Error: datapath_staged.sv(4): In, out, or inout does not appear in port list: PCPlusFour.
# ** Error: datapath_staged.sv(5): In, out, or inout does not appear in port list: Instr_in.
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module processor
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# End time: 17:55:03 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:23 on Nov 23,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv processor.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module processor
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# 	ALU_staged_stim
# 	accel_stim
# 	control_testbench
# 	datamem_testbench
# 	datapath_testbench
# 	datapath_staged
# 	de_1_2_testbench
# 	de_2_4_testbench
# 	de_4_16_testbench
# 	de_5_32_testbench
# 	flag_register_testbench
# 	forwarding_unit_testbench
# 	full_adder_testbench
# 	instructmem_testbench
# 	mem_staged_stim
# 	mux16_1_testbench
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	nth_alu_testbench
# 	processorstim
# 	program_counter_testbench
# 	pc_staged_stim
# 	reg_dec_staged_testbench
# 	regstim
# 	register_testbench
# 	shift_left_testbench
# 	sign_extend_testbench
# 	zero_flag_testbench
# End time: 17:55:23 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog datapath_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:27 on Nov 23,2019
# vlog -reportprogress 300 datapath_staged.sv 
# -- Compiling module datapath_staged
# ** Error: datapath_staged.sv(39): (vlog-2730) Undefined variable: 'instruction'.
# ** Error: (vlog-13069) datapath_staged.sv(56): near "PCPlusFour_out": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
# ** Error (suppressible): datapath_staged.sv(75): (vlog-2367) Multiple connections to the same port: MemWrite_in.
# End time: 18:45:27 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
vlog datapath_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:04 on Nov 23,2019
# vlog -reportprogress 300 datapath_staged.sv 
# -- Compiling module datapath_staged
# ** Error (suppressible): datapath_staged.sv(75): (vlog-2367) Multiple connections to the same port: MemWrite_in.
# End time: 18:46:04 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
vlog datapath_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:25 on Nov 23,2019
# vlog -reportprogress 300 datapath_staged.sv 
# -- Compiling module datapath_staged
# 
# Top level modules:
# 	datapath_staged
# End time: 18:46:25 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:32 on Nov 23,2019
# vlog -reportprogress 300 reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# 
# Top level modules:
# 	reg_dec_staged_testbench
# End time: 18:46:32 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog datapath_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:38 on Nov 23,2019
# vlog -reportprogress 300 datapath_staged.sv 
# -- Compiling module datapath_staged
# 
# Top level modules:
# 	datapath_staged
# End time: 18:48:38 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:49 on Nov 23,2019
# vlog -reportprogress 300 reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# 
# Top level modules:
# 	reg_dec_staged_testbench
# End time: 18:55:49 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:31 on Nov 23,2019
# vlog -reportprogress 300 vlog reg_dec_staged.sv 
# ** Error: (vlog-7) Failed to open design unit file "vlog" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 18:56:31 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:37 on Nov 23,2019
# vlog -reportprogress 300 reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# 
# Top level modules:
# 	reg_dec_staged_testbench
# End time: 18:56:37 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog datapath_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:40 on Nov 23,2019
# vlog -reportprogress 300 datapath_staged.sv 
# -- Compiling module datapath_staged
# 
# Top level modules:
# 	datapath_staged
# End time: 18:56:40 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog datapath_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:23 on Nov 23,2019
# vlog -reportprogress 300 datapath_staged.sv 
# -- Compiling module datapath_staged
# 
# Top level modules:
# 	datapath_staged
# End time: 18:57:23 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog processor_pipelined.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:14 on Nov 23,2019
# vlog -reportprogress 300 processor_pipelined.sv 
# -- Compiling module processor_pipelined
# 
# Top level modules:
# 	processor_pipelined
# End time: 19:01:14 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:51 on Nov 23,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv pipelinedstim.sv processor.sv processor_pipelined.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module pipelinedstim
# -- Compiling module processor
# -- Compiling module processor_pipelined
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# 	ALU_staged_stim
# 	accel_stim
# 	control_testbench
# 	datamem_testbench
# 	datapath_testbench
# 	de_1_2_testbench
# 	de_2_4_testbench
# 	de_4_16_testbench
# 	de_5_32_testbench
# 	flag_register_testbench
# 	forwarding_unit_testbench
# 	full_adder_testbench
# 	instructmem_testbench
# 	mem_staged_stim
# 	mux16_1_testbench
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	nth_alu_testbench
# 	pipelinedstim
# 	processorstim
# 	program_counter_testbench
# 	pc_staged_stim
# 	reg_dec_staged_testbench
# 	regstim
# 	register_testbench
# 	shift_left_testbench
# 	sign_extend_testbench
# 	zero_flag_testbench
# End time: 19:02:51 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.pipelinedstim
# vsim work.pipelinedstim 
# Start time: 19:03:00 on Nov 23,2019
# Loading sv_std.std
# Loading work.pipelinedstim
# Loading work.processor_pipelined
# Loading work.program_counter_staged
# Loading work.register
# Loading work.instructmem
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.datapath_staged
# Loading work.reg_dec_staged
# Loading work.control
# Loading work.regfile
# Loading work.de_5_32
# Loading work.de_1_2
# Loading work.de_4_16
# Loading work.de_2_4
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.forwarding_unit
# Loading work.branch_accel
# Loading work.zero_flag
# Loading work.alu_staged
# Loading work.alu
# Loading work.nth_alu
# Loading work.flag_register
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mem_staged
# Loading work.datamem
# ** Fatal: (vsim-3365) processor_pipelined.sv(12): Too many port connections. Expected 8, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/PC File: program_counter_staged.sv
# FATAL ERROR while loading design
# Error loading design
# End time: 19:03:00 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:35 on Nov 23,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv pipelinedstim.sv processor.sv processor_pipelined.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module pipelinedstim
# -- Compiling module processor
# -- Compiling module processor_pipelined
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# 	ALU_staged_stim
# 	accel_stim
# 	control_testbench
# 	datamem_testbench
# 	datapath_testbench
# 	de_1_2_testbench
# 	de_2_4_testbench
# 	de_4_16_testbench
# 	de_5_32_testbench
# 	flag_register_testbench
# 	forwarding_unit_testbench
# 	full_adder_testbench
# 	instructmem_testbench
# 	mem_staged_stim
# 	mux16_1_testbench
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	nth_alu_testbench
# 	pipelinedstim
# 	processorstim
# 	program_counter_testbench
# 	pc_staged_stim
# 	reg_dec_staged_testbench
# 	regstim
# 	register_testbench
# 	shift_left_testbench
# 	sign_extend_testbench
# 	zero_flag_testbench
# End time: 19:03:35 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.pipelinedstim
# vsim work.pipelinedstim 
# Start time: 19:03:37 on Nov 23,2019
# Loading sv_std.std
# Loading work.pipelinedstim
# Loading work.processor_pipelined
# Loading work.program_counter_staged
# Loading work.register
# Loading work.instructmem
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.datapath_staged
# Loading work.reg_dec_staged
# Loading work.control
# Loading work.regfile
# Loading work.de_5_32
# Loading work.de_1_2
# Loading work.de_4_16
# Loading work.de_2_4
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.forwarding_unit
# Loading work.branch_accel
# Loading work.zero_flag
# Loading work.alu_staged
# Loading work.alu
# Loading work.nth_alu
# Loading work.flag_register
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mem_staged
# Loading work.datamem
# ** Warning: (vsim-3015) datapath_staged.sv(49): [PCDPC] - Port size (32) does not match connection size (64) for port 'PCPlusFour_IF'. The port definition is at: reg_dec_staged.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage File: reg_dec_staged.sv
# ** Warning: (vsim-3015) datapath_staged.sv(49): [PCDPC] - Port size (64) does not match connection size (1) for port 'Mem_out'. The port definition is at: reg_dec_staged.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage File: reg_dec_staged.sv
# ** Warning: (vsim-3015) datapath_staged.sv(49): [PCDPC] - Port size (1) does not match connection size (3) for port 'ALU_op_out'. The port definition is at: reg_dec_staged.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage File: reg_dec_staged.sv
# ** Warning: (vsim-3015) reg_dec_staged.sv(104): [PCDPC] - Port size (64) does not match connection size (1) for port 'ALU_out'. The port definition is at: forwarding_unit.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage/fu File: forwarding_unit.sv
# ** Warning: (vsim-3015) reg_dec_staged.sv(104): [PCDPC] - Port size (64) does not match connection size (1) for port 'Mem_out'. The port definition is at: forwarding_unit.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage/fu File: forwarding_unit.sv
# ** Warning: (vsim-3015) reg_dec_staged.sv(113): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: register.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage/PCPlusFour_reg File: register.sv
# ** Warning: (vsim-3015) reg_dec_staged.sv(117): [PCDPC] - Port size (1) does not match connection size (3) for port 'in'. The port definition is at: register.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage/ALUOp_reg File: register.sv
# ** Warning: Design size of 8505 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[31]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[30]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[29]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[28]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[27]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[26]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[25]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[24]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[23]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[22]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[21]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[20]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[19]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[18]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[17]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[16]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[15]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[14]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[13]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[12]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[11]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[10]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[9]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[8]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[7]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[6]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[5]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[4]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[3]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[2]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[1]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/regOut[0]
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/RegWrite
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/ReadData1
add wave -position 1  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/ReadData2
add wave -position 0  sim:/pipelinedstim/dut/clk
add wave -position 1  sim:/pipelinedstim/dut/reset
vlog instructmem.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:08 on Nov 23,2019
# vlog -reportprogress 300 instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:08:08 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run -all
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Note: $stop    : pipelinedstim.sv(23)
#    Time: 600750 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 23
restart -f
# Loading work.instructmem
# ** Warning: (vsim-3015) datapath_staged.sv(49): [PCDPC] - Port size (32) does not match connection size (64) for port 'PCPlusFour_IF'. The port definition is at: reg_dec_staged.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage File: reg_dec_staged.sv
# ** Warning: (vsim-3015) datapath_staged.sv(49): [PCDPC] - Port size (64) does not match connection size (1) for port 'Mem_out'. The port definition is at: reg_dec_staged.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage File: reg_dec_staged.sv
# ** Warning: (vsim-3015) datapath_staged.sv(49): [PCDPC] - Port size (1) does not match connection size (3) for port 'ALU_op_out'. The port definition is at: reg_dec_staged.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage File: reg_dec_staged.sv
# ** Warning: (vsim-3015) reg_dec_staged.sv(104): [PCDPC] - Port size (64) does not match connection size (1) for port 'ALU_out'. The port definition is at: forwarding_unit.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage/fu File: forwarding_unit.sv
# ** Warning: (vsim-3015) reg_dec_staged.sv(104): [PCDPC] - Port size (64) does not match connection size (1) for port 'Mem_out'. The port definition is at: forwarding_unit.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage/fu File: forwarding_unit.sv
# ** Warning: (vsim-3015) reg_dec_staged.sv(113): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: register.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage/PCPlusFour_reg File: register.sv
# ** Warning: (vsim-3015) reg_dec_staged.sv(117): [PCDPC] - Port size (1) does not match connection size (3) for port 'in'. The port definition is at: register.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage/ALUOp_reg File: register.sv
# ** Warning: Design size of 8505 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
add wave -position 2  sim:/pipelinedstim/dut/PC/BrTaken
add wave -position 2  sim:/pipelinedstim/dut/PC/UncondBr
add wave -position 2  sim:/pipelinedstim/dut/PC/pc_rd
add wave -position 6  sim:/pipelinedstim/dut/PC/Stagereg_in
add wave -position 6  sim:/pipelinedstim/dut/PC/Stagereg_out
add wave -position 8  sim:/pipelinedstim/dut/PC/uncondbr_mux
add wave -position 2  sim:/pipelinedstim/dut/PC/brtaken_mux
add wave -position 2  sim:/pipelinedstim/dut/PC/pcrd_mux
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab4_pipelined/pipelined_wave.do}
run -all
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : pipelinedstim.sv(23)
#    Time: 600750 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 23
add wave -position 6  sim:/pipelinedstim/dut/PC/PC_internal
add wave -position 4  sim:/pipelinedstim/dut/PC/Stagereg_in
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab4_pipelined/pipelined_wave.do}
add wave -position 6  sim:/pipelinedstim/dut/PC/Stagereg_out
add wave -position 6  sim:/pipelinedstim/dut/PC/Instr_out
add wave -position 6  sim:/pipelinedstim/dut/PC/BrTaken
add wave -position 6  sim:/pipelinedstim/dut/PC/UncondBr
add wave -position 6  sim:/pipelinedstim/dut/PC/pc_rd
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab4_pipelined/pipelined_wave.do}
restart -f; run -all
# ** Warning: (vsim-3015) datapath_staged.sv(49): [PCDPC] - Port size (32) does not match connection size (64) for port 'PCPlusFour_IF'. The port definition is at: reg_dec_staged.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage File: reg_dec_staged.sv
# ** Warning: (vsim-3015) datapath_staged.sv(49): [PCDPC] - Port size (64) does not match connection size (1) for port 'Mem_out'. The port definition is at: reg_dec_staged.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage File: reg_dec_staged.sv
# ** Warning: (vsim-3015) datapath_staged.sv(49): [PCDPC] - Port size (1) does not match connection size (3) for port 'ALU_op_out'. The port definition is at: reg_dec_staged.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage File: reg_dec_staged.sv
# ** Warning: (vsim-3015) reg_dec_staged.sv(104): [PCDPC] - Port size (64) does not match connection size (1) for port 'ALU_out'. The port definition is at: forwarding_unit.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage/fu File: forwarding_unit.sv
# ** Warning: (vsim-3015) reg_dec_staged.sv(104): [PCDPC] - Port size (64) does not match connection size (1) for port 'Mem_out'. The port definition is at: forwarding_unit.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage/fu File: forwarding_unit.sv
# ** Warning: (vsim-3015) reg_dec_staged.sv(113): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: register.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage/PCPlusFour_reg File: register.sv
# ** Warning: (vsim-3015) reg_dec_staged.sv(117): [PCDPC] - Port size (1) does not match connection size (3) for port 'in'. The port definition is at: register.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/RegisterStage/ALUOp_reg File: register.sv
# ** Warning: Design size of 8505 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : pipelinedstim.sv(23)
#    Time: 600750 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 23
