# Design_with_HDL
This repository records the process that I learned Hardware Design Language (Verilog) in RMIT, which contains the laboratory sessions and exercises. All solutions for each lab are provided by Lee and collaborators.
