# Images

## Following are the screenshots of the project:
1. EVM_Sealing_Process

   <img src="https://github.com/ashwinikumar1913/LTTS_SDLC/blob/main/6_Images/evm%20sealing%20process.JPG"/>

2. Issue_with_Current_EVM

    <img src="https://github.com/ashwinikumar1913/LTTS_SDLC/blob/main/6_Images/issue.JPG"/>

3. Whole_Process

    <img src="https://github.com/ashwinikumar1913/LTTS_SDLC/blob/main/6_Images/process.JPG"/>

4. Proposed_Architecture

    <img src="https://github.com/ashwinikumar1913/LTTS_SDLC/blob/main/6_Images/proposed%20model.JPG"/>

5. Tampering 

    <img src="https://github.com/ashwinikumar1913/LTTS_SDLC/blob/main/6_Images/tampering.JPG"/>






    
