
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -77102904.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -20687.80

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -20687.80

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_csr.vl[4]$_DFF_PP1_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.57    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.01    0.00 1000.00 v _45858_/A (INVx1_ASAP7_75t_R)
   190  253.36 1683.99  524.00 1524.00 ^ _45858_/Y (INVx1_ASAP7_75t_R)
                                         _04909_ (net)
               1729.07  154.17 1678.17 ^ v_csr.vl[4]$_DFF_PP1_/RESETN (DFFASRHQNx1_ASAP7_75t_R)
                               1678.17   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ v_csr.vl[4]$_DFF_PP1_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        188.22  188.22   library removal time
                                188.22   data required time
-----------------------------------------------------------------------------
                                188.22   data required time
                               -1678.17   data arrival time
-----------------------------------------------------------------------------
                               1489.95   slack (MET)


Startpoint: v_csr.vxrm[1]$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_csr.vxrm[1]$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ v_csr.vxrm[1]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    0.97   14.83   36.64   36.64 ^ v_csr.vxrm[1]$_DFF_PP0_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _01033_ (net)
                 14.83    0.00   36.64 ^ _46636_/A2 (OAI21x1_ASAP7_75t_R)
     2    1.07    7.11    8.50   45.13 v _46636_/Y (OAI21x1_ASAP7_75t_R)
                                         v_csr.vxrm_data_out[1] (net)
                  7.11    0.02   45.15 v v_csr.vxrm[1]$_DFF_PP0_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 45.15   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ v_csr.vxrm[1]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          9.17    9.17   library hold time
                                  9.17   data required time
-----------------------------------------------------------------------------
                                  9.17   data required time
                                -45.15   data arrival time
-----------------------------------------------------------------------------
                                 35.98   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_en.internal_data[38]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.75    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.02    0.01 1000.01 v _45858_/A (INVx1_ASAP7_75t_R)
   190  301.04 2000.47  625.89 1625.89 ^ _45858_/Y (INVx1_ASAP7_75t_R)
                                         _04909_ (net)
               2350.98  439.69 2065.59 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[38]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               2065.59   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[38]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                       -233.56 4766.44   library recovery time
                               4766.44   data required time
-----------------------------------------------------------------------------
                               4766.44   data required time
                               -2065.59   data arrival time
-----------------------------------------------------------------------------
                               2700.86   slack (MET)


Startpoint: v_rf_ctrl.stage_rf_wr_addr.internal_data[18]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_rf.regs[2479]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ v_rf_ctrl.stage_rf_wr_addr.internal_data[18]$_DFFE_PN_/CLK (DFFHQNx1_ASAP7_75t_R)
   627  640.81 3979.73  900.94  900.94 ^ v_rf_ctrl.stage_rf_wr_addr.internal_data[18]$_DFFE_PN_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _00000_ (net)
               6103.37 1469.23 2370.18 ^ _45691_/A (INVx1_ASAP7_75t_R)
   513  593.25 2526.27 17042.69 19412.87 v _45691_/Y (INVx1_ASAP7_75t_R)
                                         rf_wr_addr_wb[3] (net)
               2526.27    2.36 19415.22 v _85502_/A (AND3x1_ASAP7_75t_R)
   141  222.78 3892.05  524.32 19939.54 v _85502_/Y (AND3x1_ASAP7_75t_R)
                                         _42385_ (net)
               4037.14  387.44 20326.98 v _85830_/B (NAND2x1_ASAP7_75t_R)
   128  218.41 1587.53 4277.36 24604.34 ^ _85830_/Y (NAND2x1_ASAP7_75t_R)
                                         _42571_ (net)
               2759.09  882.71 25487.05 ^ _85947_/B (AND2x2_ASAP7_75t_R)
     1    0.66   70.02  170.65 25657.70 ^ _85947_/Y (AND2x2_ASAP7_75t_R)
                                         _42637_ (net)
                 70.02    0.00 25657.70 ^ _85948_/B (AO21x1_ASAP7_75t_R)
     1    0.65   46.85   19.24 25676.94 ^ _85948_/Y (AO21x1_ASAP7_75t_R)
                                         v_rf.regs_nxt[2479] (net)
                 46.85    0.00 25676.94 ^ v_rf.regs[2479]$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
                               25676.94   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ v_rf.regs[2479]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -10.86 4989.14   library setup time
                               4989.14   data required time
-----------------------------------------------------------------------------
                               4989.14   data required time
                               -25676.94   data arrival time
-----------------------------------------------------------------------------
                               -20687.80   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_en.internal_data[38]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.75    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.02    0.01 1000.01 v _45858_/A (INVx1_ASAP7_75t_R)
   190  301.04 2000.47  625.89 1625.89 ^ _45858_/Y (INVx1_ASAP7_75t_R)
                                         _04909_ (net)
               2350.98  439.69 2065.59 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[38]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               2065.59   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[38]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                       -233.56 4766.44   library recovery time
                               4766.44   data required time
-----------------------------------------------------------------------------
                               4766.44   data required time
                               -2065.59   data arrival time
-----------------------------------------------------------------------------
                               2700.86   slack (MET)


Startpoint: v_rf_ctrl.stage_rf_wr_addr.internal_data[18]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_rf.regs[2479]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ v_rf_ctrl.stage_rf_wr_addr.internal_data[18]$_DFFE_PN_/CLK (DFFHQNx1_ASAP7_75t_R)
   627  640.81 3979.73  900.94  900.94 ^ v_rf_ctrl.stage_rf_wr_addr.internal_data[18]$_DFFE_PN_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _00000_ (net)
               6103.37 1469.23 2370.18 ^ _45691_/A (INVx1_ASAP7_75t_R)
   513  593.25 2526.27 17042.69 19412.87 v _45691_/Y (INVx1_ASAP7_75t_R)
                                         rf_wr_addr_wb[3] (net)
               2526.27    2.36 19415.22 v _85502_/A (AND3x1_ASAP7_75t_R)
   141  222.78 3892.05  524.32 19939.54 v _85502_/Y (AND3x1_ASAP7_75t_R)
                                         _42385_ (net)
               4037.14  387.44 20326.98 v _85830_/B (NAND2x1_ASAP7_75t_R)
   128  218.41 1587.53 4277.36 24604.34 ^ _85830_/Y (NAND2x1_ASAP7_75t_R)
                                         _42571_ (net)
               2759.09  882.71 25487.05 ^ _85947_/B (AND2x2_ASAP7_75t_R)
     1    0.66   70.02  170.65 25657.70 ^ _85947_/Y (AND2x2_ASAP7_75t_R)
                                         _42637_ (net)
                 70.02    0.00 25657.70 ^ _85948_/B (AO21x1_ASAP7_75t_R)
     1    0.65   46.85   19.24 25676.94 ^ _85948_/Y (AO21x1_ASAP7_75t_R)
                                         v_rf.regs_nxt[2479] (net)
                 46.85    0.00 25676.94 ^ v_rf.regs[2479]$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
                               25676.94   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ v_rf.regs[2479]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -10.86 4989.14   library setup time
                               4989.14   data required time
-----------------------------------------------------------------------------
                               4989.14   data required time
                               -25676.94   data arrival time
-----------------------------------------------------------------------------
                               -20687.80   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.81e-03   9.04e-04   7.36e-07   3.72e-03  27.0%
Combinational          8.42e-03   1.60e-03   2.90e-06   1.00e-02  73.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.12e-02   2.50e-03   3.63e-06   1.37e-02 100.0%
                          81.8%      18.2%       0.0%
