-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Sun Apr 17 16:52:59 2022
-- Host        : LAPTOP-1JC09DAA running 64-bit major release  (build 9200)
-- Command     : write_vhdl -mode funcsim -nolib -force -file
--               C:/Xilinx/PROJECTS/PWM/PWM.sim/sim_1/impl/func/xsim/TOP_LEVEL_func_impl.vhd
-- Design      : TOP_LEVEL
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Counter is
  port (
    \int_value_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_value_reg[12]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_value_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_value_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_value_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_value_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_value_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_value_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \LED_OBUF[15]_inst_i_1\ : in STD_LOGIC;
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LED0_carry__2\ : in STD_LOGIC;
    \LED0_carry__2_0\ : in STD_LOGIC;
    \LED0_carry__2_1\ : in STD_LOGIC;
    \LED0_carry__2_2\ : in STD_LOGIC;
    \LED0_carry__2_3\ : in STD_LOGIC;
    \LED0_carry__2_4\ : in STD_LOGIC;
    \LED0_carry__2_5\ : in STD_LOGIC;
    \LED0_carry__2_6\ : in STD_LOGIC;
    \LED0_carry__1\ : in STD_LOGIC;
    \LED0_carry__1_0\ : in STD_LOGIC;
    \LED0_carry__1_1\ : in STD_LOGIC;
    \LED0_carry__1_2\ : in STD_LOGIC;
    \LED0_carry__1_3\ : in STD_LOGIC;
    \LED0_carry__1_4\ : in STD_LOGIC;
    \LED0_carry__1_5\ : in STD_LOGIC;
    \LED0_carry__1_6\ : in STD_LOGIC;
    \LED0_carry__0\ : in STD_LOGIC;
    \LED0_carry__0_0\ : in STD_LOGIC;
    LED_SW_IBUF : in STD_LOGIC_VECTOR ( 7 downto 0 );
    LED0_carry : in STD_LOGIC;
    \LED0_carry__0_1\ : in STD_LOGIC;
    \LED0_carry__0_2\ : in STD_LOGIC;
    \LED0_carry__0_3\ : in STD_LOGIC;
    \LED0_carry__0_4\ : in STD_LOGIC;
    \LED0_carry__0_5\ : in STD_LOGIC;
    \LED0_carry__0_6\ : in STD_LOGIC;
    LED0_carry_0 : in STD_LOGIC;
    LED0_carry_1 : in STD_LOGIC;
    LED0_carry_2 : in STD_LOGIC;
    LED0_carry_3 : in STD_LOGIC;
    LED0_carry_4 : in STD_LOGIC;
    LED0_carry_5 : in STD_LOGIC;
    LED0_carry_6 : in STD_LOGIC;
    LED0_carry_7 : in STD_LOGIC;
    \int_value_reg[0]_0\ : in STD_LOGIC;
    \int_value_reg[0]_1\ : in STD_LOGIC;
    \int_value_reg[0]_2\ : in STD_LOGIC;
    \int_value_reg[0]_3\ : in STD_LOGIC
  );
end Counter;

architecture STRUCTURE of Counter is
  signal Duty_Cycle : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \LED_OBUF[15]_inst_i_10_n_0\ : STD_LOGIC;
  signal \LED_OBUF[15]_inst_i_11_n_0\ : STD_LOGIC;
  signal \LED_OBUF[15]_inst_i_15_n_0\ : STD_LOGIC;
  signal \LED_OBUF[15]_inst_i_16_n_0\ : STD_LOGIC;
  signal \LED_OBUF[15]_inst_i_17_n_0\ : STD_LOGIC;
  signal \LED_OBUF[15]_inst_i_18_n_0\ : STD_LOGIC;
  signal \LED_OBUF[15]_inst_i_19_n_0\ : STD_LOGIC;
  signal \LED_OBUF[15]_inst_i_20_n_0\ : STD_LOGIC;
  signal \LED_OBUF[15]_inst_i_8_n_0\ : STD_LOGIC;
  signal \LED_OBUF[15]_inst_i_9_n_0\ : STD_LOGIC;
  signal \curr_time0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \curr_time0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \curr_time0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \curr_time0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \curr_time0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \curr_time0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \curr_time0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \curr_time0_carry__0_n_0\ : STD_LOGIC;
  signal \curr_time0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \curr_time0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \curr_time0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \curr_time0_carry__1_n_1\ : STD_LOGIC;
  signal curr_time0_carry_i_10_n_0 : STD_LOGIC;
  signal curr_time0_carry_i_11_n_0 : STD_LOGIC;
  signal curr_time0_carry_i_1_n_0 : STD_LOGIC;
  signal curr_time0_carry_i_2_n_0 : STD_LOGIC;
  signal curr_time0_carry_i_3_n_0 : STD_LOGIC;
  signal curr_time0_carry_i_4_n_0 : STD_LOGIC;
  signal curr_time0_carry_i_9_n_0 : STD_LOGIC;
  signal curr_time0_carry_n_0 : STD_LOGIC;
  signal \curr_time[0]_i_2_n_0\ : STD_LOGIC;
  signal curr_time_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \curr_time_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \curr_time_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \curr_time_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \curr_time_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \curr_time_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \curr_time_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \curr_time_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \curr_time_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \curr_time_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \curr_time_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \curr_time_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \curr_time_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \curr_time_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \curr_time_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \curr_time_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \curr_time_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \curr_time_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \curr_time_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \curr_time_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \curr_time_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \curr_time_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \curr_time_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \curr_time_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \curr_time_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \curr_time_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \curr_time_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \curr_time_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \curr_time_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \curr_time_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \curr_time_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \curr_time_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \curr_time_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \curr_time_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \curr_time_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \curr_time_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \curr_time_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \curr_time_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \curr_time_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \curr_time_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal direction : STD_LOGIC;
  signal direction_i_10_n_0 : STD_LOGIC;
  signal direction_i_11_n_0 : STD_LOGIC;
  signal direction_i_12_n_0 : STD_LOGIC;
  signal direction_i_13_n_0 : STD_LOGIC;
  signal direction_i_14_n_0 : STD_LOGIC;
  signal direction_i_15_n_0 : STD_LOGIC;
  signal direction_i_16_n_0 : STD_LOGIC;
  signal direction_i_17_n_0 : STD_LOGIC;
  signal direction_i_18_n_0 : STD_LOGIC;
  signal direction_i_19_n_0 : STD_LOGIC;
  signal direction_i_1_n_0 : STD_LOGIC;
  signal direction_i_2_n_0 : STD_LOGIC;
  signal direction_i_3_n_0 : STD_LOGIC;
  signal direction_i_4_n_0 : STD_LOGIC;
  signal direction_i_5_n_0 : STD_LOGIC;
  signal direction_i_6_n_0 : STD_LOGIC;
  signal direction_i_7_n_0 : STD_LOGIC;
  signal direction_i_8_n_0 : STD_LOGIC;
  signal direction_i_9_n_0 : STD_LOGIC;
  signal \int_value[0]_i_2_n_0\ : STD_LOGIC;
  signal \int_value[0]_i_3_n_0\ : STD_LOGIC;
  signal \int_value[0]_i_4_n_0\ : STD_LOGIC;
  signal \int_value[0]_i_5_n_0\ : STD_LOGIC;
  signal \int_value[12]_i_2_n_0\ : STD_LOGIC;
  signal \int_value[12]_i_3_n_0\ : STD_LOGIC;
  signal \int_value[12]_i_4_n_0\ : STD_LOGIC;
  signal \int_value[12]_i_5_n_0\ : STD_LOGIC;
  signal \int_value[16]_i_2_n_0\ : STD_LOGIC;
  signal \int_value[16]_i_3_n_0\ : STD_LOGIC;
  signal \int_value[16]_i_4_n_0\ : STD_LOGIC;
  signal \int_value[16]_i_5_n_0\ : STD_LOGIC;
  signal \int_value[20]_i_2_n_0\ : STD_LOGIC;
  signal \int_value[20]_i_3_n_0\ : STD_LOGIC;
  signal \int_value[20]_i_4_n_0\ : STD_LOGIC;
  signal \int_value[20]_i_5_n_0\ : STD_LOGIC;
  signal \int_value[24]_i_2_n_0\ : STD_LOGIC;
  signal \int_value[24]_i_3_n_0\ : STD_LOGIC;
  signal \int_value[24]_i_4_n_0\ : STD_LOGIC;
  signal \int_value[24]_i_5_n_0\ : STD_LOGIC;
  signal \int_value[28]_i_2_n_0\ : STD_LOGIC;
  signal \int_value[28]_i_3_n_0\ : STD_LOGIC;
  signal \int_value[28]_i_4_n_0\ : STD_LOGIC;
  signal \int_value[28]_i_5_n_0\ : STD_LOGIC;
  signal \int_value[4]_i_2_n_0\ : STD_LOGIC;
  signal \int_value[4]_i_3_n_0\ : STD_LOGIC;
  signal \int_value[4]_i_4_n_0\ : STD_LOGIC;
  signal \int_value[4]_i_5_n_0\ : STD_LOGIC;
  signal \int_value[8]_i_2_n_0\ : STD_LOGIC;
  signal \int_value[8]_i_3_n_0\ : STD_LOGIC;
  signal \int_value[8]_i_4_n_0\ : STD_LOGIC;
  signal \int_value[8]_i_5_n_0\ : STD_LOGIC;
  signal int_value_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_value_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_value_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \int_value_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_value_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \int_value_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \int_value_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \int_value_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \int_value_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \int_value_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \int_value_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \int_value_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \int_value_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \int_value_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \int_value_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \int_value_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \int_value_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \int_value_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \int_value_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \int_value_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \int_value_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \int_value_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \int_value_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \int_value_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \int_value_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \int_value_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \int_value_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \int_value_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \int_value_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \int_value_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \int_value_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \int_value_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \int_value_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \int_value_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \int_value_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \^int_value_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^int_value_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \int_value_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \int_value_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \int_value_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \int_value_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \int_value_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal NLW_curr_time0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_curr_time0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_curr_time0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_curr_time0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_curr_time0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_curr_time0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_curr_time_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_curr_time_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_curr_time_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_curr_time_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_curr_time_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_curr_time_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_curr_time_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_curr_time_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_int_value_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_int_value_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_int_value_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_int_value_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_int_value_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_int_value_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_int_value_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_int_value_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \LED_OBUF[15]_inst_i_15\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \LED_OBUF[15]_inst_i_16\ : label is "soft_lutpair1";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of curr_time0_carry : label is "SWEEP";
  attribute OPT_MODIFIED of \curr_time0_carry__0\ : label is "SWEEP";
  attribute SOFT_HLUTNM of \curr_time0_carry__0_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \curr_time0_carry__0_i_6\ : label is "soft_lutpair0";
  attribute OPT_MODIFIED of \curr_time0_carry__1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \curr_time_reg[0]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \curr_time_reg[0]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \curr_time_reg[12]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \curr_time_reg[12]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \curr_time_reg[16]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \curr_time_reg[16]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \curr_time_reg[20]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \curr_time_reg[20]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \curr_time_reg[24]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \curr_time_reg[24]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \curr_time_reg[28]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \curr_time_reg[28]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \curr_time_reg[4]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \curr_time_reg[4]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \curr_time_reg[8]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \curr_time_reg[8]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \int_value_reg[0]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \int_value_reg[0]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \int_value_reg[12]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \int_value_reg[12]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \int_value_reg[16]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \int_value_reg[16]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \int_value_reg[20]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \int_value_reg[20]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \int_value_reg[24]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \int_value_reg[24]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \int_value_reg[28]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \int_value_reg[28]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \int_value_reg[4]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \int_value_reg[4]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \int_value_reg[8]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \int_value_reg[8]_i_1\ : label is "SWEEP";
begin
  \int_value_reg[6]_0\(3 downto 0) <= \^int_value_reg[6]_0\(3 downto 0);
  \int_value_reg[7]_0\(3 downto 0) <= \^int_value_reg[7]_0\(3 downto 0);
\LED0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F002F2F02000202"
    )
        port map (
      I0 => int_value_reg(14),
      I1 => \LED0_carry__0_0\,
      I2 => \LED0_carry__0\,
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => int_value_reg(15),
      O => \int_value_reg[14]_0\(3)
    );
\LED0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F002F2F02000202"
    )
        port map (
      I0 => int_value_reg(12),
      I1 => \LED0_carry__0_2\,
      I2 => \LED0_carry__0_1\,
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => int_value_reg(13),
      O => \int_value_reg[14]_0\(2)
    );
\LED0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F002F2F02000202"
    )
        port map (
      I0 => int_value_reg(10),
      I1 => \LED0_carry__0_4\,
      I2 => \LED0_carry__0_3\,
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => int_value_reg(11),
      O => \int_value_reg[14]_0\(1)
    );
\LED0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F002F2F02000202"
    )
        port map (
      I0 => int_value_reg(8),
      I1 => \LED0_carry__0_6\,
      I2 => \LED0_carry__0_5\,
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => int_value_reg(9),
      O => \int_value_reg[14]_0\(0)
    );
\LED0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2510000000CA25D"
    )
        port map (
      I0 => int_value_reg(15),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => \LED0_carry__0\,
      I4 => int_value_reg(14),
      I5 => \LED0_carry__0_0\,
      O => \int_value_reg[15]_0\(3)
    );
\LED0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2510000000CA25D"
    )
        port map (
      I0 => int_value_reg(13),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => \LED0_carry__0_1\,
      I4 => int_value_reg(12),
      I5 => \LED0_carry__0_2\,
      O => \int_value_reg[15]_0\(2)
    );
\LED0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2510000000CA25D"
    )
        port map (
      I0 => int_value_reg(11),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => \LED0_carry__0_3\,
      I4 => int_value_reg(10),
      I5 => \LED0_carry__0_4\,
      O => \int_value_reg[15]_0\(1)
    );
\LED0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2510000000CA25D"
    )
        port map (
      I0 => int_value_reg(9),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => \LED0_carry__0_5\,
      I4 => int_value_reg(8),
      I5 => \LED0_carry__0_6\,
      O => \int_value_reg[15]_0\(0)
    );
\LED0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F002F2F02000202"
    )
        port map (
      I0 => int_value_reg(22),
      I1 => \LED0_carry__1_0\,
      I2 => \LED0_carry__1\,
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => int_value_reg(23),
      O => \int_value_reg[22]_0\(3)
    );
\LED0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F002F2F02000202"
    )
        port map (
      I0 => int_value_reg(20),
      I1 => \LED0_carry__1_2\,
      I2 => \LED0_carry__1_1\,
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => int_value_reg(21),
      O => \int_value_reg[22]_0\(2)
    );
\LED0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F002F2F02000202"
    )
        port map (
      I0 => int_value_reg(18),
      I1 => \LED0_carry__1_4\,
      I2 => \LED0_carry__1_3\,
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => int_value_reg(19),
      O => \int_value_reg[22]_0\(1)
    );
\LED0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F002F2F02000202"
    )
        port map (
      I0 => int_value_reg(16),
      I1 => \LED0_carry__1_6\,
      I2 => \LED0_carry__1_5\,
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => int_value_reg(17),
      O => \int_value_reg[22]_0\(0)
    );
\LED0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2510000000CA25D"
    )
        port map (
      I0 => int_value_reg(23),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => \LED0_carry__1\,
      I4 => int_value_reg(22),
      I5 => \LED0_carry__1_0\,
      O => \int_value_reg[23]_0\(3)
    );
\LED0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2510000000CA25D"
    )
        port map (
      I0 => int_value_reg(21),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => \LED0_carry__1_1\,
      I4 => int_value_reg(20),
      I5 => \LED0_carry__1_2\,
      O => \int_value_reg[23]_0\(2)
    );
\LED0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2510000000CA25D"
    )
        port map (
      I0 => int_value_reg(19),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => \LED0_carry__1_3\,
      I4 => int_value_reg(18),
      I5 => \LED0_carry__1_4\,
      O => \int_value_reg[23]_0\(1)
    );
\LED0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2510000000CA25D"
    )
        port map (
      I0 => int_value_reg(17),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => \LED0_carry__1_5\,
      I4 => int_value_reg(16),
      I5 => \LED0_carry__1_6\,
      O => \int_value_reg[23]_0\(0)
    );
\LED0_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20F02020F2F0F2F2"
    )
        port map (
      I0 => int_value_reg(30),
      I1 => \LED0_carry__2_0\,
      I2 => \LED0_carry__2\,
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => int_value_reg(31),
      O => DI(3)
    );
\LED0_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F002F2F02000202"
    )
        port map (
      I0 => int_value_reg(28),
      I1 => \LED0_carry__2_2\,
      I2 => \LED0_carry__2_1\,
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => int_value_reg(29),
      O => DI(2)
    );
\LED0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F002F2F02000202"
    )
        port map (
      I0 => int_value_reg(26),
      I1 => \LED0_carry__2_4\,
      I2 => \LED0_carry__2_3\,
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => int_value_reg(27),
      O => DI(1)
    );
\LED0_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F002F2F02000202"
    )
        port map (
      I0 => int_value_reg(24),
      I1 => \LED0_carry__2_6\,
      I2 => \LED0_carry__2_5\,
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => int_value_reg(25),
      O => DI(0)
    );
\LED0_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2510000000CA25D"
    )
        port map (
      I0 => int_value_reg(31),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => \LED0_carry__2\,
      I4 => int_value_reg(30),
      I5 => \LED0_carry__2_0\,
      O => S(3)
    );
\LED0_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2510000000CA25D"
    )
        port map (
      I0 => int_value_reg(29),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => \LED0_carry__2_1\,
      I4 => int_value_reg(28),
      I5 => \LED0_carry__2_2\,
      O => S(2)
    );
\LED0_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2510000000CA25D"
    )
        port map (
      I0 => int_value_reg(27),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => \LED0_carry__2_3\,
      I4 => int_value_reg(26),
      I5 => \LED0_carry__2_4\,
      O => S(1)
    );
\LED0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2510000000CA25D"
    )
        port map (
      I0 => int_value_reg(25),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => \LED0_carry__2_5\,
      I4 => int_value_reg(24),
      I5 => \LED0_carry__2_6\,
      O => S(0)
    );
LED0_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => LED_SW_IBUF(4),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => int_value_reg(4),
      O => \^int_value_reg[6]_0\(2)
    );
LED0_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => LED_SW_IBUF(2),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => int_value_reg(2),
      O => \^int_value_reg[6]_0\(1)
    );
LED0_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => LED_SW_IBUF(0),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => int_value_reg(0),
      O => \^int_value_reg[6]_0\(0)
    );
LED0_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800470000B80047"
    )
        port map (
      I0 => LED_SW_IBUF(7),
      I1 => LED0_carry,
      I2 => \^int_value_reg[7]_0\(3),
      I3 => LED0_carry_0,
      I4 => LED0_carry_1,
      I5 => \^int_value_reg[6]_0\(3),
      O => \int_value_reg[7]_1\(3)
    );
LED0_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800470000B80047"
    )
        port map (
      I0 => LED_SW_IBUF(5),
      I1 => LED0_carry,
      I2 => \^int_value_reg[7]_0\(2),
      I3 => LED0_carry_2,
      I4 => LED0_carry_3,
      I5 => \^int_value_reg[6]_0\(2),
      O => \int_value_reg[7]_1\(2)
    );
LED0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800470000B80047"
    )
        port map (
      I0 => LED_SW_IBUF(3),
      I1 => LED0_carry,
      I2 => \^int_value_reg[7]_0\(1),
      I3 => LED0_carry_4,
      I4 => LED0_carry_5,
      I5 => \^int_value_reg[6]_0\(1),
      O => \int_value_reg[7]_1\(1)
    );
LED0_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800470000B80047"
    )
        port map (
      I0 => LED_SW_IBUF(1),
      I1 => LED0_carry,
      I2 => \^int_value_reg[7]_0\(0),
      I3 => LED0_carry_6,
      I4 => LED0_carry_7,
      I5 => \^int_value_reg[6]_0\(0),
      O => \int_value_reg[7]_1\(0)
    );
LED0_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => LED_SW_IBUF(6),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => int_value_reg(6),
      O => \^int_value_reg[6]_0\(3)
    );
\LED_OBUF[15]_inst_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCFFFCFFFCFE"
    )
        port map (
      I0 => int_value_reg(9),
      I1 => Duty_Cycle(7),
      I2 => \^int_value_reg[6]_0\(3),
      I3 => LED0_carry,
      I4 => int_value_reg(13),
      I5 => int_value_reg(11),
      O => \LED_OBUF[15]_inst_i_10_n_0\
    );
\LED_OBUF[15]_inst_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \LED_OBUF[15]_inst_i_15_n_0\,
      I1 => \LED_OBUF[15]_inst_i_16_n_0\,
      I2 => \LED_OBUF[15]_inst_i_17_n_0\,
      I3 => \LED_OBUF[15]_inst_i_18_n_0\,
      I4 => \LED_OBUF[15]_inst_i_19_n_0\,
      I5 => \LED_OBUF[15]_inst_i_20_n_0\,
      O => \LED_OBUF[15]_inst_i_11_n_0\
    );
\LED_OBUF[15]_inst_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => LED_SW_IBUF(5),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => \^int_value_reg[7]_0\(2),
      O => Duty_Cycle(5)
    );
\LED_OBUF[15]_inst_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => LED_SW_IBUF(7),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => \^int_value_reg[7]_0\(3),
      O => Duty_Cycle(7)
    );
\LED_OBUF[15]_inst_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE0E"
    )
        port map (
      I0 => int_value_reg(15),
      I1 => int_value_reg(8),
      I2 => SEL_IBUF(0),
      I3 => SEL_IBUF(1),
      O => \LED_OBUF[15]_inst_i_15_n_0\
    );
\LED_OBUF[15]_inst_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => SEL_IBUF(1),
      I1 => SEL_IBUF(0),
      I2 => int_value_reg(14),
      O => \LED_OBUF[15]_inst_i_16_n_0\
    );
\LED_OBUF[15]_inst_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0FFE0EE"
    )
        port map (
      I0 => int_value_reg(27),
      I1 => int_value_reg(25),
      I2 => SEL_IBUF(1),
      I3 => SEL_IBUF(0),
      I4 => int_value_reg(16),
      I5 => int_value_reg(29),
      O => \LED_OBUF[15]_inst_i_17_n_0\
    );
\LED_OBUF[15]_inst_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0FFE0EE"
    )
        port map (
      I0 => int_value_reg(19),
      I1 => int_value_reg(17),
      I2 => SEL_IBUF(1),
      I3 => SEL_IBUF(0),
      I4 => int_value_reg(23),
      I5 => int_value_reg(21),
      O => \LED_OBUF[15]_inst_i_18_n_0\
    );
\LED_OBUF[15]_inst_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0FFE0EE"
    )
        port map (
      I0 => int_value_reg(28),
      I1 => int_value_reg(26),
      I2 => SEL_IBUF(1),
      I3 => SEL_IBUF(0),
      I4 => int_value_reg(31),
      I5 => int_value_reg(30),
      O => \LED_OBUF[15]_inst_i_19_n_0\
    );
\LED_OBUF[15]_inst_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0FFE0EE"
    )
        port map (
      I0 => int_value_reg(20),
      I1 => int_value_reg(18),
      I2 => SEL_IBUF(1),
      I3 => SEL_IBUF(0),
      I4 => int_value_reg(24),
      I5 => int_value_reg(22),
      O => \LED_OBUF[15]_inst_i_20_n_0\
    );
\LED_OBUF[15]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => CO(0),
      I1 => \LED_OBUF[15]_inst_i_1\,
      I2 => \LED_OBUF[15]_inst_i_8_n_0\,
      I3 => \LED_OBUF[15]_inst_i_9_n_0\,
      I4 => \LED_OBUF[15]_inst_i_10_n_0\,
      I5 => \LED_OBUF[15]_inst_i_11_n_0\,
      O => \int_value_reg[12]_0\
    );
\LED_OBUF[15]_inst_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFFFFF0FEFE"
    )
        port map (
      I0 => int_value_reg(12),
      I1 => int_value_reg(10),
      I2 => \^int_value_reg[6]_0\(0),
      I3 => LED_SW_IBUF(1),
      I4 => LED0_carry,
      I5 => \^int_value_reg[7]_0\(0),
      O => \LED_OBUF[15]_inst_i_8_n_0\
    );
\LED_OBUF[15]_inst_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \^int_value_reg[6]_0\(1),
      I1 => LED_SW_IBUF(3),
      I2 => LED0_carry,
      I3 => \^int_value_reg[7]_0\(1),
      I4 => \^int_value_reg[6]_0\(2),
      I5 => Duty_Cycle(5),
      O => \LED_OBUF[15]_inst_i_9_n_0\
    );
curr_time0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => curr_time0_carry_n_0,
      CO(2 downto 0) => NLW_curr_time0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_curr_time0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => curr_time0_carry_i_1_n_0,
      S(2) => curr_time0_carry_i_2_n_0,
      S(1) => curr_time0_carry_i_3_n_0,
      S(0) => curr_time0_carry_i_4_n_0
    );
\curr_time0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => curr_time0_carry_n_0,
      CO(3) => \curr_time0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_curr_time0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_curr_time0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \curr_time0_carry__0_i_1_n_0\,
      S(2) => \curr_time0_carry__0_i_2_n_0\,
      S(1) => \curr_time0_carry__0_i_3_n_0\,
      S(0) => \curr_time0_carry__0_i_4_n_0\
    );
\curr_time0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0280"
    )
        port map (
      I0 => \curr_time0_carry__0_i_5_n_0\,
      I1 => curr_time_reg(23),
      I2 => curr_time_reg(22),
      I3 => \curr_time0_carry__0_i_6_n_0\,
      O => \curr_time0_carry__0_i_1_n_0\
    );
\curr_time0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2228822222888228"
    )
        port map (
      I0 => \curr_time0_carry__0_i_7_n_0\,
      I1 => curr_time_reg(20),
      I2 => \int_value_reg[0]_3\,
      I3 => \int_value_reg[0]_0\,
      I4 => \int_value_reg[0]_1\,
      I5 => \int_value_reg[0]_2\,
      O => \curr_time0_carry__0_i_2_n_0\
    );
\curr_time0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06600000"
    )
        port map (
      I0 => curr_time_reg(16),
      I1 => \int_value_reg[0]_2\,
      I2 => curr_time_reg(17),
      I3 => \int_value_reg[0]_3\,
      I4 => curr_time_reg(15),
      O => \curr_time0_carry__0_i_3_n_0\
    );
\curr_time0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => curr_time_reg(14),
      I1 => curr_time_reg(13),
      I2 => \int_value_reg[0]_1\,
      I3 => curr_time_reg(12),
      O => \curr_time0_carry__0_i_4_n_0\
    );
\curr_time0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8893776"
    )
        port map (
      I0 => \int_value_reg[0]_0\,
      I1 => \int_value_reg[0]_1\,
      I2 => \int_value_reg[0]_2\,
      I3 => \int_value_reg[0]_3\,
      I4 => curr_time_reg(21),
      O => \curr_time0_carry__0_i_5_n_0\
    );
\curr_time0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \int_value_reg[0]_0\,
      I1 => \int_value_reg[0]_3\,
      I2 => \int_value_reg[0]_2\,
      I3 => \int_value_reg[0]_1\,
      O => \curr_time0_carry__0_i_6_n_0\
    );
\curr_time0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600006900969600"
    )
        port map (
      I0 => curr_time_reg(19),
      I1 => \int_value_reg[0]_1\,
      I2 => \int_value_reg[0]_3\,
      I3 => curr_time_reg(18),
      I4 => \int_value_reg[0]_0\,
      I5 => \int_value_reg[0]_2\,
      O => \curr_time0_carry__0_i_7_n_0\
    );
\curr_time0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_time0_carry__0_n_0\,
      CO(3) => \NLW_curr_time0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \curr_time0_carry__1_n_1\,
      CO(1 downto 0) => \NLW_curr_time0_carry__1_CO_UNCONNECTED\(1 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_curr_time0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \curr_time0_carry__1_i_1_n_0\,
      S(1) => \curr_time0_carry__1_i_2_n_0\,
      S(0) => \curr_time0_carry__1_i_3_n_0\
    );
\curr_time0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000001FFFE"
    )
        port map (
      I0 => \int_value_reg[0]_0\,
      I1 => \int_value_reg[0]_3\,
      I2 => \int_value_reg[0]_2\,
      I3 => \int_value_reg[0]_1\,
      I4 => curr_time_reg(30),
      I5 => curr_time_reg(31),
      O => \curr_time0_carry__1_i_1_n_0\
    );
\curr_time0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => \curr_time0_carry__0_i_6_n_0\,
      I1 => curr_time_reg(29),
      I2 => curr_time_reg(28),
      I3 => curr_time_reg(27),
      O => \curr_time0_carry__1_i_2_n_0\
    );
\curr_time0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => \curr_time0_carry__0_i_6_n_0\,
      I1 => curr_time_reg(26),
      I2 => curr_time_reg(25),
      I3 => curr_time_reg(24),
      O => \curr_time0_carry__1_i_3_n_0\
    );
curr_time0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => curr_time_reg(11),
      I1 => \int_value_reg[0]_0\,
      I2 => \int_value_reg[0]_3\,
      I3 => curr_time_reg(10),
      I4 => \int_value_reg[0]_2\,
      I5 => curr_time_reg(9),
      O => curr_time0_carry_i_1_n_0
    );
curr_time0_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8181422214442888"
    )
        port map (
      I0 => curr_time_reg(5),
      I1 => curr_time_reg(4),
      I2 => \int_value_reg[0]_1\,
      I3 => \int_value_reg[0]_0\,
      I4 => \int_value_reg[0]_3\,
      I5 => \int_value_reg[0]_2\,
      O => curr_time0_carry_i_10_n_0
    );
curr_time0_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0580601A601A0580"
    )
        port map (
      I0 => curr_time_reg(0),
      I1 => \int_value_reg[0]_1\,
      I2 => \int_value_reg[0]_2\,
      I3 => \int_value_reg[0]_3\,
      I4 => \int_value_reg[0]_0\,
      I5 => curr_time_reg(1),
      O => curr_time0_carry_i_11_n_0
    );
curr_time0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1020408008201080"
    )
        port map (
      I0 => curr_time_reg(7),
      I1 => curr_time_reg(6),
      I2 => curr_time_reg(8),
      I3 => \int_value_reg[0]_1\,
      I4 => \int_value_reg[0]_0\,
      I5 => curr_time0_carry_i_9_n_0,
      O => curr_time0_carry_i_2_n_0
    );
curr_time0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8022AA002A8800"
    )
        port map (
      I0 => curr_time0_carry_i_10_n_0,
      I1 => \int_value_reg[0]_3\,
      I2 => \int_value_reg[0]_2\,
      I3 => \int_value_reg[0]_0\,
      I4 => \int_value_reg[0]_1\,
      I5 => curr_time_reg(3),
      O => curr_time0_carry_i_3_n_0
    );
curr_time0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882222828288228"
    )
        port map (
      I0 => curr_time0_carry_i_11_n_0,
      I1 => curr_time_reg(2),
      I2 => \int_value_reg[0]_1\,
      I3 => \int_value_reg[0]_0\,
      I4 => \int_value_reg[0]_3\,
      I5 => \int_value_reg[0]_2\,
      O => curr_time0_carry_i_4_n_0
    );
curr_time0_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \int_value_reg[0]_3\,
      I1 => \int_value_reg[0]_2\,
      O => curr_time0_carry_i_9_n_0
    );
\curr_time[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => curr_time_reg(0),
      O => \curr_time[0]_i_2_n_0\
    );
\curr_time_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[0]_i_1_n_7\,
      Q => curr_time_reg(0),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \curr_time_reg[0]_i_1_n_0\,
      CO(2 downto 0) => \NLW_curr_time_reg[0]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \curr_time_reg[0]_i_1_n_4\,
      O(2) => \curr_time_reg[0]_i_1_n_5\,
      O(1) => \curr_time_reg[0]_i_1_n_6\,
      O(0) => \curr_time_reg[0]_i_1_n_7\,
      S(3 downto 1) => curr_time_reg(3 downto 1),
      S(0) => \curr_time[0]_i_2_n_0\
    );
\curr_time_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[8]_i_1_n_5\,
      Q => curr_time_reg(10),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[8]_i_1_n_4\,
      Q => curr_time_reg(11),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[12]_i_1_n_7\,
      Q => curr_time_reg(12),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_time_reg[8]_i_1_n_0\,
      CO(3) => \curr_time_reg[12]_i_1_n_0\,
      CO(2 downto 0) => \NLW_curr_time_reg[12]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \curr_time_reg[12]_i_1_n_4\,
      O(2) => \curr_time_reg[12]_i_1_n_5\,
      O(1) => \curr_time_reg[12]_i_1_n_6\,
      O(0) => \curr_time_reg[12]_i_1_n_7\,
      S(3 downto 0) => curr_time_reg(15 downto 12)
    );
\curr_time_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[12]_i_1_n_6\,
      Q => curr_time_reg(13),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[12]_i_1_n_5\,
      Q => curr_time_reg(14),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[12]_i_1_n_4\,
      Q => curr_time_reg(15),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[16]_i_1_n_7\,
      Q => curr_time_reg(16),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_time_reg[12]_i_1_n_0\,
      CO(3) => \curr_time_reg[16]_i_1_n_0\,
      CO(2 downto 0) => \NLW_curr_time_reg[16]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \curr_time_reg[16]_i_1_n_4\,
      O(2) => \curr_time_reg[16]_i_1_n_5\,
      O(1) => \curr_time_reg[16]_i_1_n_6\,
      O(0) => \curr_time_reg[16]_i_1_n_7\,
      S(3 downto 0) => curr_time_reg(19 downto 16)
    );
\curr_time_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[16]_i_1_n_6\,
      Q => curr_time_reg(17),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[16]_i_1_n_5\,
      Q => curr_time_reg(18),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[16]_i_1_n_4\,
      Q => curr_time_reg(19),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[0]_i_1_n_6\,
      Q => curr_time_reg(1),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[20]_i_1_n_7\,
      Q => curr_time_reg(20),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_time_reg[16]_i_1_n_0\,
      CO(3) => \curr_time_reg[20]_i_1_n_0\,
      CO(2 downto 0) => \NLW_curr_time_reg[20]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \curr_time_reg[20]_i_1_n_4\,
      O(2) => \curr_time_reg[20]_i_1_n_5\,
      O(1) => \curr_time_reg[20]_i_1_n_6\,
      O(0) => \curr_time_reg[20]_i_1_n_7\,
      S(3 downto 0) => curr_time_reg(23 downto 20)
    );
\curr_time_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[20]_i_1_n_6\,
      Q => curr_time_reg(21),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[20]_i_1_n_5\,
      Q => curr_time_reg(22),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[20]_i_1_n_4\,
      Q => curr_time_reg(23),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[24]_i_1_n_7\,
      Q => curr_time_reg(24),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_time_reg[20]_i_1_n_0\,
      CO(3) => \curr_time_reg[24]_i_1_n_0\,
      CO(2 downto 0) => \NLW_curr_time_reg[24]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \curr_time_reg[24]_i_1_n_4\,
      O(2) => \curr_time_reg[24]_i_1_n_5\,
      O(1) => \curr_time_reg[24]_i_1_n_6\,
      O(0) => \curr_time_reg[24]_i_1_n_7\,
      S(3 downto 0) => curr_time_reg(27 downto 24)
    );
\curr_time_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[24]_i_1_n_6\,
      Q => curr_time_reg(25),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[24]_i_1_n_5\,
      Q => curr_time_reg(26),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[24]_i_1_n_4\,
      Q => curr_time_reg(27),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[28]_i_1_n_7\,
      Q => curr_time_reg(28),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_time_reg[24]_i_1_n_0\,
      CO(3 downto 0) => \NLW_curr_time_reg[28]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \curr_time_reg[28]_i_1_n_4\,
      O(2) => \curr_time_reg[28]_i_1_n_5\,
      O(1) => \curr_time_reg[28]_i_1_n_6\,
      O(0) => \curr_time_reg[28]_i_1_n_7\,
      S(3 downto 0) => curr_time_reg(31 downto 28)
    );
\curr_time_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[28]_i_1_n_6\,
      Q => curr_time_reg(29),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[0]_i_1_n_5\,
      Q => curr_time_reg(2),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[28]_i_1_n_5\,
      Q => curr_time_reg(30),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[28]_i_1_n_4\,
      Q => curr_time_reg(31),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[0]_i_1_n_4\,
      Q => curr_time_reg(3),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[4]_i_1_n_7\,
      Q => curr_time_reg(4),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_time_reg[0]_i_1_n_0\,
      CO(3) => \curr_time_reg[4]_i_1_n_0\,
      CO(2 downto 0) => \NLW_curr_time_reg[4]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \curr_time_reg[4]_i_1_n_4\,
      O(2) => \curr_time_reg[4]_i_1_n_5\,
      O(1) => \curr_time_reg[4]_i_1_n_6\,
      O(0) => \curr_time_reg[4]_i_1_n_7\,
      S(3 downto 0) => curr_time_reg(7 downto 4)
    );
\curr_time_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[4]_i_1_n_6\,
      Q => curr_time_reg(5),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[4]_i_1_n_5\,
      Q => curr_time_reg(6),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[4]_i_1_n_4\,
      Q => curr_time_reg(7),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[8]_i_1_n_7\,
      Q => curr_time_reg(8),
      R => \curr_time0_carry__1_n_1\
    );
\curr_time_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_time_reg[4]_i_1_n_0\,
      CO(3) => \curr_time_reg[8]_i_1_n_0\,
      CO(2 downto 0) => \NLW_curr_time_reg[8]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \curr_time_reg[8]_i_1_n_4\,
      O(2) => \curr_time_reg[8]_i_1_n_5\,
      O(1) => \curr_time_reg[8]_i_1_n_6\,
      O(0) => \curr_time_reg[8]_i_1_n_7\,
      S(3 downto 0) => curr_time_reg(11 downto 8)
    );
\curr_time_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[8]_i_1_n_6\,
      Q => curr_time_reg(9),
      R => \curr_time0_carry__1_n_1\
    );
direction_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFFF400"
    )
        port map (
      I0 => direction_i_2_n_0,
      I1 => direction_i_3_n_0,
      I2 => direction_i_4_n_0,
      I3 => \curr_time0_carry__1_n_1\,
      I4 => direction,
      O => direction_i_1_n_0
    );
direction_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => direction_i_15_n_0,
      I1 => int_value_reg(20),
      I2 => int_value_reg(19),
      I3 => int_value_reg(22),
      I4 => int_value_reg(21),
      I5 => direction_i_16_n_0,
      O => direction_i_10_n_0
    );
direction_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => int_value_reg(19),
      I1 => int_value_reg(20),
      I2 => int_value_reg(18),
      I3 => int_value_reg(16),
      I4 => int_value_reg(17),
      I5 => int_value_reg(15),
      O => direction_i_11_n_0
    );
direction_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => int_value_reg(13),
      I1 => int_value_reg(14),
      I2 => int_value_reg(12),
      I3 => int_value_reg(10),
      I4 => int_value_reg(11),
      I5 => int_value_reg(9),
      O => direction_i_12_n_0
    );
direction_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => direction_i_17_n_0,
      I1 => int_value_reg(0),
      I2 => \^int_value_reg[7]_0\(0),
      I3 => int_value_reg(2),
      I4 => direction_i_18_n_0,
      I5 => direction_i_19_n_0,
      O => direction_i_13_n_0
    );
direction_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => int_value_reg(28),
      I1 => int_value_reg(29),
      I2 => int_value_reg(31),
      I3 => int_value_reg(30),
      O => direction_i_14_n_0
    );
direction_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => int_value_reg(26),
      I1 => int_value_reg(25),
      I2 => int_value_reg(24),
      I3 => int_value_reg(23),
      O => direction_i_15_n_0
    );
direction_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => int_value_reg(27),
      I1 => int_value_reg(28),
      I2 => int_value_reg(29),
      I3 => int_value_reg(30),
      I4 => direction,
      I5 => int_value_reg(31),
      O => direction_i_16_n_0
    );
direction_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA00EA00EA00EA"
    )
        port map (
      I0 => int_value_reg(8),
      I1 => int_value_reg(6),
      I2 => \^int_value_reg[7]_0\(3),
      I3 => \^int_value_reg[7]_0\(2),
      I4 => \^int_value_reg[7]_0\(1),
      I5 => int_value_reg(4),
      O => direction_i_17_n_0
    );
direction_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => int_value_reg(8),
      I1 => \^int_value_reg[7]_0\(3),
      I2 => \^int_value_reg[7]_0\(2),
      I3 => int_value_reg(4),
      O => direction_i_18_n_0
    );
direction_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => int_value_reg(10),
      I1 => int_value_reg(11),
      I2 => int_value_reg(13),
      I3 => int_value_reg(14),
      I4 => int_value_reg(17),
      I5 => int_value_reg(16),
      O => direction_i_19_n_0
    );
direction_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => direction_i_5_n_0,
      I1 => int_value_reg(18),
      I2 => int_value_reg(19),
      I3 => int_value_reg(17),
      I4 => int_value_reg(16),
      I5 => direction_i_6_n_0,
      O => direction_i_2_n_0
    );
direction_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => int_value_reg(2),
      I1 => \^int_value_reg[7]_0\(0),
      I2 => int_value_reg(0),
      I3 => direction_i_7_n_0,
      I4 => direction_i_8_n_0,
      I5 => direction_i_9_n_0,
      O => direction_i_3_n_0
    );
direction_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => direction_i_10_n_0,
      I1 => direction_i_11_n_0,
      I2 => direction_i_12_n_0,
      I3 => direction_i_13_n_0,
      O => direction_i_4_n_0
    );
direction_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => int_value_reg(20),
      I1 => int_value_reg(21),
      I2 => int_value_reg(22),
      I3 => int_value_reg(23),
      O => direction_i_5_n_0
    );
direction_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => int_value_reg(27),
      I1 => int_value_reg(26),
      I2 => int_value_reg(25),
      I3 => int_value_reg(24),
      I4 => direction_i_14_n_0,
      O => direction_i_6_n_0
    );
direction_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => int_value_reg(6),
      I1 => \^int_value_reg[7]_0\(2),
      I2 => int_value_reg(4),
      I3 => \^int_value_reg[7]_0\(1),
      O => direction_i_7_n_0
    );
direction_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => int_value_reg(10),
      I1 => int_value_reg(9),
      I2 => int_value_reg(8),
      I3 => \^int_value_reg[7]_0\(3),
      O => direction_i_8_n_0
    );
direction_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => int_value_reg(11),
      I1 => int_value_reg(12),
      I2 => int_value_reg(13),
      I3 => int_value_reg(14),
      I4 => int_value_reg(15),
      I5 => direction,
      O => direction_i_9_n_0
    );
direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => direction_i_1_n_0,
      Q => direction,
      R => '0'
    );
\int_value[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => \^int_value_reg[7]_0\(1),
      O => \int_value[0]_i_2_n_0\
    );
\int_value[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(2),
      O => \int_value[0]_i_3_n_0\
    );
\int_value[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => \^int_value_reg[7]_0\(0),
      O => \int_value[0]_i_4_n_0\
    );
\int_value[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => int_value_reg(0),
      O => \int_value[0]_i_5_n_0\
    );
\int_value[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(15),
      O => \int_value[12]_i_2_n_0\
    );
\int_value[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(14),
      O => \int_value[12]_i_3_n_0\
    );
\int_value[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(13),
      O => \int_value[12]_i_4_n_0\
    );
\int_value[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(12),
      O => \int_value[12]_i_5_n_0\
    );
\int_value[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(19),
      O => \int_value[16]_i_2_n_0\
    );
\int_value[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(18),
      O => \int_value[16]_i_3_n_0\
    );
\int_value[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(17),
      O => \int_value[16]_i_4_n_0\
    );
\int_value[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(16),
      O => \int_value[16]_i_5_n_0\
    );
\int_value[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(23),
      O => \int_value[20]_i_2_n_0\
    );
\int_value[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(22),
      O => \int_value[20]_i_3_n_0\
    );
\int_value[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(21),
      O => \int_value[20]_i_4_n_0\
    );
\int_value[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(20),
      O => \int_value[20]_i_5_n_0\
    );
\int_value[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(27),
      O => \int_value[24]_i_2_n_0\
    );
\int_value[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(26),
      O => \int_value[24]_i_3_n_0\
    );
\int_value[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(25),
      O => \int_value[24]_i_4_n_0\
    );
\int_value[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(24),
      O => \int_value[24]_i_5_n_0\
    );
\int_value[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(31),
      O => \int_value[28]_i_2_n_0\
    );
\int_value[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(30),
      O => \int_value[28]_i_3_n_0\
    );
\int_value[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(29),
      O => \int_value[28]_i_4_n_0\
    );
\int_value[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(28),
      O => \int_value[28]_i_5_n_0\
    );
\int_value[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => \^int_value_reg[7]_0\(3),
      O => \int_value[4]_i_2_n_0\
    );
\int_value[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(6),
      O => \int_value[4]_i_3_n_0\
    );
\int_value[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => \^int_value_reg[7]_0\(2),
      O => \int_value[4]_i_4_n_0\
    );
\int_value[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(4),
      O => \int_value[4]_i_5_n_0\
    );
\int_value[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(11),
      O => \int_value[8]_i_2_n_0\
    );
\int_value[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(10),
      O => \int_value[8]_i_3_n_0\
    );
\int_value[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(9),
      O => \int_value[8]_i_4_n_0\
    );
\int_value[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction,
      I1 => int_value_reg(8),
      O => \int_value[8]_i_5_n_0\
    );
\int_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[0]_i_1_n_7\,
      Q => int_value_reg(0),
      R => '0'
    );
\int_value_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \int_value_reg[0]_i_1_n_0\,
      CO(2 downto 0) => \NLW_int_value_reg[0]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => direction,
      DI(2) => direction,
      DI(1) => direction,
      DI(0) => '1',
      O(3) => \int_value_reg[0]_i_1_n_4\,
      O(2) => \int_value_reg[0]_i_1_n_5\,
      O(1) => \int_value_reg[0]_i_1_n_6\,
      O(0) => \int_value_reg[0]_i_1_n_7\,
      S(3) => \int_value[0]_i_2_n_0\,
      S(2) => \int_value[0]_i_3_n_0\,
      S(1) => \int_value[0]_i_4_n_0\,
      S(0) => \int_value[0]_i_5_n_0\
    );
\int_value_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[8]_i_1_n_5\,
      Q => int_value_reg(10),
      R => '0'
    );
\int_value_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[8]_i_1_n_4\,
      Q => int_value_reg(11),
      R => '0'
    );
\int_value_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[12]_i_1_n_7\,
      Q => int_value_reg(12),
      R => '0'
    );
\int_value_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \int_value_reg[8]_i_1_n_0\,
      CO(3) => \int_value_reg[12]_i_1_n_0\,
      CO(2 downto 0) => \NLW_int_value_reg[12]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => direction,
      DI(2) => direction,
      DI(1) => direction,
      DI(0) => direction,
      O(3) => \int_value_reg[12]_i_1_n_4\,
      O(2) => \int_value_reg[12]_i_1_n_5\,
      O(1) => \int_value_reg[12]_i_1_n_6\,
      O(0) => \int_value_reg[12]_i_1_n_7\,
      S(3) => \int_value[12]_i_2_n_0\,
      S(2) => \int_value[12]_i_3_n_0\,
      S(1) => \int_value[12]_i_4_n_0\,
      S(0) => \int_value[12]_i_5_n_0\
    );
\int_value_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[12]_i_1_n_6\,
      Q => int_value_reg(13),
      R => '0'
    );
\int_value_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[12]_i_1_n_5\,
      Q => int_value_reg(14),
      R => '0'
    );
\int_value_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[12]_i_1_n_4\,
      Q => int_value_reg(15),
      R => '0'
    );
\int_value_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[16]_i_1_n_7\,
      Q => int_value_reg(16),
      R => '0'
    );
\int_value_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \int_value_reg[12]_i_1_n_0\,
      CO(3) => \int_value_reg[16]_i_1_n_0\,
      CO(2 downto 0) => \NLW_int_value_reg[16]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => direction,
      DI(2) => direction,
      DI(1) => direction,
      DI(0) => direction,
      O(3) => \int_value_reg[16]_i_1_n_4\,
      O(2) => \int_value_reg[16]_i_1_n_5\,
      O(1) => \int_value_reg[16]_i_1_n_6\,
      O(0) => \int_value_reg[16]_i_1_n_7\,
      S(3) => \int_value[16]_i_2_n_0\,
      S(2) => \int_value[16]_i_3_n_0\,
      S(1) => \int_value[16]_i_4_n_0\,
      S(0) => \int_value[16]_i_5_n_0\
    );
\int_value_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[16]_i_1_n_6\,
      Q => int_value_reg(17),
      R => '0'
    );
\int_value_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[16]_i_1_n_5\,
      Q => int_value_reg(18),
      R => '0'
    );
\int_value_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[16]_i_1_n_4\,
      Q => int_value_reg(19),
      R => '0'
    );
\int_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[0]_i_1_n_6\,
      Q => \^int_value_reg[7]_0\(0),
      R => '0'
    );
\int_value_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[20]_i_1_n_7\,
      Q => int_value_reg(20),
      R => '0'
    );
\int_value_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \int_value_reg[16]_i_1_n_0\,
      CO(3) => \int_value_reg[20]_i_1_n_0\,
      CO(2 downto 0) => \NLW_int_value_reg[20]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => direction,
      DI(2) => direction,
      DI(1) => direction,
      DI(0) => direction,
      O(3) => \int_value_reg[20]_i_1_n_4\,
      O(2) => \int_value_reg[20]_i_1_n_5\,
      O(1) => \int_value_reg[20]_i_1_n_6\,
      O(0) => \int_value_reg[20]_i_1_n_7\,
      S(3) => \int_value[20]_i_2_n_0\,
      S(2) => \int_value[20]_i_3_n_0\,
      S(1) => \int_value[20]_i_4_n_0\,
      S(0) => \int_value[20]_i_5_n_0\
    );
\int_value_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[20]_i_1_n_6\,
      Q => int_value_reg(21),
      R => '0'
    );
\int_value_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[20]_i_1_n_5\,
      Q => int_value_reg(22),
      R => '0'
    );
\int_value_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[20]_i_1_n_4\,
      Q => int_value_reg(23),
      R => '0'
    );
\int_value_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[24]_i_1_n_7\,
      Q => int_value_reg(24),
      R => '0'
    );
\int_value_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \int_value_reg[20]_i_1_n_0\,
      CO(3) => \int_value_reg[24]_i_1_n_0\,
      CO(2 downto 0) => \NLW_int_value_reg[24]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => direction,
      DI(2) => direction,
      DI(1) => direction,
      DI(0) => direction,
      O(3) => \int_value_reg[24]_i_1_n_4\,
      O(2) => \int_value_reg[24]_i_1_n_5\,
      O(1) => \int_value_reg[24]_i_1_n_6\,
      O(0) => \int_value_reg[24]_i_1_n_7\,
      S(3) => \int_value[24]_i_2_n_0\,
      S(2) => \int_value[24]_i_3_n_0\,
      S(1) => \int_value[24]_i_4_n_0\,
      S(0) => \int_value[24]_i_5_n_0\
    );
\int_value_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[24]_i_1_n_6\,
      Q => int_value_reg(25),
      R => '0'
    );
\int_value_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[24]_i_1_n_5\,
      Q => int_value_reg(26),
      R => '0'
    );
\int_value_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[24]_i_1_n_4\,
      Q => int_value_reg(27),
      R => '0'
    );
\int_value_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[28]_i_1_n_7\,
      Q => int_value_reg(28),
      R => '0'
    );
\int_value_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \int_value_reg[24]_i_1_n_0\,
      CO(3 downto 0) => \NLW_int_value_reg[28]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => direction,
      DI(1) => direction,
      DI(0) => direction,
      O(3) => \int_value_reg[28]_i_1_n_4\,
      O(2) => \int_value_reg[28]_i_1_n_5\,
      O(1) => \int_value_reg[28]_i_1_n_6\,
      O(0) => \int_value_reg[28]_i_1_n_7\,
      S(3) => \int_value[28]_i_2_n_0\,
      S(2) => \int_value[28]_i_3_n_0\,
      S(1) => \int_value[28]_i_4_n_0\,
      S(0) => \int_value[28]_i_5_n_0\
    );
\int_value_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[28]_i_1_n_6\,
      Q => int_value_reg(29),
      R => '0'
    );
\int_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[0]_i_1_n_5\,
      Q => int_value_reg(2),
      R => '0'
    );
\int_value_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[28]_i_1_n_5\,
      Q => int_value_reg(30),
      R => '0'
    );
\int_value_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[28]_i_1_n_4\,
      Q => int_value_reg(31),
      R => '0'
    );
\int_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[0]_i_1_n_4\,
      Q => \^int_value_reg[7]_0\(1),
      R => '0'
    );
\int_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[4]_i_1_n_7\,
      Q => int_value_reg(4),
      R => '0'
    );
\int_value_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \int_value_reg[0]_i_1_n_0\,
      CO(3) => \int_value_reg[4]_i_1_n_0\,
      CO(2 downto 0) => \NLW_int_value_reg[4]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => direction,
      DI(2) => direction,
      DI(1) => direction,
      DI(0) => direction,
      O(3) => \int_value_reg[4]_i_1_n_4\,
      O(2) => \int_value_reg[4]_i_1_n_5\,
      O(1) => \int_value_reg[4]_i_1_n_6\,
      O(0) => \int_value_reg[4]_i_1_n_7\,
      S(3) => \int_value[4]_i_2_n_0\,
      S(2) => \int_value[4]_i_3_n_0\,
      S(1) => \int_value[4]_i_4_n_0\,
      S(0) => \int_value[4]_i_5_n_0\
    );
\int_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[4]_i_1_n_6\,
      Q => \^int_value_reg[7]_0\(2),
      R => '0'
    );
\int_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[4]_i_1_n_5\,
      Q => int_value_reg(6),
      R => '0'
    );
\int_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[4]_i_1_n_4\,
      Q => \^int_value_reg[7]_0\(3),
      R => '0'
    );
\int_value_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[8]_i_1_n_7\,
      Q => int_value_reg(8),
      R => '0'
    );
\int_value_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \int_value_reg[4]_i_1_n_0\,
      CO(3) => \int_value_reg[8]_i_1_n_0\,
      CO(2 downto 0) => \NLW_int_value_reg[8]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => direction,
      DI(2) => direction,
      DI(1) => direction,
      DI(0) => direction,
      O(3) => \int_value_reg[8]_i_1_n_4\,
      O(2) => \int_value_reg[8]_i_1_n_5\,
      O(1) => \int_value_reg[8]_i_1_n_6\,
      O(0) => \int_value_reg[8]_i_1_n_7\,
      S(3) => \int_value[8]_i_2_n_0\,
      S(2) => \int_value[8]_i_3_n_0\,
      S(1) => \int_value[8]_i_4_n_0\,
      S(0) => \int_value[8]_i_5_n_0\
    );
\int_value_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \curr_time0_carry__1_n_1\,
      D => \int_value_reg[8]_i_1_n_6\,
      Q => int_value_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LED_MUX is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[15]_inst_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[15]_inst_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end LED_MUX;

architecture STRUCTURE of LED_MUX is
  signal \LED_on0_carry__0_n_0\ : STD_LOGIC;
  signal \LED_on0_carry__1_n_0\ : STD_LOGIC;
  signal LED_on0_carry_n_0 : STD_LOGIC;
  signal NLW_LED_on0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_LED_on0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of LED_on0_carry : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of LED_on0_carry : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__0\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__0\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__1\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__1\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__2\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__2\ : label is "SWEEP";
begin
LED_on0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LED_on0_carry_n_0,
      CO(2 downto 0) => NLW_LED_on0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_LED_on0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\LED_on0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => LED_on0_carry_n_0,
      CO(3) => \LED_on0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__1_1\(3 downto 0)
    );
\LED_on0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__0_n_0\,
      CO(3) => \LED_on0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__2_1\(3 downto 0)
    );
\LED_on0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2 downto 0) => \NLW_LED_on0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_OBUF[15]_inst_i_1\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_OBUF[15]_inst_i_1_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LED_MUX_15 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[6]_inst_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[6]_inst_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of LED_MUX_15 : entity is "LED_MUX";
end LED_MUX_15;

architecture STRUCTURE of LED_MUX_15 is
  signal \LED_on0_carry__0_n_0\ : STD_LOGIC;
  signal \LED_on0_carry__1_n_0\ : STD_LOGIC;
  signal LED_on0_carry_n_0 : STD_LOGIC;
  signal NLW_LED_on0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_LED_on0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of LED_on0_carry : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of LED_on0_carry : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__0\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__0\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__1\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__1\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__2\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__2\ : label is "SWEEP";
begin
LED_on0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LED_on0_carry_n_0,
      CO(2 downto 0) => NLW_LED_on0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_LED_on0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\LED_on0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => LED_on0_carry_n_0,
      CO(3) => \LED_on0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__1_1\(3 downto 0)
    );
\LED_on0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__0_n_0\,
      CO(3) => \LED_on0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__2_1\(3 downto 0)
    );
\LED_on0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2 downto 0) => \NLW_LED_on0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_OBUF[6]_inst_i_1\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_OBUF[6]_inst_i_1_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LED_MUX_16 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[5]_inst_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[5]_inst_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of LED_MUX_16 : entity is "LED_MUX";
end LED_MUX_16;

architecture STRUCTURE of LED_MUX_16 is
  signal \LED_on0_carry__0_n_0\ : STD_LOGIC;
  signal \LED_on0_carry__1_n_0\ : STD_LOGIC;
  signal LED_on0_carry_n_0 : STD_LOGIC;
  signal NLW_LED_on0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_LED_on0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of LED_on0_carry : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of LED_on0_carry : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__0\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__0\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__1\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__1\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__2\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__2\ : label is "SWEEP";
begin
LED_on0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LED_on0_carry_n_0,
      CO(2 downto 0) => NLW_LED_on0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_LED_on0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\LED_on0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => LED_on0_carry_n_0,
      CO(3) => \LED_on0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__1_1\(3 downto 0)
    );
\LED_on0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__0_n_0\,
      CO(3) => \LED_on0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__2_1\(3 downto 0)
    );
\LED_on0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2 downto 0) => \NLW_LED_on0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_OBUF[5]_inst_i_1\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_OBUF[5]_inst_i_1_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LED_MUX_17 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[4]_inst_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[4]_inst_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of LED_MUX_17 : entity is "LED_MUX";
end LED_MUX_17;

architecture STRUCTURE of LED_MUX_17 is
  signal \LED_on0_carry__0_n_0\ : STD_LOGIC;
  signal \LED_on0_carry__1_n_0\ : STD_LOGIC;
  signal LED_on0_carry_n_0 : STD_LOGIC;
  signal NLW_LED_on0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_LED_on0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of LED_on0_carry : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of LED_on0_carry : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__0\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__0\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__1\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__1\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__2\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__2\ : label is "SWEEP";
begin
LED_on0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LED_on0_carry_n_0,
      CO(2 downto 0) => NLW_LED_on0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_LED_on0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\LED_on0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => LED_on0_carry_n_0,
      CO(3) => \LED_on0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__1_1\(3 downto 0)
    );
\LED_on0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__0_n_0\,
      CO(3) => \LED_on0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__2_1\(3 downto 0)
    );
\LED_on0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2 downto 0) => \NLW_LED_on0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_OBUF[4]_inst_i_1\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_OBUF[4]_inst_i_1_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LED_MUX_18 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[3]_inst_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[3]_inst_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of LED_MUX_18 : entity is "LED_MUX";
end LED_MUX_18;

architecture STRUCTURE of LED_MUX_18 is
  signal \LED_on0_carry__0_n_0\ : STD_LOGIC;
  signal \LED_on0_carry__1_n_0\ : STD_LOGIC;
  signal LED_on0_carry_n_0 : STD_LOGIC;
  signal NLW_LED_on0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_LED_on0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of LED_on0_carry : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of LED_on0_carry : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__0\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__0\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__1\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__1\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__2\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__2\ : label is "SWEEP";
begin
LED_on0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LED_on0_carry_n_0,
      CO(2 downto 0) => NLW_LED_on0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_LED_on0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\LED_on0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => LED_on0_carry_n_0,
      CO(3) => \LED_on0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__1_1\(3 downto 0)
    );
\LED_on0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__0_n_0\,
      CO(3) => \LED_on0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__2_1\(3 downto 0)
    );
\LED_on0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2 downto 0) => \NLW_LED_on0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_OBUF[3]_inst_i_1\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_OBUF[3]_inst_i_1_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LED_MUX_19 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[2]_inst_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[2]_inst_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of LED_MUX_19 : entity is "LED_MUX";
end LED_MUX_19;

architecture STRUCTURE of LED_MUX_19 is
  signal \LED_on0_carry__0_n_0\ : STD_LOGIC;
  signal \LED_on0_carry__1_n_0\ : STD_LOGIC;
  signal LED_on0_carry_n_0 : STD_LOGIC;
  signal NLW_LED_on0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_LED_on0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of LED_on0_carry : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of LED_on0_carry : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__0\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__0\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__1\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__1\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__2\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__2\ : label is "SWEEP";
begin
LED_on0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LED_on0_carry_n_0,
      CO(2 downto 0) => NLW_LED_on0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_LED_on0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\LED_on0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => LED_on0_carry_n_0,
      CO(3) => \LED_on0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__1_1\(3 downto 0)
    );
\LED_on0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__0_n_0\,
      CO(3) => \LED_on0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__2_1\(3 downto 0)
    );
\LED_on0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2 downto 0) => \NLW_LED_on0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_OBUF[2]_inst_i_1\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_OBUF[2]_inst_i_1_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LED_MUX_20 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[1]_inst_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[1]_inst_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of LED_MUX_20 : entity is "LED_MUX";
end LED_MUX_20;

architecture STRUCTURE of LED_MUX_20 is
  signal \LED_on0_carry__0_n_0\ : STD_LOGIC;
  signal \LED_on0_carry__1_n_0\ : STD_LOGIC;
  signal LED_on0_carry_n_0 : STD_LOGIC;
  signal NLW_LED_on0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_LED_on0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of LED_on0_carry : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of LED_on0_carry : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__0\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__0\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__1\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__1\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__2\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__2\ : label is "SWEEP";
begin
LED_on0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LED_on0_carry_n_0,
      CO(2 downto 0) => NLW_LED_on0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_LED_on0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\LED_on0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => LED_on0_carry_n_0,
      CO(3) => \LED_on0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__1_1\(3 downto 0)
    );
\LED_on0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__0_n_0\,
      CO(3) => \LED_on0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__2_1\(3 downto 0)
    );
\LED_on0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2 downto 0) => \NLW_LED_on0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_OBUF[1]_inst_i_1\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_OBUF[1]_inst_i_1_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LED_MUX_21 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[0]_inst_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[0]_inst_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of LED_MUX_21 : entity is "LED_MUX";
end LED_MUX_21;

architecture STRUCTURE of LED_MUX_21 is
  signal \LED_on0_carry__0_n_0\ : STD_LOGIC;
  signal \LED_on0_carry__1_n_0\ : STD_LOGIC;
  signal LED_on0_carry_n_0 : STD_LOGIC;
  signal NLW_LED_on0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_LED_on0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of LED_on0_carry : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of LED_on0_carry : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__0\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__0\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__1\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__1\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__2\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__2\ : label is "SWEEP";
begin
LED_on0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LED_on0_carry_n_0,
      CO(2 downto 0) => NLW_LED_on0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_LED_on0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\LED_on0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => LED_on0_carry_n_0,
      CO(3) => \LED_on0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__1_1\(3 downto 0)
    );
\LED_on0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__0_n_0\,
      CO(3) => \LED_on0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__2_1\(3 downto 0)
    );
\LED_on0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2 downto 0) => \NLW_LED_on0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_OBUF[0]_inst_i_1\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_OBUF[0]_inst_i_1_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LED_MUX_22 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[14]_inst_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[14]_inst_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of LED_MUX_22 : entity is "LED_MUX";
end LED_MUX_22;

architecture STRUCTURE of LED_MUX_22 is
  signal \LED_on0_carry__0_n_0\ : STD_LOGIC;
  signal \LED_on0_carry__1_n_0\ : STD_LOGIC;
  signal LED_on0_carry_n_0 : STD_LOGIC;
  signal NLW_LED_on0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_LED_on0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of LED_on0_carry : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of LED_on0_carry : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__0\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__0\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__1\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__1\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__2\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__2\ : label is "SWEEP";
begin
LED_on0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LED_on0_carry_n_0,
      CO(2 downto 0) => NLW_LED_on0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_LED_on0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\LED_on0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => LED_on0_carry_n_0,
      CO(3) => \LED_on0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__1_1\(3 downto 0)
    );
\LED_on0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__0_n_0\,
      CO(3) => \LED_on0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__2_1\(3 downto 0)
    );
\LED_on0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2 downto 0) => \NLW_LED_on0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_OBUF[14]_inst_i_1\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_OBUF[14]_inst_i_1_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LED_MUX_23 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[13]_inst_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[13]_inst_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of LED_MUX_23 : entity is "LED_MUX";
end LED_MUX_23;

architecture STRUCTURE of LED_MUX_23 is
  signal \LED_on0_carry__0_n_0\ : STD_LOGIC;
  signal \LED_on0_carry__1_n_0\ : STD_LOGIC;
  signal LED_on0_carry_n_0 : STD_LOGIC;
  signal NLW_LED_on0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_LED_on0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of LED_on0_carry : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of LED_on0_carry : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__0\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__0\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__1\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__1\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__2\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__2\ : label is "SWEEP";
begin
LED_on0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LED_on0_carry_n_0,
      CO(2 downto 0) => NLW_LED_on0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_LED_on0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\LED_on0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => LED_on0_carry_n_0,
      CO(3) => \LED_on0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__1_1\(3 downto 0)
    );
\LED_on0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__0_n_0\,
      CO(3) => \LED_on0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__2_1\(3 downto 0)
    );
\LED_on0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2 downto 0) => \NLW_LED_on0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_OBUF[13]_inst_i_1\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_OBUF[13]_inst_i_1_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LED_MUX_24 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[12]_inst_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[12]_inst_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of LED_MUX_24 : entity is "LED_MUX";
end LED_MUX_24;

architecture STRUCTURE of LED_MUX_24 is
  signal \LED_on0_carry__0_n_0\ : STD_LOGIC;
  signal \LED_on0_carry__1_n_0\ : STD_LOGIC;
  signal LED_on0_carry_n_0 : STD_LOGIC;
  signal NLW_LED_on0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_LED_on0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of LED_on0_carry : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of LED_on0_carry : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__0\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__0\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__1\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__1\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__2\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__2\ : label is "SWEEP";
begin
LED_on0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LED_on0_carry_n_0,
      CO(2 downto 0) => NLW_LED_on0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_LED_on0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\LED_on0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => LED_on0_carry_n_0,
      CO(3) => \LED_on0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__1_1\(3 downto 0)
    );
\LED_on0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__0_n_0\,
      CO(3) => \LED_on0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__2_1\(3 downto 0)
    );
\LED_on0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2 downto 0) => \NLW_LED_on0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_OBUF[12]_inst_i_1\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_OBUF[12]_inst_i_1_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LED_MUX_25 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[11]_inst_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[11]_inst_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of LED_MUX_25 : entity is "LED_MUX";
end LED_MUX_25;

architecture STRUCTURE of LED_MUX_25 is
  signal \LED_on0_carry__0_n_0\ : STD_LOGIC;
  signal \LED_on0_carry__1_n_0\ : STD_LOGIC;
  signal LED_on0_carry_n_0 : STD_LOGIC;
  signal NLW_LED_on0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_LED_on0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of LED_on0_carry : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of LED_on0_carry : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__0\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__0\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__1\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__1\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__2\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__2\ : label is "SWEEP";
begin
LED_on0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LED_on0_carry_n_0,
      CO(2 downto 0) => NLW_LED_on0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_LED_on0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\LED_on0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => LED_on0_carry_n_0,
      CO(3) => \LED_on0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__1_1\(3 downto 0)
    );
\LED_on0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__0_n_0\,
      CO(3) => \LED_on0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__2_1\(3 downto 0)
    );
\LED_on0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2 downto 0) => \NLW_LED_on0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_OBUF[11]_inst_i_1\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_OBUF[11]_inst_i_1_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LED_MUX_26 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[10]_inst_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[10]_inst_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of LED_MUX_26 : entity is "LED_MUX";
end LED_MUX_26;

architecture STRUCTURE of LED_MUX_26 is
  signal \LED_on0_carry__0_n_0\ : STD_LOGIC;
  signal \LED_on0_carry__1_n_0\ : STD_LOGIC;
  signal LED_on0_carry_n_0 : STD_LOGIC;
  signal NLW_LED_on0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_LED_on0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of LED_on0_carry : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of LED_on0_carry : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__0\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__0\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__1\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__1\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__2\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__2\ : label is "SWEEP";
begin
LED_on0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LED_on0_carry_n_0,
      CO(2 downto 0) => NLW_LED_on0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_LED_on0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\LED_on0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => LED_on0_carry_n_0,
      CO(3) => \LED_on0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__1_1\(3 downto 0)
    );
\LED_on0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__0_n_0\,
      CO(3) => \LED_on0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__2_1\(3 downto 0)
    );
\LED_on0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2 downto 0) => \NLW_LED_on0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_OBUF[10]_inst_i_1\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_OBUF[10]_inst_i_1_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LED_MUX_27 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[9]_inst_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[9]_inst_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of LED_MUX_27 : entity is "LED_MUX";
end LED_MUX_27;

architecture STRUCTURE of LED_MUX_27 is
  signal \LED_on0_carry__0_n_0\ : STD_LOGIC;
  signal \LED_on0_carry__1_n_0\ : STD_LOGIC;
  signal LED_on0_carry_n_0 : STD_LOGIC;
  signal NLW_LED_on0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_LED_on0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of LED_on0_carry : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of LED_on0_carry : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__0\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__0\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__1\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__1\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__2\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__2\ : label is "SWEEP";
begin
LED_on0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LED_on0_carry_n_0,
      CO(2 downto 0) => NLW_LED_on0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_LED_on0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\LED_on0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => LED_on0_carry_n_0,
      CO(3) => \LED_on0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__1_1\(3 downto 0)
    );
\LED_on0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__0_n_0\,
      CO(3) => \LED_on0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__2_1\(3 downto 0)
    );
\LED_on0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2 downto 0) => \NLW_LED_on0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_OBUF[9]_inst_i_1\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_OBUF[9]_inst_i_1_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LED_MUX_28 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[8]_inst_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[8]_inst_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of LED_MUX_28 : entity is "LED_MUX";
end LED_MUX_28;

architecture STRUCTURE of LED_MUX_28 is
  signal \LED_on0_carry__0_n_0\ : STD_LOGIC;
  signal \LED_on0_carry__1_n_0\ : STD_LOGIC;
  signal LED_on0_carry_n_0 : STD_LOGIC;
  signal NLW_LED_on0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_LED_on0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of LED_on0_carry : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of LED_on0_carry : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__0\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__0\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__1\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__1\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__2\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__2\ : label is "SWEEP";
begin
LED_on0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LED_on0_carry_n_0,
      CO(2 downto 0) => NLW_LED_on0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_LED_on0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\LED_on0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => LED_on0_carry_n_0,
      CO(3) => \LED_on0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__1_1\(3 downto 0)
    );
\LED_on0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__0_n_0\,
      CO(3) => \LED_on0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__2_1\(3 downto 0)
    );
\LED_on0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2 downto 0) => \NLW_LED_on0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_OBUF[8]_inst_i_1\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_OBUF[8]_inst_i_1_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LED_MUX_29 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[7]_inst_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_OBUF[7]_inst_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of LED_MUX_29 : entity is "LED_MUX";
end LED_MUX_29;

architecture STRUCTURE of LED_MUX_29 is
  signal \LED_on0_carry__0_n_0\ : STD_LOGIC;
  signal \LED_on0_carry__1_n_0\ : STD_LOGIC;
  signal LED_on0_carry_n_0 : STD_LOGIC;
  signal NLW_LED_on0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_LED_on0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED_on0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED_on0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of LED_on0_carry : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of LED_on0_carry : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__0\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__0\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__1\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__1\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED_on0_carry__2\ : label is 11;
  attribute OPT_MODIFIED of \LED_on0_carry__2\ : label is "SWEEP";
begin
LED_on0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LED_on0_carry_n_0,
      CO(2 downto 0) => NLW_LED_on0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_LED_on0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\LED_on0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => LED_on0_carry_n_0,
      CO(3) => \LED_on0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__1_1\(3 downto 0)
    );
\LED_on0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__0_n_0\,
      CO(3) => \LED_on0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_LED_on0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_on0_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_on0_carry__2_1\(3 downto 0)
    );
\LED_on0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED_on0_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2 downto 0) => \NLW_LED_on0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED_OBUF[7]_inst_i_1\(3 downto 0),
      O(3 downto 0) => \NLW_LED_on0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED_OBUF[7]_inst_i_1_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Seven_Segment_Counter is
  port (
    Seven_Segment_LED_OBUF : out STD_LOGIC_VECTOR ( 6 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC;
    \Seven_Segment_LED[0]\ : in STD_LOGIC;
    \Seven_Segment_LED_OBUF[0]_inst_i_1_0\ : in STD_LOGIC;
    anode_sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Seven_Segment_LED[2]\ : in STD_LOGIC;
    \Seven_Segment_LED_OBUF[0]_inst_i_1_1\ : in STD_LOGIC;
    \Seven_Segment_LED[1]\ : in STD_LOGIC;
    \Seven_Segment_LED[1]_0\ : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Seven_Segment_LED[3]\ : in STD_LOGIC;
    \Seven_Segment_LED_OBUF[2]_inst_i_1_0\ : in STD_LOGIC;
    \Seven_Segment_LED_OBUF[3]_inst_i_1_0\ : in STD_LOGIC;
    \Seven_Segment_LED[4]\ : in STD_LOGIC;
    \Seven_Segment_LED[4]_0\ : in STD_LOGIC;
    \Seven_Segment_LED[5]\ : in STD_LOGIC;
    \Seven_Segment_LED[2]_0\ : in STD_LOGIC;
    \Seven_Segment_LED[6]\ : in STD_LOGIC;
    \Seven_Segment_LED[6]_0\ : in STD_LOGIC;
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Seven_Segment_LED_OBUF[3]_inst_i_1_1\ : in STD_LOGIC;
    \Seven_Segment_LED_OBUF[6]_inst_i_1_0\ : in STD_LOGIC;
    \Seven_Segment_LED_OBUF[5]_inst_i_1_0\ : in STD_LOGIC;
    word_number : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Seven_Segment_LED_OBUF[2]_inst_i_1_1\ : in STD_LOGIC
  );
end Seven_Segment_Counter;

architecture STRUCTURE of Seven_Segment_Counter is
  signal \Seven_Segment_LED_OBUF[0]_inst_i_2_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[0]_inst_i_3_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[0]_inst_i_4_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[0]_inst_i_6_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[0]_inst_i_7_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[1]_inst_i_2_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[1]_inst_i_3_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[1]_inst_i_4_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[1]_inst_i_6_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[2]_inst_i_2_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[2]_inst_i_5_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[2]_inst_i_6_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[2]_inst_i_7_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[2]_inst_i_8_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[2]_inst_i_9_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[3]_inst_i_2_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[3]_inst_i_3_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[3]_inst_i_4_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[3]_inst_i_5_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[4]_inst_i_2_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[4]_inst_i_3_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[4]_inst_i_5_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[4]_inst_i_7_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[5]_inst_i_2_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[5]_inst_i_3_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[5]_inst_i_4_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[5]_inst_i_6_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[5]_inst_i_7_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[5]_inst_i_8_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[6]_inst_i_12_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[6]_inst_i_4_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[6]_inst_i_5_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[6]_inst_i_7_n_0\ : STD_LOGIC;
  signal TC : STD_LOGIC;
  signal \curr_time[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \curr_time[0]_i_3_n_0\ : STD_LOGIC;
  signal \curr_time[0]_i_4_n_0\ : STD_LOGIC;
  signal \curr_time[0]_i_5_n_0\ : STD_LOGIC;
  signal \curr_time[12]_i_2_n_0\ : STD_LOGIC;
  signal \curr_time[12]_i_3_n_0\ : STD_LOGIC;
  signal \curr_time[12]_i_4_n_0\ : STD_LOGIC;
  signal \curr_time[12]_i_5_n_0\ : STD_LOGIC;
  signal \curr_time[16]_i_2_n_0\ : STD_LOGIC;
  signal \curr_time[16]_i_3_n_0\ : STD_LOGIC;
  signal \curr_time[16]_i_4_n_0\ : STD_LOGIC;
  signal \curr_time[16]_i_5_n_0\ : STD_LOGIC;
  signal \curr_time[20]_i_2_n_0\ : STD_LOGIC;
  signal \curr_time[20]_i_3_n_0\ : STD_LOGIC;
  signal \curr_time[20]_i_4_n_0\ : STD_LOGIC;
  signal \curr_time[20]_i_5_n_0\ : STD_LOGIC;
  signal \curr_time[24]_i_2_n_0\ : STD_LOGIC;
  signal \curr_time[24]_i_3_n_0\ : STD_LOGIC;
  signal \curr_time[24]_i_4_n_0\ : STD_LOGIC;
  signal \curr_time[24]_i_5_n_0\ : STD_LOGIC;
  signal \curr_time[28]_i_2_n_0\ : STD_LOGIC;
  signal \curr_time[28]_i_3_n_0\ : STD_LOGIC;
  signal \curr_time[28]_i_4_n_0\ : STD_LOGIC;
  signal \curr_time[28]_i_5_n_0\ : STD_LOGIC;
  signal \curr_time[4]_i_2_n_0\ : STD_LOGIC;
  signal \curr_time[4]_i_3_n_0\ : STD_LOGIC;
  signal \curr_time[4]_i_4_n_0\ : STD_LOGIC;
  signal \curr_time[4]_i_5_n_0\ : STD_LOGIC;
  signal \curr_time[8]_i_2_n_0\ : STD_LOGIC;
  signal \curr_time[8]_i_3_n_0\ : STD_LOGIC;
  signal \curr_time[8]_i_4_n_0\ : STD_LOGIC;
  signal \curr_time[8]_i_5_n_0\ : STD_LOGIC;
  signal curr_time_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \curr_time_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \curr_time_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \curr_time_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \curr_time_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \curr_time_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \curr_time_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \curr_time_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \curr_time_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \curr_time_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \curr_time_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \curr_time_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \curr_time_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \curr_time_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \curr_time_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \curr_time_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \curr_time_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \curr_time_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \curr_time_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \curr_time_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \curr_time_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \curr_time_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \curr_time_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \curr_time_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \curr_time_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \curr_time_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \curr_time_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \curr_time_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \curr_time_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \curr_time_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \curr_time_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \curr_time_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \curr_time_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \curr_time_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \curr_time_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \curr_time_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \curr_time_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \curr_time_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \curr_time_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \curr_time_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \direction_i_10__0_n_0\ : STD_LOGIC;
  signal \direction_i_11__0_n_0\ : STD_LOGIC;
  signal \direction_i_12__0_n_0\ : STD_LOGIC;
  signal \direction_i_13__0_n_0\ : STD_LOGIC;
  signal \direction_i_14__0_n_0\ : STD_LOGIC;
  signal \direction_i_15__0_n_0\ : STD_LOGIC;
  signal \direction_i_16__0_n_0\ : STD_LOGIC;
  signal \direction_i_17__0_n_0\ : STD_LOGIC;
  signal \direction_i_18__0_n_0\ : STD_LOGIC;
  signal \direction_i_19__0_n_0\ : STD_LOGIC;
  signal \direction_i_1__0_n_0\ : STD_LOGIC;
  signal \direction_i_2__0_n_0\ : STD_LOGIC;
  signal \direction_i_3__0_n_0\ : STD_LOGIC;
  signal \direction_i_4__0_n_0\ : STD_LOGIC;
  signal \direction_i_5__0_n_0\ : STD_LOGIC;
  signal \direction_i_6__0_n_0\ : STD_LOGIC;
  signal \direction_i_7__0_n_0\ : STD_LOGIC;
  signal \direction_i_8__0_n_0\ : STD_LOGIC;
  signal \direction_i_9__0_n_0\ : STD_LOGIC;
  signal direction_reg_n_0 : STD_LOGIC;
  signal \NLW_curr_time_reg[0]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_curr_time_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_curr_time_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_curr_time_reg[20]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_curr_time_reg[24]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_curr_time_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_curr_time_reg[4]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_curr_time_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[0]_inst_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[1]_inst_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[1]_inst_i_4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[1]_inst_i_6\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[2]_inst_i_8\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[2]_inst_i_9\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[3]_inst_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[3]_inst_i_5\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[4]_inst_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[4]_inst_i_5\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[5]_inst_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[5]_inst_i_6\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[5]_inst_i_7\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[5]_inst_i_8\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[6]_inst_i_12\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[6]_inst_i_5\ : label is "soft_lutpair3";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \curr_time_reg[0]_i_1__0\ : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \curr_time_reg[0]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \curr_time_reg[12]_i_1__0\ : label is 11;
  attribute OPT_MODIFIED of \curr_time_reg[12]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \curr_time_reg[16]_i_1__0\ : label is 11;
  attribute OPT_MODIFIED of \curr_time_reg[16]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \curr_time_reg[20]_i_1__0\ : label is 11;
  attribute OPT_MODIFIED of \curr_time_reg[20]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \curr_time_reg[24]_i_1__0\ : label is 11;
  attribute OPT_MODIFIED of \curr_time_reg[24]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \curr_time_reg[28]_i_1__0\ : label is 11;
  attribute OPT_MODIFIED of \curr_time_reg[28]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \curr_time_reg[4]_i_1__0\ : label is 11;
  attribute OPT_MODIFIED of \curr_time_reg[4]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \curr_time_reg[8]_i_1__0\ : label is 11;
  attribute OPT_MODIFIED of \curr_time_reg[8]_i_1__0\ : label is "SWEEP";
begin
\Seven_Segment_LED_OBUF[0]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[0]_inst_i_2_n_0\,
      I1 => \Seven_Segment_LED_OBUF[0]_inst_i_3_n_0\,
      I2 => \Seven_Segment_LED_OBUF[0]_inst_i_4_n_0\,
      I3 => \Seven_Segment_LED[0]\,
      I4 => \Seven_Segment_LED_OBUF[0]_inst_i_6_n_0\,
      I5 => \Seven_Segment_LED_OBUF[0]_inst_i_7_n_0\,
      O => Seven_Segment_LED_OBUF(0)
    );
\Seven_Segment_LED_OBUF[0]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC83000000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(3),
      I4 => \Seven_Segment_LED_OBUF[6]_inst_i_1_0\,
      I5 => \Seven_Segment_LED_OBUF[6]_inst_i_12_n_0\,
      O => \Seven_Segment_LED_OBUF[0]_inst_i_2_n_0\
    );
\Seven_Segment_LED_OBUF[0]_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D000003"
    )
        port map (
      I0 => SEL_IBUF(0),
      I1 => TC,
      I2 => SEL_IBUF(1),
      I3 => anode_sel(0),
      I4 => anode_sel(1),
      O => \Seven_Segment_LED_OBUF[0]_inst_i_3_n_0\
    );
\Seven_Segment_LED_OBUF[0]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[0]_inst_i_1_0\,
      I1 => anode_sel(0),
      I2 => anode_sel(1),
      I3 => \Seven_Segment_LED[2]\,
      I4 => \Seven_Segment_LED_OBUF[1]_inst_i_6_n_0\,
      I5 => \Seven_Segment_LED_OBUF[0]_inst_i_1_1\,
      O => \Seven_Segment_LED_OBUF[0]_inst_i_4_n_0\
    );
\Seven_Segment_LED_OBUF[0]_inst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003B1100000000"
    )
        port map (
      I0 => TC,
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => word_number(0),
      I4 => anode_sel(0),
      I5 => anode_sel(1),
      O => \Seven_Segment_LED_OBUF[0]_inst_i_6_n_0\
    );
\Seven_Segment_LED_OBUF[0]_inst_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E100000000"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[0]_inst_i_1_1\,
      I1 => \Seven_Segment_LED_OBUF[0]_inst_i_1_0\,
      I2 => \Seven_Segment_LED_OBUF[3]_inst_i_1_0\,
      I3 => anode_sel(0),
      I4 => anode_sel(1),
      I5 => \Seven_Segment_LED_OBUF[1]_inst_i_6_n_0\,
      O => \Seven_Segment_LED_OBUF[0]_inst_i_7_n_0\
    );
\Seven_Segment_LED_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[1]_inst_i_2_n_0\,
      I1 => \Seven_Segment_LED_OBUF[1]_inst_i_3_n_0\,
      I2 => \Seven_Segment_LED_OBUF[1]_inst_i_4_n_0\,
      I3 => \Seven_Segment_LED[1]\,
      I4 => \Seven_Segment_LED[1]_0\,
      O => Seven_Segment_LED_OBUF(1)
    );
\Seven_Segment_LED_OBUF[1]_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CCF01AF"
    )
        port map (
      I0 => anode_sel(0),
      I1 => anode_sel(1),
      I2 => SEL_IBUF(0),
      I3 => SEL_IBUF(1),
      I4 => TC,
      O => \Seven_Segment_LED_OBUF[1]_inst_i_2_n_0\
    );
\Seven_Segment_LED_OBUF[1]_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[1]_inst_i_6_n_0\,
      I1 => \Seven_Segment_LED_OBUF[3]_inst_i_1_1\,
      I2 => sel0(2),
      I3 => sel0(0),
      I4 => sel0(1),
      O => \Seven_Segment_LED_OBUF[1]_inst_i_3_n_0\
    );
\Seven_Segment_LED_OBUF[1]_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => SEL_IBUF(1),
      I1 => TC,
      I2 => SEL_IBUF(0),
      O => \Seven_Segment_LED_OBUF[1]_inst_i_4_n_0\
    );
\Seven_Segment_LED_OBUF[1]_inst_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => SEL_IBUF(0),
      I1 => TC,
      I2 => SEL_IBUF(1),
      O => \Seven_Segment_LED_OBUF[1]_inst_i_6_n_0\
    );
\Seven_Segment_LED_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFA2"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[2]_inst_i_2_n_0\,
      I1 => \Seven_Segment_LED[2]_0\,
      I2 => \Seven_Segment_LED[2]\,
      I3 => \Seven_Segment_LED_OBUF[2]_inst_i_5_n_0\,
      I4 => \Seven_Segment_LED_OBUF[2]_inst_i_6_n_0\,
      I5 => \Seven_Segment_LED_OBUF[2]_inst_i_7_n_0\,
      O => Seven_Segment_LED_OBUF(2)
    );
\Seven_Segment_LED_OBUF[2]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010001000100"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[3]_inst_i_1_0\,
      I1 => anode_sel(0),
      I2 => anode_sel(1),
      I3 => TC,
      I4 => SEL_IBUF(0),
      I5 => SEL_IBUF(1),
      O => \Seven_Segment_LED_OBUF[2]_inst_i_2_n_0\
    );
\Seven_Segment_LED_OBUF[2]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[2]_inst_i_8_n_0\,
      I1 => \Seven_Segment_LED_OBUF[0]_inst_i_1_1\,
      I2 => \Seven_Segment_LED_OBUF[0]_inst_i_1_0\,
      I3 => \Seven_Segment_LED_OBUF[2]_inst_i_1_0\,
      I4 => \Seven_Segment_LED[2]\,
      I5 => \Seven_Segment_LED_OBUF[6]_inst_i_12_n_0\,
      O => \Seven_Segment_LED_OBUF[2]_inst_i_5_n_0\
    );
\Seven_Segment_LED_OBUF[2]_inst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8A8A8AAAA"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[2]_inst_i_9_n_0\,
      I1 => sel0(0),
      I2 => \Seven_Segment_LED_OBUF[5]_inst_i_6_n_0\,
      I3 => sel0(2),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \Seven_Segment_LED_OBUF[2]_inst_i_6_n_0\
    );
\Seven_Segment_LED_OBUF[2]_inst_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200000002000"
    )
        port map (
      I0 => anode_sel(1),
      I1 => anode_sel(0),
      I2 => \Seven_Segment_LED_OBUF[2]_inst_i_1_1\,
      I3 => TC,
      I4 => \Seven_Segment_LED[4]\,
      I5 => word_number(0),
      O => \Seven_Segment_LED_OBUF[2]_inst_i_7_n_0\
    );
\Seven_Segment_LED_OBUF[2]_inst_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008080F3"
    )
        port map (
      I0 => TC,
      I1 => anode_sel(0),
      I2 => anode_sel(1),
      I3 => SEL_IBUF(0),
      I4 => SEL_IBUF(1),
      O => \Seven_Segment_LED_OBUF[2]_inst_i_8_n_0\
    );
\Seven_Segment_LED_OBUF[2]_inst_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F90000"
    )
        port map (
      I0 => SEL_IBUF(0),
      I1 => SEL_IBUF(1),
      I2 => TC,
      I3 => anode_sel(1),
      I4 => anode_sel(0),
      O => \Seven_Segment_LED_OBUF[2]_inst_i_9_n_0\
    );
\Seven_Segment_LED_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFEFFFEFEFE"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[3]_inst_i_2_n_0\,
      I1 => \Seven_Segment_LED_OBUF[3]_inst_i_3_n_0\,
      I2 => \Seven_Segment_LED_OBUF[3]_inst_i_4_n_0\,
      I3 => \Seven_Segment_LED_OBUF[3]_inst_i_5_n_0\,
      I4 => sel0(1),
      I5 => \Seven_Segment_LED[3]\,
      O => Seven_Segment_LED_OBUF(3)
    );
\Seven_Segment_LED_OBUF[3]_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00131303"
    )
        port map (
      I0 => TC,
      I1 => SEL_IBUF(1),
      I2 => SEL_IBUF(0),
      I3 => anode_sel(1),
      I4 => anode_sel(0),
      O => \Seven_Segment_LED_OBUF[3]_inst_i_2_n_0\
    );
\Seven_Segment_LED_OBUF[3]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF08AA00000000"
    )
        port map (
      I0 => word_number(0),
      I1 => TC,
      I2 => SEL_IBUF(0),
      I3 => SEL_IBUF(1),
      I4 => anode_sel(0),
      I5 => anode_sel(1),
      O => \Seven_Segment_LED_OBUF[3]_inst_i_3_n_0\
    );
\Seven_Segment_LED_OBUF[3]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000800000800"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[6]_inst_i_12_n_0\,
      I1 => \Seven_Segment_LED_OBUF[2]_inst_i_1_0\,
      I2 => \Seven_Segment_LED_OBUF[3]_inst_i_1_0\,
      I3 => \Seven_Segment_LED[2]\,
      I4 => \Seven_Segment_LED_OBUF[0]_inst_i_1_0\,
      I5 => \Seven_Segment_LED_OBUF[0]_inst_i_1_1\,
      O => \Seven_Segment_LED_OBUF[3]_inst_i_4_n_0\
    );
\Seven_Segment_LED_OBUF[3]_inst_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22A2"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[3]_inst_i_1_1\,
      I1 => SEL_IBUF(1),
      I2 => TC,
      I3 => SEL_IBUF(0),
      O => \Seven_Segment_LED_OBUF[3]_inst_i_5_n_0\
    );
\Seven_Segment_LED_OBUF[4]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[4]_inst_i_2_n_0\,
      I1 => \Seven_Segment_LED_OBUF[4]_inst_i_3_n_0\,
      I2 => \Seven_Segment_LED[4]\,
      I3 => \Seven_Segment_LED_OBUF[4]_inst_i_5_n_0\,
      I4 => \Seven_Segment_LED[4]_0\,
      I5 => \Seven_Segment_LED_OBUF[4]_inst_i_7_n_0\,
      O => Seven_Segment_LED_OBUF(4)
    );
\Seven_Segment_LED_OBUF[4]_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB07C3C3"
    )
        port map (
      I0 => TC,
      I1 => SEL_IBUF(1),
      I2 => SEL_IBUF(0),
      I3 => anode_sel(1),
      I4 => anode_sel(0),
      O => \Seven_Segment_LED_OBUF[4]_inst_i_2_n_0\
    );
\Seven_Segment_LED_OBUF[4]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[0]_inst_i_1_0\,
      I1 => \Seven_Segment_LED[2]\,
      I2 => \Seven_Segment_LED_OBUF[4]_inst_i_5_n_0\,
      I3 => \Seven_Segment_LED_OBUF[3]_inst_i_1_0\,
      I4 => \Seven_Segment_LED_OBUF[2]_inst_i_1_0\,
      I5 => \Seven_Segment_LED_OBUF[0]_inst_i_1_1\,
      O => \Seven_Segment_LED_OBUF[4]_inst_i_3_n_0\
    );
\Seven_Segment_LED_OBUF[4]_inst_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => TC,
      I1 => SEL_IBUF(1),
      I2 => SEL_IBUF(0),
      O => \Seven_Segment_LED_OBUF[4]_inst_i_5_n_0\
    );
\Seven_Segment_LED_OBUF[4]_inst_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA00030000000000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => \Seven_Segment_LED_OBUF[1]_inst_i_4_n_0\,
      I4 => sel0(3),
      I5 => \Seven_Segment_LED_OBUF[6]_inst_i_1_0\,
      O => \Seven_Segment_LED_OBUF[4]_inst_i_7_n_0\
    );
\Seven_Segment_LED_OBUF[5]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[5]_inst_i_2_n_0\,
      I1 => \Seven_Segment_LED_OBUF[5]_inst_i_3_n_0\,
      I2 => \Seven_Segment_LED_OBUF[5]_inst_i_4_n_0\,
      I3 => \Seven_Segment_LED[5]\,
      I4 => \Seven_Segment_LED_OBUF[5]_inst_i_6_n_0\,
      I5 => \Seven_Segment_LED_OBUF[5]_inst_i_7_n_0\,
      O => Seven_Segment_LED_OBUF(5)
    );
\Seven_Segment_LED_OBUF[5]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888888F88F8888"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[5]_inst_i_8_n_0\,
      I1 => \Seven_Segment_LED_OBUF[5]_inst_i_1_0\,
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \Seven_Segment_LED_OBUF[3]_inst_i_1_1\,
      I5 => sel0(0),
      O => \Seven_Segment_LED_OBUF[5]_inst_i_2_n_0\
    );
\Seven_Segment_LED_OBUF[5]_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"208A22AA"
    )
        port map (
      I0 => anode_sel(0),
      I1 => anode_sel(1),
      I2 => SEL_IBUF(0),
      I3 => SEL_IBUF(1),
      I4 => TC,
      O => \Seven_Segment_LED_OBUF[5]_inst_i_3_n_0\
    );
\Seven_Segment_LED_OBUF[5]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AA00AA00AA00A"
    )
        port map (
      I0 => \Seven_Segment_LED[4]_0\,
      I1 => TC,
      I2 => SEL_IBUF(1),
      I3 => SEL_IBUF(0),
      I4 => \Seven_Segment_LED[4]\,
      I5 => word_number(0),
      O => \Seven_Segment_LED_OBUF[5]_inst_i_4_n_0\
    );
\Seven_Segment_LED_OBUF[5]_inst_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => TC,
      I1 => SEL_IBUF(1),
      I2 => SEL_IBUF(0),
      O => \Seven_Segment_LED_OBUF[5]_inst_i_6_n_0\
    );
\Seven_Segment_LED_OBUF[5]_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FD"
    )
        port map (
      I0 => SEL_IBUF(0),
      I1 => TC,
      I2 => SEL_IBUF(1),
      I3 => anode_sel(1),
      I4 => anode_sel(0),
      O => \Seven_Segment_LED_OBUF[5]_inst_i_7_n_0\
    );
\Seven_Segment_LED_OBUF[5]_inst_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => TC,
      I1 => SEL_IBUF(0),
      O => \Seven_Segment_LED_OBUF[5]_inst_i_8_n_0\
    );
\Seven_Segment_LED_OBUF[6]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFAFFF8"
    )
        port map (
      I0 => \Seven_Segment_LED[1]\,
      I1 => \Seven_Segment_LED[6]\,
      I2 => \Seven_Segment_LED_OBUF[6]_inst_i_4_n_0\,
      I3 => \Seven_Segment_LED_OBUF[6]_inst_i_5_n_0\,
      I4 => \Seven_Segment_LED[6]_0\,
      I5 => \Seven_Segment_LED_OBUF[6]_inst_i_7_n_0\,
      O => Seven_Segment_LED_OBUF(6)
    );
\Seven_Segment_LED_OBUF[6]_inst_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => SEL_IBUF(1),
      I1 => SEL_IBUF(0),
      I2 => TC,
      O => \Seven_Segment_LED_OBUF[6]_inst_i_12_n_0\
    );
\Seven_Segment_LED_OBUF[6]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000888800088"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[6]_inst_i_1_0\,
      I1 => \Seven_Segment_LED_OBUF[6]_inst_i_12_n_0\,
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => sel0(0),
      O => \Seven_Segment_LED_OBUF[6]_inst_i_4_n_0\
    );
\Seven_Segment_LED_OBUF[6]_inst_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11030313"
    )
        port map (
      I0 => anode_sel(0),
      I1 => anode_sel(1),
      I2 => TC,
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      O => \Seven_Segment_LED_OBUF[6]_inst_i_5_n_0\
    );
\Seven_Segment_LED_OBUF[6]_inst_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC303002B330000"
    )
        port map (
      I0 => word_number(0),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => TC,
      I4 => anode_sel(1),
      I5 => anode_sel(0),
      O => \Seven_Segment_LED_OBUF[6]_inst_i_7_n_0\
    );
TC_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => direction_reg_n_0,
      Q => TC,
      R => '0'
    );
\curr_time[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(3),
      O => \curr_time[0]_i_2__0_n_0\
    );
\curr_time[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(2),
      O => \curr_time[0]_i_3_n_0\
    );
\curr_time[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(1),
      O => \curr_time[0]_i_4_n_0\
    );
\curr_time[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => curr_time_reg(0),
      O => \curr_time[0]_i_5_n_0\
    );
\curr_time[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(15),
      O => \curr_time[12]_i_2_n_0\
    );
\curr_time[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(14),
      O => \curr_time[12]_i_3_n_0\
    );
\curr_time[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(13),
      O => \curr_time[12]_i_4_n_0\
    );
\curr_time[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(12),
      O => \curr_time[12]_i_5_n_0\
    );
\curr_time[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(19),
      O => \curr_time[16]_i_2_n_0\
    );
\curr_time[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(18),
      O => \curr_time[16]_i_3_n_0\
    );
\curr_time[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(17),
      O => \curr_time[16]_i_4_n_0\
    );
\curr_time[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(16),
      O => \curr_time[16]_i_5_n_0\
    );
\curr_time[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(23),
      O => \curr_time[20]_i_2_n_0\
    );
\curr_time[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(22),
      O => \curr_time[20]_i_3_n_0\
    );
\curr_time[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(21),
      O => \curr_time[20]_i_4_n_0\
    );
\curr_time[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(20),
      O => \curr_time[20]_i_5_n_0\
    );
\curr_time[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(27),
      O => \curr_time[24]_i_2_n_0\
    );
\curr_time[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(26),
      O => \curr_time[24]_i_3_n_0\
    );
\curr_time[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(25),
      O => \curr_time[24]_i_4_n_0\
    );
\curr_time[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(24),
      O => \curr_time[24]_i_5_n_0\
    );
\curr_time[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(31),
      O => \curr_time[28]_i_2_n_0\
    );
\curr_time[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(30),
      O => \curr_time[28]_i_3_n_0\
    );
\curr_time[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(29),
      O => \curr_time[28]_i_4_n_0\
    );
\curr_time[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(28),
      O => \curr_time[28]_i_5_n_0\
    );
\curr_time[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(7),
      O => \curr_time[4]_i_2_n_0\
    );
\curr_time[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(6),
      O => \curr_time[4]_i_3_n_0\
    );
\curr_time[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(5),
      O => \curr_time[4]_i_4_n_0\
    );
\curr_time[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(4),
      O => \curr_time[4]_i_5_n_0\
    );
\curr_time[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(11),
      O => \curr_time[8]_i_2_n_0\
    );
\curr_time[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(10),
      O => \curr_time[8]_i_3_n_0\
    );
\curr_time[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(9),
      O => \curr_time[8]_i_4_n_0\
    );
\curr_time[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => direction_reg_n_0,
      I1 => curr_time_reg(8),
      O => \curr_time[8]_i_5_n_0\
    );
\curr_time_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[0]_i_1__0_n_7\,
      Q => curr_time_reg(0),
      R => '0'
    );
\curr_time_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \curr_time_reg[0]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_curr_time_reg[0]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => direction_reg_n_0,
      DI(2) => direction_reg_n_0,
      DI(1) => direction_reg_n_0,
      DI(0) => '1',
      O(3) => \curr_time_reg[0]_i_1__0_n_4\,
      O(2) => \curr_time_reg[0]_i_1__0_n_5\,
      O(1) => \curr_time_reg[0]_i_1__0_n_6\,
      O(0) => \curr_time_reg[0]_i_1__0_n_7\,
      S(3) => \curr_time[0]_i_2__0_n_0\,
      S(2) => \curr_time[0]_i_3_n_0\,
      S(1) => \curr_time[0]_i_4_n_0\,
      S(0) => \curr_time[0]_i_5_n_0\
    );
\curr_time_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[8]_i_1__0_n_5\,
      Q => curr_time_reg(10),
      R => '0'
    );
\curr_time_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[8]_i_1__0_n_4\,
      Q => curr_time_reg(11),
      R => '0'
    );
\curr_time_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[12]_i_1__0_n_7\,
      Q => curr_time_reg(12),
      R => '0'
    );
\curr_time_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_time_reg[8]_i_1__0_n_0\,
      CO(3) => \curr_time_reg[12]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_curr_time_reg[12]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => direction_reg_n_0,
      DI(2) => direction_reg_n_0,
      DI(1) => direction_reg_n_0,
      DI(0) => direction_reg_n_0,
      O(3) => \curr_time_reg[12]_i_1__0_n_4\,
      O(2) => \curr_time_reg[12]_i_1__0_n_5\,
      O(1) => \curr_time_reg[12]_i_1__0_n_6\,
      O(0) => \curr_time_reg[12]_i_1__0_n_7\,
      S(3) => \curr_time[12]_i_2_n_0\,
      S(2) => \curr_time[12]_i_3_n_0\,
      S(1) => \curr_time[12]_i_4_n_0\,
      S(0) => \curr_time[12]_i_5_n_0\
    );
\curr_time_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[12]_i_1__0_n_6\,
      Q => curr_time_reg(13),
      R => '0'
    );
\curr_time_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[12]_i_1__0_n_5\,
      Q => curr_time_reg(14),
      R => '0'
    );
\curr_time_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[12]_i_1__0_n_4\,
      Q => curr_time_reg(15),
      R => '0'
    );
\curr_time_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[16]_i_1__0_n_7\,
      Q => curr_time_reg(16),
      R => '0'
    );
\curr_time_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_time_reg[12]_i_1__0_n_0\,
      CO(3) => \curr_time_reg[16]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_curr_time_reg[16]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => direction_reg_n_0,
      DI(2) => direction_reg_n_0,
      DI(1) => direction_reg_n_0,
      DI(0) => direction_reg_n_0,
      O(3) => \curr_time_reg[16]_i_1__0_n_4\,
      O(2) => \curr_time_reg[16]_i_1__0_n_5\,
      O(1) => \curr_time_reg[16]_i_1__0_n_6\,
      O(0) => \curr_time_reg[16]_i_1__0_n_7\,
      S(3) => \curr_time[16]_i_2_n_0\,
      S(2) => \curr_time[16]_i_3_n_0\,
      S(1) => \curr_time[16]_i_4_n_0\,
      S(0) => \curr_time[16]_i_5_n_0\
    );
\curr_time_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[16]_i_1__0_n_6\,
      Q => curr_time_reg(17),
      R => '0'
    );
\curr_time_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[16]_i_1__0_n_5\,
      Q => curr_time_reg(18),
      R => '0'
    );
\curr_time_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[16]_i_1__0_n_4\,
      Q => curr_time_reg(19),
      R => '0'
    );
\curr_time_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[0]_i_1__0_n_6\,
      Q => curr_time_reg(1),
      R => '0'
    );
\curr_time_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[20]_i_1__0_n_7\,
      Q => curr_time_reg(20),
      R => '0'
    );
\curr_time_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_time_reg[16]_i_1__0_n_0\,
      CO(3) => \curr_time_reg[20]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_curr_time_reg[20]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => direction_reg_n_0,
      DI(2) => direction_reg_n_0,
      DI(1) => direction_reg_n_0,
      DI(0) => direction_reg_n_0,
      O(3) => \curr_time_reg[20]_i_1__0_n_4\,
      O(2) => \curr_time_reg[20]_i_1__0_n_5\,
      O(1) => \curr_time_reg[20]_i_1__0_n_6\,
      O(0) => \curr_time_reg[20]_i_1__0_n_7\,
      S(3) => \curr_time[20]_i_2_n_0\,
      S(2) => \curr_time[20]_i_3_n_0\,
      S(1) => \curr_time[20]_i_4_n_0\,
      S(0) => \curr_time[20]_i_5_n_0\
    );
\curr_time_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[20]_i_1__0_n_6\,
      Q => curr_time_reg(21),
      R => '0'
    );
\curr_time_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[20]_i_1__0_n_5\,
      Q => curr_time_reg(22),
      R => '0'
    );
\curr_time_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[20]_i_1__0_n_4\,
      Q => curr_time_reg(23),
      R => '0'
    );
\curr_time_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[24]_i_1__0_n_7\,
      Q => curr_time_reg(24),
      R => '0'
    );
\curr_time_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_time_reg[20]_i_1__0_n_0\,
      CO(3) => \curr_time_reg[24]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_curr_time_reg[24]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => direction_reg_n_0,
      DI(2) => direction_reg_n_0,
      DI(1) => direction_reg_n_0,
      DI(0) => direction_reg_n_0,
      O(3) => \curr_time_reg[24]_i_1__0_n_4\,
      O(2) => \curr_time_reg[24]_i_1__0_n_5\,
      O(1) => \curr_time_reg[24]_i_1__0_n_6\,
      O(0) => \curr_time_reg[24]_i_1__0_n_7\,
      S(3) => \curr_time[24]_i_2_n_0\,
      S(2) => \curr_time[24]_i_3_n_0\,
      S(1) => \curr_time[24]_i_4_n_0\,
      S(0) => \curr_time[24]_i_5_n_0\
    );
\curr_time_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[24]_i_1__0_n_6\,
      Q => curr_time_reg(25),
      R => '0'
    );
\curr_time_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[24]_i_1__0_n_5\,
      Q => curr_time_reg(26),
      R => '0'
    );
\curr_time_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[24]_i_1__0_n_4\,
      Q => curr_time_reg(27),
      R => '0'
    );
\curr_time_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[28]_i_1__0_n_7\,
      Q => curr_time_reg(28),
      R => '0'
    );
\curr_time_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_time_reg[24]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_curr_time_reg[28]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => direction_reg_n_0,
      DI(1) => direction_reg_n_0,
      DI(0) => direction_reg_n_0,
      O(3) => \curr_time_reg[28]_i_1__0_n_4\,
      O(2) => \curr_time_reg[28]_i_1__0_n_5\,
      O(1) => \curr_time_reg[28]_i_1__0_n_6\,
      O(0) => \curr_time_reg[28]_i_1__0_n_7\,
      S(3) => \curr_time[28]_i_2_n_0\,
      S(2) => \curr_time[28]_i_3_n_0\,
      S(1) => \curr_time[28]_i_4_n_0\,
      S(0) => \curr_time[28]_i_5_n_0\
    );
\curr_time_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[28]_i_1__0_n_6\,
      Q => curr_time_reg(29),
      R => '0'
    );
\curr_time_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[0]_i_1__0_n_5\,
      Q => curr_time_reg(2),
      R => '0'
    );
\curr_time_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[28]_i_1__0_n_5\,
      Q => curr_time_reg(30),
      R => '0'
    );
\curr_time_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[28]_i_1__0_n_4\,
      Q => curr_time_reg(31),
      R => '0'
    );
\curr_time_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[0]_i_1__0_n_4\,
      Q => curr_time_reg(3),
      R => '0'
    );
\curr_time_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[4]_i_1__0_n_7\,
      Q => curr_time_reg(4),
      R => '0'
    );
\curr_time_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_time_reg[0]_i_1__0_n_0\,
      CO(3) => \curr_time_reg[4]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_curr_time_reg[4]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => direction_reg_n_0,
      DI(2) => direction_reg_n_0,
      DI(1) => direction_reg_n_0,
      DI(0) => direction_reg_n_0,
      O(3) => \curr_time_reg[4]_i_1__0_n_4\,
      O(2) => \curr_time_reg[4]_i_1__0_n_5\,
      O(1) => \curr_time_reg[4]_i_1__0_n_6\,
      O(0) => \curr_time_reg[4]_i_1__0_n_7\,
      S(3) => \curr_time[4]_i_2_n_0\,
      S(2) => \curr_time[4]_i_3_n_0\,
      S(1) => \curr_time[4]_i_4_n_0\,
      S(0) => \curr_time[4]_i_5_n_0\
    );
\curr_time_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[4]_i_1__0_n_6\,
      Q => curr_time_reg(5),
      R => '0'
    );
\curr_time_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[4]_i_1__0_n_5\,
      Q => curr_time_reg(6),
      R => '0'
    );
\curr_time_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[4]_i_1__0_n_4\,
      Q => curr_time_reg(7),
      R => '0'
    );
\curr_time_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[8]_i_1__0_n_7\,
      Q => curr_time_reg(8),
      R => '0'
    );
\curr_time_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_time_reg[4]_i_1__0_n_0\,
      CO(3) => \curr_time_reg[8]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_curr_time_reg[8]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => direction_reg_n_0,
      DI(2) => direction_reg_n_0,
      DI(1) => direction_reg_n_0,
      DI(0) => direction_reg_n_0,
      O(3) => \curr_time_reg[8]_i_1__0_n_4\,
      O(2) => \curr_time_reg[8]_i_1__0_n_5\,
      O(1) => \curr_time_reg[8]_i_1__0_n_6\,
      O(0) => \curr_time_reg[8]_i_1__0_n_7\,
      S(3) => \curr_time[8]_i_2_n_0\,
      S(2) => \curr_time[8]_i_3_n_0\,
      S(1) => \curr_time[8]_i_4_n_0\,
      S(0) => \curr_time[8]_i_5_n_0\
    );
\curr_time_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \curr_time_reg[8]_i_1__0_n_6\,
      Q => curr_time_reg(9),
      R => '0'
    );
\direction_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => curr_time_reg(10),
      I1 => curr_time_reg(11),
      I2 => curr_time_reg(13),
      I3 => curr_time_reg(14),
      I4 => curr_time_reg(17),
      I5 => curr_time_reg(16),
      O => \direction_i_10__0_n_0\
    );
\direction_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => curr_time_reg(6),
      I1 => curr_time_reg(5),
      I2 => curr_time_reg(4),
      I3 => curr_time_reg(3),
      O => \direction_i_11__0_n_0\
    );
\direction_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => curr_time_reg(10),
      I1 => curr_time_reg(9),
      I2 => curr_time_reg(8),
      I3 => curr_time_reg(7),
      O => \direction_i_12__0_n_0\
    );
\direction_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => curr_time_reg(11),
      I1 => curr_time_reg(12),
      I2 => curr_time_reg(13),
      I3 => curr_time_reg(14),
      I4 => curr_time_reg(15),
      I5 => direction_reg_n_0,
      O => \direction_i_13__0_n_0\
    );
\direction_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => curr_time_reg(20),
      I1 => curr_time_reg(21),
      I2 => curr_time_reg(22),
      I3 => curr_time_reg(23),
      O => \direction_i_14__0_n_0\
    );
\direction_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => curr_time_reg(27),
      I1 => curr_time_reg(26),
      I2 => curr_time_reg(25),
      I3 => curr_time_reg(24),
      I4 => \direction_i_19__0_n_0\,
      O => \direction_i_15__0_n_0\
    );
\direction_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => curr_time_reg(26),
      I1 => curr_time_reg(25),
      I2 => curr_time_reg(24),
      I3 => curr_time_reg(23),
      O => \direction_i_16__0_n_0\
    );
\direction_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => curr_time_reg(27),
      I1 => curr_time_reg(28),
      I2 => curr_time_reg(29),
      I3 => curr_time_reg(30),
      I4 => direction_reg_n_0,
      I5 => curr_time_reg(31),
      O => \direction_i_17__0_n_0\
    );
\direction_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => curr_time_reg(1),
      I1 => curr_time_reg(2),
      O => \direction_i_18__0_n_0\
    );
\direction_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => curr_time_reg(28),
      I1 => curr_time_reg(29),
      I2 => curr_time_reg(31),
      I3 => curr_time_reg(30),
      O => \direction_i_19__0_n_0\
    );
\direction_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"51AE"
    )
        port map (
      I0 => \direction_i_2__0_n_0\,
      I1 => \direction_i_3__0_n_0\,
      I2 => \direction_i_4__0_n_0\,
      I3 => direction_reg_n_0,
      O => \direction_i_1__0_n_0\
    );
\direction_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \direction_i_5__0_n_0\,
      I1 => \direction_i_6__0_n_0\,
      I2 => \direction_i_7__0_n_0\,
      I3 => \direction_i_8__0_n_0\,
      I4 => \direction_i_9__0_n_0\,
      I5 => \direction_i_10__0_n_0\,
      O => \direction_i_2__0_n_0\
    );
\direction_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => curr_time_reg(2),
      I1 => curr_time_reg(1),
      I2 => curr_time_reg(0),
      I3 => \direction_i_11__0_n_0\,
      I4 => \direction_i_12__0_n_0\,
      I5 => \direction_i_13__0_n_0\,
      O => \direction_i_3__0_n_0\
    );
\direction_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \direction_i_14__0_n_0\,
      I1 => curr_time_reg(16),
      I2 => curr_time_reg(17),
      I3 => curr_time_reg(18),
      I4 => curr_time_reg(19),
      I5 => \direction_i_15__0_n_0\,
      O => \direction_i_4__0_n_0\
    );
\direction_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \direction_i_16__0_n_0\,
      I1 => curr_time_reg(20),
      I2 => curr_time_reg(19),
      I3 => curr_time_reg(22),
      I4 => curr_time_reg(21),
      I5 => \direction_i_17__0_n_0\,
      O => \direction_i_5__0_n_0\
    );
\direction_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515001500150015"
    )
        port map (
      I0 => curr_time_reg(20),
      I1 => curr_time_reg(19),
      I2 => curr_time_reg(18),
      I3 => curr_time_reg(17),
      I4 => curr_time_reg(15),
      I5 => curr_time_reg(16),
      O => \direction_i_6__0_n_0\
    );
\direction_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D500D500D500"
    )
        port map (
      I0 => curr_time_reg(14),
      I1 => curr_time_reg(12),
      I2 => curr_time_reg(13),
      I3 => curr_time_reg(11),
      I4 => curr_time_reg(9),
      I5 => curr_time_reg(10),
      O => \direction_i_7__0_n_0\
    );
\direction_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A002A002A002A"
    )
        port map (
      I0 => curr_time_reg(8),
      I1 => curr_time_reg(7),
      I2 => curr_time_reg(6),
      I3 => curr_time_reg(5),
      I4 => curr_time_reg(3),
      I5 => curr_time_reg(4),
      O => \direction_i_8__0_n_0\
    );
\direction_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => curr_time_reg(0),
      I1 => \direction_i_18__0_n_0\,
      I2 => curr_time_reg(4),
      I3 => curr_time_reg(5),
      I4 => curr_time_reg(7),
      I5 => curr_time_reg(8),
      O => \direction_i_9__0_n_0\
    );
direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \direction_i_1__0_n_0\,
      Q => direction_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Test_Counter is
  port (
    LED_OBUF : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LED[15]\ : in STD_LOGIC;
    LED_on0_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED_on0_carry_0 : in STD_LOGIC;
    \LED_on0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC
  );
end Test_Counter;

architecture STRUCTURE of Test_Counter is
  signal \LED_OBUF[15]_inst_i_12_n_0\ : STD_LOGIC;
  signal \LED_OBUF[15]_inst_i_2_n_0\ : STD_LOGIC;
  signal \LED_OBUF[15]_inst_i_3_n_0\ : STD_LOGIC;
  signal \LED_OBUF[15]_inst_i_5_n_0\ : STD_LOGIC;
  signal \LED_OBUF[15]_inst_i_6_n_0\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \duty_cycle[0]_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_15_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_16_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_17_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_18_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_19_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_9_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \test_count[0]_i_2__6_n_0\ : STD_LOGIC;
  signal test_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \test_count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal test_duty_cycle1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_duty_cycle_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_duty_cycle_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_test_count_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \duty_cycle_reg[12]_i_1\ : label is 35;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \duty_cycle_reg[12]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[16]_i_1\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[16]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[20]_i_1\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[20]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[24]_i_1\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[24]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[28]_i_1\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[28]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[31]_i_3\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[31]_i_3\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[4]_i_1\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[4]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[8]_i_1\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[8]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[0]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[0]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[12]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[12]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[16]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[16]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[20]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[20]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[24]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[24]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[28]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[28]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[4]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[4]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[8]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[8]_i_1\ : label is "SWEEP";
begin
\LED_OBUF[15]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => \LED_OBUF[15]_inst_i_2_n_0\,
      I1 => \LED_OBUF[15]_inst_i_3_n_0\,
      I2 => CO(0),
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => \LED[15]\,
      O => LED_OBUF(0)
    );
\LED_OBUF[15]_inst_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle1(28),
      I1 => test_duty_cycle1(29),
      O => \LED_OBUF[15]_inst_i_12_n_0\
    );
\LED_OBUF[15]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4_n_0\,
      I1 => test_duty_cycle1(7),
      I2 => test_duty_cycle1(6),
      I3 => \LED_OBUF[15]_inst_i_5_n_0\,
      I4 => \LED_OBUF[15]_inst_i_6_n_0\,
      I5 => \duty_cycle[31]_i_7_n_0\,
      O => \LED_OBUF[15]_inst_i_2_n_0\
    );
\LED_OBUF[15]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle1(5),
      I1 => test_duty_cycle1(4),
      I2 => test_duty_cycle1(3),
      I3 => test_duty_cycle1(2),
      I4 => test_duty_cycle1(0),
      I5 => test_duty_cycle1(1),
      O => \LED_OBUF[15]_inst_i_3_n_0\
    );
\LED_OBUF[15]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_13_n_0\,
      I1 => test_duty_cycle1(30),
      I2 => test_duty_cycle1(31),
      I3 => test_duty_cycle1(23),
      I4 => test_duty_cycle1(20),
      I5 => test_duty_cycle1(21),
      O => \LED_OBUF[15]_inst_i_5_n_0\
    );
\LED_OBUF[15]_inst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle1(24),
      I1 => test_duty_cycle1(25),
      I2 => test_duty_cycle1(22),
      I3 => \LED_OBUF[15]_inst_i_12_n_0\,
      I4 => test_duty_cycle1(26),
      I5 => test_duty_cycle1(27),
      O => \LED_OBUF[15]_inst_i_6_n_0\
    );
\LED_on0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(2),
      I1 => test_duty_cycle1(14),
      I2 => test_duty_cycle1(15),
      I3 => \LED_on0_carry__1\(1),
      O => \count_reg[15]\(3)
    );
\LED_on0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(0),
      I1 => test_duty_cycle1(12),
      I2 => test_duty_cycle1(13),
      I3 => \LED_on0_carry__0_0\(3),
      O => \count_reg[15]\(2)
    );
\LED_on0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(2),
      I1 => test_duty_cycle1(10),
      I2 => test_duty_cycle1(11),
      I3 => \LED_on0_carry__0_0\(1),
      O => \count_reg[15]\(1)
    );
\LED_on0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(0),
      I1 => test_duty_cycle1(8),
      I2 => test_duty_cycle1(9),
      I3 => \LED_on0_carry__0\(3),
      O => \count_reg[15]\(0)
    );
\LED_on0_carry__0_i_5__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle1(15),
      I1 => test_duty_cycle1(14),
      I2 => \LED_on0_carry__1\(2),
      I3 => \LED_on0_carry__1\(1),
      O => \duty_cycle_reg[15]_0\(3)
    );
\LED_on0_carry__0_i_6__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle1(13),
      I1 => test_duty_cycle1(12),
      I2 => \LED_on0_carry__1\(0),
      I3 => \LED_on0_carry__0_0\(3),
      O => \duty_cycle_reg[15]_0\(2)
    );
\LED_on0_carry__0_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle1(11),
      I1 => test_duty_cycle1(10),
      I2 => \LED_on0_carry__0_0\(2),
      I3 => \LED_on0_carry__0_0\(1),
      O => \duty_cycle_reg[15]_0\(1)
    );
\LED_on0_carry__0_i_8__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle1(9),
      I1 => test_duty_cycle1(8),
      I2 => \LED_on0_carry__0_0\(0),
      I3 => \LED_on0_carry__0\(3),
      O => \duty_cycle_reg[15]_0\(0)
    );
\LED_on0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(2),
      I1 => test_duty_cycle1(22),
      I2 => test_duty_cycle1(23),
      I3 => \LED_on0_carry__2\(1),
      O => \count_reg[23]\(3)
    );
\LED_on0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(0),
      I1 => test_duty_cycle1(20),
      I2 => test_duty_cycle1(21),
      I3 => \LED_on0_carry__1_0\(3),
      O => \count_reg[23]\(2)
    );
\LED_on0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(2),
      I1 => test_duty_cycle1(18),
      I2 => test_duty_cycle1(19),
      I3 => \LED_on0_carry__1_0\(1),
      O => \count_reg[23]\(1)
    );
\LED_on0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(0),
      I1 => test_duty_cycle1(16),
      I2 => test_duty_cycle1(17),
      I3 => \LED_on0_carry__1\(3),
      O => \count_reg[23]\(0)
    );
\LED_on0_carry__1_i_5__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle1(23),
      I1 => test_duty_cycle1(22),
      I2 => \LED_on0_carry__2\(2),
      I3 => \LED_on0_carry__2\(1),
      O => \duty_cycle_reg[23]_0\(3)
    );
\LED_on0_carry__1_i_6__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle1(21),
      I1 => test_duty_cycle1(20),
      I2 => \LED_on0_carry__2\(0),
      I3 => \LED_on0_carry__1_0\(3),
      O => \duty_cycle_reg[23]_0\(2)
    );
\LED_on0_carry__1_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle1(19),
      I1 => test_duty_cycle1(18),
      I2 => \LED_on0_carry__1_0\(2),
      I3 => \LED_on0_carry__1_0\(1),
      O => \duty_cycle_reg[23]_0\(1)
    );
\LED_on0_carry__1_i_8__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle1(17),
      I1 => test_duty_cycle1(16),
      I2 => \LED_on0_carry__1_0\(0),
      I3 => \LED_on0_carry__1\(3),
      O => \duty_cycle_reg[23]_0\(0)
    );
\LED_on0_carry__2_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => test_duty_cycle1(31),
      I1 => test_duty_cycle1(30),
      I2 => \LED_on0_carry__2_1\(2),
      I3 => \LED_on0_carry__2_1\(1),
      O => \duty_cycle_reg[31]_0\(3)
    );
\LED_on0_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(0),
      I1 => test_duty_cycle1(28),
      I2 => test_duty_cycle1(29),
      I3 => \LED_on0_carry__2_0\(3),
      O => \duty_cycle_reg[31]_0\(2)
    );
\LED_on0_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(2),
      I1 => test_duty_cycle1(26),
      I2 => test_duty_cycle1(27),
      I3 => \LED_on0_carry__2_0\(1),
      O => \duty_cycle_reg[31]_0\(1)
    );
\LED_on0_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(0),
      I1 => test_duty_cycle1(24),
      I2 => test_duty_cycle1(25),
      I3 => \LED_on0_carry__2\(3),
      O => \duty_cycle_reg[31]_0\(0)
    );
\LED_on0_carry__2_i_5__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(2),
      I1 => \LED_on0_carry__2_1\(1),
      I2 => test_duty_cycle1(31),
      I3 => test_duty_cycle1(30),
      O => \count_reg[31]\(3)
    );
\LED_on0_carry__2_i_6__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle1(29),
      I1 => test_duty_cycle1(28),
      I2 => \LED_on0_carry__2_1\(0),
      I3 => \LED_on0_carry__2_0\(3),
      O => \count_reg[31]\(2)
    );
\LED_on0_carry__2_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle1(27),
      I1 => test_duty_cycle1(26),
      I2 => \LED_on0_carry__2_0\(2),
      I3 => \LED_on0_carry__2_0\(1),
      O => \count_reg[31]\(1)
    );
\LED_on0_carry__2_i_8__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle1(25),
      I1 => test_duty_cycle1(24),
      I2 => \LED_on0_carry__2_0\(0),
      I3 => \LED_on0_carry__2\(3),
      O => \count_reg[31]\(0)
    );
\LED_on0_carry_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle1(6),
      I3 => test_duty_cycle1(7),
      O => DI(3)
    );
\LED_on0_carry_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle1(4),
      I3 => test_duty_cycle1(5),
      O => DI(2)
    );
\LED_on0_carry_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle1(2),
      I3 => test_duty_cycle1(3),
      O => DI(1)
    );
\LED_on0_carry_i_4__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle1(0),
      I3 => test_duty_cycle1(1),
      O => DI(0)
    );
\LED_on0_carry_i_5__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle1(6),
      I3 => test_duty_cycle1(7),
      O => S(3)
    );
\LED_on0_carry_i_6__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle1(4),
      I3 => test_duty_cycle1(5),
      O => S(2)
    );
\LED_on0_carry_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle1(2),
      I3 => test_duty_cycle1(3),
      O => S(1)
    );
\LED_on0_carry_i_8__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle1(0),
      I3 => test_duty_cycle1(1),
      O => S(0)
    );
\duty_cycle[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4_n_0\,
      I1 => \duty_cycle[31]_i_5_n_0\,
      I2 => \duty_cycle[31]_i_6_n_0\,
      I3 => test_duty_cycle1(31),
      I4 => \duty_cycle[31]_i_7_n_0\,
      I5 => test_duty_cycle1(0),
      O => \duty_cycle[0]_i_1_n_0\
    );
\duty_cycle[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => clear,
      I1 => \duty_cycle[31]_i_4_n_0\,
      I2 => \duty_cycle[31]_i_5_n_0\,
      I3 => \duty_cycle[31]_i_6_n_0\,
      I4 => test_duty_cycle1(31),
      I5 => \duty_cycle[31]_i_7_n_0\,
      O => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => test_count_reg(4),
      I1 => test_count_reg(5),
      I2 => test_count_reg(30),
      I3 => test_count_reg(31),
      I4 => \duty_cycle[31]_i_15_n_0\,
      O => \duty_cycle[31]_i_10_n_0\
    );
\duty_cycle[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_16_n_0\,
      I1 => test_count_reg(19),
      I2 => test_count_reg(20),
      I3 => test_count_reg(16),
      I4 => test_count_reg(15),
      I5 => \duty_cycle[31]_i_17_n_0\,
      O => \duty_cycle[31]_i_11_n_0\
    );
\duty_cycle[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle1(20),
      I1 => test_duty_cycle1(21),
      I2 => test_duty_cycle1(30),
      I3 => test_duty_cycle1(22),
      I4 => \duty_cycle[31]_i_18_n_0\,
      I5 => \duty_cycle[31]_i_19_n_0\,
      O => \duty_cycle[31]_i_12_n_0\
    );
\duty_cycle[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle1(17),
      I1 => test_duty_cycle1(16),
      I2 => test_duty_cycle1(19),
      I3 => test_duty_cycle1(18),
      O => \duty_cycle[31]_i_13_n_0\
    );
\duty_cycle[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle1(24),
      I1 => test_duty_cycle1(25),
      O => \duty_cycle[31]_i_14_n_0\
    );
\duty_cycle[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => test_count_reg(1),
      I1 => test_count_reg(0),
      I2 => test_count_reg(3),
      I3 => test_count_reg(2),
      O => \duty_cycle[31]_i_15_n_0\
    );
\duty_cycle[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => test_count_reg(12),
      I1 => test_count_reg(17),
      I2 => test_count_reg(14),
      I3 => test_count_reg(13),
      O => \duty_cycle[31]_i_16_n_0\
    );
\duty_cycle[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => test_count_reg(22),
      I1 => test_count_reg(23),
      I2 => test_count_reg(18),
      I3 => test_count_reg(21),
      O => \duty_cycle[31]_i_17_n_0\
    );
\duty_cycle[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle1(2),
      I1 => test_duty_cycle1(3),
      O => \duty_cycle[31]_i_18_n_0\
    );
\duty_cycle[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle1(4),
      I1 => test_duty_cycle1(5),
      O => \duty_cycle[31]_i_19_n_0\
    );
\duty_cycle[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \duty_cycle[31]_i_8_n_0\,
      I1 => \duty_cycle[31]_i_9_n_0\,
      I2 => \duty_cycle[31]_i_10_n_0\,
      I3 => test_count_reg(7),
      I4 => test_count_reg(8),
      I5 => \duty_cycle[31]_i_11_n_0\,
      O => clear
    );
\duty_cycle[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle1(9),
      I1 => test_duty_cycle1(8),
      I2 => test_duty_cycle1(11),
      I3 => test_duty_cycle1(10),
      O => \duty_cycle[31]_i_4_n_0\
    );
\duty_cycle[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_12_n_0\,
      I1 => \duty_cycle[31]_i_13_n_0\,
      I2 => test_duty_cycle1(1),
      I3 => test_duty_cycle1(0),
      I4 => test_duty_cycle1(7),
      I5 => test_duty_cycle1(6),
      O => \duty_cycle[31]_i_5_n_0\
    );
\duty_cycle[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle1(26),
      I1 => test_duty_cycle1(27),
      I2 => test_duty_cycle1(28),
      I3 => test_duty_cycle1(29),
      I4 => \duty_cycle[31]_i_14_n_0\,
      I5 => test_duty_cycle1(23),
      O => \duty_cycle[31]_i_6_n_0\
    );
\duty_cycle[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle1(13),
      I1 => test_duty_cycle1(12),
      I2 => test_duty_cycle1(15),
      I3 => test_duty_cycle1(14),
      O => \duty_cycle[31]_i_7_n_0\
    );
\duty_cycle[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => test_count_reg(26),
      I1 => test_count_reg(27),
      I2 => test_count_reg(24),
      I3 => test_count_reg(25),
      I4 => test_count_reg(29),
      I5 => test_count_reg(28),
      O => \duty_cycle[31]_i_8_n_0\
    );
\duty_cycle[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => test_count_reg(11),
      I1 => test_count_reg(9),
      I2 => test_count_reg(6),
      I3 => test_count_reg(10),
      O => \duty_cycle[31]_i_9_n_0\
    );
\duty_cycle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle[0]_i_1_n_0\,
      Q => test_duty_cycle1(0),
      R => '0'
    );
\duty_cycle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[12]_i_1_n_6\,
      Q => test_duty_cycle1(10),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[12]_i_1_n_5\,
      Q => test_duty_cycle1(11),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[12]_i_1_n_4\,
      Q => test_duty_cycle1(12),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[8]_i_1_n_0\,
      CO(3) => \duty_cycle_reg[12]_i_1_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[12]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[12]_i_1_n_4\,
      O(2) => \duty_cycle_reg[12]_i_1_n_5\,
      O(1) => \duty_cycle_reg[12]_i_1_n_6\,
      O(0) => \duty_cycle_reg[12]_i_1_n_7\,
      S(3 downto 0) => test_duty_cycle1(12 downto 9)
    );
\duty_cycle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[16]_i_1_n_7\,
      Q => test_duty_cycle1(13),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[16]_i_1_n_6\,
      Q => test_duty_cycle1(14),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[16]_i_1_n_5\,
      Q => test_duty_cycle1(15),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[16]_i_1_n_4\,
      Q => test_duty_cycle1(16),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[12]_i_1_n_0\,
      CO(3) => \duty_cycle_reg[16]_i_1_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[16]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[16]_i_1_n_4\,
      O(2) => \duty_cycle_reg[16]_i_1_n_5\,
      O(1) => \duty_cycle_reg[16]_i_1_n_6\,
      O(0) => \duty_cycle_reg[16]_i_1_n_7\,
      S(3 downto 0) => test_duty_cycle1(16 downto 13)
    );
\duty_cycle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[20]_i_1_n_7\,
      Q => test_duty_cycle1(17),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[20]_i_1_n_6\,
      Q => test_duty_cycle1(18),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[20]_i_1_n_5\,
      Q => test_duty_cycle1(19),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[4]_i_1_n_7\,
      Q => test_duty_cycle1(1),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[20]_i_1_n_4\,
      Q => test_duty_cycle1(20),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[16]_i_1_n_0\,
      CO(3) => \duty_cycle_reg[20]_i_1_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[20]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[20]_i_1_n_4\,
      O(2) => \duty_cycle_reg[20]_i_1_n_5\,
      O(1) => \duty_cycle_reg[20]_i_1_n_6\,
      O(0) => \duty_cycle_reg[20]_i_1_n_7\,
      S(3 downto 0) => test_duty_cycle1(20 downto 17)
    );
\duty_cycle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[24]_i_1_n_7\,
      Q => test_duty_cycle1(21),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[24]_i_1_n_6\,
      Q => test_duty_cycle1(22),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[24]_i_1_n_5\,
      Q => test_duty_cycle1(23),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[24]_i_1_n_4\,
      Q => test_duty_cycle1(24),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[20]_i_1_n_0\,
      CO(3) => \duty_cycle_reg[24]_i_1_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[24]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[24]_i_1_n_4\,
      O(2) => \duty_cycle_reg[24]_i_1_n_5\,
      O(1) => \duty_cycle_reg[24]_i_1_n_6\,
      O(0) => \duty_cycle_reg[24]_i_1_n_7\,
      S(3 downto 0) => test_duty_cycle1(24 downto 21)
    );
\duty_cycle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[28]_i_1_n_7\,
      Q => test_duty_cycle1(25),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[28]_i_1_n_6\,
      Q => test_duty_cycle1(26),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[28]_i_1_n_5\,
      Q => test_duty_cycle1(27),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[28]_i_1_n_4\,
      Q => test_duty_cycle1(28),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[24]_i_1_n_0\,
      CO(3) => \duty_cycle_reg[28]_i_1_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[28]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[28]_i_1_n_4\,
      O(2) => \duty_cycle_reg[28]_i_1_n_5\,
      O(1) => \duty_cycle_reg[28]_i_1_n_6\,
      O(0) => \duty_cycle_reg[28]_i_1_n_7\,
      S(3 downto 0) => test_duty_cycle1(28 downto 25)
    );
\duty_cycle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[31]_i_3_n_7\,
      Q => test_duty_cycle1(29),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[4]_i_1_n_6\,
      Q => test_duty_cycle1(2),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[31]_i_3_n_6\,
      Q => test_duty_cycle1(30),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[31]_i_3_n_5\,
      Q => test_duty_cycle1(31),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[28]_i_1_n_0\,
      CO(3 downto 0) => \NLW_duty_cycle_reg[31]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_duty_cycle_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2) => \duty_cycle_reg[31]_i_3_n_5\,
      O(1) => \duty_cycle_reg[31]_i_3_n_6\,
      O(0) => \duty_cycle_reg[31]_i_3_n_7\,
      S(3) => '0',
      S(2 downto 0) => test_duty_cycle1(31 downto 29)
    );
\duty_cycle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[4]_i_1_n_5\,
      Q => test_duty_cycle1(3),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[4]_i_1_n_4\,
      Q => test_duty_cycle1(4),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \duty_cycle_reg[4]_i_1_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[4]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => test_duty_cycle1(0),
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[4]_i_1_n_4\,
      O(2) => \duty_cycle_reg[4]_i_1_n_5\,
      O(1) => \duty_cycle_reg[4]_i_1_n_6\,
      O(0) => \duty_cycle_reg[4]_i_1_n_7\,
      S(3 downto 0) => test_duty_cycle1(4 downto 1)
    );
\duty_cycle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[8]_i_1_n_7\,
      Q => test_duty_cycle1(5),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[8]_i_1_n_6\,
      Q => test_duty_cycle1(6),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[8]_i_1_n_5\,
      Q => test_duty_cycle1(7),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[8]_i_1_n_4\,
      Q => test_duty_cycle1(8),
      R => \duty_cycle[31]_i_1_n_0\
    );
\duty_cycle_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[4]_i_1_n_0\,
      CO(3) => \duty_cycle_reg[8]_i_1_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[8]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[8]_i_1_n_4\,
      O(2) => \duty_cycle_reg[8]_i_1_n_5\,
      O(1) => \duty_cycle_reg[8]_i_1_n_6\,
      O(0) => \duty_cycle_reg[8]_i_1_n_7\,
      S(3 downto 0) => test_duty_cycle1(8 downto 5)
    );
\duty_cycle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => clear,
      D => \duty_cycle_reg[12]_i_1_n_7\,
      Q => test_duty_cycle1(9),
      R => \duty_cycle[31]_i_1_n_0\
    );
\test_count[0]_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_count_reg(0),
      O => \test_count[0]_i_2__6_n_0\
    );
\test_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1_n_7\,
      Q => test_count_reg(0),
      R => clear
    );
\test_count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \test_count_reg[0]_i_1_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[0]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \test_count_reg[0]_i_1_n_4\,
      O(2) => \test_count_reg[0]_i_1_n_5\,
      O(1) => \test_count_reg[0]_i_1_n_6\,
      O(0) => \test_count_reg[0]_i_1_n_7\,
      S(3 downto 1) => test_count_reg(3 downto 1),
      S(0) => \test_count[0]_i_2__6_n_0\
    );
\test_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1_n_5\,
      Q => test_count_reg(10),
      R => clear
    );
\test_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1_n_4\,
      Q => test_count_reg(11),
      R => clear
    );
\test_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1_n_7\,
      Q => test_count_reg(12),
      R => clear
    );
\test_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[8]_i_1_n_0\,
      CO(3) => \test_count_reg[12]_i_1_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[12]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[12]_i_1_n_4\,
      O(2) => \test_count_reg[12]_i_1_n_5\,
      O(1) => \test_count_reg[12]_i_1_n_6\,
      O(0) => \test_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => test_count_reg(15 downto 12)
    );
\test_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1_n_6\,
      Q => test_count_reg(13),
      R => clear
    );
\test_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1_n_5\,
      Q => test_count_reg(14),
      R => clear
    );
\test_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1_n_4\,
      Q => test_count_reg(15),
      R => clear
    );
\test_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1_n_7\,
      Q => test_count_reg(16),
      R => clear
    );
\test_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[12]_i_1_n_0\,
      CO(3) => \test_count_reg[16]_i_1_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[16]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[16]_i_1_n_4\,
      O(2) => \test_count_reg[16]_i_1_n_5\,
      O(1) => \test_count_reg[16]_i_1_n_6\,
      O(0) => \test_count_reg[16]_i_1_n_7\,
      S(3 downto 0) => test_count_reg(19 downto 16)
    );
\test_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1_n_6\,
      Q => test_count_reg(17),
      R => clear
    );
\test_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1_n_5\,
      Q => test_count_reg(18),
      R => clear
    );
\test_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1_n_4\,
      Q => test_count_reg(19),
      R => clear
    );
\test_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1_n_6\,
      Q => test_count_reg(1),
      R => clear
    );
\test_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1_n_7\,
      Q => test_count_reg(20),
      R => clear
    );
\test_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[16]_i_1_n_0\,
      CO(3) => \test_count_reg[20]_i_1_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[20]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[20]_i_1_n_4\,
      O(2) => \test_count_reg[20]_i_1_n_5\,
      O(1) => \test_count_reg[20]_i_1_n_6\,
      O(0) => \test_count_reg[20]_i_1_n_7\,
      S(3 downto 0) => test_count_reg(23 downto 20)
    );
\test_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1_n_6\,
      Q => test_count_reg(21),
      R => clear
    );
\test_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1_n_5\,
      Q => test_count_reg(22),
      R => clear
    );
\test_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1_n_4\,
      Q => test_count_reg(23),
      R => clear
    );
\test_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1_n_7\,
      Q => test_count_reg(24),
      R => clear
    );
\test_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[20]_i_1_n_0\,
      CO(3) => \test_count_reg[24]_i_1_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[24]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[24]_i_1_n_4\,
      O(2) => \test_count_reg[24]_i_1_n_5\,
      O(1) => \test_count_reg[24]_i_1_n_6\,
      O(0) => \test_count_reg[24]_i_1_n_7\,
      S(3 downto 0) => test_count_reg(27 downto 24)
    );
\test_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1_n_6\,
      Q => test_count_reg(25),
      R => clear
    );
\test_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1_n_5\,
      Q => test_count_reg(26),
      R => clear
    );
\test_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1_n_4\,
      Q => test_count_reg(27),
      R => clear
    );
\test_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1_n_7\,
      Q => test_count_reg(28),
      R => clear
    );
\test_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[24]_i_1_n_0\,
      CO(3 downto 0) => \NLW_test_count_reg[28]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[28]_i_1_n_4\,
      O(2) => \test_count_reg[28]_i_1_n_5\,
      O(1) => \test_count_reg[28]_i_1_n_6\,
      O(0) => \test_count_reg[28]_i_1_n_7\,
      S(3 downto 0) => test_count_reg(31 downto 28)
    );
\test_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1_n_6\,
      Q => test_count_reg(29),
      R => clear
    );
\test_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1_n_5\,
      Q => test_count_reg(2),
      R => clear
    );
\test_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1_n_5\,
      Q => test_count_reg(30),
      R => clear
    );
\test_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1_n_4\,
      Q => test_count_reg(31),
      R => clear
    );
\test_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1_n_4\,
      Q => test_count_reg(3),
      R => clear
    );
\test_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1_n_7\,
      Q => test_count_reg(4),
      R => clear
    );
\test_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[0]_i_1_n_0\,
      CO(3) => \test_count_reg[4]_i_1_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[4]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[4]_i_1_n_4\,
      O(2) => \test_count_reg[4]_i_1_n_5\,
      O(1) => \test_count_reg[4]_i_1_n_6\,
      O(0) => \test_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => test_count_reg(7 downto 4)
    );
\test_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1_n_6\,
      Q => test_count_reg(5),
      R => clear
    );
\test_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1_n_5\,
      Q => test_count_reg(6),
      R => clear
    );
\test_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1_n_4\,
      Q => test_count_reg(7),
      R => clear
    );
\test_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1_n_7\,
      Q => test_count_reg(8),
      R => clear
    );
\test_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[4]_i_1_n_0\,
      CO(3) => \test_count_reg[8]_i_1_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[8]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[8]_i_1_n_4\,
      O(2) => \test_count_reg[8]_i_1_n_5\,
      O(1) => \test_count_reg[8]_i_1_n_6\,
      O(0) => \test_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => test_count_reg(11 downto 8)
    );
\test_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1_n_6\,
      Q => test_count_reg(9),
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Test_Counter_0 is
  port (
    LED_OBUF : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LED[6]\ : in STD_LOGIC;
    LED_on0_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED_on0_carry_0 : in STD_LOGIC;
    \LED_on0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Test_Counter_0 : entity is "Test_Counter";
end Test_Counter_0;

architecture STRUCTURE of Test_Counter_0 is
  signal \LED_OBUF[6]_inst_i_2_n_0\ : STD_LOGIC;
  signal \LED_OBUF[6]_inst_i_3_n_0\ : STD_LOGIC;
  signal \LED_OBUF[6]_inst_i_4_n_0\ : STD_LOGIC;
  signal \LED_OBUF[6]_inst_i_5_n_0\ : STD_LOGIC;
  signal \LED_OBUF[6]_inst_i_6_n_0\ : STD_LOGIC;
  signal \duty_cycle[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_10__8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_11__8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_12__8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_13__8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_14__8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_15__8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_16__8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_17__8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_18__8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_19__8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_1__8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_2__8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_4__8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_5__8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_6__8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_7__8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_8__8_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_9__8_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__8_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__8_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__8_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__8_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__8_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__8_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__8_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__8_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__8_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__8_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__8_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__8_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__8_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__8_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__8_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__8_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__8_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__8_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__8_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__8_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__8_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__8_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__8_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__8_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__8_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__8_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__8_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__8_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__8_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__8_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__8_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__8_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__8_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__8_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__8_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__8_n_7\ : STD_LOGIC;
  signal \test_count[0]_i_2__11_n_0\ : STD_LOGIC;
  signal test_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \test_count_reg[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__8_n_4\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__8_n_5\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__8_n_6\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__8_n_7\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__8_n_0\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__8_n_4\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__8_n_5\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__8_n_6\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__8_n_7\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__8_n_0\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__8_n_4\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__8_n_5\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__8_n_6\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__8_n_7\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__8_n_0\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__8_n_4\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__8_n_5\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__8_n_6\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__8_n_7\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__8_n_0\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__8_n_4\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__8_n_5\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__8_n_6\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__8_n_7\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__8_n_4\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__8_n_5\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__8_n_6\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__8_n_7\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__8_n_4\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__8_n_5\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__8_n_6\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__8_n_7\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__8_n_4\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__8_n_5\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__8_n_6\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__8_n_7\ : STD_LOGIC;
  signal test_duty_cycle10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_duty_cycle_reg[12]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[16]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[20]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[24]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[28]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_duty_cycle_reg[4]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[8]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[0]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[12]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[16]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[20]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[24]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[28]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_test_count_reg[4]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[8]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \duty_cycle_reg[12]_i_1__8\ : label is 35;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \duty_cycle_reg[12]_i_1__8\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[16]_i_1__8\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[16]_i_1__8\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[20]_i_1__8\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[20]_i_1__8\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[24]_i_1__8\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[24]_i_1__8\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[28]_i_1__8\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[28]_i_1__8\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[31]_i_3__8\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[31]_i_3__8\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[4]_i_1__8\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[4]_i_1__8\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[8]_i_1__8\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[8]_i_1__8\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[0]_i_1__8\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[0]_i_1__8\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[12]_i_1__8\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[12]_i_1__8\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[16]_i_1__8\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[16]_i_1__8\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[20]_i_1__8\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[20]_i_1__8\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[24]_i_1__8\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[24]_i_1__8\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[28]_i_1__8\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[28]_i_1__8\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[4]_i_1__8\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[4]_i_1__8\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[8]_i_1__8\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[8]_i_1__8\ : label is "SWEEP";
begin
\LED_OBUF[6]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => \LED_OBUF[6]_inst_i_2_n_0\,
      I1 => \LED_OBUF[6]_inst_i_3_n_0\,
      I2 => CO(0),
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => \LED[6]\,
      O => LED_OBUF(0)
    );
\LED_OBUF[6]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__8_n_0\,
      I1 => test_duty_cycle10(7),
      I2 => test_duty_cycle10(6),
      I3 => \LED_OBUF[6]_inst_i_4_n_0\,
      I4 => \LED_OBUF[6]_inst_i_5_n_0\,
      I5 => \duty_cycle[31]_i_7__8_n_0\,
      O => \LED_OBUF[6]_inst_i_2_n_0\
    );
\LED_OBUF[6]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle10(5),
      I1 => test_duty_cycle10(4),
      I2 => test_duty_cycle10(3),
      I3 => test_duty_cycle10(2),
      I4 => test_duty_cycle10(0),
      I5 => test_duty_cycle10(1),
      O => \LED_OBUF[6]_inst_i_3_n_0\
    );
\LED_OBUF[6]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_13__8_n_0\,
      I1 => test_duty_cycle10(30),
      I2 => test_duty_cycle10(31),
      I3 => test_duty_cycle10(23),
      I4 => test_duty_cycle10(20),
      I5 => test_duty_cycle10(21),
      O => \LED_OBUF[6]_inst_i_4_n_0\
    );
\LED_OBUF[6]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle10(24),
      I1 => test_duty_cycle10(25),
      I2 => test_duty_cycle10(22),
      I3 => \LED_OBUF[6]_inst_i_6_n_0\,
      I4 => test_duty_cycle10(26),
      I5 => test_duty_cycle10(27),
      O => \LED_OBUF[6]_inst_i_5_n_0\
    );
\LED_OBUF[6]_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle10(28),
      I1 => test_duty_cycle10(29),
      O => \LED_OBUF[6]_inst_i_6_n_0\
    );
\LED_on0_carry__0_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(2),
      I1 => test_duty_cycle10(14),
      I2 => test_duty_cycle10(15),
      I3 => \LED_on0_carry__1\(1),
      O => \count_reg[15]\(3)
    );
\LED_on0_carry__0_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(0),
      I1 => test_duty_cycle10(12),
      I2 => test_duty_cycle10(13),
      I3 => \LED_on0_carry__0_0\(3),
      O => \count_reg[15]\(2)
    );
\LED_on0_carry__0_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(2),
      I1 => test_duty_cycle10(10),
      I2 => test_duty_cycle10(11),
      I3 => \LED_on0_carry__0_0\(1),
      O => \count_reg[15]\(1)
    );
\LED_on0_carry__0_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(0),
      I1 => test_duty_cycle10(8),
      I2 => test_duty_cycle10(9),
      I3 => \LED_on0_carry__0\(3),
      O => \count_reg[15]\(0)
    );
\LED_on0_carry__0_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle10(15),
      I1 => test_duty_cycle10(14),
      I2 => \LED_on0_carry__1\(2),
      I3 => \LED_on0_carry__1\(1),
      O => \duty_cycle_reg[15]_0\(3)
    );
\LED_on0_carry__0_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle10(13),
      I1 => test_duty_cycle10(12),
      I2 => \LED_on0_carry__1\(0),
      I3 => \LED_on0_carry__0_0\(3),
      O => \duty_cycle_reg[15]_0\(2)
    );
\LED_on0_carry__0_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle10(11),
      I1 => test_duty_cycle10(10),
      I2 => \LED_on0_carry__0_0\(2),
      I3 => \LED_on0_carry__0_0\(1),
      O => \duty_cycle_reg[15]_0\(1)
    );
\LED_on0_carry__0_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle10(9),
      I1 => test_duty_cycle10(8),
      I2 => \LED_on0_carry__0_0\(0),
      I3 => \LED_on0_carry__0\(3),
      O => \duty_cycle_reg[15]_0\(0)
    );
\LED_on0_carry__1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(2),
      I1 => test_duty_cycle10(22),
      I2 => test_duty_cycle10(23),
      I3 => \LED_on0_carry__2\(1),
      O => \count_reg[23]\(3)
    );
\LED_on0_carry__1_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(0),
      I1 => test_duty_cycle10(20),
      I2 => test_duty_cycle10(21),
      I3 => \LED_on0_carry__1_0\(3),
      O => \count_reg[23]\(2)
    );
\LED_on0_carry__1_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(2),
      I1 => test_duty_cycle10(18),
      I2 => test_duty_cycle10(19),
      I3 => \LED_on0_carry__1_0\(1),
      O => \count_reg[23]\(1)
    );
\LED_on0_carry__1_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(0),
      I1 => test_duty_cycle10(16),
      I2 => test_duty_cycle10(17),
      I3 => \LED_on0_carry__1\(3),
      O => \count_reg[23]\(0)
    );
\LED_on0_carry__1_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle10(23),
      I1 => test_duty_cycle10(22),
      I2 => \LED_on0_carry__2\(2),
      I3 => \LED_on0_carry__2\(1),
      O => \duty_cycle_reg[23]_0\(3)
    );
\LED_on0_carry__1_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle10(21),
      I1 => test_duty_cycle10(20),
      I2 => \LED_on0_carry__2\(0),
      I3 => \LED_on0_carry__1_0\(3),
      O => \duty_cycle_reg[23]_0\(2)
    );
\LED_on0_carry__1_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle10(19),
      I1 => test_duty_cycle10(18),
      I2 => \LED_on0_carry__1_0\(2),
      I3 => \LED_on0_carry__1_0\(1),
      O => \duty_cycle_reg[23]_0\(1)
    );
\LED_on0_carry__1_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle10(17),
      I1 => test_duty_cycle10(16),
      I2 => \LED_on0_carry__1_0\(0),
      I3 => \LED_on0_carry__1\(3),
      O => \duty_cycle_reg[23]_0\(0)
    );
\LED_on0_carry__2_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => test_duty_cycle10(31),
      I1 => test_duty_cycle10(30),
      I2 => \LED_on0_carry__2_1\(2),
      I3 => \LED_on0_carry__2_1\(1),
      O => \duty_cycle_reg[31]_0\(3)
    );
\LED_on0_carry__2_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(0),
      I1 => test_duty_cycle10(28),
      I2 => test_duty_cycle10(29),
      I3 => \LED_on0_carry__2_0\(3),
      O => \duty_cycle_reg[31]_0\(2)
    );
\LED_on0_carry__2_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(2),
      I1 => test_duty_cycle10(26),
      I2 => test_duty_cycle10(27),
      I3 => \LED_on0_carry__2_0\(1),
      O => \duty_cycle_reg[31]_0\(1)
    );
\LED_on0_carry__2_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(0),
      I1 => test_duty_cycle10(24),
      I2 => test_duty_cycle10(25),
      I3 => \LED_on0_carry__2\(3),
      O => \duty_cycle_reg[31]_0\(0)
    );
\LED_on0_carry__2_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(2),
      I1 => \LED_on0_carry__2_1\(1),
      I2 => test_duty_cycle10(31),
      I3 => test_duty_cycle10(30),
      O => \count_reg[31]\(3)
    );
\LED_on0_carry__2_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle10(29),
      I1 => test_duty_cycle10(28),
      I2 => \LED_on0_carry__2_1\(0),
      I3 => \LED_on0_carry__2_0\(3),
      O => \count_reg[31]\(2)
    );
\LED_on0_carry__2_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle10(27),
      I1 => test_duty_cycle10(26),
      I2 => \LED_on0_carry__2_0\(2),
      I3 => \LED_on0_carry__2_0\(1),
      O => \count_reg[31]\(1)
    );
\LED_on0_carry__2_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle10(25),
      I1 => test_duty_cycle10(24),
      I2 => \LED_on0_carry__2_0\(0),
      I3 => \LED_on0_carry__2\(3),
      O => \count_reg[31]\(0)
    );
\LED_on0_carry_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle10(6),
      I3 => test_duty_cycle10(7),
      O => DI(3)
    );
\LED_on0_carry_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle10(4),
      I3 => test_duty_cycle10(5),
      O => DI(2)
    );
\LED_on0_carry_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle10(2),
      I3 => test_duty_cycle10(3),
      O => DI(1)
    );
\LED_on0_carry_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle10(0),
      I3 => test_duty_cycle10(1),
      O => DI(0)
    );
\LED_on0_carry_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle10(6),
      I3 => test_duty_cycle10(7),
      O => S(3)
    );
\LED_on0_carry_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle10(4),
      I3 => test_duty_cycle10(5),
      O => S(2)
    );
\LED_on0_carry_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle10(2),
      I3 => test_duty_cycle10(3),
      O => S(1)
    );
\LED_on0_carry_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle10(0),
      I3 => test_duty_cycle10(1),
      O => S(0)
    );
\duty_cycle[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__8_n_0\,
      I1 => \duty_cycle[31]_i_5__8_n_0\,
      I2 => \duty_cycle[31]_i_6__8_n_0\,
      I3 => test_duty_cycle10(31),
      I4 => \duty_cycle[31]_i_7__8_n_0\,
      I5 => test_duty_cycle10(0),
      O => \duty_cycle[0]_i_1__8_n_0\
    );
\duty_cycle[31]_i_10__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => test_count_reg(5),
      I1 => test_count_reg(4),
      I2 => test_count_reg(30),
      I3 => test_count_reg(31),
      I4 => \duty_cycle[31]_i_15__8_n_0\,
      O => \duty_cycle[31]_i_10__8_n_0\
    );
\duty_cycle[31]_i_11__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_16__8_n_0\,
      I1 => test_count_reg(20),
      I2 => test_count_reg(18),
      I3 => test_count_reg(16),
      I4 => test_count_reg(15),
      I5 => \duty_cycle[31]_i_17__8_n_0\,
      O => \duty_cycle[31]_i_11__8_n_0\
    );
\duty_cycle[31]_i_12__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle10(20),
      I1 => test_duty_cycle10(21),
      I2 => test_duty_cycle10(30),
      I3 => test_duty_cycle10(22),
      I4 => \duty_cycle[31]_i_18__8_n_0\,
      I5 => \duty_cycle[31]_i_19__8_n_0\,
      O => \duty_cycle[31]_i_12__8_n_0\
    );
\duty_cycle[31]_i_13__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle10(17),
      I1 => test_duty_cycle10(16),
      I2 => test_duty_cycle10(19),
      I3 => test_duty_cycle10(18),
      O => \duty_cycle[31]_i_13__8_n_0\
    );
\duty_cycle[31]_i_14__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle10(24),
      I1 => test_duty_cycle10(25),
      O => \duty_cycle[31]_i_14__8_n_0\
    );
\duty_cycle[31]_i_15__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => test_count_reg(1),
      I1 => test_count_reg(0),
      I2 => test_count_reg(3),
      I3 => test_count_reg(2),
      O => \duty_cycle[31]_i_15__8_n_0\
    );
\duty_cycle[31]_i_16__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => test_count_reg(12),
      I1 => test_count_reg(17),
      I2 => test_count_reg(14),
      I3 => test_count_reg(13),
      O => \duty_cycle[31]_i_16__8_n_0\
    );
\duty_cycle[31]_i_17__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => test_count_reg(21),
      I1 => test_count_reg(23),
      I2 => test_count_reg(19),
      I3 => test_count_reg(22),
      O => \duty_cycle[31]_i_17__8_n_0\
    );
\duty_cycle[31]_i_18__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle10(2),
      I1 => test_duty_cycle10(3),
      O => \duty_cycle[31]_i_18__8_n_0\
    );
\duty_cycle[31]_i_19__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle10(4),
      I1 => test_duty_cycle10(5),
      O => \duty_cycle[31]_i_19__8_n_0\
    );
\duty_cycle[31]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \duty_cycle[31]_i_2__8_n_0\,
      I1 => \duty_cycle[31]_i_4__8_n_0\,
      I2 => \duty_cycle[31]_i_5__8_n_0\,
      I3 => \duty_cycle[31]_i_6__8_n_0\,
      I4 => test_duty_cycle10(31),
      I5 => \duty_cycle[31]_i_7__8_n_0\,
      O => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle[31]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \duty_cycle[31]_i_8__8_n_0\,
      I1 => \duty_cycle[31]_i_9__8_n_0\,
      I2 => \duty_cycle[31]_i_10__8_n_0\,
      I3 => test_count_reg(8),
      I4 => test_count_reg(6),
      I5 => \duty_cycle[31]_i_11__8_n_0\,
      O => \duty_cycle[31]_i_2__8_n_0\
    );
\duty_cycle[31]_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle10(9),
      I1 => test_duty_cycle10(8),
      I2 => test_duty_cycle10(11),
      I3 => test_duty_cycle10(10),
      O => \duty_cycle[31]_i_4__8_n_0\
    );
\duty_cycle[31]_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_12__8_n_0\,
      I1 => \duty_cycle[31]_i_13__8_n_0\,
      I2 => test_duty_cycle10(1),
      I3 => test_duty_cycle10(0),
      I4 => test_duty_cycle10(7),
      I5 => test_duty_cycle10(6),
      O => \duty_cycle[31]_i_5__8_n_0\
    );
\duty_cycle[31]_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle10(26),
      I1 => test_duty_cycle10(27),
      I2 => test_duty_cycle10(28),
      I3 => test_duty_cycle10(29),
      I4 => \duty_cycle[31]_i_14__8_n_0\,
      I5 => test_duty_cycle10(23),
      O => \duty_cycle[31]_i_6__8_n_0\
    );
\duty_cycle[31]_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle10(13),
      I1 => test_duty_cycle10(12),
      I2 => test_duty_cycle10(15),
      I3 => test_duty_cycle10(14),
      O => \duty_cycle[31]_i_7__8_n_0\
    );
\duty_cycle[31]_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => test_count_reg(26),
      I1 => test_count_reg(27),
      I2 => test_count_reg(24),
      I3 => test_count_reg(25),
      I4 => test_count_reg(29),
      I5 => test_count_reg(28),
      O => \duty_cycle[31]_i_8__8_n_0\
    );
\duty_cycle[31]_i_9__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => test_count_reg(10),
      I1 => test_count_reg(9),
      I2 => test_count_reg(7),
      I3 => test_count_reg(11),
      O => \duty_cycle[31]_i_9__8_n_0\
    );
\duty_cycle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle[0]_i_1__8_n_0\,
      Q => test_duty_cycle10(0),
      R => '0'
    );
\duty_cycle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[12]_i_1__8_n_6\,
      Q => test_duty_cycle10(10),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[12]_i_1__8_n_5\,
      Q => test_duty_cycle10(11),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[12]_i_1__8_n_4\,
      Q => test_duty_cycle10(12),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[12]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[8]_i_1__8_n_0\,
      CO(3) => \duty_cycle_reg[12]_i_1__8_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[12]_i_1__8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[12]_i_1__8_n_4\,
      O(2) => \duty_cycle_reg[12]_i_1__8_n_5\,
      O(1) => \duty_cycle_reg[12]_i_1__8_n_6\,
      O(0) => \duty_cycle_reg[12]_i_1__8_n_7\,
      S(3 downto 0) => test_duty_cycle10(12 downto 9)
    );
\duty_cycle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[16]_i_1__8_n_7\,
      Q => test_duty_cycle10(13),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[16]_i_1__8_n_6\,
      Q => test_duty_cycle10(14),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[16]_i_1__8_n_5\,
      Q => test_duty_cycle10(15),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[16]_i_1__8_n_4\,
      Q => test_duty_cycle10(16),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[16]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[12]_i_1__8_n_0\,
      CO(3) => \duty_cycle_reg[16]_i_1__8_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[16]_i_1__8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[16]_i_1__8_n_4\,
      O(2) => \duty_cycle_reg[16]_i_1__8_n_5\,
      O(1) => \duty_cycle_reg[16]_i_1__8_n_6\,
      O(0) => \duty_cycle_reg[16]_i_1__8_n_7\,
      S(3 downto 0) => test_duty_cycle10(16 downto 13)
    );
\duty_cycle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[20]_i_1__8_n_7\,
      Q => test_duty_cycle10(17),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[20]_i_1__8_n_6\,
      Q => test_duty_cycle10(18),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[20]_i_1__8_n_5\,
      Q => test_duty_cycle10(19),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[4]_i_1__8_n_7\,
      Q => test_duty_cycle10(1),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[20]_i_1__8_n_4\,
      Q => test_duty_cycle10(20),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[20]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[16]_i_1__8_n_0\,
      CO(3) => \duty_cycle_reg[20]_i_1__8_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[20]_i_1__8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[20]_i_1__8_n_4\,
      O(2) => \duty_cycle_reg[20]_i_1__8_n_5\,
      O(1) => \duty_cycle_reg[20]_i_1__8_n_6\,
      O(0) => \duty_cycle_reg[20]_i_1__8_n_7\,
      S(3 downto 0) => test_duty_cycle10(20 downto 17)
    );
\duty_cycle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[24]_i_1__8_n_7\,
      Q => test_duty_cycle10(21),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[24]_i_1__8_n_6\,
      Q => test_duty_cycle10(22),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[24]_i_1__8_n_5\,
      Q => test_duty_cycle10(23),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[24]_i_1__8_n_4\,
      Q => test_duty_cycle10(24),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[24]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[20]_i_1__8_n_0\,
      CO(3) => \duty_cycle_reg[24]_i_1__8_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[24]_i_1__8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[24]_i_1__8_n_4\,
      O(2) => \duty_cycle_reg[24]_i_1__8_n_5\,
      O(1) => \duty_cycle_reg[24]_i_1__8_n_6\,
      O(0) => \duty_cycle_reg[24]_i_1__8_n_7\,
      S(3 downto 0) => test_duty_cycle10(24 downto 21)
    );
\duty_cycle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[28]_i_1__8_n_7\,
      Q => test_duty_cycle10(25),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[28]_i_1__8_n_6\,
      Q => test_duty_cycle10(26),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[28]_i_1__8_n_5\,
      Q => test_duty_cycle10(27),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[28]_i_1__8_n_4\,
      Q => test_duty_cycle10(28),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[28]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[24]_i_1__8_n_0\,
      CO(3) => \duty_cycle_reg[28]_i_1__8_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[28]_i_1__8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[28]_i_1__8_n_4\,
      O(2) => \duty_cycle_reg[28]_i_1__8_n_5\,
      O(1) => \duty_cycle_reg[28]_i_1__8_n_6\,
      O(0) => \duty_cycle_reg[28]_i_1__8_n_7\,
      S(3 downto 0) => test_duty_cycle10(28 downto 25)
    );
\duty_cycle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[31]_i_3__8_n_7\,
      Q => test_duty_cycle10(29),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[4]_i_1__8_n_6\,
      Q => test_duty_cycle10(2),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[31]_i_3__8_n_6\,
      Q => test_duty_cycle10(30),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[31]_i_3__8_n_5\,
      Q => test_duty_cycle10(31),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[31]_i_3__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[28]_i_1__8_n_0\,
      CO(3 downto 0) => \NLW_duty_cycle_reg[31]_i_3__8_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_duty_cycle_reg[31]_i_3__8_O_UNCONNECTED\(3),
      O(2) => \duty_cycle_reg[31]_i_3__8_n_5\,
      O(1) => \duty_cycle_reg[31]_i_3__8_n_6\,
      O(0) => \duty_cycle_reg[31]_i_3__8_n_7\,
      S(3) => '0',
      S(2 downto 0) => test_duty_cycle10(31 downto 29)
    );
\duty_cycle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[4]_i_1__8_n_5\,
      Q => test_duty_cycle10(3),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[4]_i_1__8_n_4\,
      Q => test_duty_cycle10(4),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[4]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \duty_cycle_reg[4]_i_1__8_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[4]_i_1__8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => test_duty_cycle10(0),
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[4]_i_1__8_n_4\,
      O(2) => \duty_cycle_reg[4]_i_1__8_n_5\,
      O(1) => \duty_cycle_reg[4]_i_1__8_n_6\,
      O(0) => \duty_cycle_reg[4]_i_1__8_n_7\,
      S(3 downto 0) => test_duty_cycle10(4 downto 1)
    );
\duty_cycle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[8]_i_1__8_n_7\,
      Q => test_duty_cycle10(5),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[8]_i_1__8_n_6\,
      Q => test_duty_cycle10(6),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[8]_i_1__8_n_5\,
      Q => test_duty_cycle10(7),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[8]_i_1__8_n_4\,
      Q => test_duty_cycle10(8),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\duty_cycle_reg[8]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[4]_i_1__8_n_0\,
      CO(3) => \duty_cycle_reg[8]_i_1__8_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[8]_i_1__8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[8]_i_1__8_n_4\,
      O(2) => \duty_cycle_reg[8]_i_1__8_n_5\,
      O(1) => \duty_cycle_reg[8]_i_1__8_n_6\,
      O(0) => \duty_cycle_reg[8]_i_1__8_n_7\,
      S(3 downto 0) => test_duty_cycle10(8 downto 5)
    );
\duty_cycle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__8_n_0\,
      D => \duty_cycle_reg[12]_i_1__8_n_7\,
      Q => test_duty_cycle10(9),
      R => \duty_cycle[31]_i_1__8_n_0\
    );
\test_count[0]_i_2__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_count_reg(0),
      O => \test_count[0]_i_2__11_n_0\
    );
\test_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__8_n_7\,
      Q => test_count_reg(0),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[0]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \test_count_reg[0]_i_1__8_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[0]_i_1__8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \test_count_reg[0]_i_1__8_n_4\,
      O(2) => \test_count_reg[0]_i_1__8_n_5\,
      O(1) => \test_count_reg[0]_i_1__8_n_6\,
      O(0) => \test_count_reg[0]_i_1__8_n_7\,
      S(3 downto 1) => test_count_reg(3 downto 1),
      S(0) => \test_count[0]_i_2__11_n_0\
    );
\test_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__8_n_5\,
      Q => test_count_reg(10),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__8_n_4\,
      Q => test_count_reg(11),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__8_n_7\,
      Q => test_count_reg(12),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[12]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[8]_i_1__8_n_0\,
      CO(3) => \test_count_reg[12]_i_1__8_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[12]_i_1__8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[12]_i_1__8_n_4\,
      O(2) => \test_count_reg[12]_i_1__8_n_5\,
      O(1) => \test_count_reg[12]_i_1__8_n_6\,
      O(0) => \test_count_reg[12]_i_1__8_n_7\,
      S(3 downto 0) => test_count_reg(15 downto 12)
    );
\test_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__8_n_6\,
      Q => test_count_reg(13),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__8_n_5\,
      Q => test_count_reg(14),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__8_n_4\,
      Q => test_count_reg(15),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__8_n_7\,
      Q => test_count_reg(16),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[16]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[12]_i_1__8_n_0\,
      CO(3) => \test_count_reg[16]_i_1__8_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[16]_i_1__8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[16]_i_1__8_n_4\,
      O(2) => \test_count_reg[16]_i_1__8_n_5\,
      O(1) => \test_count_reg[16]_i_1__8_n_6\,
      O(0) => \test_count_reg[16]_i_1__8_n_7\,
      S(3 downto 0) => test_count_reg(19 downto 16)
    );
\test_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__8_n_6\,
      Q => test_count_reg(17),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__8_n_5\,
      Q => test_count_reg(18),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__8_n_4\,
      Q => test_count_reg(19),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__8_n_6\,
      Q => test_count_reg(1),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__8_n_7\,
      Q => test_count_reg(20),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[20]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[16]_i_1__8_n_0\,
      CO(3) => \test_count_reg[20]_i_1__8_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[20]_i_1__8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[20]_i_1__8_n_4\,
      O(2) => \test_count_reg[20]_i_1__8_n_5\,
      O(1) => \test_count_reg[20]_i_1__8_n_6\,
      O(0) => \test_count_reg[20]_i_1__8_n_7\,
      S(3 downto 0) => test_count_reg(23 downto 20)
    );
\test_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__8_n_6\,
      Q => test_count_reg(21),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__8_n_5\,
      Q => test_count_reg(22),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__8_n_4\,
      Q => test_count_reg(23),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__8_n_7\,
      Q => test_count_reg(24),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[24]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[20]_i_1__8_n_0\,
      CO(3) => \test_count_reg[24]_i_1__8_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[24]_i_1__8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[24]_i_1__8_n_4\,
      O(2) => \test_count_reg[24]_i_1__8_n_5\,
      O(1) => \test_count_reg[24]_i_1__8_n_6\,
      O(0) => \test_count_reg[24]_i_1__8_n_7\,
      S(3 downto 0) => test_count_reg(27 downto 24)
    );
\test_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__8_n_6\,
      Q => test_count_reg(25),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__8_n_5\,
      Q => test_count_reg(26),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__8_n_4\,
      Q => test_count_reg(27),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__8_n_7\,
      Q => test_count_reg(28),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[28]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[24]_i_1__8_n_0\,
      CO(3 downto 0) => \NLW_test_count_reg[28]_i_1__8_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[28]_i_1__8_n_4\,
      O(2) => \test_count_reg[28]_i_1__8_n_5\,
      O(1) => \test_count_reg[28]_i_1__8_n_6\,
      O(0) => \test_count_reg[28]_i_1__8_n_7\,
      S(3 downto 0) => test_count_reg(31 downto 28)
    );
\test_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__8_n_6\,
      Q => test_count_reg(29),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__8_n_5\,
      Q => test_count_reg(2),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__8_n_5\,
      Q => test_count_reg(30),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__8_n_4\,
      Q => test_count_reg(31),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__8_n_4\,
      Q => test_count_reg(3),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__8_n_7\,
      Q => test_count_reg(4),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[4]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[0]_i_1__8_n_0\,
      CO(3) => \test_count_reg[4]_i_1__8_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[4]_i_1__8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[4]_i_1__8_n_4\,
      O(2) => \test_count_reg[4]_i_1__8_n_5\,
      O(1) => \test_count_reg[4]_i_1__8_n_6\,
      O(0) => \test_count_reg[4]_i_1__8_n_7\,
      S(3 downto 0) => test_count_reg(7 downto 4)
    );
\test_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__8_n_6\,
      Q => test_count_reg(5),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__8_n_5\,
      Q => test_count_reg(6),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__8_n_4\,
      Q => test_count_reg(7),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__8_n_7\,
      Q => test_count_reg(8),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
\test_count_reg[8]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[4]_i_1__8_n_0\,
      CO(3) => \test_count_reg[8]_i_1__8_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[8]_i_1__8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[8]_i_1__8_n_4\,
      O(2) => \test_count_reg[8]_i_1__8_n_5\,
      O(1) => \test_count_reg[8]_i_1__8_n_6\,
      O(0) => \test_count_reg[8]_i_1__8_n_7\,
      S(3 downto 0) => test_count_reg(11 downto 8)
    );
\test_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__8_n_6\,
      Q => test_count_reg(9),
      R => \duty_cycle[31]_i_2__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Test_Counter_1 is
  port (
    LED_OBUF : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LED[5]\ : in STD_LOGIC;
    LED_on0_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED_on0_carry_0 : in STD_LOGIC;
    \LED_on0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Test_Counter_1 : entity is "Test_Counter";
end Test_Counter_1;

architecture STRUCTURE of Test_Counter_1 is
  signal \LED_OBUF[5]_inst_i_2_n_0\ : STD_LOGIC;
  signal \LED_OBUF[5]_inst_i_3_n_0\ : STD_LOGIC;
  signal \LED_OBUF[5]_inst_i_4_n_0\ : STD_LOGIC;
  signal \LED_OBUF[5]_inst_i_5_n_0\ : STD_LOGIC;
  signal \LED_OBUF[5]_inst_i_6_n_0\ : STD_LOGIC;
  signal \duty_cycle[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_10__9_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_11__9_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_12__9_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_13__9_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_14__9_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_15__9_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_16__9_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_17__9_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_18__9_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_19__9_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_1__9_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_2__9_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_4__9_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_5__9_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_6__9_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_7__9_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_8__9_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_9__9_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__9_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__9_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__9_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__9_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__9_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__9_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__9_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__9_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__9_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__9_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__9_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__9_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__9_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__9_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__9_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__9_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__9_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__9_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__9_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__9_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__9_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__9_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__9_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__9_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__9_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__9_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__9_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__9_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__9_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__9_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__9_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__9_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__9_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__9_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__9_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__9_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__9_n_7\ : STD_LOGIC;
  signal \test_count[0]_i_2__3_n_0\ : STD_LOGIC;
  signal test_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \test_count_reg[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__9_n_4\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__9_n_5\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__9_n_6\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__9_n_7\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__9_n_0\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__9_n_4\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__9_n_5\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__9_n_6\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__9_n_7\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__9_n_0\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__9_n_4\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__9_n_5\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__9_n_6\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__9_n_7\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__9_n_0\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__9_n_4\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__9_n_5\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__9_n_6\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__9_n_7\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__9_n_0\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__9_n_4\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__9_n_5\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__9_n_6\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__9_n_7\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__9_n_4\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__9_n_5\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__9_n_6\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__9_n_7\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__9_n_4\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__9_n_5\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__9_n_6\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__9_n_7\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__9_n_0\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__9_n_4\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__9_n_5\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__9_n_6\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__9_n_7\ : STD_LOGIC;
  signal test_duty_cycle11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_duty_cycle_reg[12]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[16]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[20]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[24]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[28]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_duty_cycle_reg[4]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[8]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[0]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[12]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[16]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[20]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[24]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[28]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_test_count_reg[4]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[8]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \duty_cycle_reg[12]_i_1__9\ : label is 35;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \duty_cycle_reg[12]_i_1__9\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[16]_i_1__9\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[16]_i_1__9\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[20]_i_1__9\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[20]_i_1__9\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[24]_i_1__9\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[24]_i_1__9\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[28]_i_1__9\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[28]_i_1__9\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[31]_i_3__9\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[31]_i_3__9\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[4]_i_1__9\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[4]_i_1__9\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[8]_i_1__9\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[8]_i_1__9\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[0]_i_1__9\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[0]_i_1__9\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[12]_i_1__9\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[12]_i_1__9\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[16]_i_1__9\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[16]_i_1__9\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[20]_i_1__9\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[20]_i_1__9\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[24]_i_1__9\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[24]_i_1__9\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[28]_i_1__9\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[28]_i_1__9\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[4]_i_1__9\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[4]_i_1__9\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[8]_i_1__9\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[8]_i_1__9\ : label is "SWEEP";
begin
\LED_OBUF[5]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => \LED_OBUF[5]_inst_i_2_n_0\,
      I1 => \LED_OBUF[5]_inst_i_3_n_0\,
      I2 => CO(0),
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => \LED[5]\,
      O => LED_OBUF(0)
    );
\LED_OBUF[5]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__9_n_0\,
      I1 => test_duty_cycle11(7),
      I2 => test_duty_cycle11(6),
      I3 => \LED_OBUF[5]_inst_i_4_n_0\,
      I4 => \LED_OBUF[5]_inst_i_5_n_0\,
      I5 => \duty_cycle[31]_i_7__9_n_0\,
      O => \LED_OBUF[5]_inst_i_2_n_0\
    );
\LED_OBUF[5]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle11(5),
      I1 => test_duty_cycle11(4),
      I2 => test_duty_cycle11(3),
      I3 => test_duty_cycle11(2),
      I4 => test_duty_cycle11(0),
      I5 => test_duty_cycle11(1),
      O => \LED_OBUF[5]_inst_i_3_n_0\
    );
\LED_OBUF[5]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_13__9_n_0\,
      I1 => test_duty_cycle11(30),
      I2 => test_duty_cycle11(31),
      I3 => test_duty_cycle11(23),
      I4 => test_duty_cycle11(20),
      I5 => test_duty_cycle11(21),
      O => \LED_OBUF[5]_inst_i_4_n_0\
    );
\LED_OBUF[5]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle11(24),
      I1 => test_duty_cycle11(25),
      I2 => test_duty_cycle11(22),
      I3 => \LED_OBUF[5]_inst_i_6_n_0\,
      I4 => test_duty_cycle11(26),
      I5 => test_duty_cycle11(27),
      O => \LED_OBUF[5]_inst_i_5_n_0\
    );
\LED_OBUF[5]_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle11(28),
      I1 => test_duty_cycle11(29),
      O => \LED_OBUF[5]_inst_i_6_n_0\
    );
\LED_on0_carry__0_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(2),
      I1 => test_duty_cycle11(14),
      I2 => test_duty_cycle11(15),
      I3 => \LED_on0_carry__1\(1),
      O => \count_reg[15]\(3)
    );
\LED_on0_carry__0_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(0),
      I1 => test_duty_cycle11(12),
      I2 => test_duty_cycle11(13),
      I3 => \LED_on0_carry__0_0\(3),
      O => \count_reg[15]\(2)
    );
\LED_on0_carry__0_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(2),
      I1 => test_duty_cycle11(10),
      I2 => test_duty_cycle11(11),
      I3 => \LED_on0_carry__0_0\(1),
      O => \count_reg[15]\(1)
    );
\LED_on0_carry__0_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(0),
      I1 => test_duty_cycle11(8),
      I2 => test_duty_cycle11(9),
      I3 => \LED_on0_carry__0\(3),
      O => \count_reg[15]\(0)
    );
\LED_on0_carry__0_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle11(15),
      I1 => test_duty_cycle11(14),
      I2 => \LED_on0_carry__1\(2),
      I3 => \LED_on0_carry__1\(1),
      O => \duty_cycle_reg[15]_0\(3)
    );
\LED_on0_carry__0_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle11(13),
      I1 => test_duty_cycle11(12),
      I2 => \LED_on0_carry__1\(0),
      I3 => \LED_on0_carry__0_0\(3),
      O => \duty_cycle_reg[15]_0\(2)
    );
\LED_on0_carry__0_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle11(11),
      I1 => test_duty_cycle11(10),
      I2 => \LED_on0_carry__0_0\(2),
      I3 => \LED_on0_carry__0_0\(1),
      O => \duty_cycle_reg[15]_0\(1)
    );
\LED_on0_carry__0_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle11(9),
      I1 => test_duty_cycle11(8),
      I2 => \LED_on0_carry__0_0\(0),
      I3 => \LED_on0_carry__0\(3),
      O => \duty_cycle_reg[15]_0\(0)
    );
\LED_on0_carry__1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(2),
      I1 => test_duty_cycle11(22),
      I2 => test_duty_cycle11(23),
      I3 => \LED_on0_carry__2\(1),
      O => \count_reg[23]\(3)
    );
\LED_on0_carry__1_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(0),
      I1 => test_duty_cycle11(20),
      I2 => test_duty_cycle11(21),
      I3 => \LED_on0_carry__1_0\(3),
      O => \count_reg[23]\(2)
    );
\LED_on0_carry__1_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(2),
      I1 => test_duty_cycle11(18),
      I2 => test_duty_cycle11(19),
      I3 => \LED_on0_carry__1_0\(1),
      O => \count_reg[23]\(1)
    );
\LED_on0_carry__1_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(0),
      I1 => test_duty_cycle11(16),
      I2 => test_duty_cycle11(17),
      I3 => \LED_on0_carry__1\(3),
      O => \count_reg[23]\(0)
    );
\LED_on0_carry__1_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle11(23),
      I1 => test_duty_cycle11(22),
      I2 => \LED_on0_carry__2\(2),
      I3 => \LED_on0_carry__2\(1),
      O => \duty_cycle_reg[23]_0\(3)
    );
\LED_on0_carry__1_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle11(21),
      I1 => test_duty_cycle11(20),
      I2 => \LED_on0_carry__2\(0),
      I3 => \LED_on0_carry__1_0\(3),
      O => \duty_cycle_reg[23]_0\(2)
    );
\LED_on0_carry__1_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle11(19),
      I1 => test_duty_cycle11(18),
      I2 => \LED_on0_carry__1_0\(2),
      I3 => \LED_on0_carry__1_0\(1),
      O => \duty_cycle_reg[23]_0\(1)
    );
\LED_on0_carry__1_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle11(17),
      I1 => test_duty_cycle11(16),
      I2 => \LED_on0_carry__1_0\(0),
      I3 => \LED_on0_carry__1\(3),
      O => \duty_cycle_reg[23]_0\(0)
    );
\LED_on0_carry__2_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => test_duty_cycle11(31),
      I1 => test_duty_cycle11(30),
      I2 => \LED_on0_carry__2_1\(2),
      I3 => \LED_on0_carry__2_1\(1),
      O => \duty_cycle_reg[31]_0\(3)
    );
\LED_on0_carry__2_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(0),
      I1 => test_duty_cycle11(28),
      I2 => test_duty_cycle11(29),
      I3 => \LED_on0_carry__2_0\(3),
      O => \duty_cycle_reg[31]_0\(2)
    );
\LED_on0_carry__2_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(2),
      I1 => test_duty_cycle11(26),
      I2 => test_duty_cycle11(27),
      I3 => \LED_on0_carry__2_0\(1),
      O => \duty_cycle_reg[31]_0\(1)
    );
\LED_on0_carry__2_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(0),
      I1 => test_duty_cycle11(24),
      I2 => test_duty_cycle11(25),
      I3 => \LED_on0_carry__2\(3),
      O => \duty_cycle_reg[31]_0\(0)
    );
\LED_on0_carry__2_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(2),
      I1 => \LED_on0_carry__2_1\(1),
      I2 => test_duty_cycle11(31),
      I3 => test_duty_cycle11(30),
      O => \count_reg[31]\(3)
    );
\LED_on0_carry__2_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle11(29),
      I1 => test_duty_cycle11(28),
      I2 => \LED_on0_carry__2_1\(0),
      I3 => \LED_on0_carry__2_0\(3),
      O => \count_reg[31]\(2)
    );
\LED_on0_carry__2_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle11(27),
      I1 => test_duty_cycle11(26),
      I2 => \LED_on0_carry__2_0\(2),
      I3 => \LED_on0_carry__2_0\(1),
      O => \count_reg[31]\(1)
    );
\LED_on0_carry__2_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle11(25),
      I1 => test_duty_cycle11(24),
      I2 => \LED_on0_carry__2_0\(0),
      I3 => \LED_on0_carry__2\(3),
      O => \count_reg[31]\(0)
    );
\LED_on0_carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle11(6),
      I3 => test_duty_cycle11(7),
      O => DI(3)
    );
\LED_on0_carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle11(4),
      I3 => test_duty_cycle11(5),
      O => DI(2)
    );
\LED_on0_carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle11(2),
      I3 => test_duty_cycle11(3),
      O => DI(1)
    );
\LED_on0_carry_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle11(0),
      I3 => test_duty_cycle11(1),
      O => DI(0)
    );
\LED_on0_carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle11(6),
      I3 => test_duty_cycle11(7),
      O => S(3)
    );
\LED_on0_carry_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle11(4),
      I3 => test_duty_cycle11(5),
      O => S(2)
    );
\LED_on0_carry_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle11(2),
      I3 => test_duty_cycle11(3),
      O => S(1)
    );
\LED_on0_carry_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle11(0),
      I3 => test_duty_cycle11(1),
      O => S(0)
    );
\duty_cycle[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__9_n_0\,
      I1 => \duty_cycle[31]_i_5__9_n_0\,
      I2 => \duty_cycle[31]_i_6__9_n_0\,
      I3 => test_duty_cycle11(31),
      I4 => \duty_cycle[31]_i_7__9_n_0\,
      I5 => test_duty_cycle11(0),
      O => \duty_cycle[0]_i_1__9_n_0\
    );
\duty_cycle[31]_i_10__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => test_count_reg(4),
      I1 => test_count_reg(5),
      I2 => test_count_reg(30),
      I3 => test_count_reg(31),
      I4 => \duty_cycle[31]_i_15__9_n_0\,
      O => \duty_cycle[31]_i_10__9_n_0\
    );
\duty_cycle[31]_i_11__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_16__9_n_0\,
      I1 => test_count_reg(18),
      I2 => test_count_reg(19),
      I3 => test_count_reg(16),
      I4 => test_count_reg(15),
      I5 => \duty_cycle[31]_i_17__9_n_0\,
      O => \duty_cycle[31]_i_11__9_n_0\
    );
\duty_cycle[31]_i_12__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle11(20),
      I1 => test_duty_cycle11(21),
      I2 => test_duty_cycle11(30),
      I3 => test_duty_cycle11(22),
      I4 => \duty_cycle[31]_i_18__9_n_0\,
      I5 => \duty_cycle[31]_i_19__9_n_0\,
      O => \duty_cycle[31]_i_12__9_n_0\
    );
\duty_cycle[31]_i_13__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle11(17),
      I1 => test_duty_cycle11(16),
      I2 => test_duty_cycle11(19),
      I3 => test_duty_cycle11(18),
      O => \duty_cycle[31]_i_13__9_n_0\
    );
\duty_cycle[31]_i_14__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle11(24),
      I1 => test_duty_cycle11(25),
      O => \duty_cycle[31]_i_14__9_n_0\
    );
\duty_cycle[31]_i_15__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => test_count_reg(1),
      I1 => test_count_reg(0),
      I2 => test_count_reg(3),
      I3 => test_count_reg(2),
      O => \duty_cycle[31]_i_15__9_n_0\
    );
\duty_cycle[31]_i_16__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => test_count_reg(12),
      I1 => test_count_reg(17),
      I2 => test_count_reg(14),
      I3 => test_count_reg(13),
      O => \duty_cycle[31]_i_16__9_n_0\
    );
\duty_cycle[31]_i_17__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => test_count_reg(22),
      I1 => test_count_reg(23),
      I2 => test_count_reg(20),
      I3 => test_count_reg(21),
      O => \duty_cycle[31]_i_17__9_n_0\
    );
\duty_cycle[31]_i_18__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle11(2),
      I1 => test_duty_cycle11(3),
      O => \duty_cycle[31]_i_18__9_n_0\
    );
\duty_cycle[31]_i_19__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle11(4),
      I1 => test_duty_cycle11(5),
      O => \duty_cycle[31]_i_19__9_n_0\
    );
\duty_cycle[31]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \duty_cycle[31]_i_2__9_n_0\,
      I1 => \duty_cycle[31]_i_4__9_n_0\,
      I2 => \duty_cycle[31]_i_5__9_n_0\,
      I3 => \duty_cycle[31]_i_6__9_n_0\,
      I4 => test_duty_cycle11(31),
      I5 => \duty_cycle[31]_i_7__9_n_0\,
      O => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle[31]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \duty_cycle[31]_i_8__9_n_0\,
      I1 => \duty_cycle[31]_i_9__9_n_0\,
      I2 => \duty_cycle[31]_i_10__9_n_0\,
      I3 => test_count_reg(8),
      I4 => test_count_reg(7),
      I5 => \duty_cycle[31]_i_11__9_n_0\,
      O => \duty_cycle[31]_i_2__9_n_0\
    );
\duty_cycle[31]_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle11(9),
      I1 => test_duty_cycle11(8),
      I2 => test_duty_cycle11(11),
      I3 => test_duty_cycle11(10),
      O => \duty_cycle[31]_i_4__9_n_0\
    );
\duty_cycle[31]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_12__9_n_0\,
      I1 => \duty_cycle[31]_i_13__9_n_0\,
      I2 => test_duty_cycle11(1),
      I3 => test_duty_cycle11(0),
      I4 => test_duty_cycle11(7),
      I5 => test_duty_cycle11(6),
      O => \duty_cycle[31]_i_5__9_n_0\
    );
\duty_cycle[31]_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle11(26),
      I1 => test_duty_cycle11(27),
      I2 => test_duty_cycle11(28),
      I3 => test_duty_cycle11(29),
      I4 => \duty_cycle[31]_i_14__9_n_0\,
      I5 => test_duty_cycle11(23),
      O => \duty_cycle[31]_i_6__9_n_0\
    );
\duty_cycle[31]_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle11(13),
      I1 => test_duty_cycle11(12),
      I2 => test_duty_cycle11(15),
      I3 => test_duty_cycle11(14),
      O => \duty_cycle[31]_i_7__9_n_0\
    );
\duty_cycle[31]_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => test_count_reg(26),
      I1 => test_count_reg(27),
      I2 => test_count_reg(24),
      I3 => test_count_reg(25),
      I4 => test_count_reg(29),
      I5 => test_count_reg(28),
      O => \duty_cycle[31]_i_8__9_n_0\
    );
\duty_cycle[31]_i_9__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => test_count_reg(9),
      I1 => test_count_reg(11),
      I2 => test_count_reg(6),
      I3 => test_count_reg(10),
      O => \duty_cycle[31]_i_9__9_n_0\
    );
\duty_cycle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle[0]_i_1__9_n_0\,
      Q => test_duty_cycle11(0),
      R => '0'
    );
\duty_cycle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[12]_i_1__9_n_6\,
      Q => test_duty_cycle11(10),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[12]_i_1__9_n_5\,
      Q => test_duty_cycle11(11),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[12]_i_1__9_n_4\,
      Q => test_duty_cycle11(12),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[12]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[8]_i_1__9_n_0\,
      CO(3) => \duty_cycle_reg[12]_i_1__9_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[12]_i_1__9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[12]_i_1__9_n_4\,
      O(2) => \duty_cycle_reg[12]_i_1__9_n_5\,
      O(1) => \duty_cycle_reg[12]_i_1__9_n_6\,
      O(0) => \duty_cycle_reg[12]_i_1__9_n_7\,
      S(3 downto 0) => test_duty_cycle11(12 downto 9)
    );
\duty_cycle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[16]_i_1__9_n_7\,
      Q => test_duty_cycle11(13),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[16]_i_1__9_n_6\,
      Q => test_duty_cycle11(14),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[16]_i_1__9_n_5\,
      Q => test_duty_cycle11(15),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[16]_i_1__9_n_4\,
      Q => test_duty_cycle11(16),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[16]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[12]_i_1__9_n_0\,
      CO(3) => \duty_cycle_reg[16]_i_1__9_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[16]_i_1__9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[16]_i_1__9_n_4\,
      O(2) => \duty_cycle_reg[16]_i_1__9_n_5\,
      O(1) => \duty_cycle_reg[16]_i_1__9_n_6\,
      O(0) => \duty_cycle_reg[16]_i_1__9_n_7\,
      S(3 downto 0) => test_duty_cycle11(16 downto 13)
    );
\duty_cycle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[20]_i_1__9_n_7\,
      Q => test_duty_cycle11(17),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[20]_i_1__9_n_6\,
      Q => test_duty_cycle11(18),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[20]_i_1__9_n_5\,
      Q => test_duty_cycle11(19),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[4]_i_1__9_n_7\,
      Q => test_duty_cycle11(1),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[20]_i_1__9_n_4\,
      Q => test_duty_cycle11(20),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[20]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[16]_i_1__9_n_0\,
      CO(3) => \duty_cycle_reg[20]_i_1__9_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[20]_i_1__9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[20]_i_1__9_n_4\,
      O(2) => \duty_cycle_reg[20]_i_1__9_n_5\,
      O(1) => \duty_cycle_reg[20]_i_1__9_n_6\,
      O(0) => \duty_cycle_reg[20]_i_1__9_n_7\,
      S(3 downto 0) => test_duty_cycle11(20 downto 17)
    );
\duty_cycle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[24]_i_1__9_n_7\,
      Q => test_duty_cycle11(21),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[24]_i_1__9_n_6\,
      Q => test_duty_cycle11(22),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[24]_i_1__9_n_5\,
      Q => test_duty_cycle11(23),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[24]_i_1__9_n_4\,
      Q => test_duty_cycle11(24),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[24]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[20]_i_1__9_n_0\,
      CO(3) => \duty_cycle_reg[24]_i_1__9_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[24]_i_1__9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[24]_i_1__9_n_4\,
      O(2) => \duty_cycle_reg[24]_i_1__9_n_5\,
      O(1) => \duty_cycle_reg[24]_i_1__9_n_6\,
      O(0) => \duty_cycle_reg[24]_i_1__9_n_7\,
      S(3 downto 0) => test_duty_cycle11(24 downto 21)
    );
\duty_cycle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[28]_i_1__9_n_7\,
      Q => test_duty_cycle11(25),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[28]_i_1__9_n_6\,
      Q => test_duty_cycle11(26),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[28]_i_1__9_n_5\,
      Q => test_duty_cycle11(27),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[28]_i_1__9_n_4\,
      Q => test_duty_cycle11(28),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[28]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[24]_i_1__9_n_0\,
      CO(3) => \duty_cycle_reg[28]_i_1__9_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[28]_i_1__9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[28]_i_1__9_n_4\,
      O(2) => \duty_cycle_reg[28]_i_1__9_n_5\,
      O(1) => \duty_cycle_reg[28]_i_1__9_n_6\,
      O(0) => \duty_cycle_reg[28]_i_1__9_n_7\,
      S(3 downto 0) => test_duty_cycle11(28 downto 25)
    );
\duty_cycle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[31]_i_3__9_n_7\,
      Q => test_duty_cycle11(29),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[4]_i_1__9_n_6\,
      Q => test_duty_cycle11(2),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[31]_i_3__9_n_6\,
      Q => test_duty_cycle11(30),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[31]_i_3__9_n_5\,
      Q => test_duty_cycle11(31),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[31]_i_3__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[28]_i_1__9_n_0\,
      CO(3 downto 0) => \NLW_duty_cycle_reg[31]_i_3__9_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_duty_cycle_reg[31]_i_3__9_O_UNCONNECTED\(3),
      O(2) => \duty_cycle_reg[31]_i_3__9_n_5\,
      O(1) => \duty_cycle_reg[31]_i_3__9_n_6\,
      O(0) => \duty_cycle_reg[31]_i_3__9_n_7\,
      S(3) => '0',
      S(2 downto 0) => test_duty_cycle11(31 downto 29)
    );
\duty_cycle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[4]_i_1__9_n_5\,
      Q => test_duty_cycle11(3),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[4]_i_1__9_n_4\,
      Q => test_duty_cycle11(4),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[4]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \duty_cycle_reg[4]_i_1__9_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[4]_i_1__9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => test_duty_cycle11(0),
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[4]_i_1__9_n_4\,
      O(2) => \duty_cycle_reg[4]_i_1__9_n_5\,
      O(1) => \duty_cycle_reg[4]_i_1__9_n_6\,
      O(0) => \duty_cycle_reg[4]_i_1__9_n_7\,
      S(3 downto 0) => test_duty_cycle11(4 downto 1)
    );
\duty_cycle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[8]_i_1__9_n_7\,
      Q => test_duty_cycle11(5),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[8]_i_1__9_n_6\,
      Q => test_duty_cycle11(6),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[8]_i_1__9_n_5\,
      Q => test_duty_cycle11(7),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[8]_i_1__9_n_4\,
      Q => test_duty_cycle11(8),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\duty_cycle_reg[8]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[4]_i_1__9_n_0\,
      CO(3) => \duty_cycle_reg[8]_i_1__9_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[8]_i_1__9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[8]_i_1__9_n_4\,
      O(2) => \duty_cycle_reg[8]_i_1__9_n_5\,
      O(1) => \duty_cycle_reg[8]_i_1__9_n_6\,
      O(0) => \duty_cycle_reg[8]_i_1__9_n_7\,
      S(3 downto 0) => test_duty_cycle11(8 downto 5)
    );
\duty_cycle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__9_n_0\,
      D => \duty_cycle_reg[12]_i_1__9_n_7\,
      Q => test_duty_cycle11(9),
      R => \duty_cycle[31]_i_1__9_n_0\
    );
\test_count[0]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_count_reg(0),
      O => \test_count[0]_i_2__3_n_0\
    );
\test_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__9_n_7\,
      Q => test_count_reg(0),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[0]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \test_count_reg[0]_i_1__9_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[0]_i_1__9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \test_count_reg[0]_i_1__9_n_4\,
      O(2) => \test_count_reg[0]_i_1__9_n_5\,
      O(1) => \test_count_reg[0]_i_1__9_n_6\,
      O(0) => \test_count_reg[0]_i_1__9_n_7\,
      S(3 downto 1) => test_count_reg(3 downto 1),
      S(0) => \test_count[0]_i_2__3_n_0\
    );
\test_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__9_n_5\,
      Q => test_count_reg(10),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__9_n_4\,
      Q => test_count_reg(11),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__9_n_7\,
      Q => test_count_reg(12),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[12]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[8]_i_1__9_n_0\,
      CO(3) => \test_count_reg[12]_i_1__9_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[12]_i_1__9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[12]_i_1__9_n_4\,
      O(2) => \test_count_reg[12]_i_1__9_n_5\,
      O(1) => \test_count_reg[12]_i_1__9_n_6\,
      O(0) => \test_count_reg[12]_i_1__9_n_7\,
      S(3 downto 0) => test_count_reg(15 downto 12)
    );
\test_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__9_n_6\,
      Q => test_count_reg(13),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__9_n_5\,
      Q => test_count_reg(14),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__9_n_4\,
      Q => test_count_reg(15),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__9_n_7\,
      Q => test_count_reg(16),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[16]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[12]_i_1__9_n_0\,
      CO(3) => \test_count_reg[16]_i_1__9_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[16]_i_1__9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[16]_i_1__9_n_4\,
      O(2) => \test_count_reg[16]_i_1__9_n_5\,
      O(1) => \test_count_reg[16]_i_1__9_n_6\,
      O(0) => \test_count_reg[16]_i_1__9_n_7\,
      S(3 downto 0) => test_count_reg(19 downto 16)
    );
\test_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__9_n_6\,
      Q => test_count_reg(17),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__9_n_5\,
      Q => test_count_reg(18),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__9_n_4\,
      Q => test_count_reg(19),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__9_n_6\,
      Q => test_count_reg(1),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__9_n_7\,
      Q => test_count_reg(20),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[20]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[16]_i_1__9_n_0\,
      CO(3) => \test_count_reg[20]_i_1__9_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[20]_i_1__9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[20]_i_1__9_n_4\,
      O(2) => \test_count_reg[20]_i_1__9_n_5\,
      O(1) => \test_count_reg[20]_i_1__9_n_6\,
      O(0) => \test_count_reg[20]_i_1__9_n_7\,
      S(3 downto 0) => test_count_reg(23 downto 20)
    );
\test_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__9_n_6\,
      Q => test_count_reg(21),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__9_n_5\,
      Q => test_count_reg(22),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__9_n_4\,
      Q => test_count_reg(23),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__9_n_7\,
      Q => test_count_reg(24),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[24]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[20]_i_1__9_n_0\,
      CO(3) => \test_count_reg[24]_i_1__9_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[24]_i_1__9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[24]_i_1__9_n_4\,
      O(2) => \test_count_reg[24]_i_1__9_n_5\,
      O(1) => \test_count_reg[24]_i_1__9_n_6\,
      O(0) => \test_count_reg[24]_i_1__9_n_7\,
      S(3 downto 0) => test_count_reg(27 downto 24)
    );
\test_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__9_n_6\,
      Q => test_count_reg(25),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__9_n_5\,
      Q => test_count_reg(26),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__9_n_4\,
      Q => test_count_reg(27),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__9_n_7\,
      Q => test_count_reg(28),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[28]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[24]_i_1__9_n_0\,
      CO(3 downto 0) => \NLW_test_count_reg[28]_i_1__9_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[28]_i_1__9_n_4\,
      O(2) => \test_count_reg[28]_i_1__9_n_5\,
      O(1) => \test_count_reg[28]_i_1__9_n_6\,
      O(0) => \test_count_reg[28]_i_1__9_n_7\,
      S(3 downto 0) => test_count_reg(31 downto 28)
    );
\test_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__9_n_6\,
      Q => test_count_reg(29),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__9_n_5\,
      Q => test_count_reg(2),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__9_n_5\,
      Q => test_count_reg(30),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__9_n_4\,
      Q => test_count_reg(31),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__9_n_4\,
      Q => test_count_reg(3),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__9_n_7\,
      Q => test_count_reg(4),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[4]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[0]_i_1__9_n_0\,
      CO(3) => \test_count_reg[4]_i_1__9_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[4]_i_1__9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[4]_i_1__9_n_4\,
      O(2) => \test_count_reg[4]_i_1__9_n_5\,
      O(1) => \test_count_reg[4]_i_1__9_n_6\,
      O(0) => \test_count_reg[4]_i_1__9_n_7\,
      S(3 downto 0) => test_count_reg(7 downto 4)
    );
\test_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__9_n_6\,
      Q => test_count_reg(5),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__9_n_5\,
      Q => test_count_reg(6),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__9_n_4\,
      Q => test_count_reg(7),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__9_n_7\,
      Q => test_count_reg(8),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
\test_count_reg[8]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[4]_i_1__9_n_0\,
      CO(3) => \test_count_reg[8]_i_1__9_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[8]_i_1__9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[8]_i_1__9_n_4\,
      O(2) => \test_count_reg[8]_i_1__9_n_5\,
      O(1) => \test_count_reg[8]_i_1__9_n_6\,
      O(0) => \test_count_reg[8]_i_1__9_n_7\,
      S(3 downto 0) => test_count_reg(11 downto 8)
    );
\test_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__9_n_6\,
      Q => test_count_reg(9),
      R => \duty_cycle[31]_i_2__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Test_Counter_10 is
  port (
    LED_OBUF : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LED[11]\ : in STD_LOGIC;
    LED_on0_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED_on0_carry_0 : in STD_LOGIC;
    \LED_on0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Test_Counter_10 : entity is "Test_Counter";
end Test_Counter_10;

architecture STRUCTURE of Test_Counter_10 is
  signal \LED_OBUF[11]_inst_i_2_n_0\ : STD_LOGIC;
  signal \LED_OBUF[11]_inst_i_3_n_0\ : STD_LOGIC;
  signal \LED_OBUF[11]_inst_i_4_n_0\ : STD_LOGIC;
  signal \LED_OBUF[11]_inst_i_5_n_0\ : STD_LOGIC;
  signal \LED_OBUF[11]_inst_i_6_n_0\ : STD_LOGIC;
  signal \duty_cycle[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_10__3_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_11__3_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_12__3_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_13__3_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_14__3_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_15__3_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_16__3_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_17__3_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_18__3_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_19__3_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_2__3_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_4__3_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_5__3_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_6__3_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_7__3_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_8__3_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_9__3_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__3_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__3_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__3_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__3_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__3_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__3_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__3_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__3_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__3_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__3_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__3_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \test_count[0]_i_2__8_n_0\ : STD_LOGIC;
  signal test_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \test_count_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__3_n_4\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__3_n_6\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__3_n_7\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__3_n_4\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__3_n_5\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__3_n_6\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__3_n_7\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__3_n_4\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__3_n_5\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__3_n_6\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__3_n_7\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal test_duty_cycle5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_duty_cycle_reg[12]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[16]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[20]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[24]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[28]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_duty_cycle_reg[4]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[8]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[0]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[12]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[16]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[20]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[24]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[28]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_test_count_reg[4]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[8]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \duty_cycle_reg[12]_i_1__3\ : label is 35;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \duty_cycle_reg[12]_i_1__3\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[16]_i_1__3\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[16]_i_1__3\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[20]_i_1__3\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[20]_i_1__3\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[24]_i_1__3\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[24]_i_1__3\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[28]_i_1__3\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[28]_i_1__3\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[31]_i_3__3\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[31]_i_3__3\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[4]_i_1__3\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[4]_i_1__3\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[8]_i_1__3\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[8]_i_1__3\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[0]_i_1__3\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[0]_i_1__3\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[12]_i_1__3\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[12]_i_1__3\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[16]_i_1__3\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[16]_i_1__3\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[20]_i_1__3\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[20]_i_1__3\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[24]_i_1__3\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[24]_i_1__3\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[28]_i_1__3\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[28]_i_1__3\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[4]_i_1__3\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[4]_i_1__3\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[8]_i_1__3\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[8]_i_1__3\ : label is "SWEEP";
begin
\LED_OBUF[11]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => \LED_OBUF[11]_inst_i_2_n_0\,
      I1 => \LED_OBUF[11]_inst_i_3_n_0\,
      I2 => CO(0),
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => \LED[11]\,
      O => LED_OBUF(0)
    );
\LED_OBUF[11]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__3_n_0\,
      I1 => test_duty_cycle5(7),
      I2 => test_duty_cycle5(6),
      I3 => \LED_OBUF[11]_inst_i_4_n_0\,
      I4 => \LED_OBUF[11]_inst_i_5_n_0\,
      I5 => \duty_cycle[31]_i_7__3_n_0\,
      O => \LED_OBUF[11]_inst_i_2_n_0\
    );
\LED_OBUF[11]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle5(5),
      I1 => test_duty_cycle5(4),
      I2 => test_duty_cycle5(3),
      I3 => test_duty_cycle5(2),
      I4 => test_duty_cycle5(0),
      I5 => test_duty_cycle5(1),
      O => \LED_OBUF[11]_inst_i_3_n_0\
    );
\LED_OBUF[11]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_13__3_n_0\,
      I1 => test_duty_cycle5(30),
      I2 => test_duty_cycle5(31),
      I3 => test_duty_cycle5(23),
      I4 => test_duty_cycle5(20),
      I5 => test_duty_cycle5(21),
      O => \LED_OBUF[11]_inst_i_4_n_0\
    );
\LED_OBUF[11]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle5(24),
      I1 => test_duty_cycle5(25),
      I2 => test_duty_cycle5(22),
      I3 => \LED_OBUF[11]_inst_i_6_n_0\,
      I4 => test_duty_cycle5(26),
      I5 => test_duty_cycle5(27),
      O => \LED_OBUF[11]_inst_i_5_n_0\
    );
\LED_OBUF[11]_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle5(28),
      I1 => test_duty_cycle5(29),
      O => \LED_OBUF[11]_inst_i_6_n_0\
    );
\LED_on0_carry__0_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(2),
      I1 => test_duty_cycle5(14),
      I2 => test_duty_cycle5(15),
      I3 => \LED_on0_carry__1\(1),
      O => \count_reg[15]\(3)
    );
\LED_on0_carry__0_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(0),
      I1 => test_duty_cycle5(12),
      I2 => test_duty_cycle5(13),
      I3 => \LED_on0_carry__0_0\(3),
      O => \count_reg[15]\(2)
    );
\LED_on0_carry__0_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(2),
      I1 => test_duty_cycle5(10),
      I2 => test_duty_cycle5(11),
      I3 => \LED_on0_carry__0_0\(1),
      O => \count_reg[15]\(1)
    );
\LED_on0_carry__0_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(0),
      I1 => test_duty_cycle5(8),
      I2 => test_duty_cycle5(9),
      I3 => \LED_on0_carry__0\(3),
      O => \count_reg[15]\(0)
    );
\LED_on0_carry__0_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle5(15),
      I1 => test_duty_cycle5(14),
      I2 => \LED_on0_carry__1\(2),
      I3 => \LED_on0_carry__1\(1),
      O => \duty_cycle_reg[15]_0\(3)
    );
\LED_on0_carry__0_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle5(13),
      I1 => test_duty_cycle5(12),
      I2 => \LED_on0_carry__1\(0),
      I3 => \LED_on0_carry__0_0\(3),
      O => \duty_cycle_reg[15]_0\(2)
    );
\LED_on0_carry__0_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle5(11),
      I1 => test_duty_cycle5(10),
      I2 => \LED_on0_carry__0_0\(2),
      I3 => \LED_on0_carry__0_0\(1),
      O => \duty_cycle_reg[15]_0\(1)
    );
\LED_on0_carry__0_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle5(9),
      I1 => test_duty_cycle5(8),
      I2 => \LED_on0_carry__0_0\(0),
      I3 => \LED_on0_carry__0\(3),
      O => \duty_cycle_reg[15]_0\(0)
    );
\LED_on0_carry__1_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(2),
      I1 => test_duty_cycle5(22),
      I2 => test_duty_cycle5(23),
      I3 => \LED_on0_carry__2\(1),
      O => \count_reg[23]\(3)
    );
\LED_on0_carry__1_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(0),
      I1 => test_duty_cycle5(20),
      I2 => test_duty_cycle5(21),
      I3 => \LED_on0_carry__1_0\(3),
      O => \count_reg[23]\(2)
    );
\LED_on0_carry__1_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(2),
      I1 => test_duty_cycle5(18),
      I2 => test_duty_cycle5(19),
      I3 => \LED_on0_carry__1_0\(1),
      O => \count_reg[23]\(1)
    );
\LED_on0_carry__1_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(0),
      I1 => test_duty_cycle5(16),
      I2 => test_duty_cycle5(17),
      I3 => \LED_on0_carry__1\(3),
      O => \count_reg[23]\(0)
    );
\LED_on0_carry__1_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle5(23),
      I1 => test_duty_cycle5(22),
      I2 => \LED_on0_carry__2\(2),
      I3 => \LED_on0_carry__2\(1),
      O => \duty_cycle_reg[23]_0\(3)
    );
\LED_on0_carry__1_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle5(21),
      I1 => test_duty_cycle5(20),
      I2 => \LED_on0_carry__2\(0),
      I3 => \LED_on0_carry__1_0\(3),
      O => \duty_cycle_reg[23]_0\(2)
    );
\LED_on0_carry__1_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle5(19),
      I1 => test_duty_cycle5(18),
      I2 => \LED_on0_carry__1_0\(2),
      I3 => \LED_on0_carry__1_0\(1),
      O => \duty_cycle_reg[23]_0\(1)
    );
\LED_on0_carry__1_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle5(17),
      I1 => test_duty_cycle5(16),
      I2 => \LED_on0_carry__1_0\(0),
      I3 => \LED_on0_carry__1\(3),
      O => \duty_cycle_reg[23]_0\(0)
    );
\LED_on0_carry__2_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => test_duty_cycle5(31),
      I1 => test_duty_cycle5(30),
      I2 => \LED_on0_carry__2_1\(2),
      I3 => \LED_on0_carry__2_1\(1),
      O => \duty_cycle_reg[31]_0\(3)
    );
\LED_on0_carry__2_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(0),
      I1 => test_duty_cycle5(28),
      I2 => test_duty_cycle5(29),
      I3 => \LED_on0_carry__2_0\(3),
      O => \duty_cycle_reg[31]_0\(2)
    );
\LED_on0_carry__2_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(2),
      I1 => test_duty_cycle5(26),
      I2 => test_duty_cycle5(27),
      I3 => \LED_on0_carry__2_0\(1),
      O => \duty_cycle_reg[31]_0\(1)
    );
\LED_on0_carry__2_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(0),
      I1 => test_duty_cycle5(24),
      I2 => test_duty_cycle5(25),
      I3 => \LED_on0_carry__2\(3),
      O => \duty_cycle_reg[31]_0\(0)
    );
\LED_on0_carry__2_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(2),
      I1 => \LED_on0_carry__2_1\(1),
      I2 => test_duty_cycle5(31),
      I3 => test_duty_cycle5(30),
      O => \count_reg[31]\(3)
    );
\LED_on0_carry__2_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle5(29),
      I1 => test_duty_cycle5(28),
      I2 => \LED_on0_carry__2_1\(0),
      I3 => \LED_on0_carry__2_0\(3),
      O => \count_reg[31]\(2)
    );
\LED_on0_carry__2_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle5(27),
      I1 => test_duty_cycle5(26),
      I2 => \LED_on0_carry__2_0\(2),
      I3 => \LED_on0_carry__2_0\(1),
      O => \count_reg[31]\(1)
    );
\LED_on0_carry__2_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle5(25),
      I1 => test_duty_cycle5(24),
      I2 => \LED_on0_carry__2_0\(0),
      I3 => \LED_on0_carry__2\(3),
      O => \count_reg[31]\(0)
    );
\LED_on0_carry_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle5(6),
      I3 => test_duty_cycle5(7),
      O => DI(3)
    );
\LED_on0_carry_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle5(4),
      I3 => test_duty_cycle5(5),
      O => DI(2)
    );
\LED_on0_carry_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle5(2),
      I3 => test_duty_cycle5(3),
      O => DI(1)
    );
\LED_on0_carry_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle5(0),
      I3 => test_duty_cycle5(1),
      O => DI(0)
    );
\LED_on0_carry_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle5(6),
      I3 => test_duty_cycle5(7),
      O => S(3)
    );
\LED_on0_carry_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle5(4),
      I3 => test_duty_cycle5(5),
      O => S(2)
    );
\LED_on0_carry_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle5(2),
      I3 => test_duty_cycle5(3),
      O => S(1)
    );
\LED_on0_carry_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle5(0),
      I3 => test_duty_cycle5(1),
      O => S(0)
    );
\duty_cycle[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__3_n_0\,
      I1 => \duty_cycle[31]_i_5__3_n_0\,
      I2 => \duty_cycle[31]_i_6__3_n_0\,
      I3 => test_duty_cycle5(31),
      I4 => \duty_cycle[31]_i_7__3_n_0\,
      I5 => test_duty_cycle5(0),
      O => \duty_cycle[0]_i_1__3_n_0\
    );
\duty_cycle[31]_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => test_count_reg(4),
      I1 => test_count_reg(5),
      I2 => test_count_reg(30),
      I3 => test_count_reg(31),
      I4 => \duty_cycle[31]_i_15__3_n_0\,
      O => \duty_cycle[31]_i_10__3_n_0\
    );
\duty_cycle[31]_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_16__3_n_0\,
      I1 => test_count_reg(20),
      I2 => test_count_reg(19),
      I3 => test_count_reg(16),
      I4 => test_count_reg(15),
      I5 => \duty_cycle[31]_i_17__3_n_0\,
      O => \duty_cycle[31]_i_11__3_n_0\
    );
\duty_cycle[31]_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle5(20),
      I1 => test_duty_cycle5(21),
      I2 => test_duty_cycle5(30),
      I3 => test_duty_cycle5(22),
      I4 => \duty_cycle[31]_i_18__3_n_0\,
      I5 => \duty_cycle[31]_i_19__3_n_0\,
      O => \duty_cycle[31]_i_12__3_n_0\
    );
\duty_cycle[31]_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle5(17),
      I1 => test_duty_cycle5(16),
      I2 => test_duty_cycle5(19),
      I3 => test_duty_cycle5(18),
      O => \duty_cycle[31]_i_13__3_n_0\
    );
\duty_cycle[31]_i_14__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle5(24),
      I1 => test_duty_cycle5(25),
      O => \duty_cycle[31]_i_14__3_n_0\
    );
\duty_cycle[31]_i_15__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => test_count_reg(1),
      I1 => test_count_reg(0),
      I2 => test_count_reg(3),
      I3 => test_count_reg(2),
      O => \duty_cycle[31]_i_15__3_n_0\
    );
\duty_cycle[31]_i_16__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => test_count_reg(13),
      I1 => test_count_reg(17),
      I2 => test_count_reg(14),
      I3 => test_count_reg(12),
      O => \duty_cycle[31]_i_16__3_n_0\
    );
\duty_cycle[31]_i_17__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => test_count_reg(22),
      I1 => test_count_reg(23),
      I2 => test_count_reg(18),
      I3 => test_count_reg(21),
      O => \duty_cycle[31]_i_17__3_n_0\
    );
\duty_cycle[31]_i_18__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle5(2),
      I1 => test_duty_cycle5(3),
      O => \duty_cycle[31]_i_18__3_n_0\
    );
\duty_cycle[31]_i_19__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle5(4),
      I1 => test_duty_cycle5(5),
      O => \duty_cycle[31]_i_19__3_n_0\
    );
\duty_cycle[31]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \duty_cycle[31]_i_2__3_n_0\,
      I1 => \duty_cycle[31]_i_4__3_n_0\,
      I2 => \duty_cycle[31]_i_5__3_n_0\,
      I3 => \duty_cycle[31]_i_6__3_n_0\,
      I4 => test_duty_cycle5(31),
      I5 => \duty_cycle[31]_i_7__3_n_0\,
      O => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle[31]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \duty_cycle[31]_i_8__3_n_0\,
      I1 => \duty_cycle[31]_i_9__3_n_0\,
      I2 => \duty_cycle[31]_i_10__3_n_0\,
      I3 => test_count_reg(7),
      I4 => test_count_reg(8),
      I5 => \duty_cycle[31]_i_11__3_n_0\,
      O => \duty_cycle[31]_i_2__3_n_0\
    );
\duty_cycle[31]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle5(9),
      I1 => test_duty_cycle5(8),
      I2 => test_duty_cycle5(11),
      I3 => test_duty_cycle5(10),
      O => \duty_cycle[31]_i_4__3_n_0\
    );
\duty_cycle[31]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_12__3_n_0\,
      I1 => \duty_cycle[31]_i_13__3_n_0\,
      I2 => test_duty_cycle5(1),
      I3 => test_duty_cycle5(0),
      I4 => test_duty_cycle5(7),
      I5 => test_duty_cycle5(6),
      O => \duty_cycle[31]_i_5__3_n_0\
    );
\duty_cycle[31]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle5(26),
      I1 => test_duty_cycle5(27),
      I2 => test_duty_cycle5(28),
      I3 => test_duty_cycle5(29),
      I4 => \duty_cycle[31]_i_14__3_n_0\,
      I5 => test_duty_cycle5(23),
      O => \duty_cycle[31]_i_6__3_n_0\
    );
\duty_cycle[31]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle5(13),
      I1 => test_duty_cycle5(12),
      I2 => test_duty_cycle5(15),
      I3 => test_duty_cycle5(14),
      O => \duty_cycle[31]_i_7__3_n_0\
    );
\duty_cycle[31]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => test_count_reg(26),
      I1 => test_count_reg(27),
      I2 => test_count_reg(24),
      I3 => test_count_reg(25),
      I4 => test_count_reg(29),
      I5 => test_count_reg(28),
      O => \duty_cycle[31]_i_8__3_n_0\
    );
\duty_cycle[31]_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => test_count_reg(11),
      I1 => test_count_reg(9),
      I2 => test_count_reg(6),
      I3 => test_count_reg(10),
      O => \duty_cycle[31]_i_9__3_n_0\
    );
\duty_cycle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle[0]_i_1__3_n_0\,
      Q => test_duty_cycle5(0),
      R => '0'
    );
\duty_cycle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[12]_i_1__3_n_6\,
      Q => test_duty_cycle5(10),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[12]_i_1__3_n_5\,
      Q => test_duty_cycle5(11),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[12]_i_1__3_n_4\,
      Q => test_duty_cycle5(12),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[8]_i_1__3_n_0\,
      CO(3) => \duty_cycle_reg[12]_i_1__3_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[12]_i_1__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[12]_i_1__3_n_4\,
      O(2) => \duty_cycle_reg[12]_i_1__3_n_5\,
      O(1) => \duty_cycle_reg[12]_i_1__3_n_6\,
      O(0) => \duty_cycle_reg[12]_i_1__3_n_7\,
      S(3 downto 0) => test_duty_cycle5(12 downto 9)
    );
\duty_cycle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[16]_i_1__3_n_7\,
      Q => test_duty_cycle5(13),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[16]_i_1__3_n_6\,
      Q => test_duty_cycle5(14),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[16]_i_1__3_n_5\,
      Q => test_duty_cycle5(15),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[16]_i_1__3_n_4\,
      Q => test_duty_cycle5(16),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[12]_i_1__3_n_0\,
      CO(3) => \duty_cycle_reg[16]_i_1__3_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[16]_i_1__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[16]_i_1__3_n_4\,
      O(2) => \duty_cycle_reg[16]_i_1__3_n_5\,
      O(1) => \duty_cycle_reg[16]_i_1__3_n_6\,
      O(0) => \duty_cycle_reg[16]_i_1__3_n_7\,
      S(3 downto 0) => test_duty_cycle5(16 downto 13)
    );
\duty_cycle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[20]_i_1__3_n_7\,
      Q => test_duty_cycle5(17),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[20]_i_1__3_n_6\,
      Q => test_duty_cycle5(18),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[20]_i_1__3_n_5\,
      Q => test_duty_cycle5(19),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[4]_i_1__3_n_7\,
      Q => test_duty_cycle5(1),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[20]_i_1__3_n_4\,
      Q => test_duty_cycle5(20),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[16]_i_1__3_n_0\,
      CO(3) => \duty_cycle_reg[20]_i_1__3_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[20]_i_1__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[20]_i_1__3_n_4\,
      O(2) => \duty_cycle_reg[20]_i_1__3_n_5\,
      O(1) => \duty_cycle_reg[20]_i_1__3_n_6\,
      O(0) => \duty_cycle_reg[20]_i_1__3_n_7\,
      S(3 downto 0) => test_duty_cycle5(20 downto 17)
    );
\duty_cycle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[24]_i_1__3_n_7\,
      Q => test_duty_cycle5(21),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[24]_i_1__3_n_6\,
      Q => test_duty_cycle5(22),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[24]_i_1__3_n_5\,
      Q => test_duty_cycle5(23),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[24]_i_1__3_n_4\,
      Q => test_duty_cycle5(24),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[24]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[20]_i_1__3_n_0\,
      CO(3) => \duty_cycle_reg[24]_i_1__3_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[24]_i_1__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[24]_i_1__3_n_4\,
      O(2) => \duty_cycle_reg[24]_i_1__3_n_5\,
      O(1) => \duty_cycle_reg[24]_i_1__3_n_6\,
      O(0) => \duty_cycle_reg[24]_i_1__3_n_7\,
      S(3 downto 0) => test_duty_cycle5(24 downto 21)
    );
\duty_cycle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[28]_i_1__3_n_7\,
      Q => test_duty_cycle5(25),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[28]_i_1__3_n_6\,
      Q => test_duty_cycle5(26),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[28]_i_1__3_n_5\,
      Q => test_duty_cycle5(27),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[28]_i_1__3_n_4\,
      Q => test_duty_cycle5(28),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[28]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[24]_i_1__3_n_0\,
      CO(3) => \duty_cycle_reg[28]_i_1__3_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[28]_i_1__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[28]_i_1__3_n_4\,
      O(2) => \duty_cycle_reg[28]_i_1__3_n_5\,
      O(1) => \duty_cycle_reg[28]_i_1__3_n_6\,
      O(0) => \duty_cycle_reg[28]_i_1__3_n_7\,
      S(3 downto 0) => test_duty_cycle5(28 downto 25)
    );
\duty_cycle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[31]_i_3__3_n_7\,
      Q => test_duty_cycle5(29),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[4]_i_1__3_n_6\,
      Q => test_duty_cycle5(2),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[31]_i_3__3_n_6\,
      Q => test_duty_cycle5(30),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[31]_i_3__3_n_5\,
      Q => test_duty_cycle5(31),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[31]_i_3__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[28]_i_1__3_n_0\,
      CO(3 downto 0) => \NLW_duty_cycle_reg[31]_i_3__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_duty_cycle_reg[31]_i_3__3_O_UNCONNECTED\(3),
      O(2) => \duty_cycle_reg[31]_i_3__3_n_5\,
      O(1) => \duty_cycle_reg[31]_i_3__3_n_6\,
      O(0) => \duty_cycle_reg[31]_i_3__3_n_7\,
      S(3) => '0',
      S(2 downto 0) => test_duty_cycle5(31 downto 29)
    );
\duty_cycle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[4]_i_1__3_n_5\,
      Q => test_duty_cycle5(3),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[4]_i_1__3_n_4\,
      Q => test_duty_cycle5(4),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \duty_cycle_reg[4]_i_1__3_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[4]_i_1__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => test_duty_cycle5(0),
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[4]_i_1__3_n_4\,
      O(2) => \duty_cycle_reg[4]_i_1__3_n_5\,
      O(1) => \duty_cycle_reg[4]_i_1__3_n_6\,
      O(0) => \duty_cycle_reg[4]_i_1__3_n_7\,
      S(3 downto 0) => test_duty_cycle5(4 downto 1)
    );
\duty_cycle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[8]_i_1__3_n_7\,
      Q => test_duty_cycle5(5),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[8]_i_1__3_n_6\,
      Q => test_duty_cycle5(6),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[8]_i_1__3_n_5\,
      Q => test_duty_cycle5(7),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[8]_i_1__3_n_4\,
      Q => test_duty_cycle5(8),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\duty_cycle_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[4]_i_1__3_n_0\,
      CO(3) => \duty_cycle_reg[8]_i_1__3_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[8]_i_1__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[8]_i_1__3_n_4\,
      O(2) => \duty_cycle_reg[8]_i_1__3_n_5\,
      O(1) => \duty_cycle_reg[8]_i_1__3_n_6\,
      O(0) => \duty_cycle_reg[8]_i_1__3_n_7\,
      S(3 downto 0) => test_duty_cycle5(8 downto 5)
    );
\duty_cycle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__3_n_0\,
      D => \duty_cycle_reg[12]_i_1__3_n_7\,
      Q => test_duty_cycle5(9),
      R => \duty_cycle[31]_i_1__3_n_0\
    );
\test_count[0]_i_2__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_count_reg(0),
      O => \test_count[0]_i_2__8_n_0\
    );
\test_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__3_n_7\,
      Q => test_count_reg(0),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[0]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \test_count_reg[0]_i_1__3_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[0]_i_1__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \test_count_reg[0]_i_1__3_n_4\,
      O(2) => \test_count_reg[0]_i_1__3_n_5\,
      O(1) => \test_count_reg[0]_i_1__3_n_6\,
      O(0) => \test_count_reg[0]_i_1__3_n_7\,
      S(3 downto 1) => test_count_reg(3 downto 1),
      S(0) => \test_count[0]_i_2__8_n_0\
    );
\test_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__3_n_5\,
      Q => test_count_reg(10),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__3_n_4\,
      Q => test_count_reg(11),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__3_n_7\,
      Q => test_count_reg(12),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[8]_i_1__3_n_0\,
      CO(3) => \test_count_reg[12]_i_1__3_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[12]_i_1__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[12]_i_1__3_n_4\,
      O(2) => \test_count_reg[12]_i_1__3_n_5\,
      O(1) => \test_count_reg[12]_i_1__3_n_6\,
      O(0) => \test_count_reg[12]_i_1__3_n_7\,
      S(3 downto 0) => test_count_reg(15 downto 12)
    );
\test_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__3_n_6\,
      Q => test_count_reg(13),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__3_n_5\,
      Q => test_count_reg(14),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__3_n_4\,
      Q => test_count_reg(15),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__3_n_7\,
      Q => test_count_reg(16),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[12]_i_1__3_n_0\,
      CO(3) => \test_count_reg[16]_i_1__3_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[16]_i_1__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[16]_i_1__3_n_4\,
      O(2) => \test_count_reg[16]_i_1__3_n_5\,
      O(1) => \test_count_reg[16]_i_1__3_n_6\,
      O(0) => \test_count_reg[16]_i_1__3_n_7\,
      S(3 downto 0) => test_count_reg(19 downto 16)
    );
\test_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__3_n_6\,
      Q => test_count_reg(17),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__3_n_5\,
      Q => test_count_reg(18),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__3_n_4\,
      Q => test_count_reg(19),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__3_n_6\,
      Q => test_count_reg(1),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__3_n_7\,
      Q => test_count_reg(20),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[16]_i_1__3_n_0\,
      CO(3) => \test_count_reg[20]_i_1__3_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[20]_i_1__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[20]_i_1__3_n_4\,
      O(2) => \test_count_reg[20]_i_1__3_n_5\,
      O(1) => \test_count_reg[20]_i_1__3_n_6\,
      O(0) => \test_count_reg[20]_i_1__3_n_7\,
      S(3 downto 0) => test_count_reg(23 downto 20)
    );
\test_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__3_n_6\,
      Q => test_count_reg(21),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__3_n_5\,
      Q => test_count_reg(22),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__3_n_4\,
      Q => test_count_reg(23),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__3_n_7\,
      Q => test_count_reg(24),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[24]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[20]_i_1__3_n_0\,
      CO(3) => \test_count_reg[24]_i_1__3_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[24]_i_1__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[24]_i_1__3_n_4\,
      O(2) => \test_count_reg[24]_i_1__3_n_5\,
      O(1) => \test_count_reg[24]_i_1__3_n_6\,
      O(0) => \test_count_reg[24]_i_1__3_n_7\,
      S(3 downto 0) => test_count_reg(27 downto 24)
    );
\test_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__3_n_6\,
      Q => test_count_reg(25),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__3_n_5\,
      Q => test_count_reg(26),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__3_n_4\,
      Q => test_count_reg(27),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__3_n_7\,
      Q => test_count_reg(28),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[28]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[24]_i_1__3_n_0\,
      CO(3 downto 0) => \NLW_test_count_reg[28]_i_1__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[28]_i_1__3_n_4\,
      O(2) => \test_count_reg[28]_i_1__3_n_5\,
      O(1) => \test_count_reg[28]_i_1__3_n_6\,
      O(0) => \test_count_reg[28]_i_1__3_n_7\,
      S(3 downto 0) => test_count_reg(31 downto 28)
    );
\test_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__3_n_6\,
      Q => test_count_reg(29),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__3_n_5\,
      Q => test_count_reg(2),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__3_n_5\,
      Q => test_count_reg(30),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__3_n_4\,
      Q => test_count_reg(31),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__3_n_4\,
      Q => test_count_reg(3),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__3_n_7\,
      Q => test_count_reg(4),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[0]_i_1__3_n_0\,
      CO(3) => \test_count_reg[4]_i_1__3_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[4]_i_1__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[4]_i_1__3_n_4\,
      O(2) => \test_count_reg[4]_i_1__3_n_5\,
      O(1) => \test_count_reg[4]_i_1__3_n_6\,
      O(0) => \test_count_reg[4]_i_1__3_n_7\,
      S(3 downto 0) => test_count_reg(7 downto 4)
    );
\test_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__3_n_6\,
      Q => test_count_reg(5),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__3_n_5\,
      Q => test_count_reg(6),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__3_n_4\,
      Q => test_count_reg(7),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__3_n_7\,
      Q => test_count_reg(8),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
\test_count_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[4]_i_1__3_n_0\,
      CO(3) => \test_count_reg[8]_i_1__3_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[8]_i_1__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[8]_i_1__3_n_4\,
      O(2) => \test_count_reg[8]_i_1__3_n_5\,
      O(1) => \test_count_reg[8]_i_1__3_n_6\,
      O(0) => \test_count_reg[8]_i_1__3_n_7\,
      S(3 downto 0) => test_count_reg(11 downto 8)
    );
\test_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__3_n_6\,
      Q => test_count_reg(9),
      R => \duty_cycle[31]_i_2__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Test_Counter_11 is
  port (
    LED_OBUF : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LED[10]\ : in STD_LOGIC;
    LED_on0_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED_on0_carry_0 : in STD_LOGIC;
    \LED_on0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Test_Counter_11 : entity is "Test_Counter";
end Test_Counter_11;

architecture STRUCTURE of Test_Counter_11 is
  signal \LED_OBUF[10]_inst_i_2_n_0\ : STD_LOGIC;
  signal \LED_OBUF[10]_inst_i_3_n_0\ : STD_LOGIC;
  signal \LED_OBUF[10]_inst_i_4_n_0\ : STD_LOGIC;
  signal \LED_OBUF[10]_inst_i_5_n_0\ : STD_LOGIC;
  signal \LED_OBUF[10]_inst_i_6_n_0\ : STD_LOGIC;
  signal \duty_cycle[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_10__4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_11__4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_12__4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_13__4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_14__4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_15__4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_16__4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_17__4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_18__4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_19__4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_2__4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_4__4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_5__4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_6__4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_7__4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_8__4_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_9__4_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__4_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__4_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__4_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__4_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__4_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__4_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__4_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__4_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__4_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__4_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__4_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__4_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__4_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \test_count[0]_i_2__1_n_0\ : STD_LOGIC;
  signal test_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \test_count_reg[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__4_n_4\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__4_n_6\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__4_n_7\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__4_n_5\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__4_n_6\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__4_n_4\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__4_n_5\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__4_n_6\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__4_n_7\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__4_n_4\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__4_n_5\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__4_n_6\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__4_n_7\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal test_duty_cycle6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_duty_cycle_reg[12]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[16]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[20]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[24]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[28]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_duty_cycle_reg[4]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[8]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[0]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[12]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[16]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[20]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[24]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[28]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_test_count_reg[4]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[8]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \duty_cycle_reg[12]_i_1__4\ : label is 35;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \duty_cycle_reg[12]_i_1__4\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[16]_i_1__4\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[16]_i_1__4\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[20]_i_1__4\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[20]_i_1__4\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[24]_i_1__4\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[24]_i_1__4\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[28]_i_1__4\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[28]_i_1__4\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[31]_i_3__4\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[31]_i_3__4\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[4]_i_1__4\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[4]_i_1__4\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[8]_i_1__4\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[8]_i_1__4\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[0]_i_1__4\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[0]_i_1__4\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[12]_i_1__4\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[12]_i_1__4\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[16]_i_1__4\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[16]_i_1__4\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[20]_i_1__4\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[20]_i_1__4\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[24]_i_1__4\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[24]_i_1__4\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[28]_i_1__4\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[28]_i_1__4\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[4]_i_1__4\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[4]_i_1__4\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[8]_i_1__4\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[8]_i_1__4\ : label is "SWEEP";
begin
\LED_OBUF[10]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => \LED_OBUF[10]_inst_i_2_n_0\,
      I1 => \LED_OBUF[10]_inst_i_3_n_0\,
      I2 => CO(0),
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => \LED[10]\,
      O => LED_OBUF(0)
    );
\LED_OBUF[10]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__4_n_0\,
      I1 => test_duty_cycle6(7),
      I2 => test_duty_cycle6(6),
      I3 => \LED_OBUF[10]_inst_i_4_n_0\,
      I4 => \LED_OBUF[10]_inst_i_5_n_0\,
      I5 => \duty_cycle[31]_i_7__4_n_0\,
      O => \LED_OBUF[10]_inst_i_2_n_0\
    );
\LED_OBUF[10]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle6(5),
      I1 => test_duty_cycle6(4),
      I2 => test_duty_cycle6(3),
      I3 => test_duty_cycle6(2),
      I4 => test_duty_cycle6(0),
      I5 => test_duty_cycle6(1),
      O => \LED_OBUF[10]_inst_i_3_n_0\
    );
\LED_OBUF[10]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_13__4_n_0\,
      I1 => test_duty_cycle6(30),
      I2 => test_duty_cycle6(31),
      I3 => test_duty_cycle6(23),
      I4 => test_duty_cycle6(20),
      I5 => test_duty_cycle6(21),
      O => \LED_OBUF[10]_inst_i_4_n_0\
    );
\LED_OBUF[10]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle6(24),
      I1 => test_duty_cycle6(25),
      I2 => test_duty_cycle6(22),
      I3 => \LED_OBUF[10]_inst_i_6_n_0\,
      I4 => test_duty_cycle6(26),
      I5 => test_duty_cycle6(27),
      O => \LED_OBUF[10]_inst_i_5_n_0\
    );
\LED_OBUF[10]_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle6(28),
      I1 => test_duty_cycle6(29),
      O => \LED_OBUF[10]_inst_i_6_n_0\
    );
\LED_on0_carry__0_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(2),
      I1 => test_duty_cycle6(14),
      I2 => test_duty_cycle6(15),
      I3 => \LED_on0_carry__1\(1),
      O => \count_reg[15]\(3)
    );
\LED_on0_carry__0_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(0),
      I1 => test_duty_cycle6(12),
      I2 => test_duty_cycle6(13),
      I3 => \LED_on0_carry__0_0\(3),
      O => \count_reg[15]\(2)
    );
\LED_on0_carry__0_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(2),
      I1 => test_duty_cycle6(10),
      I2 => test_duty_cycle6(11),
      I3 => \LED_on0_carry__0_0\(1),
      O => \count_reg[15]\(1)
    );
\LED_on0_carry__0_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(0),
      I1 => test_duty_cycle6(8),
      I2 => test_duty_cycle6(9),
      I3 => \LED_on0_carry__0\(3),
      O => \count_reg[15]\(0)
    );
\LED_on0_carry__0_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle6(15),
      I1 => test_duty_cycle6(14),
      I2 => \LED_on0_carry__1\(2),
      I3 => \LED_on0_carry__1\(1),
      O => \duty_cycle_reg[15]_0\(3)
    );
\LED_on0_carry__0_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle6(13),
      I1 => test_duty_cycle6(12),
      I2 => \LED_on0_carry__1\(0),
      I3 => \LED_on0_carry__0_0\(3),
      O => \duty_cycle_reg[15]_0\(2)
    );
\LED_on0_carry__0_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle6(11),
      I1 => test_duty_cycle6(10),
      I2 => \LED_on0_carry__0_0\(2),
      I3 => \LED_on0_carry__0_0\(1),
      O => \duty_cycle_reg[15]_0\(1)
    );
\LED_on0_carry__0_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle6(9),
      I1 => test_duty_cycle6(8),
      I2 => \LED_on0_carry__0_0\(0),
      I3 => \LED_on0_carry__0\(3),
      O => \duty_cycle_reg[15]_0\(0)
    );
\LED_on0_carry__1_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(2),
      I1 => test_duty_cycle6(22),
      I2 => test_duty_cycle6(23),
      I3 => \LED_on0_carry__2\(1),
      O => \count_reg[23]\(3)
    );
\LED_on0_carry__1_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(0),
      I1 => test_duty_cycle6(20),
      I2 => test_duty_cycle6(21),
      I3 => \LED_on0_carry__1_0\(3),
      O => \count_reg[23]\(2)
    );
\LED_on0_carry__1_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(2),
      I1 => test_duty_cycle6(18),
      I2 => test_duty_cycle6(19),
      I3 => \LED_on0_carry__1_0\(1),
      O => \count_reg[23]\(1)
    );
\LED_on0_carry__1_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(0),
      I1 => test_duty_cycle6(16),
      I2 => test_duty_cycle6(17),
      I3 => \LED_on0_carry__1\(3),
      O => \count_reg[23]\(0)
    );
\LED_on0_carry__1_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle6(23),
      I1 => test_duty_cycle6(22),
      I2 => \LED_on0_carry__2\(2),
      I3 => \LED_on0_carry__2\(1),
      O => \duty_cycle_reg[23]_0\(3)
    );
\LED_on0_carry__1_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle6(21),
      I1 => test_duty_cycle6(20),
      I2 => \LED_on0_carry__2\(0),
      I3 => \LED_on0_carry__1_0\(3),
      O => \duty_cycle_reg[23]_0\(2)
    );
\LED_on0_carry__1_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle6(19),
      I1 => test_duty_cycle6(18),
      I2 => \LED_on0_carry__1_0\(2),
      I3 => \LED_on0_carry__1_0\(1),
      O => \duty_cycle_reg[23]_0\(1)
    );
\LED_on0_carry__1_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle6(17),
      I1 => test_duty_cycle6(16),
      I2 => \LED_on0_carry__1_0\(0),
      I3 => \LED_on0_carry__1\(3),
      O => \duty_cycle_reg[23]_0\(0)
    );
\LED_on0_carry__2_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => test_duty_cycle6(31),
      I1 => test_duty_cycle6(30),
      I2 => \LED_on0_carry__2_1\(2),
      I3 => \LED_on0_carry__2_1\(1),
      O => \duty_cycle_reg[31]_0\(3)
    );
\LED_on0_carry__2_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(0),
      I1 => test_duty_cycle6(28),
      I2 => test_duty_cycle6(29),
      I3 => \LED_on0_carry__2_0\(3),
      O => \duty_cycle_reg[31]_0\(2)
    );
\LED_on0_carry__2_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(2),
      I1 => test_duty_cycle6(26),
      I2 => test_duty_cycle6(27),
      I3 => \LED_on0_carry__2_0\(1),
      O => \duty_cycle_reg[31]_0\(1)
    );
\LED_on0_carry__2_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(0),
      I1 => test_duty_cycle6(24),
      I2 => test_duty_cycle6(25),
      I3 => \LED_on0_carry__2\(3),
      O => \duty_cycle_reg[31]_0\(0)
    );
\LED_on0_carry__2_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(2),
      I1 => \LED_on0_carry__2_1\(1),
      I2 => test_duty_cycle6(31),
      I3 => test_duty_cycle6(30),
      O => \count_reg[31]\(3)
    );
\LED_on0_carry__2_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle6(29),
      I1 => test_duty_cycle6(28),
      I2 => \LED_on0_carry__2_1\(0),
      I3 => \LED_on0_carry__2_0\(3),
      O => \count_reg[31]\(2)
    );
\LED_on0_carry__2_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle6(27),
      I1 => test_duty_cycle6(26),
      I2 => \LED_on0_carry__2_0\(2),
      I3 => \LED_on0_carry__2_0\(1),
      O => \count_reg[31]\(1)
    );
\LED_on0_carry__2_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle6(25),
      I1 => test_duty_cycle6(24),
      I2 => \LED_on0_carry__2_0\(0),
      I3 => \LED_on0_carry__2\(3),
      O => \count_reg[31]\(0)
    );
\LED_on0_carry_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle6(6),
      I3 => test_duty_cycle6(7),
      O => DI(3)
    );
\LED_on0_carry_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle6(4),
      I3 => test_duty_cycle6(5),
      O => DI(2)
    );
\LED_on0_carry_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle6(2),
      I3 => test_duty_cycle6(3),
      O => DI(1)
    );
\LED_on0_carry_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle6(0),
      I3 => test_duty_cycle6(1),
      O => DI(0)
    );
\LED_on0_carry_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle6(6),
      I3 => test_duty_cycle6(7),
      O => S(3)
    );
\LED_on0_carry_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle6(4),
      I3 => test_duty_cycle6(5),
      O => S(2)
    );
\LED_on0_carry_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle6(2),
      I3 => test_duty_cycle6(3),
      O => S(1)
    );
\LED_on0_carry_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle6(0),
      I3 => test_duty_cycle6(1),
      O => S(0)
    );
\duty_cycle[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__4_n_0\,
      I1 => \duty_cycle[31]_i_5__4_n_0\,
      I2 => \duty_cycle[31]_i_6__4_n_0\,
      I3 => test_duty_cycle6(31),
      I4 => \duty_cycle[31]_i_7__4_n_0\,
      I5 => test_duty_cycle6(0),
      O => \duty_cycle[0]_i_1__4_n_0\
    );
\duty_cycle[31]_i_10__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => test_count_reg(5),
      I1 => test_count_reg(4),
      I2 => test_count_reg(30),
      I3 => test_count_reg(31),
      I4 => \duty_cycle[31]_i_15__4_n_0\,
      O => \duty_cycle[31]_i_10__4_n_0\
    );
\duty_cycle[31]_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_16__4_n_0\,
      I1 => test_count_reg(18),
      I2 => test_count_reg(19),
      I3 => test_count_reg(16),
      I4 => test_count_reg(15),
      I5 => \duty_cycle[31]_i_17__4_n_0\,
      O => \duty_cycle[31]_i_11__4_n_0\
    );
\duty_cycle[31]_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle6(20),
      I1 => test_duty_cycle6(21),
      I2 => test_duty_cycle6(30),
      I3 => test_duty_cycle6(22),
      I4 => \duty_cycle[31]_i_18__4_n_0\,
      I5 => \duty_cycle[31]_i_19__4_n_0\,
      O => \duty_cycle[31]_i_12__4_n_0\
    );
\duty_cycle[31]_i_13__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle6(17),
      I1 => test_duty_cycle6(16),
      I2 => test_duty_cycle6(19),
      I3 => test_duty_cycle6(18),
      O => \duty_cycle[31]_i_13__4_n_0\
    );
\duty_cycle[31]_i_14__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle6(24),
      I1 => test_duty_cycle6(25),
      O => \duty_cycle[31]_i_14__4_n_0\
    );
\duty_cycle[31]_i_15__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => test_count_reg(1),
      I1 => test_count_reg(0),
      I2 => test_count_reg(3),
      I3 => test_count_reg(2),
      O => \duty_cycle[31]_i_15__4_n_0\
    );
\duty_cycle[31]_i_16__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => test_count_reg(13),
      I1 => test_count_reg(17),
      I2 => test_count_reg(14),
      I3 => test_count_reg(12),
      O => \duty_cycle[31]_i_16__4_n_0\
    );
\duty_cycle[31]_i_17__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => test_count_reg(21),
      I1 => test_count_reg(23),
      I2 => test_count_reg(20),
      I3 => test_count_reg(22),
      O => \duty_cycle[31]_i_17__4_n_0\
    );
\duty_cycle[31]_i_18__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle6(2),
      I1 => test_duty_cycle6(3),
      O => \duty_cycle[31]_i_18__4_n_0\
    );
\duty_cycle[31]_i_19__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle6(4),
      I1 => test_duty_cycle6(5),
      O => \duty_cycle[31]_i_19__4_n_0\
    );
\duty_cycle[31]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \duty_cycle[31]_i_2__4_n_0\,
      I1 => \duty_cycle[31]_i_4__4_n_0\,
      I2 => \duty_cycle[31]_i_5__4_n_0\,
      I3 => \duty_cycle[31]_i_6__4_n_0\,
      I4 => test_duty_cycle6(31),
      I5 => \duty_cycle[31]_i_7__4_n_0\,
      O => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle[31]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \duty_cycle[31]_i_8__4_n_0\,
      I1 => \duty_cycle[31]_i_9__4_n_0\,
      I2 => \duty_cycle[31]_i_10__4_n_0\,
      I3 => test_count_reg(7),
      I4 => test_count_reg(6),
      I5 => \duty_cycle[31]_i_11__4_n_0\,
      O => \duty_cycle[31]_i_2__4_n_0\
    );
\duty_cycle[31]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle6(9),
      I1 => test_duty_cycle6(8),
      I2 => test_duty_cycle6(11),
      I3 => test_duty_cycle6(10),
      O => \duty_cycle[31]_i_4__4_n_0\
    );
\duty_cycle[31]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_12__4_n_0\,
      I1 => \duty_cycle[31]_i_13__4_n_0\,
      I2 => test_duty_cycle6(1),
      I3 => test_duty_cycle6(0),
      I4 => test_duty_cycle6(7),
      I5 => test_duty_cycle6(6),
      O => \duty_cycle[31]_i_5__4_n_0\
    );
\duty_cycle[31]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle6(26),
      I1 => test_duty_cycle6(27),
      I2 => test_duty_cycle6(28),
      I3 => test_duty_cycle6(29),
      I4 => \duty_cycle[31]_i_14__4_n_0\,
      I5 => test_duty_cycle6(23),
      O => \duty_cycle[31]_i_6__4_n_0\
    );
\duty_cycle[31]_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle6(13),
      I1 => test_duty_cycle6(12),
      I2 => test_duty_cycle6(15),
      I3 => test_duty_cycle6(14),
      O => \duty_cycle[31]_i_7__4_n_0\
    );
\duty_cycle[31]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => test_count_reg(26),
      I1 => test_count_reg(27),
      I2 => test_count_reg(24),
      I3 => test_count_reg(25),
      I4 => test_count_reg(29),
      I5 => test_count_reg(28),
      O => \duty_cycle[31]_i_8__4_n_0\
    );
\duty_cycle[31]_i_9__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => test_count_reg(10),
      I1 => test_count_reg(9),
      I2 => test_count_reg(8),
      I3 => test_count_reg(11),
      O => \duty_cycle[31]_i_9__4_n_0\
    );
\duty_cycle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle[0]_i_1__4_n_0\,
      Q => test_duty_cycle6(0),
      R => '0'
    );
\duty_cycle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[12]_i_1__4_n_6\,
      Q => test_duty_cycle6(10),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[12]_i_1__4_n_5\,
      Q => test_duty_cycle6(11),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[12]_i_1__4_n_4\,
      Q => test_duty_cycle6(12),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[8]_i_1__4_n_0\,
      CO(3) => \duty_cycle_reg[12]_i_1__4_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[12]_i_1__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[12]_i_1__4_n_4\,
      O(2) => \duty_cycle_reg[12]_i_1__4_n_5\,
      O(1) => \duty_cycle_reg[12]_i_1__4_n_6\,
      O(0) => \duty_cycle_reg[12]_i_1__4_n_7\,
      S(3 downto 0) => test_duty_cycle6(12 downto 9)
    );
\duty_cycle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[16]_i_1__4_n_7\,
      Q => test_duty_cycle6(13),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[16]_i_1__4_n_6\,
      Q => test_duty_cycle6(14),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[16]_i_1__4_n_5\,
      Q => test_duty_cycle6(15),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[16]_i_1__4_n_4\,
      Q => test_duty_cycle6(16),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[12]_i_1__4_n_0\,
      CO(3) => \duty_cycle_reg[16]_i_1__4_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[16]_i_1__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[16]_i_1__4_n_4\,
      O(2) => \duty_cycle_reg[16]_i_1__4_n_5\,
      O(1) => \duty_cycle_reg[16]_i_1__4_n_6\,
      O(0) => \duty_cycle_reg[16]_i_1__4_n_7\,
      S(3 downto 0) => test_duty_cycle6(16 downto 13)
    );
\duty_cycle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[20]_i_1__4_n_7\,
      Q => test_duty_cycle6(17),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[20]_i_1__4_n_6\,
      Q => test_duty_cycle6(18),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[20]_i_1__4_n_5\,
      Q => test_duty_cycle6(19),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[4]_i_1__4_n_7\,
      Q => test_duty_cycle6(1),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[20]_i_1__4_n_4\,
      Q => test_duty_cycle6(20),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[16]_i_1__4_n_0\,
      CO(3) => \duty_cycle_reg[20]_i_1__4_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[20]_i_1__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[20]_i_1__4_n_4\,
      O(2) => \duty_cycle_reg[20]_i_1__4_n_5\,
      O(1) => \duty_cycle_reg[20]_i_1__4_n_6\,
      O(0) => \duty_cycle_reg[20]_i_1__4_n_7\,
      S(3 downto 0) => test_duty_cycle6(20 downto 17)
    );
\duty_cycle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[24]_i_1__4_n_7\,
      Q => test_duty_cycle6(21),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[24]_i_1__4_n_6\,
      Q => test_duty_cycle6(22),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[24]_i_1__4_n_5\,
      Q => test_duty_cycle6(23),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[24]_i_1__4_n_4\,
      Q => test_duty_cycle6(24),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[24]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[20]_i_1__4_n_0\,
      CO(3) => \duty_cycle_reg[24]_i_1__4_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[24]_i_1__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[24]_i_1__4_n_4\,
      O(2) => \duty_cycle_reg[24]_i_1__4_n_5\,
      O(1) => \duty_cycle_reg[24]_i_1__4_n_6\,
      O(0) => \duty_cycle_reg[24]_i_1__4_n_7\,
      S(3 downto 0) => test_duty_cycle6(24 downto 21)
    );
\duty_cycle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[28]_i_1__4_n_7\,
      Q => test_duty_cycle6(25),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[28]_i_1__4_n_6\,
      Q => test_duty_cycle6(26),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[28]_i_1__4_n_5\,
      Q => test_duty_cycle6(27),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[28]_i_1__4_n_4\,
      Q => test_duty_cycle6(28),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[28]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[24]_i_1__4_n_0\,
      CO(3) => \duty_cycle_reg[28]_i_1__4_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[28]_i_1__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[28]_i_1__4_n_4\,
      O(2) => \duty_cycle_reg[28]_i_1__4_n_5\,
      O(1) => \duty_cycle_reg[28]_i_1__4_n_6\,
      O(0) => \duty_cycle_reg[28]_i_1__4_n_7\,
      S(3 downto 0) => test_duty_cycle6(28 downto 25)
    );
\duty_cycle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[31]_i_3__4_n_7\,
      Q => test_duty_cycle6(29),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[4]_i_1__4_n_6\,
      Q => test_duty_cycle6(2),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[31]_i_3__4_n_6\,
      Q => test_duty_cycle6(30),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[31]_i_3__4_n_5\,
      Q => test_duty_cycle6(31),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[31]_i_3__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[28]_i_1__4_n_0\,
      CO(3 downto 0) => \NLW_duty_cycle_reg[31]_i_3__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_duty_cycle_reg[31]_i_3__4_O_UNCONNECTED\(3),
      O(2) => \duty_cycle_reg[31]_i_3__4_n_5\,
      O(1) => \duty_cycle_reg[31]_i_3__4_n_6\,
      O(0) => \duty_cycle_reg[31]_i_3__4_n_7\,
      S(3) => '0',
      S(2 downto 0) => test_duty_cycle6(31 downto 29)
    );
\duty_cycle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[4]_i_1__4_n_5\,
      Q => test_duty_cycle6(3),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[4]_i_1__4_n_4\,
      Q => test_duty_cycle6(4),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \duty_cycle_reg[4]_i_1__4_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[4]_i_1__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => test_duty_cycle6(0),
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[4]_i_1__4_n_4\,
      O(2) => \duty_cycle_reg[4]_i_1__4_n_5\,
      O(1) => \duty_cycle_reg[4]_i_1__4_n_6\,
      O(0) => \duty_cycle_reg[4]_i_1__4_n_7\,
      S(3 downto 0) => test_duty_cycle6(4 downto 1)
    );
\duty_cycle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[8]_i_1__4_n_7\,
      Q => test_duty_cycle6(5),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[8]_i_1__4_n_6\,
      Q => test_duty_cycle6(6),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[8]_i_1__4_n_5\,
      Q => test_duty_cycle6(7),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[8]_i_1__4_n_4\,
      Q => test_duty_cycle6(8),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\duty_cycle_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[4]_i_1__4_n_0\,
      CO(3) => \duty_cycle_reg[8]_i_1__4_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[8]_i_1__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[8]_i_1__4_n_4\,
      O(2) => \duty_cycle_reg[8]_i_1__4_n_5\,
      O(1) => \duty_cycle_reg[8]_i_1__4_n_6\,
      O(0) => \duty_cycle_reg[8]_i_1__4_n_7\,
      S(3 downto 0) => test_duty_cycle6(8 downto 5)
    );
\duty_cycle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__4_n_0\,
      D => \duty_cycle_reg[12]_i_1__4_n_7\,
      Q => test_duty_cycle6(9),
      R => \duty_cycle[31]_i_1__4_n_0\
    );
\test_count[0]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_count_reg(0),
      O => \test_count[0]_i_2__1_n_0\
    );
\test_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__4_n_7\,
      Q => test_count_reg(0),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[0]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \test_count_reg[0]_i_1__4_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[0]_i_1__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \test_count_reg[0]_i_1__4_n_4\,
      O(2) => \test_count_reg[0]_i_1__4_n_5\,
      O(1) => \test_count_reg[0]_i_1__4_n_6\,
      O(0) => \test_count_reg[0]_i_1__4_n_7\,
      S(3 downto 1) => test_count_reg(3 downto 1),
      S(0) => \test_count[0]_i_2__1_n_0\
    );
\test_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__4_n_5\,
      Q => test_count_reg(10),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__4_n_4\,
      Q => test_count_reg(11),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__4_n_7\,
      Q => test_count_reg(12),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[8]_i_1__4_n_0\,
      CO(3) => \test_count_reg[12]_i_1__4_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[12]_i_1__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[12]_i_1__4_n_4\,
      O(2) => \test_count_reg[12]_i_1__4_n_5\,
      O(1) => \test_count_reg[12]_i_1__4_n_6\,
      O(0) => \test_count_reg[12]_i_1__4_n_7\,
      S(3 downto 0) => test_count_reg(15 downto 12)
    );
\test_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__4_n_6\,
      Q => test_count_reg(13),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__4_n_5\,
      Q => test_count_reg(14),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__4_n_4\,
      Q => test_count_reg(15),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__4_n_7\,
      Q => test_count_reg(16),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[12]_i_1__4_n_0\,
      CO(3) => \test_count_reg[16]_i_1__4_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[16]_i_1__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[16]_i_1__4_n_4\,
      O(2) => \test_count_reg[16]_i_1__4_n_5\,
      O(1) => \test_count_reg[16]_i_1__4_n_6\,
      O(0) => \test_count_reg[16]_i_1__4_n_7\,
      S(3 downto 0) => test_count_reg(19 downto 16)
    );
\test_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__4_n_6\,
      Q => test_count_reg(17),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__4_n_5\,
      Q => test_count_reg(18),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__4_n_4\,
      Q => test_count_reg(19),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__4_n_6\,
      Q => test_count_reg(1),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__4_n_7\,
      Q => test_count_reg(20),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[16]_i_1__4_n_0\,
      CO(3) => \test_count_reg[20]_i_1__4_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[20]_i_1__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[20]_i_1__4_n_4\,
      O(2) => \test_count_reg[20]_i_1__4_n_5\,
      O(1) => \test_count_reg[20]_i_1__4_n_6\,
      O(0) => \test_count_reg[20]_i_1__4_n_7\,
      S(3 downto 0) => test_count_reg(23 downto 20)
    );
\test_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__4_n_6\,
      Q => test_count_reg(21),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__4_n_5\,
      Q => test_count_reg(22),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__4_n_4\,
      Q => test_count_reg(23),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__4_n_7\,
      Q => test_count_reg(24),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[24]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[20]_i_1__4_n_0\,
      CO(3) => \test_count_reg[24]_i_1__4_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[24]_i_1__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[24]_i_1__4_n_4\,
      O(2) => \test_count_reg[24]_i_1__4_n_5\,
      O(1) => \test_count_reg[24]_i_1__4_n_6\,
      O(0) => \test_count_reg[24]_i_1__4_n_7\,
      S(3 downto 0) => test_count_reg(27 downto 24)
    );
\test_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__4_n_6\,
      Q => test_count_reg(25),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__4_n_5\,
      Q => test_count_reg(26),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__4_n_4\,
      Q => test_count_reg(27),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__4_n_7\,
      Q => test_count_reg(28),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[28]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[24]_i_1__4_n_0\,
      CO(3 downto 0) => \NLW_test_count_reg[28]_i_1__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[28]_i_1__4_n_4\,
      O(2) => \test_count_reg[28]_i_1__4_n_5\,
      O(1) => \test_count_reg[28]_i_1__4_n_6\,
      O(0) => \test_count_reg[28]_i_1__4_n_7\,
      S(3 downto 0) => test_count_reg(31 downto 28)
    );
\test_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__4_n_6\,
      Q => test_count_reg(29),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__4_n_5\,
      Q => test_count_reg(2),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__4_n_5\,
      Q => test_count_reg(30),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__4_n_4\,
      Q => test_count_reg(31),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__4_n_4\,
      Q => test_count_reg(3),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__4_n_7\,
      Q => test_count_reg(4),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[0]_i_1__4_n_0\,
      CO(3) => \test_count_reg[4]_i_1__4_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[4]_i_1__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[4]_i_1__4_n_4\,
      O(2) => \test_count_reg[4]_i_1__4_n_5\,
      O(1) => \test_count_reg[4]_i_1__4_n_6\,
      O(0) => \test_count_reg[4]_i_1__4_n_7\,
      S(3 downto 0) => test_count_reg(7 downto 4)
    );
\test_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__4_n_6\,
      Q => test_count_reg(5),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__4_n_5\,
      Q => test_count_reg(6),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__4_n_4\,
      Q => test_count_reg(7),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__4_n_7\,
      Q => test_count_reg(8),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
\test_count_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[4]_i_1__4_n_0\,
      CO(3) => \test_count_reg[8]_i_1__4_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[8]_i_1__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[8]_i_1__4_n_4\,
      O(2) => \test_count_reg[8]_i_1__4_n_5\,
      O(1) => \test_count_reg[8]_i_1__4_n_6\,
      O(0) => \test_count_reg[8]_i_1__4_n_7\,
      S(3 downto 0) => test_count_reg(11 downto 8)
    );
\test_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__4_n_6\,
      Q => test_count_reg(9),
      R => \duty_cycle[31]_i_2__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Test_Counter_12 is
  port (
    LED_OBUF : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LED[9]\ : in STD_LOGIC;
    LED_on0_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED_on0_carry_0 : in STD_LOGIC;
    \LED_on0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Test_Counter_12 : entity is "Test_Counter";
end Test_Counter_12;

architecture STRUCTURE of Test_Counter_12 is
  signal \LED_OBUF[9]_inst_i_2_n_0\ : STD_LOGIC;
  signal \LED_OBUF[9]_inst_i_3_n_0\ : STD_LOGIC;
  signal \LED_OBUF[9]_inst_i_4_n_0\ : STD_LOGIC;
  signal \LED_OBUF[9]_inst_i_5_n_0\ : STD_LOGIC;
  signal \LED_OBUF[9]_inst_i_6_n_0\ : STD_LOGIC;
  signal \duty_cycle[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_10__5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_11__5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_12__5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_13__5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_14__5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_15__5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_16__5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_17__5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_18__5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_19__5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_2__5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_4__5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_5__5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_6__5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_7__5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_8__5_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_9__5_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__5_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__5_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__5_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__5_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__5_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__5_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__5_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__5_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__5_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__5_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__5_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__5_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__5_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__5_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__5_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__5_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__5_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__5_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__5_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__5_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__5_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__5_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__5_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__5_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__5_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__5_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal \test_count[0]_i_2__9_n_0\ : STD_LOGIC;
  signal test_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \test_count_reg[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__5_n_4\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__5_n_6\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__5_n_7\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__5_n_4\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__5_n_5\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__5_n_6\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__5_n_7\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__5_n_4\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__5_n_5\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__5_n_6\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__5_n_7\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__5_n_4\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__5_n_5\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__5_n_6\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__5_n_7\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__5_n_4\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__5_n_5\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__5_n_6\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__5_n_7\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__5_n_4\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__5_n_5\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__5_n_6\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__5_n_7\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__5_n_5\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__5_n_6\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__5_n_7\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal test_duty_cycle7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_duty_cycle_reg[12]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[16]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[20]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[24]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[28]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_duty_cycle_reg[4]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[8]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[0]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[12]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[16]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[20]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[24]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[28]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_test_count_reg[4]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[8]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \duty_cycle_reg[12]_i_1__5\ : label is 35;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \duty_cycle_reg[12]_i_1__5\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[16]_i_1__5\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[16]_i_1__5\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[20]_i_1__5\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[20]_i_1__5\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[24]_i_1__5\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[24]_i_1__5\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[28]_i_1__5\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[28]_i_1__5\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[31]_i_3__5\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[31]_i_3__5\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[4]_i_1__5\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[4]_i_1__5\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[8]_i_1__5\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[8]_i_1__5\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[0]_i_1__5\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[0]_i_1__5\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[12]_i_1__5\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[12]_i_1__5\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[16]_i_1__5\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[16]_i_1__5\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[20]_i_1__5\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[20]_i_1__5\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[24]_i_1__5\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[24]_i_1__5\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[28]_i_1__5\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[28]_i_1__5\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[4]_i_1__5\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[4]_i_1__5\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[8]_i_1__5\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[8]_i_1__5\ : label is "SWEEP";
begin
\LED_OBUF[9]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => \LED_OBUF[9]_inst_i_2_n_0\,
      I1 => \LED_OBUF[9]_inst_i_3_n_0\,
      I2 => CO(0),
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => \LED[9]\,
      O => LED_OBUF(0)
    );
\LED_OBUF[9]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__5_n_0\,
      I1 => test_duty_cycle7(7),
      I2 => test_duty_cycle7(6),
      I3 => \LED_OBUF[9]_inst_i_4_n_0\,
      I4 => \LED_OBUF[9]_inst_i_5_n_0\,
      I5 => \duty_cycle[31]_i_7__5_n_0\,
      O => \LED_OBUF[9]_inst_i_2_n_0\
    );
\LED_OBUF[9]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle7(5),
      I1 => test_duty_cycle7(4),
      I2 => test_duty_cycle7(3),
      I3 => test_duty_cycle7(2),
      I4 => test_duty_cycle7(0),
      I5 => test_duty_cycle7(1),
      O => \LED_OBUF[9]_inst_i_3_n_0\
    );
\LED_OBUF[9]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_13__5_n_0\,
      I1 => test_duty_cycle7(30),
      I2 => test_duty_cycle7(31),
      I3 => test_duty_cycle7(23),
      I4 => test_duty_cycle7(20),
      I5 => test_duty_cycle7(21),
      O => \LED_OBUF[9]_inst_i_4_n_0\
    );
\LED_OBUF[9]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle7(24),
      I1 => test_duty_cycle7(25),
      I2 => test_duty_cycle7(22),
      I3 => \LED_OBUF[9]_inst_i_6_n_0\,
      I4 => test_duty_cycle7(26),
      I5 => test_duty_cycle7(27),
      O => \LED_OBUF[9]_inst_i_5_n_0\
    );
\LED_OBUF[9]_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle7(28),
      I1 => test_duty_cycle7(29),
      O => \LED_OBUF[9]_inst_i_6_n_0\
    );
\LED_on0_carry__0_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(2),
      I1 => test_duty_cycle7(14),
      I2 => test_duty_cycle7(15),
      I3 => \LED_on0_carry__1\(1),
      O => \count_reg[15]\(3)
    );
\LED_on0_carry__0_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(0),
      I1 => test_duty_cycle7(12),
      I2 => test_duty_cycle7(13),
      I3 => \LED_on0_carry__0_0\(3),
      O => \count_reg[15]\(2)
    );
\LED_on0_carry__0_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(2),
      I1 => test_duty_cycle7(10),
      I2 => test_duty_cycle7(11),
      I3 => \LED_on0_carry__0_0\(1),
      O => \count_reg[15]\(1)
    );
\LED_on0_carry__0_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(0),
      I1 => test_duty_cycle7(8),
      I2 => test_duty_cycle7(9),
      I3 => \LED_on0_carry__0\(3),
      O => \count_reg[15]\(0)
    );
\LED_on0_carry__0_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle7(15),
      I1 => test_duty_cycle7(14),
      I2 => \LED_on0_carry__1\(2),
      I3 => \LED_on0_carry__1\(1),
      O => \duty_cycle_reg[15]_0\(3)
    );
\LED_on0_carry__0_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle7(13),
      I1 => test_duty_cycle7(12),
      I2 => \LED_on0_carry__1\(0),
      I3 => \LED_on0_carry__0_0\(3),
      O => \duty_cycle_reg[15]_0\(2)
    );
\LED_on0_carry__0_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle7(11),
      I1 => test_duty_cycle7(10),
      I2 => \LED_on0_carry__0_0\(2),
      I3 => \LED_on0_carry__0_0\(1),
      O => \duty_cycle_reg[15]_0\(1)
    );
\LED_on0_carry__0_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle7(9),
      I1 => test_duty_cycle7(8),
      I2 => \LED_on0_carry__0_0\(0),
      I3 => \LED_on0_carry__0\(3),
      O => \duty_cycle_reg[15]_0\(0)
    );
\LED_on0_carry__1_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(2),
      I1 => test_duty_cycle7(22),
      I2 => test_duty_cycle7(23),
      I3 => \LED_on0_carry__2\(1),
      O => \count_reg[23]\(3)
    );
\LED_on0_carry__1_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(0),
      I1 => test_duty_cycle7(20),
      I2 => test_duty_cycle7(21),
      I3 => \LED_on0_carry__1_0\(3),
      O => \count_reg[23]\(2)
    );
\LED_on0_carry__1_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(2),
      I1 => test_duty_cycle7(18),
      I2 => test_duty_cycle7(19),
      I3 => \LED_on0_carry__1_0\(1),
      O => \count_reg[23]\(1)
    );
\LED_on0_carry__1_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(0),
      I1 => test_duty_cycle7(16),
      I2 => test_duty_cycle7(17),
      I3 => \LED_on0_carry__1\(3),
      O => \count_reg[23]\(0)
    );
\LED_on0_carry__1_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle7(23),
      I1 => test_duty_cycle7(22),
      I2 => \LED_on0_carry__2\(2),
      I3 => \LED_on0_carry__2\(1),
      O => \duty_cycle_reg[23]_0\(3)
    );
\LED_on0_carry__1_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle7(21),
      I1 => test_duty_cycle7(20),
      I2 => \LED_on0_carry__2\(0),
      I3 => \LED_on0_carry__1_0\(3),
      O => \duty_cycle_reg[23]_0\(2)
    );
\LED_on0_carry__1_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle7(19),
      I1 => test_duty_cycle7(18),
      I2 => \LED_on0_carry__1_0\(2),
      I3 => \LED_on0_carry__1_0\(1),
      O => \duty_cycle_reg[23]_0\(1)
    );
\LED_on0_carry__1_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle7(17),
      I1 => test_duty_cycle7(16),
      I2 => \LED_on0_carry__1_0\(0),
      I3 => \LED_on0_carry__1\(3),
      O => \duty_cycle_reg[23]_0\(0)
    );
\LED_on0_carry__2_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => test_duty_cycle7(31),
      I1 => test_duty_cycle7(30),
      I2 => \LED_on0_carry__2_1\(2),
      I3 => \LED_on0_carry__2_1\(1),
      O => \duty_cycle_reg[31]_0\(3)
    );
\LED_on0_carry__2_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(0),
      I1 => test_duty_cycle7(28),
      I2 => test_duty_cycle7(29),
      I3 => \LED_on0_carry__2_0\(3),
      O => \duty_cycle_reg[31]_0\(2)
    );
\LED_on0_carry__2_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(2),
      I1 => test_duty_cycle7(26),
      I2 => test_duty_cycle7(27),
      I3 => \LED_on0_carry__2_0\(1),
      O => \duty_cycle_reg[31]_0\(1)
    );
\LED_on0_carry__2_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(0),
      I1 => test_duty_cycle7(24),
      I2 => test_duty_cycle7(25),
      I3 => \LED_on0_carry__2\(3),
      O => \duty_cycle_reg[31]_0\(0)
    );
\LED_on0_carry__2_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(2),
      I1 => \LED_on0_carry__2_1\(1),
      I2 => test_duty_cycle7(31),
      I3 => test_duty_cycle7(30),
      O => \count_reg[31]\(3)
    );
\LED_on0_carry__2_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle7(29),
      I1 => test_duty_cycle7(28),
      I2 => \LED_on0_carry__2_1\(0),
      I3 => \LED_on0_carry__2_0\(3),
      O => \count_reg[31]\(2)
    );
\LED_on0_carry__2_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle7(27),
      I1 => test_duty_cycle7(26),
      I2 => \LED_on0_carry__2_0\(2),
      I3 => \LED_on0_carry__2_0\(1),
      O => \count_reg[31]\(1)
    );
\LED_on0_carry__2_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle7(25),
      I1 => test_duty_cycle7(24),
      I2 => \LED_on0_carry__2_0\(0),
      I3 => \LED_on0_carry__2\(3),
      O => \count_reg[31]\(0)
    );
\LED_on0_carry_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle7(6),
      I3 => test_duty_cycle7(7),
      O => DI(3)
    );
\LED_on0_carry_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle7(4),
      I3 => test_duty_cycle7(5),
      O => DI(2)
    );
\LED_on0_carry_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle7(2),
      I3 => test_duty_cycle7(3),
      O => DI(1)
    );
\LED_on0_carry_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle7(0),
      I3 => test_duty_cycle7(1),
      O => DI(0)
    );
\LED_on0_carry_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle7(6),
      I3 => test_duty_cycle7(7),
      O => S(3)
    );
\LED_on0_carry_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle7(4),
      I3 => test_duty_cycle7(5),
      O => S(2)
    );
\LED_on0_carry_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle7(2),
      I3 => test_duty_cycle7(3),
      O => S(1)
    );
\LED_on0_carry_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle7(0),
      I3 => test_duty_cycle7(1),
      O => S(0)
    );
\duty_cycle[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__5_n_0\,
      I1 => \duty_cycle[31]_i_5__5_n_0\,
      I2 => \duty_cycle[31]_i_6__5_n_0\,
      I3 => test_duty_cycle7(31),
      I4 => \duty_cycle[31]_i_7__5_n_0\,
      I5 => test_duty_cycle7(0),
      O => \duty_cycle[0]_i_1__5_n_0\
    );
\duty_cycle[31]_i_10__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => test_count_reg(4),
      I1 => test_count_reg(5),
      I2 => test_count_reg(30),
      I3 => test_count_reg(31),
      I4 => \duty_cycle[31]_i_15__5_n_0\,
      O => \duty_cycle[31]_i_10__5_n_0\
    );
\duty_cycle[31]_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_16__5_n_0\,
      I1 => test_count_reg(18),
      I2 => test_count_reg(20),
      I3 => test_count_reg(16),
      I4 => test_count_reg(15),
      I5 => \duty_cycle[31]_i_17__5_n_0\,
      O => \duty_cycle[31]_i_11__5_n_0\
    );
\duty_cycle[31]_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle7(20),
      I1 => test_duty_cycle7(21),
      I2 => test_duty_cycle7(30),
      I3 => test_duty_cycle7(22),
      I4 => \duty_cycle[31]_i_18__5_n_0\,
      I5 => \duty_cycle[31]_i_19__5_n_0\,
      O => \duty_cycle[31]_i_12__5_n_0\
    );
\duty_cycle[31]_i_13__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle7(17),
      I1 => test_duty_cycle7(16),
      I2 => test_duty_cycle7(19),
      I3 => test_duty_cycle7(18),
      O => \duty_cycle[31]_i_13__5_n_0\
    );
\duty_cycle[31]_i_14__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle7(24),
      I1 => test_duty_cycle7(25),
      O => \duty_cycle[31]_i_14__5_n_0\
    );
\duty_cycle[31]_i_15__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => test_count_reg(0),
      I1 => test_count_reg(1),
      I2 => test_count_reg(2),
      I3 => test_count_reg(3),
      O => \duty_cycle[31]_i_15__5_n_0\
    );
\duty_cycle[31]_i_16__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => test_count_reg(13),
      I1 => test_count_reg(17),
      I2 => test_count_reg(14),
      I3 => test_count_reg(12),
      O => \duty_cycle[31]_i_16__5_n_0\
    );
\duty_cycle[31]_i_17__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => test_count_reg(21),
      I1 => test_count_reg(23),
      I2 => test_count_reg(19),
      I3 => test_count_reg(22),
      O => \duty_cycle[31]_i_17__5_n_0\
    );
\duty_cycle[31]_i_18__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle7(2),
      I1 => test_duty_cycle7(3),
      O => \duty_cycle[31]_i_18__5_n_0\
    );
\duty_cycle[31]_i_19__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle7(4),
      I1 => test_duty_cycle7(5),
      O => \duty_cycle[31]_i_19__5_n_0\
    );
\duty_cycle[31]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \duty_cycle[31]_i_2__5_n_0\,
      I1 => \duty_cycle[31]_i_4__5_n_0\,
      I2 => \duty_cycle[31]_i_5__5_n_0\,
      I3 => \duty_cycle[31]_i_6__5_n_0\,
      I4 => test_duty_cycle7(31),
      I5 => \duty_cycle[31]_i_7__5_n_0\,
      O => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle[31]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \duty_cycle[31]_i_8__5_n_0\,
      I1 => \duty_cycle[31]_i_9__5_n_0\,
      I2 => \duty_cycle[31]_i_10__5_n_0\,
      I3 => test_count_reg(7),
      I4 => test_count_reg(6),
      I5 => \duty_cycle[31]_i_11__5_n_0\,
      O => \duty_cycle[31]_i_2__5_n_0\
    );
\duty_cycle[31]_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle7(9),
      I1 => test_duty_cycle7(8),
      I2 => test_duty_cycle7(11),
      I3 => test_duty_cycle7(10),
      O => \duty_cycle[31]_i_4__5_n_0\
    );
\duty_cycle[31]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_12__5_n_0\,
      I1 => \duty_cycle[31]_i_13__5_n_0\,
      I2 => test_duty_cycle7(1),
      I3 => test_duty_cycle7(0),
      I4 => test_duty_cycle7(7),
      I5 => test_duty_cycle7(6),
      O => \duty_cycle[31]_i_5__5_n_0\
    );
\duty_cycle[31]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle7(26),
      I1 => test_duty_cycle7(27),
      I2 => test_duty_cycle7(28),
      I3 => test_duty_cycle7(29),
      I4 => \duty_cycle[31]_i_14__5_n_0\,
      I5 => test_duty_cycle7(23),
      O => \duty_cycle[31]_i_6__5_n_0\
    );
\duty_cycle[31]_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle7(13),
      I1 => test_duty_cycle7(12),
      I2 => test_duty_cycle7(15),
      I3 => test_duty_cycle7(14),
      O => \duty_cycle[31]_i_7__5_n_0\
    );
\duty_cycle[31]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => test_count_reg(26),
      I1 => test_count_reg(27),
      I2 => test_count_reg(24),
      I3 => test_count_reg(25),
      I4 => test_count_reg(29),
      I5 => test_count_reg(28),
      O => \duty_cycle[31]_i_8__5_n_0\
    );
\duty_cycle[31]_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => test_count_reg(9),
      I1 => test_count_reg(11),
      I2 => test_count_reg(8),
      I3 => test_count_reg(10),
      O => \duty_cycle[31]_i_9__5_n_0\
    );
\duty_cycle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle[0]_i_1__5_n_0\,
      Q => test_duty_cycle7(0),
      R => '0'
    );
\duty_cycle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[12]_i_1__5_n_6\,
      Q => test_duty_cycle7(10),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[12]_i_1__5_n_5\,
      Q => test_duty_cycle7(11),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[12]_i_1__5_n_4\,
      Q => test_duty_cycle7(12),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[8]_i_1__5_n_0\,
      CO(3) => \duty_cycle_reg[12]_i_1__5_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[12]_i_1__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[12]_i_1__5_n_4\,
      O(2) => \duty_cycle_reg[12]_i_1__5_n_5\,
      O(1) => \duty_cycle_reg[12]_i_1__5_n_6\,
      O(0) => \duty_cycle_reg[12]_i_1__5_n_7\,
      S(3 downto 0) => test_duty_cycle7(12 downto 9)
    );
\duty_cycle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[16]_i_1__5_n_7\,
      Q => test_duty_cycle7(13),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[16]_i_1__5_n_6\,
      Q => test_duty_cycle7(14),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[16]_i_1__5_n_5\,
      Q => test_duty_cycle7(15),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[16]_i_1__5_n_4\,
      Q => test_duty_cycle7(16),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[16]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[12]_i_1__5_n_0\,
      CO(3) => \duty_cycle_reg[16]_i_1__5_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[16]_i_1__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[16]_i_1__5_n_4\,
      O(2) => \duty_cycle_reg[16]_i_1__5_n_5\,
      O(1) => \duty_cycle_reg[16]_i_1__5_n_6\,
      O(0) => \duty_cycle_reg[16]_i_1__5_n_7\,
      S(3 downto 0) => test_duty_cycle7(16 downto 13)
    );
\duty_cycle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[20]_i_1__5_n_7\,
      Q => test_duty_cycle7(17),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[20]_i_1__5_n_6\,
      Q => test_duty_cycle7(18),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[20]_i_1__5_n_5\,
      Q => test_duty_cycle7(19),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[4]_i_1__5_n_7\,
      Q => test_duty_cycle7(1),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[20]_i_1__5_n_4\,
      Q => test_duty_cycle7(20),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[20]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[16]_i_1__5_n_0\,
      CO(3) => \duty_cycle_reg[20]_i_1__5_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[20]_i_1__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[20]_i_1__5_n_4\,
      O(2) => \duty_cycle_reg[20]_i_1__5_n_5\,
      O(1) => \duty_cycle_reg[20]_i_1__5_n_6\,
      O(0) => \duty_cycle_reg[20]_i_1__5_n_7\,
      S(3 downto 0) => test_duty_cycle7(20 downto 17)
    );
\duty_cycle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[24]_i_1__5_n_7\,
      Q => test_duty_cycle7(21),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[24]_i_1__5_n_6\,
      Q => test_duty_cycle7(22),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[24]_i_1__5_n_5\,
      Q => test_duty_cycle7(23),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[24]_i_1__5_n_4\,
      Q => test_duty_cycle7(24),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[24]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[20]_i_1__5_n_0\,
      CO(3) => \duty_cycle_reg[24]_i_1__5_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[24]_i_1__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[24]_i_1__5_n_4\,
      O(2) => \duty_cycle_reg[24]_i_1__5_n_5\,
      O(1) => \duty_cycle_reg[24]_i_1__5_n_6\,
      O(0) => \duty_cycle_reg[24]_i_1__5_n_7\,
      S(3 downto 0) => test_duty_cycle7(24 downto 21)
    );
\duty_cycle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[28]_i_1__5_n_7\,
      Q => test_duty_cycle7(25),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[28]_i_1__5_n_6\,
      Q => test_duty_cycle7(26),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[28]_i_1__5_n_5\,
      Q => test_duty_cycle7(27),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[28]_i_1__5_n_4\,
      Q => test_duty_cycle7(28),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[28]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[24]_i_1__5_n_0\,
      CO(3) => \duty_cycle_reg[28]_i_1__5_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[28]_i_1__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[28]_i_1__5_n_4\,
      O(2) => \duty_cycle_reg[28]_i_1__5_n_5\,
      O(1) => \duty_cycle_reg[28]_i_1__5_n_6\,
      O(0) => \duty_cycle_reg[28]_i_1__5_n_7\,
      S(3 downto 0) => test_duty_cycle7(28 downto 25)
    );
\duty_cycle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[31]_i_3__5_n_7\,
      Q => test_duty_cycle7(29),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[4]_i_1__5_n_6\,
      Q => test_duty_cycle7(2),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[31]_i_3__5_n_6\,
      Q => test_duty_cycle7(30),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[31]_i_3__5_n_5\,
      Q => test_duty_cycle7(31),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[31]_i_3__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[28]_i_1__5_n_0\,
      CO(3 downto 0) => \NLW_duty_cycle_reg[31]_i_3__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_duty_cycle_reg[31]_i_3__5_O_UNCONNECTED\(3),
      O(2) => \duty_cycle_reg[31]_i_3__5_n_5\,
      O(1) => \duty_cycle_reg[31]_i_3__5_n_6\,
      O(0) => \duty_cycle_reg[31]_i_3__5_n_7\,
      S(3) => '0',
      S(2 downto 0) => test_duty_cycle7(31 downto 29)
    );
\duty_cycle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[4]_i_1__5_n_5\,
      Q => test_duty_cycle7(3),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[4]_i_1__5_n_4\,
      Q => test_duty_cycle7(4),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \duty_cycle_reg[4]_i_1__5_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[4]_i_1__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => test_duty_cycle7(0),
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[4]_i_1__5_n_4\,
      O(2) => \duty_cycle_reg[4]_i_1__5_n_5\,
      O(1) => \duty_cycle_reg[4]_i_1__5_n_6\,
      O(0) => \duty_cycle_reg[4]_i_1__5_n_7\,
      S(3 downto 0) => test_duty_cycle7(4 downto 1)
    );
\duty_cycle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[8]_i_1__5_n_7\,
      Q => test_duty_cycle7(5),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[8]_i_1__5_n_6\,
      Q => test_duty_cycle7(6),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[8]_i_1__5_n_5\,
      Q => test_duty_cycle7(7),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[8]_i_1__5_n_4\,
      Q => test_duty_cycle7(8),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\duty_cycle_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[4]_i_1__5_n_0\,
      CO(3) => \duty_cycle_reg[8]_i_1__5_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[8]_i_1__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[8]_i_1__5_n_4\,
      O(2) => \duty_cycle_reg[8]_i_1__5_n_5\,
      O(1) => \duty_cycle_reg[8]_i_1__5_n_6\,
      O(0) => \duty_cycle_reg[8]_i_1__5_n_7\,
      S(3 downto 0) => test_duty_cycle7(8 downto 5)
    );
\duty_cycle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__5_n_0\,
      D => \duty_cycle_reg[12]_i_1__5_n_7\,
      Q => test_duty_cycle7(9),
      R => \duty_cycle[31]_i_1__5_n_0\
    );
\test_count[0]_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_count_reg(0),
      O => \test_count[0]_i_2__9_n_0\
    );
\test_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__5_n_7\,
      Q => test_count_reg(0),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[0]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \test_count_reg[0]_i_1__5_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[0]_i_1__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \test_count_reg[0]_i_1__5_n_4\,
      O(2) => \test_count_reg[0]_i_1__5_n_5\,
      O(1) => \test_count_reg[0]_i_1__5_n_6\,
      O(0) => \test_count_reg[0]_i_1__5_n_7\,
      S(3 downto 1) => test_count_reg(3 downto 1),
      S(0) => \test_count[0]_i_2__9_n_0\
    );
\test_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__5_n_5\,
      Q => test_count_reg(10),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__5_n_4\,
      Q => test_count_reg(11),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__5_n_7\,
      Q => test_count_reg(12),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[8]_i_1__5_n_0\,
      CO(3) => \test_count_reg[12]_i_1__5_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[12]_i_1__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[12]_i_1__5_n_4\,
      O(2) => \test_count_reg[12]_i_1__5_n_5\,
      O(1) => \test_count_reg[12]_i_1__5_n_6\,
      O(0) => \test_count_reg[12]_i_1__5_n_7\,
      S(3 downto 0) => test_count_reg(15 downto 12)
    );
\test_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__5_n_6\,
      Q => test_count_reg(13),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__5_n_5\,
      Q => test_count_reg(14),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__5_n_4\,
      Q => test_count_reg(15),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__5_n_7\,
      Q => test_count_reg(16),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[16]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[12]_i_1__5_n_0\,
      CO(3) => \test_count_reg[16]_i_1__5_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[16]_i_1__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[16]_i_1__5_n_4\,
      O(2) => \test_count_reg[16]_i_1__5_n_5\,
      O(1) => \test_count_reg[16]_i_1__5_n_6\,
      O(0) => \test_count_reg[16]_i_1__5_n_7\,
      S(3 downto 0) => test_count_reg(19 downto 16)
    );
\test_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__5_n_6\,
      Q => test_count_reg(17),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__5_n_5\,
      Q => test_count_reg(18),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__5_n_4\,
      Q => test_count_reg(19),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__5_n_6\,
      Q => test_count_reg(1),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__5_n_7\,
      Q => test_count_reg(20),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[20]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[16]_i_1__5_n_0\,
      CO(3) => \test_count_reg[20]_i_1__5_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[20]_i_1__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[20]_i_1__5_n_4\,
      O(2) => \test_count_reg[20]_i_1__5_n_5\,
      O(1) => \test_count_reg[20]_i_1__5_n_6\,
      O(0) => \test_count_reg[20]_i_1__5_n_7\,
      S(3 downto 0) => test_count_reg(23 downto 20)
    );
\test_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__5_n_6\,
      Q => test_count_reg(21),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__5_n_5\,
      Q => test_count_reg(22),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__5_n_4\,
      Q => test_count_reg(23),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__5_n_7\,
      Q => test_count_reg(24),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[24]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[20]_i_1__5_n_0\,
      CO(3) => \test_count_reg[24]_i_1__5_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[24]_i_1__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[24]_i_1__5_n_4\,
      O(2) => \test_count_reg[24]_i_1__5_n_5\,
      O(1) => \test_count_reg[24]_i_1__5_n_6\,
      O(0) => \test_count_reg[24]_i_1__5_n_7\,
      S(3 downto 0) => test_count_reg(27 downto 24)
    );
\test_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__5_n_6\,
      Q => test_count_reg(25),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__5_n_5\,
      Q => test_count_reg(26),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__5_n_4\,
      Q => test_count_reg(27),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__5_n_7\,
      Q => test_count_reg(28),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[28]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[24]_i_1__5_n_0\,
      CO(3 downto 0) => \NLW_test_count_reg[28]_i_1__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[28]_i_1__5_n_4\,
      O(2) => \test_count_reg[28]_i_1__5_n_5\,
      O(1) => \test_count_reg[28]_i_1__5_n_6\,
      O(0) => \test_count_reg[28]_i_1__5_n_7\,
      S(3 downto 0) => test_count_reg(31 downto 28)
    );
\test_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__5_n_6\,
      Q => test_count_reg(29),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__5_n_5\,
      Q => test_count_reg(2),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__5_n_5\,
      Q => test_count_reg(30),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__5_n_4\,
      Q => test_count_reg(31),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__5_n_4\,
      Q => test_count_reg(3),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__5_n_7\,
      Q => test_count_reg(4),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[0]_i_1__5_n_0\,
      CO(3) => \test_count_reg[4]_i_1__5_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[4]_i_1__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[4]_i_1__5_n_4\,
      O(2) => \test_count_reg[4]_i_1__5_n_5\,
      O(1) => \test_count_reg[4]_i_1__5_n_6\,
      O(0) => \test_count_reg[4]_i_1__5_n_7\,
      S(3 downto 0) => test_count_reg(7 downto 4)
    );
\test_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__5_n_6\,
      Q => test_count_reg(5),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__5_n_5\,
      Q => test_count_reg(6),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__5_n_4\,
      Q => test_count_reg(7),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__5_n_7\,
      Q => test_count_reg(8),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
\test_count_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[4]_i_1__5_n_0\,
      CO(3) => \test_count_reg[8]_i_1__5_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[8]_i_1__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[8]_i_1__5_n_4\,
      O(2) => \test_count_reg[8]_i_1__5_n_5\,
      O(1) => \test_count_reg[8]_i_1__5_n_6\,
      O(0) => \test_count_reg[8]_i_1__5_n_7\,
      S(3 downto 0) => test_count_reg(11 downto 8)
    );
\test_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__5_n_6\,
      Q => test_count_reg(9),
      R => \duty_cycle[31]_i_2__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Test_Counter_13 is
  port (
    LED_OBUF : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LED[8]\ : in STD_LOGIC;
    LED_on0_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED_on0_carry_0 : in STD_LOGIC;
    \LED_on0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Test_Counter_13 : entity is "Test_Counter";
end Test_Counter_13;

architecture STRUCTURE of Test_Counter_13 is
  signal \LED_OBUF[8]_inst_i_2_n_0\ : STD_LOGIC;
  signal \LED_OBUF[8]_inst_i_3_n_0\ : STD_LOGIC;
  signal \LED_OBUF[8]_inst_i_4_n_0\ : STD_LOGIC;
  signal \LED_OBUF[8]_inst_i_5_n_0\ : STD_LOGIC;
  signal \LED_OBUF[8]_inst_i_6_n_0\ : STD_LOGIC;
  signal \duty_cycle[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_10__6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_11__6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_12__6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_13__6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_14__6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_15__6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_16__6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_17__6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_18__6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_19__6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_1__6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_2__6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_4__6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_5__6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_6__6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_7__6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_8__6_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_9__6_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__6_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__6_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__6_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__6_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__6_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__6_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__6_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__6_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__6_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__6_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__6_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__6_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__6_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__6_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__6_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__6_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__6_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__6_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__6_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__6_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__6_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__6_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__6_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__6_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__6_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__6_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__6_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__6_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__6_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__6_n_7\ : STD_LOGIC;
  signal \test_count[0]_i_2__10_n_0\ : STD_LOGIC;
  signal test_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \test_count_reg[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__6_n_4\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__6_n_6\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__6_n_7\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__6_n_4\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__6_n_5\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__6_n_6\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__6_n_7\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__6_n_4\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__6_n_5\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__6_n_6\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__6_n_7\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__6_n_4\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__6_n_5\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__6_n_6\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__6_n_7\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__6_n_4\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__6_n_5\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__6_n_6\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__6_n_7\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__6_n_4\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__6_n_5\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__6_n_6\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__6_n_7\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__6_n_4\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__6_n_5\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__6_n_6\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__6_n_7\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__6_n_5\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__6_n_6\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__6_n_7\ : STD_LOGIC;
  signal test_duty_cycle8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_duty_cycle_reg[12]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[16]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[20]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[24]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[28]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_duty_cycle_reg[4]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[8]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[0]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[12]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[16]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[20]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[24]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[28]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_test_count_reg[4]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[8]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \duty_cycle_reg[12]_i_1__6\ : label is 35;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \duty_cycle_reg[12]_i_1__6\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[16]_i_1__6\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[16]_i_1__6\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[20]_i_1__6\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[20]_i_1__6\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[24]_i_1__6\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[24]_i_1__6\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[28]_i_1__6\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[28]_i_1__6\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[31]_i_3__6\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[31]_i_3__6\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[4]_i_1__6\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[4]_i_1__6\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[8]_i_1__6\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[8]_i_1__6\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[0]_i_1__6\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[0]_i_1__6\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[12]_i_1__6\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[12]_i_1__6\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[16]_i_1__6\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[16]_i_1__6\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[20]_i_1__6\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[20]_i_1__6\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[24]_i_1__6\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[24]_i_1__6\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[28]_i_1__6\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[28]_i_1__6\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[4]_i_1__6\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[4]_i_1__6\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[8]_i_1__6\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[8]_i_1__6\ : label is "SWEEP";
begin
\LED_OBUF[8]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => \LED_OBUF[8]_inst_i_2_n_0\,
      I1 => \LED_OBUF[8]_inst_i_3_n_0\,
      I2 => CO(0),
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => \LED[8]\,
      O => LED_OBUF(0)
    );
\LED_OBUF[8]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__6_n_0\,
      I1 => test_duty_cycle8(7),
      I2 => test_duty_cycle8(6),
      I3 => \LED_OBUF[8]_inst_i_4_n_0\,
      I4 => \LED_OBUF[8]_inst_i_5_n_0\,
      I5 => \duty_cycle[31]_i_7__6_n_0\,
      O => \LED_OBUF[8]_inst_i_2_n_0\
    );
\LED_OBUF[8]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle8(5),
      I1 => test_duty_cycle8(4),
      I2 => test_duty_cycle8(3),
      I3 => test_duty_cycle8(2),
      I4 => test_duty_cycle8(0),
      I5 => test_duty_cycle8(1),
      O => \LED_OBUF[8]_inst_i_3_n_0\
    );
\LED_OBUF[8]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_13__6_n_0\,
      I1 => test_duty_cycle8(30),
      I2 => test_duty_cycle8(31),
      I3 => test_duty_cycle8(23),
      I4 => test_duty_cycle8(20),
      I5 => test_duty_cycle8(21),
      O => \LED_OBUF[8]_inst_i_4_n_0\
    );
\LED_OBUF[8]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle8(24),
      I1 => test_duty_cycle8(25),
      I2 => test_duty_cycle8(22),
      I3 => \LED_OBUF[8]_inst_i_6_n_0\,
      I4 => test_duty_cycle8(26),
      I5 => test_duty_cycle8(27),
      O => \LED_OBUF[8]_inst_i_5_n_0\
    );
\LED_OBUF[8]_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle8(28),
      I1 => test_duty_cycle8(29),
      O => \LED_OBUF[8]_inst_i_6_n_0\
    );
\LED_on0_carry__0_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(2),
      I1 => test_duty_cycle8(14),
      I2 => test_duty_cycle8(15),
      I3 => \LED_on0_carry__1\(1),
      O => \count_reg[15]\(3)
    );
\LED_on0_carry__0_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(0),
      I1 => test_duty_cycle8(12),
      I2 => test_duty_cycle8(13),
      I3 => \LED_on0_carry__0_0\(3),
      O => \count_reg[15]\(2)
    );
\LED_on0_carry__0_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(2),
      I1 => test_duty_cycle8(10),
      I2 => test_duty_cycle8(11),
      I3 => \LED_on0_carry__0_0\(1),
      O => \count_reg[15]\(1)
    );
\LED_on0_carry__0_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(0),
      I1 => test_duty_cycle8(8),
      I2 => test_duty_cycle8(9),
      I3 => \LED_on0_carry__0\(3),
      O => \count_reg[15]\(0)
    );
\LED_on0_carry__0_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle8(15),
      I1 => test_duty_cycle8(14),
      I2 => \LED_on0_carry__1\(2),
      I3 => \LED_on0_carry__1\(1),
      O => \duty_cycle_reg[15]_0\(3)
    );
\LED_on0_carry__0_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle8(13),
      I1 => test_duty_cycle8(12),
      I2 => \LED_on0_carry__1\(0),
      I3 => \LED_on0_carry__0_0\(3),
      O => \duty_cycle_reg[15]_0\(2)
    );
\LED_on0_carry__0_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle8(11),
      I1 => test_duty_cycle8(10),
      I2 => \LED_on0_carry__0_0\(2),
      I3 => \LED_on0_carry__0_0\(1),
      O => \duty_cycle_reg[15]_0\(1)
    );
\LED_on0_carry__0_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle8(9),
      I1 => test_duty_cycle8(8),
      I2 => \LED_on0_carry__0_0\(0),
      I3 => \LED_on0_carry__0\(3),
      O => \duty_cycle_reg[15]_0\(0)
    );
\LED_on0_carry__1_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(2),
      I1 => test_duty_cycle8(22),
      I2 => test_duty_cycle8(23),
      I3 => \LED_on0_carry__2\(1),
      O => \count_reg[23]\(3)
    );
\LED_on0_carry__1_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(0),
      I1 => test_duty_cycle8(20),
      I2 => test_duty_cycle8(21),
      I3 => \LED_on0_carry__1_0\(3),
      O => \count_reg[23]\(2)
    );
\LED_on0_carry__1_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(2),
      I1 => test_duty_cycle8(18),
      I2 => test_duty_cycle8(19),
      I3 => \LED_on0_carry__1_0\(1),
      O => \count_reg[23]\(1)
    );
\LED_on0_carry__1_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(0),
      I1 => test_duty_cycle8(16),
      I2 => test_duty_cycle8(17),
      I3 => \LED_on0_carry__1\(3),
      O => \count_reg[23]\(0)
    );
\LED_on0_carry__1_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle8(23),
      I1 => test_duty_cycle8(22),
      I2 => \LED_on0_carry__2\(2),
      I3 => \LED_on0_carry__2\(1),
      O => \duty_cycle_reg[23]_0\(3)
    );
\LED_on0_carry__1_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle8(21),
      I1 => test_duty_cycle8(20),
      I2 => \LED_on0_carry__2\(0),
      I3 => \LED_on0_carry__1_0\(3),
      O => \duty_cycle_reg[23]_0\(2)
    );
\LED_on0_carry__1_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle8(19),
      I1 => test_duty_cycle8(18),
      I2 => \LED_on0_carry__1_0\(2),
      I3 => \LED_on0_carry__1_0\(1),
      O => \duty_cycle_reg[23]_0\(1)
    );
\LED_on0_carry__1_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle8(17),
      I1 => test_duty_cycle8(16),
      I2 => \LED_on0_carry__1_0\(0),
      I3 => \LED_on0_carry__1\(3),
      O => \duty_cycle_reg[23]_0\(0)
    );
\LED_on0_carry__2_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => test_duty_cycle8(31),
      I1 => test_duty_cycle8(30),
      I2 => \LED_on0_carry__2_1\(2),
      I3 => \LED_on0_carry__2_1\(1),
      O => \duty_cycle_reg[31]_0\(3)
    );
\LED_on0_carry__2_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(0),
      I1 => test_duty_cycle8(28),
      I2 => test_duty_cycle8(29),
      I3 => \LED_on0_carry__2_0\(3),
      O => \duty_cycle_reg[31]_0\(2)
    );
\LED_on0_carry__2_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(2),
      I1 => test_duty_cycle8(26),
      I2 => test_duty_cycle8(27),
      I3 => \LED_on0_carry__2_0\(1),
      O => \duty_cycle_reg[31]_0\(1)
    );
\LED_on0_carry__2_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(0),
      I1 => test_duty_cycle8(24),
      I2 => test_duty_cycle8(25),
      I3 => \LED_on0_carry__2\(3),
      O => \duty_cycle_reg[31]_0\(0)
    );
\LED_on0_carry__2_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(2),
      I1 => \LED_on0_carry__2_1\(1),
      I2 => test_duty_cycle8(31),
      I3 => test_duty_cycle8(30),
      O => \count_reg[31]\(3)
    );
\LED_on0_carry__2_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle8(29),
      I1 => test_duty_cycle8(28),
      I2 => \LED_on0_carry__2_1\(0),
      I3 => \LED_on0_carry__2_0\(3),
      O => \count_reg[31]\(2)
    );
\LED_on0_carry__2_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle8(27),
      I1 => test_duty_cycle8(26),
      I2 => \LED_on0_carry__2_0\(2),
      I3 => \LED_on0_carry__2_0\(1),
      O => \count_reg[31]\(1)
    );
\LED_on0_carry__2_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle8(25),
      I1 => test_duty_cycle8(24),
      I2 => \LED_on0_carry__2_0\(0),
      I3 => \LED_on0_carry__2\(3),
      O => \count_reg[31]\(0)
    );
\LED_on0_carry_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle8(6),
      I3 => test_duty_cycle8(7),
      O => DI(3)
    );
\LED_on0_carry_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle8(4),
      I3 => test_duty_cycle8(5),
      O => DI(2)
    );
\LED_on0_carry_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle8(2),
      I3 => test_duty_cycle8(3),
      O => DI(1)
    );
\LED_on0_carry_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle8(0),
      I3 => test_duty_cycle8(1),
      O => DI(0)
    );
\LED_on0_carry_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle8(6),
      I3 => test_duty_cycle8(7),
      O => S(3)
    );
\LED_on0_carry_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle8(4),
      I3 => test_duty_cycle8(5),
      O => S(2)
    );
\LED_on0_carry_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle8(2),
      I3 => test_duty_cycle8(3),
      O => S(1)
    );
\LED_on0_carry_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle8(0),
      I3 => test_duty_cycle8(1),
      O => S(0)
    );
\duty_cycle[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__6_n_0\,
      I1 => \duty_cycle[31]_i_5__6_n_0\,
      I2 => \duty_cycle[31]_i_6__6_n_0\,
      I3 => test_duty_cycle8(31),
      I4 => \duty_cycle[31]_i_7__6_n_0\,
      I5 => test_duty_cycle8(0),
      O => \duty_cycle[0]_i_1__6_n_0\
    );
\duty_cycle[31]_i_10__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => test_count_reg(5),
      I1 => test_count_reg(4),
      I2 => test_count_reg(30),
      I3 => test_count_reg(31),
      I4 => \duty_cycle[31]_i_15__6_n_0\,
      O => \duty_cycle[31]_i_10__6_n_0\
    );
\duty_cycle[31]_i_11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_16__6_n_0\,
      I1 => test_count_reg(19),
      I2 => test_count_reg(20),
      I3 => test_count_reg(16),
      I4 => test_count_reg(15),
      I5 => \duty_cycle[31]_i_17__6_n_0\,
      O => \duty_cycle[31]_i_11__6_n_0\
    );
\duty_cycle[31]_i_12__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle8(20),
      I1 => test_duty_cycle8(21),
      I2 => test_duty_cycle8(30),
      I3 => test_duty_cycle8(22),
      I4 => \duty_cycle[31]_i_18__6_n_0\,
      I5 => \duty_cycle[31]_i_19__6_n_0\,
      O => \duty_cycle[31]_i_12__6_n_0\
    );
\duty_cycle[31]_i_13__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle8(17),
      I1 => test_duty_cycle8(16),
      I2 => test_duty_cycle8(19),
      I3 => test_duty_cycle8(18),
      O => \duty_cycle[31]_i_13__6_n_0\
    );
\duty_cycle[31]_i_14__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle8(24),
      I1 => test_duty_cycle8(25),
      O => \duty_cycle[31]_i_14__6_n_0\
    );
\duty_cycle[31]_i_15__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => test_count_reg(0),
      I1 => test_count_reg(1),
      I2 => test_count_reg(3),
      I3 => test_count_reg(2),
      O => \duty_cycle[31]_i_15__6_n_0\
    );
\duty_cycle[31]_i_16__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => test_count_reg(12),
      I1 => test_count_reg(17),
      I2 => test_count_reg(14),
      I3 => test_count_reg(13),
      O => \duty_cycle[31]_i_16__6_n_0\
    );
\duty_cycle[31]_i_17__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => test_count_reg(21),
      I1 => test_count_reg(23),
      I2 => test_count_reg(18),
      I3 => test_count_reg(22),
      O => \duty_cycle[31]_i_17__6_n_0\
    );
\duty_cycle[31]_i_18__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle8(2),
      I1 => test_duty_cycle8(3),
      O => \duty_cycle[31]_i_18__6_n_0\
    );
\duty_cycle[31]_i_19__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle8(4),
      I1 => test_duty_cycle8(5),
      O => \duty_cycle[31]_i_19__6_n_0\
    );
\duty_cycle[31]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \duty_cycle[31]_i_2__6_n_0\,
      I1 => \duty_cycle[31]_i_4__6_n_0\,
      I2 => \duty_cycle[31]_i_5__6_n_0\,
      I3 => \duty_cycle[31]_i_6__6_n_0\,
      I4 => test_duty_cycle8(31),
      I5 => \duty_cycle[31]_i_7__6_n_0\,
      O => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle[31]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \duty_cycle[31]_i_8__6_n_0\,
      I1 => \duty_cycle[31]_i_9__6_n_0\,
      I2 => \duty_cycle[31]_i_10__6_n_0\,
      I3 => test_count_reg(8),
      I4 => test_count_reg(7),
      I5 => \duty_cycle[31]_i_11__6_n_0\,
      O => \duty_cycle[31]_i_2__6_n_0\
    );
\duty_cycle[31]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle8(9),
      I1 => test_duty_cycle8(8),
      I2 => test_duty_cycle8(11),
      I3 => test_duty_cycle8(10),
      O => \duty_cycle[31]_i_4__6_n_0\
    );
\duty_cycle[31]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_12__6_n_0\,
      I1 => \duty_cycle[31]_i_13__6_n_0\,
      I2 => test_duty_cycle8(1),
      I3 => test_duty_cycle8(0),
      I4 => test_duty_cycle8(7),
      I5 => test_duty_cycle8(6),
      O => \duty_cycle[31]_i_5__6_n_0\
    );
\duty_cycle[31]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle8(26),
      I1 => test_duty_cycle8(27),
      I2 => test_duty_cycle8(28),
      I3 => test_duty_cycle8(29),
      I4 => \duty_cycle[31]_i_14__6_n_0\,
      I5 => test_duty_cycle8(23),
      O => \duty_cycle[31]_i_6__6_n_0\
    );
\duty_cycle[31]_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle8(13),
      I1 => test_duty_cycle8(12),
      I2 => test_duty_cycle8(15),
      I3 => test_duty_cycle8(14),
      O => \duty_cycle[31]_i_7__6_n_0\
    );
\duty_cycle[31]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => test_count_reg(26),
      I1 => test_count_reg(27),
      I2 => test_count_reg(24),
      I3 => test_count_reg(25),
      I4 => test_count_reg(29),
      I5 => test_count_reg(28),
      O => \duty_cycle[31]_i_8__6_n_0\
    );
\duty_cycle[31]_i_9__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => test_count_reg(10),
      I1 => test_count_reg(9),
      I2 => test_count_reg(6),
      I3 => test_count_reg(11),
      O => \duty_cycle[31]_i_9__6_n_0\
    );
\duty_cycle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle[0]_i_1__6_n_0\,
      Q => test_duty_cycle8(0),
      R => '0'
    );
\duty_cycle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[12]_i_1__6_n_6\,
      Q => test_duty_cycle8(10),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[12]_i_1__6_n_5\,
      Q => test_duty_cycle8(11),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[12]_i_1__6_n_4\,
      Q => test_duty_cycle8(12),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[8]_i_1__6_n_0\,
      CO(3) => \duty_cycle_reg[12]_i_1__6_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[12]_i_1__6_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[12]_i_1__6_n_4\,
      O(2) => \duty_cycle_reg[12]_i_1__6_n_5\,
      O(1) => \duty_cycle_reg[12]_i_1__6_n_6\,
      O(0) => \duty_cycle_reg[12]_i_1__6_n_7\,
      S(3 downto 0) => test_duty_cycle8(12 downto 9)
    );
\duty_cycle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[16]_i_1__6_n_7\,
      Q => test_duty_cycle8(13),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[16]_i_1__6_n_6\,
      Q => test_duty_cycle8(14),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[16]_i_1__6_n_5\,
      Q => test_duty_cycle8(15),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[16]_i_1__6_n_4\,
      Q => test_duty_cycle8(16),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[16]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[12]_i_1__6_n_0\,
      CO(3) => \duty_cycle_reg[16]_i_1__6_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[16]_i_1__6_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[16]_i_1__6_n_4\,
      O(2) => \duty_cycle_reg[16]_i_1__6_n_5\,
      O(1) => \duty_cycle_reg[16]_i_1__6_n_6\,
      O(0) => \duty_cycle_reg[16]_i_1__6_n_7\,
      S(3 downto 0) => test_duty_cycle8(16 downto 13)
    );
\duty_cycle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[20]_i_1__6_n_7\,
      Q => test_duty_cycle8(17),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[20]_i_1__6_n_6\,
      Q => test_duty_cycle8(18),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[20]_i_1__6_n_5\,
      Q => test_duty_cycle8(19),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[4]_i_1__6_n_7\,
      Q => test_duty_cycle8(1),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[20]_i_1__6_n_4\,
      Q => test_duty_cycle8(20),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[20]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[16]_i_1__6_n_0\,
      CO(3) => \duty_cycle_reg[20]_i_1__6_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[20]_i_1__6_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[20]_i_1__6_n_4\,
      O(2) => \duty_cycle_reg[20]_i_1__6_n_5\,
      O(1) => \duty_cycle_reg[20]_i_1__6_n_6\,
      O(0) => \duty_cycle_reg[20]_i_1__6_n_7\,
      S(3 downto 0) => test_duty_cycle8(20 downto 17)
    );
\duty_cycle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[24]_i_1__6_n_7\,
      Q => test_duty_cycle8(21),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[24]_i_1__6_n_6\,
      Q => test_duty_cycle8(22),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[24]_i_1__6_n_5\,
      Q => test_duty_cycle8(23),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[24]_i_1__6_n_4\,
      Q => test_duty_cycle8(24),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[24]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[20]_i_1__6_n_0\,
      CO(3) => \duty_cycle_reg[24]_i_1__6_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[24]_i_1__6_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[24]_i_1__6_n_4\,
      O(2) => \duty_cycle_reg[24]_i_1__6_n_5\,
      O(1) => \duty_cycle_reg[24]_i_1__6_n_6\,
      O(0) => \duty_cycle_reg[24]_i_1__6_n_7\,
      S(3 downto 0) => test_duty_cycle8(24 downto 21)
    );
\duty_cycle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[28]_i_1__6_n_7\,
      Q => test_duty_cycle8(25),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[28]_i_1__6_n_6\,
      Q => test_duty_cycle8(26),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[28]_i_1__6_n_5\,
      Q => test_duty_cycle8(27),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[28]_i_1__6_n_4\,
      Q => test_duty_cycle8(28),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[28]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[24]_i_1__6_n_0\,
      CO(3) => \duty_cycle_reg[28]_i_1__6_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[28]_i_1__6_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[28]_i_1__6_n_4\,
      O(2) => \duty_cycle_reg[28]_i_1__6_n_5\,
      O(1) => \duty_cycle_reg[28]_i_1__6_n_6\,
      O(0) => \duty_cycle_reg[28]_i_1__6_n_7\,
      S(3 downto 0) => test_duty_cycle8(28 downto 25)
    );
\duty_cycle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[31]_i_3__6_n_7\,
      Q => test_duty_cycle8(29),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[4]_i_1__6_n_6\,
      Q => test_duty_cycle8(2),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[31]_i_3__6_n_6\,
      Q => test_duty_cycle8(30),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[31]_i_3__6_n_5\,
      Q => test_duty_cycle8(31),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[31]_i_3__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[28]_i_1__6_n_0\,
      CO(3 downto 0) => \NLW_duty_cycle_reg[31]_i_3__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_duty_cycle_reg[31]_i_3__6_O_UNCONNECTED\(3),
      O(2) => \duty_cycle_reg[31]_i_3__6_n_5\,
      O(1) => \duty_cycle_reg[31]_i_3__6_n_6\,
      O(0) => \duty_cycle_reg[31]_i_3__6_n_7\,
      S(3) => '0',
      S(2 downto 0) => test_duty_cycle8(31 downto 29)
    );
\duty_cycle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[4]_i_1__6_n_5\,
      Q => test_duty_cycle8(3),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[4]_i_1__6_n_4\,
      Q => test_duty_cycle8(4),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \duty_cycle_reg[4]_i_1__6_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[4]_i_1__6_CO_UNCONNECTED\(2 downto 0),
      CYINIT => test_duty_cycle8(0),
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[4]_i_1__6_n_4\,
      O(2) => \duty_cycle_reg[4]_i_1__6_n_5\,
      O(1) => \duty_cycle_reg[4]_i_1__6_n_6\,
      O(0) => \duty_cycle_reg[4]_i_1__6_n_7\,
      S(3 downto 0) => test_duty_cycle8(4 downto 1)
    );
\duty_cycle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[8]_i_1__6_n_7\,
      Q => test_duty_cycle8(5),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[8]_i_1__6_n_6\,
      Q => test_duty_cycle8(6),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[8]_i_1__6_n_5\,
      Q => test_duty_cycle8(7),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[8]_i_1__6_n_4\,
      Q => test_duty_cycle8(8),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\duty_cycle_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[4]_i_1__6_n_0\,
      CO(3) => \duty_cycle_reg[8]_i_1__6_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[8]_i_1__6_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[8]_i_1__6_n_4\,
      O(2) => \duty_cycle_reg[8]_i_1__6_n_5\,
      O(1) => \duty_cycle_reg[8]_i_1__6_n_6\,
      O(0) => \duty_cycle_reg[8]_i_1__6_n_7\,
      S(3 downto 0) => test_duty_cycle8(8 downto 5)
    );
\duty_cycle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__6_n_0\,
      D => \duty_cycle_reg[12]_i_1__6_n_7\,
      Q => test_duty_cycle8(9),
      R => \duty_cycle[31]_i_1__6_n_0\
    );
\test_count[0]_i_2__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_count_reg(0),
      O => \test_count[0]_i_2__10_n_0\
    );
\test_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__6_n_7\,
      Q => test_count_reg(0),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[0]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \test_count_reg[0]_i_1__6_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[0]_i_1__6_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \test_count_reg[0]_i_1__6_n_4\,
      O(2) => \test_count_reg[0]_i_1__6_n_5\,
      O(1) => \test_count_reg[0]_i_1__6_n_6\,
      O(0) => \test_count_reg[0]_i_1__6_n_7\,
      S(3 downto 1) => test_count_reg(3 downto 1),
      S(0) => \test_count[0]_i_2__10_n_0\
    );
\test_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__6_n_5\,
      Q => test_count_reg(10),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__6_n_4\,
      Q => test_count_reg(11),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__6_n_7\,
      Q => test_count_reg(12),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[8]_i_1__6_n_0\,
      CO(3) => \test_count_reg[12]_i_1__6_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[12]_i_1__6_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[12]_i_1__6_n_4\,
      O(2) => \test_count_reg[12]_i_1__6_n_5\,
      O(1) => \test_count_reg[12]_i_1__6_n_6\,
      O(0) => \test_count_reg[12]_i_1__6_n_7\,
      S(3 downto 0) => test_count_reg(15 downto 12)
    );
\test_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__6_n_6\,
      Q => test_count_reg(13),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__6_n_5\,
      Q => test_count_reg(14),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__6_n_4\,
      Q => test_count_reg(15),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__6_n_7\,
      Q => test_count_reg(16),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[16]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[12]_i_1__6_n_0\,
      CO(3) => \test_count_reg[16]_i_1__6_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[16]_i_1__6_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[16]_i_1__6_n_4\,
      O(2) => \test_count_reg[16]_i_1__6_n_5\,
      O(1) => \test_count_reg[16]_i_1__6_n_6\,
      O(0) => \test_count_reg[16]_i_1__6_n_7\,
      S(3 downto 0) => test_count_reg(19 downto 16)
    );
\test_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__6_n_6\,
      Q => test_count_reg(17),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__6_n_5\,
      Q => test_count_reg(18),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__6_n_4\,
      Q => test_count_reg(19),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__6_n_6\,
      Q => test_count_reg(1),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__6_n_7\,
      Q => test_count_reg(20),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[20]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[16]_i_1__6_n_0\,
      CO(3) => \test_count_reg[20]_i_1__6_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[20]_i_1__6_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[20]_i_1__6_n_4\,
      O(2) => \test_count_reg[20]_i_1__6_n_5\,
      O(1) => \test_count_reg[20]_i_1__6_n_6\,
      O(0) => \test_count_reg[20]_i_1__6_n_7\,
      S(3 downto 0) => test_count_reg(23 downto 20)
    );
\test_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__6_n_6\,
      Q => test_count_reg(21),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__6_n_5\,
      Q => test_count_reg(22),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__6_n_4\,
      Q => test_count_reg(23),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__6_n_7\,
      Q => test_count_reg(24),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[24]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[20]_i_1__6_n_0\,
      CO(3) => \test_count_reg[24]_i_1__6_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[24]_i_1__6_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[24]_i_1__6_n_4\,
      O(2) => \test_count_reg[24]_i_1__6_n_5\,
      O(1) => \test_count_reg[24]_i_1__6_n_6\,
      O(0) => \test_count_reg[24]_i_1__6_n_7\,
      S(3 downto 0) => test_count_reg(27 downto 24)
    );
\test_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__6_n_6\,
      Q => test_count_reg(25),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__6_n_5\,
      Q => test_count_reg(26),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__6_n_4\,
      Q => test_count_reg(27),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__6_n_7\,
      Q => test_count_reg(28),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[28]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[24]_i_1__6_n_0\,
      CO(3 downto 0) => \NLW_test_count_reg[28]_i_1__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[28]_i_1__6_n_4\,
      O(2) => \test_count_reg[28]_i_1__6_n_5\,
      O(1) => \test_count_reg[28]_i_1__6_n_6\,
      O(0) => \test_count_reg[28]_i_1__6_n_7\,
      S(3 downto 0) => test_count_reg(31 downto 28)
    );
\test_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__6_n_6\,
      Q => test_count_reg(29),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__6_n_5\,
      Q => test_count_reg(2),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__6_n_5\,
      Q => test_count_reg(30),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__6_n_4\,
      Q => test_count_reg(31),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__6_n_4\,
      Q => test_count_reg(3),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__6_n_7\,
      Q => test_count_reg(4),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[0]_i_1__6_n_0\,
      CO(3) => \test_count_reg[4]_i_1__6_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[4]_i_1__6_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[4]_i_1__6_n_4\,
      O(2) => \test_count_reg[4]_i_1__6_n_5\,
      O(1) => \test_count_reg[4]_i_1__6_n_6\,
      O(0) => \test_count_reg[4]_i_1__6_n_7\,
      S(3 downto 0) => test_count_reg(7 downto 4)
    );
\test_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__6_n_6\,
      Q => test_count_reg(5),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__6_n_5\,
      Q => test_count_reg(6),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__6_n_4\,
      Q => test_count_reg(7),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__6_n_7\,
      Q => test_count_reg(8),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
\test_count_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[4]_i_1__6_n_0\,
      CO(3) => \test_count_reg[8]_i_1__6_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[8]_i_1__6_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[8]_i_1__6_n_4\,
      O(2) => \test_count_reg[8]_i_1__6_n_5\,
      O(1) => \test_count_reg[8]_i_1__6_n_6\,
      O(0) => \test_count_reg[8]_i_1__6_n_7\,
      S(3 downto 0) => test_count_reg(11 downto 8)
    );
\test_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__6_n_6\,
      Q => test_count_reg(9),
      R => \duty_cycle[31]_i_2__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Test_Counter_14 is
  port (
    LED_OBUF : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LED[7]\ : in STD_LOGIC;
    LED_on0_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED_on0_carry_0 : in STD_LOGIC;
    \LED_on0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Test_Counter_14 : entity is "Test_Counter";
end Test_Counter_14;

architecture STRUCTURE of Test_Counter_14 is
  signal \LED_OBUF[7]_inst_i_2_n_0\ : STD_LOGIC;
  signal \LED_OBUF[7]_inst_i_3_n_0\ : STD_LOGIC;
  signal \LED_OBUF[7]_inst_i_4_n_0\ : STD_LOGIC;
  signal \LED_OBUF[7]_inst_i_5_n_0\ : STD_LOGIC;
  signal \LED_OBUF[7]_inst_i_6_n_0\ : STD_LOGIC;
  signal \duty_cycle[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_10__7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_11__7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_12__7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_13__7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_14__7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_15__7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_16__7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_17__7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_18__7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_19__7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_1__7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_2__7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_4__7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_5__7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_6__7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_7__7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_8__7_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_9__7_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__7_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__7_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__7_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__7_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__7_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__7_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__7_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__7_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__7_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__7_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__7_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__7_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__7_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__7_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__7_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__7_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__7_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__7_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__7_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__7_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__7_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__7_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__7_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__7_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__7_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__7_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__7_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__7_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__7_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__7_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__7_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__7_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__7_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__7_n_7\ : STD_LOGIC;
  signal \test_count[0]_i_2__2_n_0\ : STD_LOGIC;
  signal test_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \test_count_reg[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__7_n_4\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__7_n_5\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__7_n_6\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__7_n_7\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__7_n_4\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__7_n_5\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__7_n_6\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__7_n_7\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__7_n_4\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__7_n_5\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__7_n_6\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__7_n_7\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__7_n_0\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__7_n_4\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__7_n_5\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__7_n_6\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__7_n_7\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__7_n_0\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__7_n_4\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__7_n_5\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__7_n_6\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__7_n_7\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__7_n_4\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__7_n_5\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__7_n_6\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__7_n_7\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__7_n_4\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__7_n_5\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__7_n_6\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__7_n_7\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__7_n_4\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__7_n_5\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__7_n_6\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__7_n_7\ : STD_LOGIC;
  signal test_duty_cycle9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_duty_cycle_reg[12]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[16]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[20]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[24]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[28]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_duty_cycle_reg[4]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[8]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[0]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[12]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[16]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[20]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[24]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[28]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_test_count_reg[4]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[8]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \duty_cycle_reg[12]_i_1__7\ : label is 35;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \duty_cycle_reg[12]_i_1__7\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[16]_i_1__7\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[16]_i_1__7\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[20]_i_1__7\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[20]_i_1__7\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[24]_i_1__7\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[24]_i_1__7\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[28]_i_1__7\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[28]_i_1__7\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[31]_i_3__7\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[31]_i_3__7\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[4]_i_1__7\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[4]_i_1__7\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[8]_i_1__7\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[8]_i_1__7\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[0]_i_1__7\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[0]_i_1__7\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[12]_i_1__7\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[12]_i_1__7\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[16]_i_1__7\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[16]_i_1__7\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[20]_i_1__7\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[20]_i_1__7\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[24]_i_1__7\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[24]_i_1__7\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[28]_i_1__7\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[28]_i_1__7\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[4]_i_1__7\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[4]_i_1__7\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[8]_i_1__7\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[8]_i_1__7\ : label is "SWEEP";
begin
\LED_OBUF[7]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => \LED_OBUF[7]_inst_i_2_n_0\,
      I1 => \LED_OBUF[7]_inst_i_3_n_0\,
      I2 => CO(0),
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => \LED[7]\,
      O => LED_OBUF(0)
    );
\LED_OBUF[7]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__7_n_0\,
      I1 => test_duty_cycle9(7),
      I2 => test_duty_cycle9(6),
      I3 => \LED_OBUF[7]_inst_i_4_n_0\,
      I4 => \LED_OBUF[7]_inst_i_5_n_0\,
      I5 => \duty_cycle[31]_i_7__7_n_0\,
      O => \LED_OBUF[7]_inst_i_2_n_0\
    );
\LED_OBUF[7]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle9(5),
      I1 => test_duty_cycle9(4),
      I2 => test_duty_cycle9(3),
      I3 => test_duty_cycle9(2),
      I4 => test_duty_cycle9(0),
      I5 => test_duty_cycle9(1),
      O => \LED_OBUF[7]_inst_i_3_n_0\
    );
\LED_OBUF[7]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_13__7_n_0\,
      I1 => test_duty_cycle9(30),
      I2 => test_duty_cycle9(31),
      I3 => test_duty_cycle9(23),
      I4 => test_duty_cycle9(20),
      I5 => test_duty_cycle9(21),
      O => \LED_OBUF[7]_inst_i_4_n_0\
    );
\LED_OBUF[7]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle9(24),
      I1 => test_duty_cycle9(25),
      I2 => test_duty_cycle9(22),
      I3 => \LED_OBUF[7]_inst_i_6_n_0\,
      I4 => test_duty_cycle9(26),
      I5 => test_duty_cycle9(27),
      O => \LED_OBUF[7]_inst_i_5_n_0\
    );
\LED_OBUF[7]_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle9(28),
      I1 => test_duty_cycle9(29),
      O => \LED_OBUF[7]_inst_i_6_n_0\
    );
\LED_on0_carry__0_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(2),
      I1 => test_duty_cycle9(14),
      I2 => test_duty_cycle9(15),
      I3 => \LED_on0_carry__1\(1),
      O => \count_reg[15]\(3)
    );
\LED_on0_carry__0_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(0),
      I1 => test_duty_cycle9(12),
      I2 => test_duty_cycle9(13),
      I3 => \LED_on0_carry__0_0\(3),
      O => \count_reg[15]\(2)
    );
\LED_on0_carry__0_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(2),
      I1 => test_duty_cycle9(10),
      I2 => test_duty_cycle9(11),
      I3 => \LED_on0_carry__0_0\(1),
      O => \count_reg[15]\(1)
    );
\LED_on0_carry__0_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(0),
      I1 => test_duty_cycle9(8),
      I2 => test_duty_cycle9(9),
      I3 => \LED_on0_carry__0\(3),
      O => \count_reg[15]\(0)
    );
\LED_on0_carry__0_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle9(15),
      I1 => test_duty_cycle9(14),
      I2 => \LED_on0_carry__1\(2),
      I3 => \LED_on0_carry__1\(1),
      O => \duty_cycle_reg[15]_0\(3)
    );
\LED_on0_carry__0_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle9(13),
      I1 => test_duty_cycle9(12),
      I2 => \LED_on0_carry__1\(0),
      I3 => \LED_on0_carry__0_0\(3),
      O => \duty_cycle_reg[15]_0\(2)
    );
\LED_on0_carry__0_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle9(11),
      I1 => test_duty_cycle9(10),
      I2 => \LED_on0_carry__0_0\(2),
      I3 => \LED_on0_carry__0_0\(1),
      O => \duty_cycle_reg[15]_0\(1)
    );
\LED_on0_carry__0_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle9(9),
      I1 => test_duty_cycle9(8),
      I2 => \LED_on0_carry__0_0\(0),
      I3 => \LED_on0_carry__0\(3),
      O => \duty_cycle_reg[15]_0\(0)
    );
\LED_on0_carry__1_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(2),
      I1 => test_duty_cycle9(22),
      I2 => test_duty_cycle9(23),
      I3 => \LED_on0_carry__2\(1),
      O => \count_reg[23]\(3)
    );
\LED_on0_carry__1_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(0),
      I1 => test_duty_cycle9(20),
      I2 => test_duty_cycle9(21),
      I3 => \LED_on0_carry__1_0\(3),
      O => \count_reg[23]\(2)
    );
\LED_on0_carry__1_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(2),
      I1 => test_duty_cycle9(18),
      I2 => test_duty_cycle9(19),
      I3 => \LED_on0_carry__1_0\(1),
      O => \count_reg[23]\(1)
    );
\LED_on0_carry__1_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(0),
      I1 => test_duty_cycle9(16),
      I2 => test_duty_cycle9(17),
      I3 => \LED_on0_carry__1\(3),
      O => \count_reg[23]\(0)
    );
\LED_on0_carry__1_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle9(23),
      I1 => test_duty_cycle9(22),
      I2 => \LED_on0_carry__2\(2),
      I3 => \LED_on0_carry__2\(1),
      O => \duty_cycle_reg[23]_0\(3)
    );
\LED_on0_carry__1_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle9(21),
      I1 => test_duty_cycle9(20),
      I2 => \LED_on0_carry__2\(0),
      I3 => \LED_on0_carry__1_0\(3),
      O => \duty_cycle_reg[23]_0\(2)
    );
\LED_on0_carry__1_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle9(19),
      I1 => test_duty_cycle9(18),
      I2 => \LED_on0_carry__1_0\(2),
      I3 => \LED_on0_carry__1_0\(1),
      O => \duty_cycle_reg[23]_0\(1)
    );
\LED_on0_carry__1_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle9(17),
      I1 => test_duty_cycle9(16),
      I2 => \LED_on0_carry__1_0\(0),
      I3 => \LED_on0_carry__1\(3),
      O => \duty_cycle_reg[23]_0\(0)
    );
\LED_on0_carry__2_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => test_duty_cycle9(31),
      I1 => test_duty_cycle9(30),
      I2 => \LED_on0_carry__2_1\(2),
      I3 => \LED_on0_carry__2_1\(1),
      O => \duty_cycle_reg[31]_0\(3)
    );
\LED_on0_carry__2_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(0),
      I1 => test_duty_cycle9(28),
      I2 => test_duty_cycle9(29),
      I3 => \LED_on0_carry__2_0\(3),
      O => \duty_cycle_reg[31]_0\(2)
    );
\LED_on0_carry__2_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(2),
      I1 => test_duty_cycle9(26),
      I2 => test_duty_cycle9(27),
      I3 => \LED_on0_carry__2_0\(1),
      O => \duty_cycle_reg[31]_0\(1)
    );
\LED_on0_carry__2_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(0),
      I1 => test_duty_cycle9(24),
      I2 => test_duty_cycle9(25),
      I3 => \LED_on0_carry__2\(3),
      O => \duty_cycle_reg[31]_0\(0)
    );
\LED_on0_carry__2_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(2),
      I1 => \LED_on0_carry__2_1\(1),
      I2 => test_duty_cycle9(31),
      I3 => test_duty_cycle9(30),
      O => \count_reg[31]\(3)
    );
\LED_on0_carry__2_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle9(29),
      I1 => test_duty_cycle9(28),
      I2 => \LED_on0_carry__2_1\(0),
      I3 => \LED_on0_carry__2_0\(3),
      O => \count_reg[31]\(2)
    );
\LED_on0_carry__2_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle9(27),
      I1 => test_duty_cycle9(26),
      I2 => \LED_on0_carry__2_0\(2),
      I3 => \LED_on0_carry__2_0\(1),
      O => \count_reg[31]\(1)
    );
\LED_on0_carry__2_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle9(25),
      I1 => test_duty_cycle9(24),
      I2 => \LED_on0_carry__2_0\(0),
      I3 => \LED_on0_carry__2\(3),
      O => \count_reg[31]\(0)
    );
\LED_on0_carry_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle9(6),
      I3 => test_duty_cycle9(7),
      O => DI(3)
    );
\LED_on0_carry_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle9(4),
      I3 => test_duty_cycle9(5),
      O => DI(2)
    );
\LED_on0_carry_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle9(2),
      I3 => test_duty_cycle9(3),
      O => DI(1)
    );
\LED_on0_carry_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle9(0),
      I3 => test_duty_cycle9(1),
      O => DI(0)
    );
\LED_on0_carry_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle9(6),
      I3 => test_duty_cycle9(7),
      O => S(3)
    );
\LED_on0_carry_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle9(4),
      I3 => test_duty_cycle9(5),
      O => S(2)
    );
\LED_on0_carry_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle9(2),
      I3 => test_duty_cycle9(3),
      O => S(1)
    );
\LED_on0_carry_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle9(0),
      I3 => test_duty_cycle9(1),
      O => S(0)
    );
\duty_cycle[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__7_n_0\,
      I1 => \duty_cycle[31]_i_5__7_n_0\,
      I2 => \duty_cycle[31]_i_6__7_n_0\,
      I3 => test_duty_cycle9(31),
      I4 => \duty_cycle[31]_i_7__7_n_0\,
      I5 => test_duty_cycle9(0),
      O => \duty_cycle[0]_i_1__7_n_0\
    );
\duty_cycle[31]_i_10__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => test_count_reg(4),
      I1 => test_count_reg(5),
      I2 => test_count_reg(30),
      I3 => test_count_reg(31),
      I4 => \duty_cycle[31]_i_15__7_n_0\,
      O => \duty_cycle[31]_i_10__7_n_0\
    );
\duty_cycle[31]_i_11__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_16__7_n_0\,
      I1 => test_count_reg(20),
      I2 => test_count_reg(19),
      I3 => test_count_reg(16),
      I4 => test_count_reg(15),
      I5 => \duty_cycle[31]_i_17__7_n_0\,
      O => \duty_cycle[31]_i_11__7_n_0\
    );
\duty_cycle[31]_i_12__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle9(20),
      I1 => test_duty_cycle9(21),
      I2 => test_duty_cycle9(30),
      I3 => test_duty_cycle9(22),
      I4 => \duty_cycle[31]_i_18__7_n_0\,
      I5 => \duty_cycle[31]_i_19__7_n_0\,
      O => \duty_cycle[31]_i_12__7_n_0\
    );
\duty_cycle[31]_i_13__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle9(17),
      I1 => test_duty_cycle9(16),
      I2 => test_duty_cycle9(19),
      I3 => test_duty_cycle9(18),
      O => \duty_cycle[31]_i_13__7_n_0\
    );
\duty_cycle[31]_i_14__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle9(24),
      I1 => test_duty_cycle9(25),
      O => \duty_cycle[31]_i_14__7_n_0\
    );
\duty_cycle[31]_i_15__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => test_count_reg(1),
      I1 => test_count_reg(0),
      I2 => test_count_reg(3),
      I3 => test_count_reg(2),
      O => \duty_cycle[31]_i_15__7_n_0\
    );
\duty_cycle[31]_i_16__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => test_count_reg(12),
      I1 => test_count_reg(17),
      I2 => test_count_reg(14),
      I3 => test_count_reg(13),
      O => \duty_cycle[31]_i_16__7_n_0\
    );
\duty_cycle[31]_i_17__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => test_count_reg(21),
      I1 => test_count_reg(23),
      I2 => test_count_reg(18),
      I3 => test_count_reg(22),
      O => \duty_cycle[31]_i_17__7_n_0\
    );
\duty_cycle[31]_i_18__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle9(2),
      I1 => test_duty_cycle9(3),
      O => \duty_cycle[31]_i_18__7_n_0\
    );
\duty_cycle[31]_i_19__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle9(4),
      I1 => test_duty_cycle9(5),
      O => \duty_cycle[31]_i_19__7_n_0\
    );
\duty_cycle[31]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \duty_cycle[31]_i_2__7_n_0\,
      I1 => \duty_cycle[31]_i_4__7_n_0\,
      I2 => \duty_cycle[31]_i_5__7_n_0\,
      I3 => \duty_cycle[31]_i_6__7_n_0\,
      I4 => test_duty_cycle9(31),
      I5 => \duty_cycle[31]_i_7__7_n_0\,
      O => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle[31]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \duty_cycle[31]_i_8__7_n_0\,
      I1 => \duty_cycle[31]_i_9__7_n_0\,
      I2 => \duty_cycle[31]_i_10__7_n_0\,
      I3 => test_count_reg(8),
      I4 => test_count_reg(7),
      I5 => \duty_cycle[31]_i_11__7_n_0\,
      O => \duty_cycle[31]_i_2__7_n_0\
    );
\duty_cycle[31]_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle9(9),
      I1 => test_duty_cycle9(8),
      I2 => test_duty_cycle9(11),
      I3 => test_duty_cycle9(10),
      O => \duty_cycle[31]_i_4__7_n_0\
    );
\duty_cycle[31]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_12__7_n_0\,
      I1 => \duty_cycle[31]_i_13__7_n_0\,
      I2 => test_duty_cycle9(1),
      I3 => test_duty_cycle9(0),
      I4 => test_duty_cycle9(7),
      I5 => test_duty_cycle9(6),
      O => \duty_cycle[31]_i_5__7_n_0\
    );
\duty_cycle[31]_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle9(26),
      I1 => test_duty_cycle9(27),
      I2 => test_duty_cycle9(28),
      I3 => test_duty_cycle9(29),
      I4 => \duty_cycle[31]_i_14__7_n_0\,
      I5 => test_duty_cycle9(23),
      O => \duty_cycle[31]_i_6__7_n_0\
    );
\duty_cycle[31]_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle9(13),
      I1 => test_duty_cycle9(12),
      I2 => test_duty_cycle9(15),
      I3 => test_duty_cycle9(14),
      O => \duty_cycle[31]_i_7__7_n_0\
    );
\duty_cycle[31]_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => test_count_reg(26),
      I1 => test_count_reg(27),
      I2 => test_count_reg(24),
      I3 => test_count_reg(25),
      I4 => test_count_reg(29),
      I5 => test_count_reg(28),
      O => \duty_cycle[31]_i_8__7_n_0\
    );
\duty_cycle[31]_i_9__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => test_count_reg(11),
      I1 => test_count_reg(9),
      I2 => test_count_reg(6),
      I3 => test_count_reg(10),
      O => \duty_cycle[31]_i_9__7_n_0\
    );
\duty_cycle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle[0]_i_1__7_n_0\,
      Q => test_duty_cycle9(0),
      R => '0'
    );
\duty_cycle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[12]_i_1__7_n_6\,
      Q => test_duty_cycle9(10),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[12]_i_1__7_n_5\,
      Q => test_duty_cycle9(11),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[12]_i_1__7_n_4\,
      Q => test_duty_cycle9(12),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[12]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[8]_i_1__7_n_0\,
      CO(3) => \duty_cycle_reg[12]_i_1__7_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[12]_i_1__7_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[12]_i_1__7_n_4\,
      O(2) => \duty_cycle_reg[12]_i_1__7_n_5\,
      O(1) => \duty_cycle_reg[12]_i_1__7_n_6\,
      O(0) => \duty_cycle_reg[12]_i_1__7_n_7\,
      S(3 downto 0) => test_duty_cycle9(12 downto 9)
    );
\duty_cycle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[16]_i_1__7_n_7\,
      Q => test_duty_cycle9(13),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[16]_i_1__7_n_6\,
      Q => test_duty_cycle9(14),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[16]_i_1__7_n_5\,
      Q => test_duty_cycle9(15),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[16]_i_1__7_n_4\,
      Q => test_duty_cycle9(16),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[16]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[12]_i_1__7_n_0\,
      CO(3) => \duty_cycle_reg[16]_i_1__7_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[16]_i_1__7_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[16]_i_1__7_n_4\,
      O(2) => \duty_cycle_reg[16]_i_1__7_n_5\,
      O(1) => \duty_cycle_reg[16]_i_1__7_n_6\,
      O(0) => \duty_cycle_reg[16]_i_1__7_n_7\,
      S(3 downto 0) => test_duty_cycle9(16 downto 13)
    );
\duty_cycle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[20]_i_1__7_n_7\,
      Q => test_duty_cycle9(17),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[20]_i_1__7_n_6\,
      Q => test_duty_cycle9(18),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[20]_i_1__7_n_5\,
      Q => test_duty_cycle9(19),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[4]_i_1__7_n_7\,
      Q => test_duty_cycle9(1),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[20]_i_1__7_n_4\,
      Q => test_duty_cycle9(20),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[20]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[16]_i_1__7_n_0\,
      CO(3) => \duty_cycle_reg[20]_i_1__7_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[20]_i_1__7_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[20]_i_1__7_n_4\,
      O(2) => \duty_cycle_reg[20]_i_1__7_n_5\,
      O(1) => \duty_cycle_reg[20]_i_1__7_n_6\,
      O(0) => \duty_cycle_reg[20]_i_1__7_n_7\,
      S(3 downto 0) => test_duty_cycle9(20 downto 17)
    );
\duty_cycle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[24]_i_1__7_n_7\,
      Q => test_duty_cycle9(21),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[24]_i_1__7_n_6\,
      Q => test_duty_cycle9(22),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[24]_i_1__7_n_5\,
      Q => test_duty_cycle9(23),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[24]_i_1__7_n_4\,
      Q => test_duty_cycle9(24),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[24]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[20]_i_1__7_n_0\,
      CO(3) => \duty_cycle_reg[24]_i_1__7_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[24]_i_1__7_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[24]_i_1__7_n_4\,
      O(2) => \duty_cycle_reg[24]_i_1__7_n_5\,
      O(1) => \duty_cycle_reg[24]_i_1__7_n_6\,
      O(0) => \duty_cycle_reg[24]_i_1__7_n_7\,
      S(3 downto 0) => test_duty_cycle9(24 downto 21)
    );
\duty_cycle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[28]_i_1__7_n_7\,
      Q => test_duty_cycle9(25),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[28]_i_1__7_n_6\,
      Q => test_duty_cycle9(26),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[28]_i_1__7_n_5\,
      Q => test_duty_cycle9(27),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[28]_i_1__7_n_4\,
      Q => test_duty_cycle9(28),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[28]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[24]_i_1__7_n_0\,
      CO(3) => \duty_cycle_reg[28]_i_1__7_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[28]_i_1__7_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[28]_i_1__7_n_4\,
      O(2) => \duty_cycle_reg[28]_i_1__7_n_5\,
      O(1) => \duty_cycle_reg[28]_i_1__7_n_6\,
      O(0) => \duty_cycle_reg[28]_i_1__7_n_7\,
      S(3 downto 0) => test_duty_cycle9(28 downto 25)
    );
\duty_cycle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[31]_i_3__7_n_7\,
      Q => test_duty_cycle9(29),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[4]_i_1__7_n_6\,
      Q => test_duty_cycle9(2),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[31]_i_3__7_n_6\,
      Q => test_duty_cycle9(30),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[31]_i_3__7_n_5\,
      Q => test_duty_cycle9(31),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[31]_i_3__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[28]_i_1__7_n_0\,
      CO(3 downto 0) => \NLW_duty_cycle_reg[31]_i_3__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_duty_cycle_reg[31]_i_3__7_O_UNCONNECTED\(3),
      O(2) => \duty_cycle_reg[31]_i_3__7_n_5\,
      O(1) => \duty_cycle_reg[31]_i_3__7_n_6\,
      O(0) => \duty_cycle_reg[31]_i_3__7_n_7\,
      S(3) => '0',
      S(2 downto 0) => test_duty_cycle9(31 downto 29)
    );
\duty_cycle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[4]_i_1__7_n_5\,
      Q => test_duty_cycle9(3),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[4]_i_1__7_n_4\,
      Q => test_duty_cycle9(4),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[4]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \duty_cycle_reg[4]_i_1__7_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[4]_i_1__7_CO_UNCONNECTED\(2 downto 0),
      CYINIT => test_duty_cycle9(0),
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[4]_i_1__7_n_4\,
      O(2) => \duty_cycle_reg[4]_i_1__7_n_5\,
      O(1) => \duty_cycle_reg[4]_i_1__7_n_6\,
      O(0) => \duty_cycle_reg[4]_i_1__7_n_7\,
      S(3 downto 0) => test_duty_cycle9(4 downto 1)
    );
\duty_cycle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[8]_i_1__7_n_7\,
      Q => test_duty_cycle9(5),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[8]_i_1__7_n_6\,
      Q => test_duty_cycle9(6),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[8]_i_1__7_n_5\,
      Q => test_duty_cycle9(7),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[8]_i_1__7_n_4\,
      Q => test_duty_cycle9(8),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\duty_cycle_reg[8]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[4]_i_1__7_n_0\,
      CO(3) => \duty_cycle_reg[8]_i_1__7_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[8]_i_1__7_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[8]_i_1__7_n_4\,
      O(2) => \duty_cycle_reg[8]_i_1__7_n_5\,
      O(1) => \duty_cycle_reg[8]_i_1__7_n_6\,
      O(0) => \duty_cycle_reg[8]_i_1__7_n_7\,
      S(3 downto 0) => test_duty_cycle9(8 downto 5)
    );
\duty_cycle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__7_n_0\,
      D => \duty_cycle_reg[12]_i_1__7_n_7\,
      Q => test_duty_cycle9(9),
      R => \duty_cycle[31]_i_1__7_n_0\
    );
\test_count[0]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_count_reg(0),
      O => \test_count[0]_i_2__2_n_0\
    );
\test_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__7_n_7\,
      Q => test_count_reg(0),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[0]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \test_count_reg[0]_i_1__7_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[0]_i_1__7_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \test_count_reg[0]_i_1__7_n_4\,
      O(2) => \test_count_reg[0]_i_1__7_n_5\,
      O(1) => \test_count_reg[0]_i_1__7_n_6\,
      O(0) => \test_count_reg[0]_i_1__7_n_7\,
      S(3 downto 1) => test_count_reg(3 downto 1),
      S(0) => \test_count[0]_i_2__2_n_0\
    );
\test_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__7_n_5\,
      Q => test_count_reg(10),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__7_n_4\,
      Q => test_count_reg(11),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__7_n_7\,
      Q => test_count_reg(12),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[12]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[8]_i_1__7_n_0\,
      CO(3) => \test_count_reg[12]_i_1__7_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[12]_i_1__7_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[12]_i_1__7_n_4\,
      O(2) => \test_count_reg[12]_i_1__7_n_5\,
      O(1) => \test_count_reg[12]_i_1__7_n_6\,
      O(0) => \test_count_reg[12]_i_1__7_n_7\,
      S(3 downto 0) => test_count_reg(15 downto 12)
    );
\test_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__7_n_6\,
      Q => test_count_reg(13),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__7_n_5\,
      Q => test_count_reg(14),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__7_n_4\,
      Q => test_count_reg(15),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__7_n_7\,
      Q => test_count_reg(16),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[16]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[12]_i_1__7_n_0\,
      CO(3) => \test_count_reg[16]_i_1__7_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[16]_i_1__7_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[16]_i_1__7_n_4\,
      O(2) => \test_count_reg[16]_i_1__7_n_5\,
      O(1) => \test_count_reg[16]_i_1__7_n_6\,
      O(0) => \test_count_reg[16]_i_1__7_n_7\,
      S(3 downto 0) => test_count_reg(19 downto 16)
    );
\test_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__7_n_6\,
      Q => test_count_reg(17),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__7_n_5\,
      Q => test_count_reg(18),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__7_n_4\,
      Q => test_count_reg(19),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__7_n_6\,
      Q => test_count_reg(1),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__7_n_7\,
      Q => test_count_reg(20),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[20]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[16]_i_1__7_n_0\,
      CO(3) => \test_count_reg[20]_i_1__7_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[20]_i_1__7_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[20]_i_1__7_n_4\,
      O(2) => \test_count_reg[20]_i_1__7_n_5\,
      O(1) => \test_count_reg[20]_i_1__7_n_6\,
      O(0) => \test_count_reg[20]_i_1__7_n_7\,
      S(3 downto 0) => test_count_reg(23 downto 20)
    );
\test_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__7_n_6\,
      Q => test_count_reg(21),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__7_n_5\,
      Q => test_count_reg(22),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__7_n_4\,
      Q => test_count_reg(23),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__7_n_7\,
      Q => test_count_reg(24),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[24]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[20]_i_1__7_n_0\,
      CO(3) => \test_count_reg[24]_i_1__7_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[24]_i_1__7_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[24]_i_1__7_n_4\,
      O(2) => \test_count_reg[24]_i_1__7_n_5\,
      O(1) => \test_count_reg[24]_i_1__7_n_6\,
      O(0) => \test_count_reg[24]_i_1__7_n_7\,
      S(3 downto 0) => test_count_reg(27 downto 24)
    );
\test_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__7_n_6\,
      Q => test_count_reg(25),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__7_n_5\,
      Q => test_count_reg(26),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__7_n_4\,
      Q => test_count_reg(27),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__7_n_7\,
      Q => test_count_reg(28),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[28]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[24]_i_1__7_n_0\,
      CO(3 downto 0) => \NLW_test_count_reg[28]_i_1__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[28]_i_1__7_n_4\,
      O(2) => \test_count_reg[28]_i_1__7_n_5\,
      O(1) => \test_count_reg[28]_i_1__7_n_6\,
      O(0) => \test_count_reg[28]_i_1__7_n_7\,
      S(3 downto 0) => test_count_reg(31 downto 28)
    );
\test_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__7_n_6\,
      Q => test_count_reg(29),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__7_n_5\,
      Q => test_count_reg(2),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__7_n_5\,
      Q => test_count_reg(30),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__7_n_4\,
      Q => test_count_reg(31),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__7_n_4\,
      Q => test_count_reg(3),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__7_n_7\,
      Q => test_count_reg(4),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[4]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[0]_i_1__7_n_0\,
      CO(3) => \test_count_reg[4]_i_1__7_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[4]_i_1__7_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[4]_i_1__7_n_4\,
      O(2) => \test_count_reg[4]_i_1__7_n_5\,
      O(1) => \test_count_reg[4]_i_1__7_n_6\,
      O(0) => \test_count_reg[4]_i_1__7_n_7\,
      S(3 downto 0) => test_count_reg(7 downto 4)
    );
\test_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__7_n_6\,
      Q => test_count_reg(5),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__7_n_5\,
      Q => test_count_reg(6),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__7_n_4\,
      Q => test_count_reg(7),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__7_n_7\,
      Q => test_count_reg(8),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
\test_count_reg[8]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[4]_i_1__7_n_0\,
      CO(3) => \test_count_reg[8]_i_1__7_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[8]_i_1__7_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[8]_i_1__7_n_4\,
      O(2) => \test_count_reg[8]_i_1__7_n_5\,
      O(1) => \test_count_reg[8]_i_1__7_n_6\,
      O(0) => \test_count_reg[8]_i_1__7_n_7\,
      S(3 downto 0) => test_count_reg(11 downto 8)
    );
\test_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__7_n_6\,
      Q => test_count_reg(9),
      R => \duty_cycle[31]_i_2__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Test_Counter_2 is
  port (
    LED_OBUF : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LED[4]\ : in STD_LOGIC;
    LED_on0_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED_on0_carry_0 : in STD_LOGIC;
    \LED_on0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Test_Counter_2 : entity is "Test_Counter";
end Test_Counter_2;

architecture STRUCTURE of Test_Counter_2 is
  signal \LED_OBUF[4]_inst_i_2_n_0\ : STD_LOGIC;
  signal \LED_OBUF[4]_inst_i_3_n_0\ : STD_LOGIC;
  signal \LED_OBUF[4]_inst_i_4_n_0\ : STD_LOGIC;
  signal \LED_OBUF[4]_inst_i_5_n_0\ : STD_LOGIC;
  signal \LED_OBUF[4]_inst_i_6_n_0\ : STD_LOGIC;
  signal \duty_cycle[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_10__10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_11__10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_12__10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_13__10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_14__10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_15__10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_16__10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_17__10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_18__10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_19__10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_1__10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_2__10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_4__10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_5__10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_6__10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_7__10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_8__10_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_9__10_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__10_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__10_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__10_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__10_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__10_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__10_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__10_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__10_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__10_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__10_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__10_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__10_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__10_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__10_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__10_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__10_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__10_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__10_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__10_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__10_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__10_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__10_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__10_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__10_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__10_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__10_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__10_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__10_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__10_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__10_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__10_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__10_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__10_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__10_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__10_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__10_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__10_n_7\ : STD_LOGIC;
  signal \test_count[0]_i_2__12_n_0\ : STD_LOGIC;
  signal test_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \test_count_reg[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__10_n_4\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__10_n_5\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__10_n_6\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__10_n_7\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__10_n_0\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__10_n_4\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__10_n_5\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__10_n_6\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__10_n_7\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__10_n_0\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__10_n_4\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__10_n_5\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__10_n_6\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__10_n_7\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__10_n_0\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__10_n_4\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__10_n_5\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__10_n_6\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__10_n_7\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__10_n_0\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__10_n_4\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__10_n_5\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__10_n_6\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__10_n_7\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__10_n_4\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__10_n_5\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__10_n_6\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__10_n_7\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__10_n_4\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__10_n_5\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__10_n_6\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__10_n_7\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__10_n_0\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__10_n_4\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__10_n_5\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__10_n_6\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__10_n_7\ : STD_LOGIC;
  signal test_duty_cycle12 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_duty_cycle_reg[12]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[16]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[20]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[24]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[28]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_duty_cycle_reg[4]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[8]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[0]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[12]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[16]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[20]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[24]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[28]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_test_count_reg[4]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[8]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \duty_cycle_reg[12]_i_1__10\ : label is 35;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \duty_cycle_reg[12]_i_1__10\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[16]_i_1__10\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[16]_i_1__10\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[20]_i_1__10\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[20]_i_1__10\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[24]_i_1__10\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[24]_i_1__10\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[28]_i_1__10\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[28]_i_1__10\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[31]_i_3__10\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[31]_i_3__10\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[4]_i_1__10\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[4]_i_1__10\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[8]_i_1__10\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[8]_i_1__10\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[0]_i_1__10\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[0]_i_1__10\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[12]_i_1__10\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[12]_i_1__10\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[16]_i_1__10\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[16]_i_1__10\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[20]_i_1__10\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[20]_i_1__10\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[24]_i_1__10\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[24]_i_1__10\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[28]_i_1__10\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[28]_i_1__10\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[4]_i_1__10\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[4]_i_1__10\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[8]_i_1__10\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[8]_i_1__10\ : label is "SWEEP";
begin
\LED_OBUF[4]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => \LED_OBUF[4]_inst_i_2_n_0\,
      I1 => \LED_OBUF[4]_inst_i_3_n_0\,
      I2 => CO(0),
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => \LED[4]\,
      O => LED_OBUF(0)
    );
\LED_OBUF[4]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__10_n_0\,
      I1 => test_duty_cycle12(7),
      I2 => test_duty_cycle12(6),
      I3 => \LED_OBUF[4]_inst_i_4_n_0\,
      I4 => \LED_OBUF[4]_inst_i_5_n_0\,
      I5 => \duty_cycle[31]_i_7__10_n_0\,
      O => \LED_OBUF[4]_inst_i_2_n_0\
    );
\LED_OBUF[4]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle12(5),
      I1 => test_duty_cycle12(4),
      I2 => test_duty_cycle12(3),
      I3 => test_duty_cycle12(2),
      I4 => test_duty_cycle12(0),
      I5 => test_duty_cycle12(1),
      O => \LED_OBUF[4]_inst_i_3_n_0\
    );
\LED_OBUF[4]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_13__10_n_0\,
      I1 => test_duty_cycle12(30),
      I2 => test_duty_cycle12(31),
      I3 => test_duty_cycle12(23),
      I4 => test_duty_cycle12(20),
      I5 => test_duty_cycle12(21),
      O => \LED_OBUF[4]_inst_i_4_n_0\
    );
\LED_OBUF[4]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle12(24),
      I1 => test_duty_cycle12(25),
      I2 => test_duty_cycle12(22),
      I3 => \LED_OBUF[4]_inst_i_6_n_0\,
      I4 => test_duty_cycle12(26),
      I5 => test_duty_cycle12(27),
      O => \LED_OBUF[4]_inst_i_5_n_0\
    );
\LED_OBUF[4]_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle12(28),
      I1 => test_duty_cycle12(29),
      O => \LED_OBUF[4]_inst_i_6_n_0\
    );
\LED_on0_carry__0_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(2),
      I1 => test_duty_cycle12(14),
      I2 => test_duty_cycle12(15),
      I3 => \LED_on0_carry__1\(1),
      O => \count_reg[15]\(3)
    );
\LED_on0_carry__0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(0),
      I1 => test_duty_cycle12(12),
      I2 => test_duty_cycle12(13),
      I3 => \LED_on0_carry__0_0\(3),
      O => \count_reg[15]\(2)
    );
\LED_on0_carry__0_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(2),
      I1 => test_duty_cycle12(10),
      I2 => test_duty_cycle12(11),
      I3 => \LED_on0_carry__0_0\(1),
      O => \count_reg[15]\(1)
    );
\LED_on0_carry__0_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(0),
      I1 => test_duty_cycle12(8),
      I2 => test_duty_cycle12(9),
      I3 => \LED_on0_carry__0\(3),
      O => \count_reg[15]\(0)
    );
\LED_on0_carry__0_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle12(15),
      I1 => test_duty_cycle12(14),
      I2 => \LED_on0_carry__1\(2),
      I3 => \LED_on0_carry__1\(1),
      O => \duty_cycle_reg[15]_0\(3)
    );
\LED_on0_carry__0_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle12(13),
      I1 => test_duty_cycle12(12),
      I2 => \LED_on0_carry__1\(0),
      I3 => \LED_on0_carry__0_0\(3),
      O => \duty_cycle_reg[15]_0\(2)
    );
\LED_on0_carry__0_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle12(11),
      I1 => test_duty_cycle12(10),
      I2 => \LED_on0_carry__0_0\(2),
      I3 => \LED_on0_carry__0_0\(1),
      O => \duty_cycle_reg[15]_0\(1)
    );
\LED_on0_carry__0_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle12(9),
      I1 => test_duty_cycle12(8),
      I2 => \LED_on0_carry__0_0\(0),
      I3 => \LED_on0_carry__0\(3),
      O => \duty_cycle_reg[15]_0\(0)
    );
\LED_on0_carry__1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(2),
      I1 => test_duty_cycle12(22),
      I2 => test_duty_cycle12(23),
      I3 => \LED_on0_carry__2\(1),
      O => \count_reg[23]\(3)
    );
\LED_on0_carry__1_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(0),
      I1 => test_duty_cycle12(20),
      I2 => test_duty_cycle12(21),
      I3 => \LED_on0_carry__1_0\(3),
      O => \count_reg[23]\(2)
    );
\LED_on0_carry__1_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(2),
      I1 => test_duty_cycle12(18),
      I2 => test_duty_cycle12(19),
      I3 => \LED_on0_carry__1_0\(1),
      O => \count_reg[23]\(1)
    );
\LED_on0_carry__1_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(0),
      I1 => test_duty_cycle12(16),
      I2 => test_duty_cycle12(17),
      I3 => \LED_on0_carry__1\(3),
      O => \count_reg[23]\(0)
    );
\LED_on0_carry__1_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle12(23),
      I1 => test_duty_cycle12(22),
      I2 => \LED_on0_carry__2\(2),
      I3 => \LED_on0_carry__2\(1),
      O => \duty_cycle_reg[23]_0\(3)
    );
\LED_on0_carry__1_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle12(21),
      I1 => test_duty_cycle12(20),
      I2 => \LED_on0_carry__2\(0),
      I3 => \LED_on0_carry__1_0\(3),
      O => \duty_cycle_reg[23]_0\(2)
    );
\LED_on0_carry__1_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle12(19),
      I1 => test_duty_cycle12(18),
      I2 => \LED_on0_carry__1_0\(2),
      I3 => \LED_on0_carry__1_0\(1),
      O => \duty_cycle_reg[23]_0\(1)
    );
\LED_on0_carry__1_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle12(17),
      I1 => test_duty_cycle12(16),
      I2 => \LED_on0_carry__1_0\(0),
      I3 => \LED_on0_carry__1\(3),
      O => \duty_cycle_reg[23]_0\(0)
    );
\LED_on0_carry__2_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => test_duty_cycle12(31),
      I1 => test_duty_cycle12(30),
      I2 => \LED_on0_carry__2_1\(2),
      I3 => \LED_on0_carry__2_1\(1),
      O => \duty_cycle_reg[31]_0\(3)
    );
\LED_on0_carry__2_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(0),
      I1 => test_duty_cycle12(28),
      I2 => test_duty_cycle12(29),
      I3 => \LED_on0_carry__2_0\(3),
      O => \duty_cycle_reg[31]_0\(2)
    );
\LED_on0_carry__2_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(2),
      I1 => test_duty_cycle12(26),
      I2 => test_duty_cycle12(27),
      I3 => \LED_on0_carry__2_0\(1),
      O => \duty_cycle_reg[31]_0\(1)
    );
\LED_on0_carry__2_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(0),
      I1 => test_duty_cycle12(24),
      I2 => test_duty_cycle12(25),
      I3 => \LED_on0_carry__2\(3),
      O => \duty_cycle_reg[31]_0\(0)
    );
\LED_on0_carry__2_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(2),
      I1 => \LED_on0_carry__2_1\(1),
      I2 => test_duty_cycle12(31),
      I3 => test_duty_cycle12(30),
      O => \count_reg[31]\(3)
    );
\LED_on0_carry__2_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle12(29),
      I1 => test_duty_cycle12(28),
      I2 => \LED_on0_carry__2_1\(0),
      I3 => \LED_on0_carry__2_0\(3),
      O => \count_reg[31]\(2)
    );
\LED_on0_carry__2_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle12(27),
      I1 => test_duty_cycle12(26),
      I2 => \LED_on0_carry__2_0\(2),
      I3 => \LED_on0_carry__2_0\(1),
      O => \count_reg[31]\(1)
    );
\LED_on0_carry__2_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle12(25),
      I1 => test_duty_cycle12(24),
      I2 => \LED_on0_carry__2_0\(0),
      I3 => \LED_on0_carry__2\(3),
      O => \count_reg[31]\(0)
    );
\LED_on0_carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle12(6),
      I3 => test_duty_cycle12(7),
      O => DI(3)
    );
\LED_on0_carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle12(4),
      I3 => test_duty_cycle12(5),
      O => DI(2)
    );
\LED_on0_carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle12(2),
      I3 => test_duty_cycle12(3),
      O => DI(1)
    );
\LED_on0_carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle12(0),
      I3 => test_duty_cycle12(1),
      O => DI(0)
    );
\LED_on0_carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle12(6),
      I3 => test_duty_cycle12(7),
      O => S(3)
    );
\LED_on0_carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle12(4),
      I3 => test_duty_cycle12(5),
      O => S(2)
    );
\LED_on0_carry_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle12(2),
      I3 => test_duty_cycle12(3),
      O => S(1)
    );
\LED_on0_carry_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle12(0),
      I3 => test_duty_cycle12(1),
      O => S(0)
    );
\duty_cycle[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__10_n_0\,
      I1 => \duty_cycle[31]_i_5__10_n_0\,
      I2 => \duty_cycle[31]_i_6__10_n_0\,
      I3 => test_duty_cycle12(31),
      I4 => \duty_cycle[31]_i_7__10_n_0\,
      I5 => test_duty_cycle12(0),
      O => \duty_cycle[0]_i_1__10_n_0\
    );
\duty_cycle[31]_i_10__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => test_count_reg(4),
      I1 => test_count_reg(5),
      I2 => test_count_reg(30),
      I3 => test_count_reg(31),
      I4 => \duty_cycle[31]_i_15__10_n_0\,
      O => \duty_cycle[31]_i_10__10_n_0\
    );
\duty_cycle[31]_i_11__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_16__10_n_0\,
      I1 => test_count_reg(19),
      I2 => test_count_reg(20),
      I3 => test_count_reg(16),
      I4 => test_count_reg(15),
      I5 => \duty_cycle[31]_i_17__10_n_0\,
      O => \duty_cycle[31]_i_11__10_n_0\
    );
\duty_cycle[31]_i_12__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle12(20),
      I1 => test_duty_cycle12(21),
      I2 => test_duty_cycle12(30),
      I3 => test_duty_cycle12(22),
      I4 => \duty_cycle[31]_i_18__10_n_0\,
      I5 => \duty_cycle[31]_i_19__10_n_0\,
      O => \duty_cycle[31]_i_12__10_n_0\
    );
\duty_cycle[31]_i_13__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle12(17),
      I1 => test_duty_cycle12(16),
      I2 => test_duty_cycle12(19),
      I3 => test_duty_cycle12(18),
      O => \duty_cycle[31]_i_13__10_n_0\
    );
\duty_cycle[31]_i_14__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle12(24),
      I1 => test_duty_cycle12(25),
      O => \duty_cycle[31]_i_14__10_n_0\
    );
\duty_cycle[31]_i_15__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => test_count_reg(0),
      I1 => test_count_reg(1),
      I2 => test_count_reg(2),
      I3 => test_count_reg(3),
      O => \duty_cycle[31]_i_15__10_n_0\
    );
\duty_cycle[31]_i_16__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => test_count_reg(14),
      I1 => test_count_reg(17),
      I2 => test_count_reg(12),
      I3 => test_count_reg(13),
      O => \duty_cycle[31]_i_16__10_n_0\
    );
\duty_cycle[31]_i_17__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => test_count_reg(22),
      I1 => test_count_reg(23),
      I2 => test_count_reg(18),
      I3 => test_count_reg(21),
      O => \duty_cycle[31]_i_17__10_n_0\
    );
\duty_cycle[31]_i_18__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle12(2),
      I1 => test_duty_cycle12(3),
      O => \duty_cycle[31]_i_18__10_n_0\
    );
\duty_cycle[31]_i_19__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle12(4),
      I1 => test_duty_cycle12(5),
      O => \duty_cycle[31]_i_19__10_n_0\
    );
\duty_cycle[31]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \duty_cycle[31]_i_2__10_n_0\,
      I1 => \duty_cycle[31]_i_4__10_n_0\,
      I2 => \duty_cycle[31]_i_5__10_n_0\,
      I3 => \duty_cycle[31]_i_6__10_n_0\,
      I4 => test_duty_cycle12(31),
      I5 => \duty_cycle[31]_i_7__10_n_0\,
      O => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle[31]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \duty_cycle[31]_i_8__10_n_0\,
      I1 => \duty_cycle[31]_i_9__10_n_0\,
      I2 => \duty_cycle[31]_i_10__10_n_0\,
      I3 => test_count_reg(8),
      I4 => test_count_reg(7),
      I5 => \duty_cycle[31]_i_11__10_n_0\,
      O => \duty_cycle[31]_i_2__10_n_0\
    );
\duty_cycle[31]_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle12(9),
      I1 => test_duty_cycle12(8),
      I2 => test_duty_cycle12(11),
      I3 => test_duty_cycle12(10),
      O => \duty_cycle[31]_i_4__10_n_0\
    );
\duty_cycle[31]_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_12__10_n_0\,
      I1 => \duty_cycle[31]_i_13__10_n_0\,
      I2 => test_duty_cycle12(1),
      I3 => test_duty_cycle12(0),
      I4 => test_duty_cycle12(7),
      I5 => test_duty_cycle12(6),
      O => \duty_cycle[31]_i_5__10_n_0\
    );
\duty_cycle[31]_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle12(26),
      I1 => test_duty_cycle12(27),
      I2 => test_duty_cycle12(28),
      I3 => test_duty_cycle12(29),
      I4 => \duty_cycle[31]_i_14__10_n_0\,
      I5 => test_duty_cycle12(23),
      O => \duty_cycle[31]_i_6__10_n_0\
    );
\duty_cycle[31]_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle12(13),
      I1 => test_duty_cycle12(12),
      I2 => test_duty_cycle12(15),
      I3 => test_duty_cycle12(14),
      O => \duty_cycle[31]_i_7__10_n_0\
    );
\duty_cycle[31]_i_8__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => test_count_reg(26),
      I1 => test_count_reg(27),
      I2 => test_count_reg(24),
      I3 => test_count_reg(25),
      I4 => test_count_reg(29),
      I5 => test_count_reg(28),
      O => \duty_cycle[31]_i_8__10_n_0\
    );
\duty_cycle[31]_i_9__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => test_count_reg(10),
      I1 => test_count_reg(9),
      I2 => test_count_reg(6),
      I3 => test_count_reg(11),
      O => \duty_cycle[31]_i_9__10_n_0\
    );
\duty_cycle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle[0]_i_1__10_n_0\,
      Q => test_duty_cycle12(0),
      R => '0'
    );
\duty_cycle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[12]_i_1__10_n_6\,
      Q => test_duty_cycle12(10),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[12]_i_1__10_n_5\,
      Q => test_duty_cycle12(11),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[12]_i_1__10_n_4\,
      Q => test_duty_cycle12(12),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[12]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[8]_i_1__10_n_0\,
      CO(3) => \duty_cycle_reg[12]_i_1__10_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[12]_i_1__10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[12]_i_1__10_n_4\,
      O(2) => \duty_cycle_reg[12]_i_1__10_n_5\,
      O(1) => \duty_cycle_reg[12]_i_1__10_n_6\,
      O(0) => \duty_cycle_reg[12]_i_1__10_n_7\,
      S(3 downto 0) => test_duty_cycle12(12 downto 9)
    );
\duty_cycle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[16]_i_1__10_n_7\,
      Q => test_duty_cycle12(13),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[16]_i_1__10_n_6\,
      Q => test_duty_cycle12(14),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[16]_i_1__10_n_5\,
      Q => test_duty_cycle12(15),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[16]_i_1__10_n_4\,
      Q => test_duty_cycle12(16),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[16]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[12]_i_1__10_n_0\,
      CO(3) => \duty_cycle_reg[16]_i_1__10_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[16]_i_1__10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[16]_i_1__10_n_4\,
      O(2) => \duty_cycle_reg[16]_i_1__10_n_5\,
      O(1) => \duty_cycle_reg[16]_i_1__10_n_6\,
      O(0) => \duty_cycle_reg[16]_i_1__10_n_7\,
      S(3 downto 0) => test_duty_cycle12(16 downto 13)
    );
\duty_cycle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[20]_i_1__10_n_7\,
      Q => test_duty_cycle12(17),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[20]_i_1__10_n_6\,
      Q => test_duty_cycle12(18),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[20]_i_1__10_n_5\,
      Q => test_duty_cycle12(19),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[4]_i_1__10_n_7\,
      Q => test_duty_cycle12(1),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[20]_i_1__10_n_4\,
      Q => test_duty_cycle12(20),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[20]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[16]_i_1__10_n_0\,
      CO(3) => \duty_cycle_reg[20]_i_1__10_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[20]_i_1__10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[20]_i_1__10_n_4\,
      O(2) => \duty_cycle_reg[20]_i_1__10_n_5\,
      O(1) => \duty_cycle_reg[20]_i_1__10_n_6\,
      O(0) => \duty_cycle_reg[20]_i_1__10_n_7\,
      S(3 downto 0) => test_duty_cycle12(20 downto 17)
    );
\duty_cycle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[24]_i_1__10_n_7\,
      Q => test_duty_cycle12(21),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[24]_i_1__10_n_6\,
      Q => test_duty_cycle12(22),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[24]_i_1__10_n_5\,
      Q => test_duty_cycle12(23),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[24]_i_1__10_n_4\,
      Q => test_duty_cycle12(24),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[24]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[20]_i_1__10_n_0\,
      CO(3) => \duty_cycle_reg[24]_i_1__10_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[24]_i_1__10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[24]_i_1__10_n_4\,
      O(2) => \duty_cycle_reg[24]_i_1__10_n_5\,
      O(1) => \duty_cycle_reg[24]_i_1__10_n_6\,
      O(0) => \duty_cycle_reg[24]_i_1__10_n_7\,
      S(3 downto 0) => test_duty_cycle12(24 downto 21)
    );
\duty_cycle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[28]_i_1__10_n_7\,
      Q => test_duty_cycle12(25),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[28]_i_1__10_n_6\,
      Q => test_duty_cycle12(26),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[28]_i_1__10_n_5\,
      Q => test_duty_cycle12(27),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[28]_i_1__10_n_4\,
      Q => test_duty_cycle12(28),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[28]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[24]_i_1__10_n_0\,
      CO(3) => \duty_cycle_reg[28]_i_1__10_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[28]_i_1__10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[28]_i_1__10_n_4\,
      O(2) => \duty_cycle_reg[28]_i_1__10_n_5\,
      O(1) => \duty_cycle_reg[28]_i_1__10_n_6\,
      O(0) => \duty_cycle_reg[28]_i_1__10_n_7\,
      S(3 downto 0) => test_duty_cycle12(28 downto 25)
    );
\duty_cycle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[31]_i_3__10_n_7\,
      Q => test_duty_cycle12(29),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[4]_i_1__10_n_6\,
      Q => test_duty_cycle12(2),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[31]_i_3__10_n_6\,
      Q => test_duty_cycle12(30),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[31]_i_3__10_n_5\,
      Q => test_duty_cycle12(31),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[31]_i_3__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[28]_i_1__10_n_0\,
      CO(3 downto 0) => \NLW_duty_cycle_reg[31]_i_3__10_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_duty_cycle_reg[31]_i_3__10_O_UNCONNECTED\(3),
      O(2) => \duty_cycle_reg[31]_i_3__10_n_5\,
      O(1) => \duty_cycle_reg[31]_i_3__10_n_6\,
      O(0) => \duty_cycle_reg[31]_i_3__10_n_7\,
      S(3) => '0',
      S(2 downto 0) => test_duty_cycle12(31 downto 29)
    );
\duty_cycle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[4]_i_1__10_n_5\,
      Q => test_duty_cycle12(3),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[4]_i_1__10_n_4\,
      Q => test_duty_cycle12(4),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[4]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \duty_cycle_reg[4]_i_1__10_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[4]_i_1__10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => test_duty_cycle12(0),
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[4]_i_1__10_n_4\,
      O(2) => \duty_cycle_reg[4]_i_1__10_n_5\,
      O(1) => \duty_cycle_reg[4]_i_1__10_n_6\,
      O(0) => \duty_cycle_reg[4]_i_1__10_n_7\,
      S(3 downto 0) => test_duty_cycle12(4 downto 1)
    );
\duty_cycle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[8]_i_1__10_n_7\,
      Q => test_duty_cycle12(5),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[8]_i_1__10_n_6\,
      Q => test_duty_cycle12(6),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[8]_i_1__10_n_5\,
      Q => test_duty_cycle12(7),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[8]_i_1__10_n_4\,
      Q => test_duty_cycle12(8),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\duty_cycle_reg[8]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[4]_i_1__10_n_0\,
      CO(3) => \duty_cycle_reg[8]_i_1__10_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[8]_i_1__10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[8]_i_1__10_n_4\,
      O(2) => \duty_cycle_reg[8]_i_1__10_n_5\,
      O(1) => \duty_cycle_reg[8]_i_1__10_n_6\,
      O(0) => \duty_cycle_reg[8]_i_1__10_n_7\,
      S(3 downto 0) => test_duty_cycle12(8 downto 5)
    );
\duty_cycle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__10_n_0\,
      D => \duty_cycle_reg[12]_i_1__10_n_7\,
      Q => test_duty_cycle12(9),
      R => \duty_cycle[31]_i_1__10_n_0\
    );
\test_count[0]_i_2__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_count_reg(0),
      O => \test_count[0]_i_2__12_n_0\
    );
\test_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__10_n_7\,
      Q => test_count_reg(0),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[0]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \test_count_reg[0]_i_1__10_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[0]_i_1__10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \test_count_reg[0]_i_1__10_n_4\,
      O(2) => \test_count_reg[0]_i_1__10_n_5\,
      O(1) => \test_count_reg[0]_i_1__10_n_6\,
      O(0) => \test_count_reg[0]_i_1__10_n_7\,
      S(3 downto 1) => test_count_reg(3 downto 1),
      S(0) => \test_count[0]_i_2__12_n_0\
    );
\test_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__10_n_5\,
      Q => test_count_reg(10),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__10_n_4\,
      Q => test_count_reg(11),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__10_n_7\,
      Q => test_count_reg(12),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[12]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[8]_i_1__10_n_0\,
      CO(3) => \test_count_reg[12]_i_1__10_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[12]_i_1__10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[12]_i_1__10_n_4\,
      O(2) => \test_count_reg[12]_i_1__10_n_5\,
      O(1) => \test_count_reg[12]_i_1__10_n_6\,
      O(0) => \test_count_reg[12]_i_1__10_n_7\,
      S(3 downto 0) => test_count_reg(15 downto 12)
    );
\test_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__10_n_6\,
      Q => test_count_reg(13),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__10_n_5\,
      Q => test_count_reg(14),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__10_n_4\,
      Q => test_count_reg(15),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__10_n_7\,
      Q => test_count_reg(16),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[16]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[12]_i_1__10_n_0\,
      CO(3) => \test_count_reg[16]_i_1__10_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[16]_i_1__10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[16]_i_1__10_n_4\,
      O(2) => \test_count_reg[16]_i_1__10_n_5\,
      O(1) => \test_count_reg[16]_i_1__10_n_6\,
      O(0) => \test_count_reg[16]_i_1__10_n_7\,
      S(3 downto 0) => test_count_reg(19 downto 16)
    );
\test_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__10_n_6\,
      Q => test_count_reg(17),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__10_n_5\,
      Q => test_count_reg(18),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__10_n_4\,
      Q => test_count_reg(19),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__10_n_6\,
      Q => test_count_reg(1),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__10_n_7\,
      Q => test_count_reg(20),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[20]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[16]_i_1__10_n_0\,
      CO(3) => \test_count_reg[20]_i_1__10_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[20]_i_1__10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[20]_i_1__10_n_4\,
      O(2) => \test_count_reg[20]_i_1__10_n_5\,
      O(1) => \test_count_reg[20]_i_1__10_n_6\,
      O(0) => \test_count_reg[20]_i_1__10_n_7\,
      S(3 downto 0) => test_count_reg(23 downto 20)
    );
\test_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__10_n_6\,
      Q => test_count_reg(21),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__10_n_5\,
      Q => test_count_reg(22),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__10_n_4\,
      Q => test_count_reg(23),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__10_n_7\,
      Q => test_count_reg(24),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[24]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[20]_i_1__10_n_0\,
      CO(3) => \test_count_reg[24]_i_1__10_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[24]_i_1__10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[24]_i_1__10_n_4\,
      O(2) => \test_count_reg[24]_i_1__10_n_5\,
      O(1) => \test_count_reg[24]_i_1__10_n_6\,
      O(0) => \test_count_reg[24]_i_1__10_n_7\,
      S(3 downto 0) => test_count_reg(27 downto 24)
    );
\test_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__10_n_6\,
      Q => test_count_reg(25),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__10_n_5\,
      Q => test_count_reg(26),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__10_n_4\,
      Q => test_count_reg(27),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__10_n_7\,
      Q => test_count_reg(28),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[28]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[24]_i_1__10_n_0\,
      CO(3 downto 0) => \NLW_test_count_reg[28]_i_1__10_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[28]_i_1__10_n_4\,
      O(2) => \test_count_reg[28]_i_1__10_n_5\,
      O(1) => \test_count_reg[28]_i_1__10_n_6\,
      O(0) => \test_count_reg[28]_i_1__10_n_7\,
      S(3 downto 0) => test_count_reg(31 downto 28)
    );
\test_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__10_n_6\,
      Q => test_count_reg(29),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__10_n_5\,
      Q => test_count_reg(2),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__10_n_5\,
      Q => test_count_reg(30),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__10_n_4\,
      Q => test_count_reg(31),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__10_n_4\,
      Q => test_count_reg(3),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__10_n_7\,
      Q => test_count_reg(4),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[4]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[0]_i_1__10_n_0\,
      CO(3) => \test_count_reg[4]_i_1__10_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[4]_i_1__10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[4]_i_1__10_n_4\,
      O(2) => \test_count_reg[4]_i_1__10_n_5\,
      O(1) => \test_count_reg[4]_i_1__10_n_6\,
      O(0) => \test_count_reg[4]_i_1__10_n_7\,
      S(3 downto 0) => test_count_reg(7 downto 4)
    );
\test_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__10_n_6\,
      Q => test_count_reg(5),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__10_n_5\,
      Q => test_count_reg(6),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__10_n_4\,
      Q => test_count_reg(7),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__10_n_7\,
      Q => test_count_reg(8),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
\test_count_reg[8]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[4]_i_1__10_n_0\,
      CO(3) => \test_count_reg[8]_i_1__10_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[8]_i_1__10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[8]_i_1__10_n_4\,
      O(2) => \test_count_reg[8]_i_1__10_n_5\,
      O(1) => \test_count_reg[8]_i_1__10_n_6\,
      O(0) => \test_count_reg[8]_i_1__10_n_7\,
      S(3 downto 0) => test_count_reg(11 downto 8)
    );
\test_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__10_n_6\,
      Q => test_count_reg(9),
      R => \duty_cycle[31]_i_2__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Test_Counter_3 is
  port (
    LED_OBUF : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LED[3]\ : in STD_LOGIC;
    LED_on0_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED_on0_carry_0 : in STD_LOGIC;
    \LED_on0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Test_Counter_3 : entity is "Test_Counter";
end Test_Counter_3;

architecture STRUCTURE of Test_Counter_3 is
  signal \LED_OBUF[3]_inst_i_2_n_0\ : STD_LOGIC;
  signal \LED_OBUF[3]_inst_i_3_n_0\ : STD_LOGIC;
  signal \LED_OBUF[3]_inst_i_4_n_0\ : STD_LOGIC;
  signal \LED_OBUF[3]_inst_i_5_n_0\ : STD_LOGIC;
  signal \LED_OBUF[3]_inst_i_6_n_0\ : STD_LOGIC;
  signal \duty_cycle[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_10__11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_11__11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_12__11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_13__11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_14__11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_15__11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_16__11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_17__11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_18__11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_19__11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_1__11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_2__11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_4__11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_5__11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_6__11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_7__11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_8__11_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_9__11_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__11_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__11_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__11_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__11_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__11_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__11_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__11_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__11_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__11_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__11_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__11_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__11_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__11_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__11_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__11_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__11_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__11_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__11_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__11_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__11_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__11_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__11_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__11_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__11_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__11_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__11_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__11_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__11_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__11_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__11_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__11_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__11_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__11_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__11_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__11_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__11_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__11_n_7\ : STD_LOGIC;
  signal \test_count[0]_i_2__4_n_0\ : STD_LOGIC;
  signal test_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \test_count_reg[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__11_n_4\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__11_n_5\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__11_n_6\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__11_n_7\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__11_n_0\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__11_n_4\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__11_n_5\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__11_n_6\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__11_n_7\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__11_n_0\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__11_n_4\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__11_n_5\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__11_n_6\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__11_n_7\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__11_n_0\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__11_n_4\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__11_n_5\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__11_n_6\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__11_n_7\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__11_n_0\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__11_n_4\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__11_n_5\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__11_n_6\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__11_n_7\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__11_n_4\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__11_n_5\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__11_n_6\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__11_n_7\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__11_n_4\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__11_n_5\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__11_n_6\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__11_n_7\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__11_n_0\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__11_n_4\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__11_n_5\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__11_n_6\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__11_n_7\ : STD_LOGIC;
  signal test_duty_cycle13 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_duty_cycle_reg[12]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[16]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[20]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[24]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[28]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_duty_cycle_reg[4]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[8]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[0]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[12]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[16]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[20]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[24]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[28]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_test_count_reg[4]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[8]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \duty_cycle_reg[12]_i_1__11\ : label is 35;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \duty_cycle_reg[12]_i_1__11\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[16]_i_1__11\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[16]_i_1__11\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[20]_i_1__11\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[20]_i_1__11\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[24]_i_1__11\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[24]_i_1__11\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[28]_i_1__11\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[28]_i_1__11\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[31]_i_3__11\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[31]_i_3__11\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[4]_i_1__11\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[4]_i_1__11\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[8]_i_1__11\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[8]_i_1__11\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[0]_i_1__11\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[0]_i_1__11\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[12]_i_1__11\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[12]_i_1__11\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[16]_i_1__11\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[16]_i_1__11\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[20]_i_1__11\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[20]_i_1__11\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[24]_i_1__11\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[24]_i_1__11\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[28]_i_1__11\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[28]_i_1__11\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[4]_i_1__11\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[4]_i_1__11\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[8]_i_1__11\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[8]_i_1__11\ : label is "SWEEP";
begin
\LED_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => \LED_OBUF[3]_inst_i_2_n_0\,
      I1 => \LED_OBUF[3]_inst_i_3_n_0\,
      I2 => CO(0),
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => \LED[3]\,
      O => LED_OBUF(0)
    );
\LED_OBUF[3]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__11_n_0\,
      I1 => test_duty_cycle13(7),
      I2 => test_duty_cycle13(6),
      I3 => \LED_OBUF[3]_inst_i_4_n_0\,
      I4 => \LED_OBUF[3]_inst_i_5_n_0\,
      I5 => \duty_cycle[31]_i_7__11_n_0\,
      O => \LED_OBUF[3]_inst_i_2_n_0\
    );
\LED_OBUF[3]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle13(5),
      I1 => test_duty_cycle13(4),
      I2 => test_duty_cycle13(3),
      I3 => test_duty_cycle13(2),
      I4 => test_duty_cycle13(0),
      I5 => test_duty_cycle13(1),
      O => \LED_OBUF[3]_inst_i_3_n_0\
    );
\LED_OBUF[3]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_13__11_n_0\,
      I1 => test_duty_cycle13(30),
      I2 => test_duty_cycle13(31),
      I3 => test_duty_cycle13(23),
      I4 => test_duty_cycle13(20),
      I5 => test_duty_cycle13(21),
      O => \LED_OBUF[3]_inst_i_4_n_0\
    );
\LED_OBUF[3]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle13(24),
      I1 => test_duty_cycle13(25),
      I2 => test_duty_cycle13(22),
      I3 => \LED_OBUF[3]_inst_i_6_n_0\,
      I4 => test_duty_cycle13(26),
      I5 => test_duty_cycle13(27),
      O => \LED_OBUF[3]_inst_i_5_n_0\
    );
\LED_OBUF[3]_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle13(28),
      I1 => test_duty_cycle13(29),
      O => \LED_OBUF[3]_inst_i_6_n_0\
    );
\LED_on0_carry__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(2),
      I1 => test_duty_cycle13(14),
      I2 => test_duty_cycle13(15),
      I3 => \LED_on0_carry__1\(1),
      O => \count_reg[15]\(3)
    );
\LED_on0_carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(0),
      I1 => test_duty_cycle13(12),
      I2 => test_duty_cycle13(13),
      I3 => \LED_on0_carry__0_0\(3),
      O => \count_reg[15]\(2)
    );
\LED_on0_carry__0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(2),
      I1 => test_duty_cycle13(10),
      I2 => test_duty_cycle13(11),
      I3 => \LED_on0_carry__0_0\(1),
      O => \count_reg[15]\(1)
    );
\LED_on0_carry__0_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(0),
      I1 => test_duty_cycle13(8),
      I2 => test_duty_cycle13(9),
      I3 => \LED_on0_carry__0\(3),
      O => \count_reg[15]\(0)
    );
\LED_on0_carry__0_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle13(15),
      I1 => test_duty_cycle13(14),
      I2 => \LED_on0_carry__1\(2),
      I3 => \LED_on0_carry__1\(1),
      O => \duty_cycle_reg[15]_0\(3)
    );
\LED_on0_carry__0_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle13(13),
      I1 => test_duty_cycle13(12),
      I2 => \LED_on0_carry__1\(0),
      I3 => \LED_on0_carry__0_0\(3),
      O => \duty_cycle_reg[15]_0\(2)
    );
\LED_on0_carry__0_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle13(11),
      I1 => test_duty_cycle13(10),
      I2 => \LED_on0_carry__0_0\(2),
      I3 => \LED_on0_carry__0_0\(1),
      O => \duty_cycle_reg[15]_0\(1)
    );
\LED_on0_carry__0_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle13(9),
      I1 => test_duty_cycle13(8),
      I2 => \LED_on0_carry__0_0\(0),
      I3 => \LED_on0_carry__0\(3),
      O => \duty_cycle_reg[15]_0\(0)
    );
\LED_on0_carry__1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(2),
      I1 => test_duty_cycle13(22),
      I2 => test_duty_cycle13(23),
      I3 => \LED_on0_carry__2\(1),
      O => \count_reg[23]\(3)
    );
\LED_on0_carry__1_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(0),
      I1 => test_duty_cycle13(20),
      I2 => test_duty_cycle13(21),
      I3 => \LED_on0_carry__1_0\(3),
      O => \count_reg[23]\(2)
    );
\LED_on0_carry__1_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(2),
      I1 => test_duty_cycle13(18),
      I2 => test_duty_cycle13(19),
      I3 => \LED_on0_carry__1_0\(1),
      O => \count_reg[23]\(1)
    );
\LED_on0_carry__1_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(0),
      I1 => test_duty_cycle13(16),
      I2 => test_duty_cycle13(17),
      I3 => \LED_on0_carry__1\(3),
      O => \count_reg[23]\(0)
    );
\LED_on0_carry__1_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle13(23),
      I1 => test_duty_cycle13(22),
      I2 => \LED_on0_carry__2\(2),
      I3 => \LED_on0_carry__2\(1),
      O => \duty_cycle_reg[23]_0\(3)
    );
\LED_on0_carry__1_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle13(21),
      I1 => test_duty_cycle13(20),
      I2 => \LED_on0_carry__2\(0),
      I3 => \LED_on0_carry__1_0\(3),
      O => \duty_cycle_reg[23]_0\(2)
    );
\LED_on0_carry__1_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle13(19),
      I1 => test_duty_cycle13(18),
      I2 => \LED_on0_carry__1_0\(2),
      I3 => \LED_on0_carry__1_0\(1),
      O => \duty_cycle_reg[23]_0\(1)
    );
\LED_on0_carry__1_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle13(17),
      I1 => test_duty_cycle13(16),
      I2 => \LED_on0_carry__1_0\(0),
      I3 => \LED_on0_carry__1\(3),
      O => \duty_cycle_reg[23]_0\(0)
    );
\LED_on0_carry__2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => test_duty_cycle13(31),
      I1 => test_duty_cycle13(30),
      I2 => \LED_on0_carry__2_1\(2),
      I3 => \LED_on0_carry__2_1\(1),
      O => \duty_cycle_reg[31]_0\(3)
    );
\LED_on0_carry__2_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(0),
      I1 => test_duty_cycle13(28),
      I2 => test_duty_cycle13(29),
      I3 => \LED_on0_carry__2_0\(3),
      O => \duty_cycle_reg[31]_0\(2)
    );
\LED_on0_carry__2_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(2),
      I1 => test_duty_cycle13(26),
      I2 => test_duty_cycle13(27),
      I3 => \LED_on0_carry__2_0\(1),
      O => \duty_cycle_reg[31]_0\(1)
    );
\LED_on0_carry__2_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(0),
      I1 => test_duty_cycle13(24),
      I2 => test_duty_cycle13(25),
      I3 => \LED_on0_carry__2\(3),
      O => \duty_cycle_reg[31]_0\(0)
    );
\LED_on0_carry__2_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(2),
      I1 => \LED_on0_carry__2_1\(1),
      I2 => test_duty_cycle13(31),
      I3 => test_duty_cycle13(30),
      O => \count_reg[31]\(3)
    );
\LED_on0_carry__2_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle13(29),
      I1 => test_duty_cycle13(28),
      I2 => \LED_on0_carry__2_1\(0),
      I3 => \LED_on0_carry__2_0\(3),
      O => \count_reg[31]\(2)
    );
\LED_on0_carry__2_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle13(27),
      I1 => test_duty_cycle13(26),
      I2 => \LED_on0_carry__2_0\(2),
      I3 => \LED_on0_carry__2_0\(1),
      O => \count_reg[31]\(1)
    );
\LED_on0_carry__2_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle13(25),
      I1 => test_duty_cycle13(24),
      I2 => \LED_on0_carry__2_0\(0),
      I3 => \LED_on0_carry__2\(3),
      O => \count_reg[31]\(0)
    );
\LED_on0_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle13(6),
      I3 => test_duty_cycle13(7),
      O => DI(3)
    );
\LED_on0_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle13(4),
      I3 => test_duty_cycle13(5),
      O => DI(2)
    );
\LED_on0_carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle13(2),
      I3 => test_duty_cycle13(3),
      O => DI(1)
    );
\LED_on0_carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle13(0),
      I3 => test_duty_cycle13(1),
      O => DI(0)
    );
\LED_on0_carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle13(6),
      I3 => test_duty_cycle13(7),
      O => S(3)
    );
\LED_on0_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle13(4),
      I3 => test_duty_cycle13(5),
      O => S(2)
    );
\LED_on0_carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle13(2),
      I3 => test_duty_cycle13(3),
      O => S(1)
    );
\LED_on0_carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle13(0),
      I3 => test_duty_cycle13(1),
      O => S(0)
    );
\duty_cycle[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__11_n_0\,
      I1 => \duty_cycle[31]_i_5__11_n_0\,
      I2 => \duty_cycle[31]_i_6__11_n_0\,
      I3 => test_duty_cycle13(31),
      I4 => \duty_cycle[31]_i_7__11_n_0\,
      I5 => test_duty_cycle13(0),
      O => \duty_cycle[0]_i_1__11_n_0\
    );
\duty_cycle[31]_i_10__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => test_count_reg(4),
      I1 => test_count_reg(5),
      I2 => test_count_reg(30),
      I3 => test_count_reg(31),
      I4 => \duty_cycle[31]_i_15__11_n_0\,
      O => \duty_cycle[31]_i_10__11_n_0\
    );
\duty_cycle[31]_i_11__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_16__11_n_0\,
      I1 => test_count_reg(19),
      I2 => test_count_reg(20),
      I3 => test_count_reg(16),
      I4 => test_count_reg(15),
      I5 => \duty_cycle[31]_i_17__11_n_0\,
      O => \duty_cycle[31]_i_11__11_n_0\
    );
\duty_cycle[31]_i_12__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle13(20),
      I1 => test_duty_cycle13(21),
      I2 => test_duty_cycle13(30),
      I3 => test_duty_cycle13(22),
      I4 => \duty_cycle[31]_i_18__11_n_0\,
      I5 => \duty_cycle[31]_i_19__11_n_0\,
      O => \duty_cycle[31]_i_12__11_n_0\
    );
\duty_cycle[31]_i_13__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle13(17),
      I1 => test_duty_cycle13(16),
      I2 => test_duty_cycle13(19),
      I3 => test_duty_cycle13(18),
      O => \duty_cycle[31]_i_13__11_n_0\
    );
\duty_cycle[31]_i_14__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle13(24),
      I1 => test_duty_cycle13(25),
      O => \duty_cycle[31]_i_14__11_n_0\
    );
\duty_cycle[31]_i_15__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => test_count_reg(1),
      I1 => test_count_reg(0),
      I2 => test_count_reg(3),
      I3 => test_count_reg(2),
      O => \duty_cycle[31]_i_15__11_n_0\
    );
\duty_cycle[31]_i_16__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => test_count_reg(14),
      I1 => test_count_reg(17),
      I2 => test_count_reg(12),
      I3 => test_count_reg(13),
      O => \duty_cycle[31]_i_16__11_n_0\
    );
\duty_cycle[31]_i_17__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => test_count_reg(22),
      I1 => test_count_reg(23),
      I2 => test_count_reg(18),
      I3 => test_count_reg(21),
      O => \duty_cycle[31]_i_17__11_n_0\
    );
\duty_cycle[31]_i_18__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle13(2),
      I1 => test_duty_cycle13(3),
      O => \duty_cycle[31]_i_18__11_n_0\
    );
\duty_cycle[31]_i_19__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle13(4),
      I1 => test_duty_cycle13(5),
      O => \duty_cycle[31]_i_19__11_n_0\
    );
\duty_cycle[31]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \duty_cycle[31]_i_2__11_n_0\,
      I1 => \duty_cycle[31]_i_4__11_n_0\,
      I2 => \duty_cycle[31]_i_5__11_n_0\,
      I3 => \duty_cycle[31]_i_6__11_n_0\,
      I4 => test_duty_cycle13(31),
      I5 => \duty_cycle[31]_i_7__11_n_0\,
      O => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle[31]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \duty_cycle[31]_i_8__11_n_0\,
      I1 => \duty_cycle[31]_i_9__11_n_0\,
      I2 => \duty_cycle[31]_i_10__11_n_0\,
      I3 => test_count_reg(7),
      I4 => test_count_reg(6),
      I5 => \duty_cycle[31]_i_11__11_n_0\,
      O => \duty_cycle[31]_i_2__11_n_0\
    );
\duty_cycle[31]_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle13(9),
      I1 => test_duty_cycle13(8),
      I2 => test_duty_cycle13(11),
      I3 => test_duty_cycle13(10),
      O => \duty_cycle[31]_i_4__11_n_0\
    );
\duty_cycle[31]_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_12__11_n_0\,
      I1 => \duty_cycle[31]_i_13__11_n_0\,
      I2 => test_duty_cycle13(1),
      I3 => test_duty_cycle13(0),
      I4 => test_duty_cycle13(7),
      I5 => test_duty_cycle13(6),
      O => \duty_cycle[31]_i_5__11_n_0\
    );
\duty_cycle[31]_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle13(26),
      I1 => test_duty_cycle13(27),
      I2 => test_duty_cycle13(28),
      I3 => test_duty_cycle13(29),
      I4 => \duty_cycle[31]_i_14__11_n_0\,
      I5 => test_duty_cycle13(23),
      O => \duty_cycle[31]_i_6__11_n_0\
    );
\duty_cycle[31]_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle13(13),
      I1 => test_duty_cycle13(12),
      I2 => test_duty_cycle13(15),
      I3 => test_duty_cycle13(14),
      O => \duty_cycle[31]_i_7__11_n_0\
    );
\duty_cycle[31]_i_8__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => test_count_reg(26),
      I1 => test_count_reg(27),
      I2 => test_count_reg(24),
      I3 => test_count_reg(25),
      I4 => test_count_reg(29),
      I5 => test_count_reg(28),
      O => \duty_cycle[31]_i_8__11_n_0\
    );
\duty_cycle[31]_i_9__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => test_count_reg(11),
      I1 => test_count_reg(9),
      I2 => test_count_reg(8),
      I3 => test_count_reg(10),
      O => \duty_cycle[31]_i_9__11_n_0\
    );
\duty_cycle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle[0]_i_1__11_n_0\,
      Q => test_duty_cycle13(0),
      R => '0'
    );
\duty_cycle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[12]_i_1__11_n_6\,
      Q => test_duty_cycle13(10),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[12]_i_1__11_n_5\,
      Q => test_duty_cycle13(11),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[12]_i_1__11_n_4\,
      Q => test_duty_cycle13(12),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[12]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[8]_i_1__11_n_0\,
      CO(3) => \duty_cycle_reg[12]_i_1__11_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[12]_i_1__11_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[12]_i_1__11_n_4\,
      O(2) => \duty_cycle_reg[12]_i_1__11_n_5\,
      O(1) => \duty_cycle_reg[12]_i_1__11_n_6\,
      O(0) => \duty_cycle_reg[12]_i_1__11_n_7\,
      S(3 downto 0) => test_duty_cycle13(12 downto 9)
    );
\duty_cycle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[16]_i_1__11_n_7\,
      Q => test_duty_cycle13(13),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[16]_i_1__11_n_6\,
      Q => test_duty_cycle13(14),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[16]_i_1__11_n_5\,
      Q => test_duty_cycle13(15),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[16]_i_1__11_n_4\,
      Q => test_duty_cycle13(16),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[16]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[12]_i_1__11_n_0\,
      CO(3) => \duty_cycle_reg[16]_i_1__11_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[16]_i_1__11_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[16]_i_1__11_n_4\,
      O(2) => \duty_cycle_reg[16]_i_1__11_n_5\,
      O(1) => \duty_cycle_reg[16]_i_1__11_n_6\,
      O(0) => \duty_cycle_reg[16]_i_1__11_n_7\,
      S(3 downto 0) => test_duty_cycle13(16 downto 13)
    );
\duty_cycle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[20]_i_1__11_n_7\,
      Q => test_duty_cycle13(17),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[20]_i_1__11_n_6\,
      Q => test_duty_cycle13(18),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[20]_i_1__11_n_5\,
      Q => test_duty_cycle13(19),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[4]_i_1__11_n_7\,
      Q => test_duty_cycle13(1),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[20]_i_1__11_n_4\,
      Q => test_duty_cycle13(20),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[20]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[16]_i_1__11_n_0\,
      CO(3) => \duty_cycle_reg[20]_i_1__11_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[20]_i_1__11_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[20]_i_1__11_n_4\,
      O(2) => \duty_cycle_reg[20]_i_1__11_n_5\,
      O(1) => \duty_cycle_reg[20]_i_1__11_n_6\,
      O(0) => \duty_cycle_reg[20]_i_1__11_n_7\,
      S(3 downto 0) => test_duty_cycle13(20 downto 17)
    );
\duty_cycle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[24]_i_1__11_n_7\,
      Q => test_duty_cycle13(21),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[24]_i_1__11_n_6\,
      Q => test_duty_cycle13(22),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[24]_i_1__11_n_5\,
      Q => test_duty_cycle13(23),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[24]_i_1__11_n_4\,
      Q => test_duty_cycle13(24),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[24]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[20]_i_1__11_n_0\,
      CO(3) => \duty_cycle_reg[24]_i_1__11_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[24]_i_1__11_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[24]_i_1__11_n_4\,
      O(2) => \duty_cycle_reg[24]_i_1__11_n_5\,
      O(1) => \duty_cycle_reg[24]_i_1__11_n_6\,
      O(0) => \duty_cycle_reg[24]_i_1__11_n_7\,
      S(3 downto 0) => test_duty_cycle13(24 downto 21)
    );
\duty_cycle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[28]_i_1__11_n_7\,
      Q => test_duty_cycle13(25),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[28]_i_1__11_n_6\,
      Q => test_duty_cycle13(26),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[28]_i_1__11_n_5\,
      Q => test_duty_cycle13(27),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[28]_i_1__11_n_4\,
      Q => test_duty_cycle13(28),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[28]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[24]_i_1__11_n_0\,
      CO(3) => \duty_cycle_reg[28]_i_1__11_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[28]_i_1__11_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[28]_i_1__11_n_4\,
      O(2) => \duty_cycle_reg[28]_i_1__11_n_5\,
      O(1) => \duty_cycle_reg[28]_i_1__11_n_6\,
      O(0) => \duty_cycle_reg[28]_i_1__11_n_7\,
      S(3 downto 0) => test_duty_cycle13(28 downto 25)
    );
\duty_cycle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[31]_i_3__11_n_7\,
      Q => test_duty_cycle13(29),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[4]_i_1__11_n_6\,
      Q => test_duty_cycle13(2),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[31]_i_3__11_n_6\,
      Q => test_duty_cycle13(30),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[31]_i_3__11_n_5\,
      Q => test_duty_cycle13(31),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[31]_i_3__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[28]_i_1__11_n_0\,
      CO(3 downto 0) => \NLW_duty_cycle_reg[31]_i_3__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_duty_cycle_reg[31]_i_3__11_O_UNCONNECTED\(3),
      O(2) => \duty_cycle_reg[31]_i_3__11_n_5\,
      O(1) => \duty_cycle_reg[31]_i_3__11_n_6\,
      O(0) => \duty_cycle_reg[31]_i_3__11_n_7\,
      S(3) => '0',
      S(2 downto 0) => test_duty_cycle13(31 downto 29)
    );
\duty_cycle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[4]_i_1__11_n_5\,
      Q => test_duty_cycle13(3),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[4]_i_1__11_n_4\,
      Q => test_duty_cycle13(4),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[4]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \duty_cycle_reg[4]_i_1__11_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[4]_i_1__11_CO_UNCONNECTED\(2 downto 0),
      CYINIT => test_duty_cycle13(0),
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[4]_i_1__11_n_4\,
      O(2) => \duty_cycle_reg[4]_i_1__11_n_5\,
      O(1) => \duty_cycle_reg[4]_i_1__11_n_6\,
      O(0) => \duty_cycle_reg[4]_i_1__11_n_7\,
      S(3 downto 0) => test_duty_cycle13(4 downto 1)
    );
\duty_cycle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[8]_i_1__11_n_7\,
      Q => test_duty_cycle13(5),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[8]_i_1__11_n_6\,
      Q => test_duty_cycle13(6),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[8]_i_1__11_n_5\,
      Q => test_duty_cycle13(7),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[8]_i_1__11_n_4\,
      Q => test_duty_cycle13(8),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\duty_cycle_reg[8]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[4]_i_1__11_n_0\,
      CO(3) => \duty_cycle_reg[8]_i_1__11_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[8]_i_1__11_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[8]_i_1__11_n_4\,
      O(2) => \duty_cycle_reg[8]_i_1__11_n_5\,
      O(1) => \duty_cycle_reg[8]_i_1__11_n_6\,
      O(0) => \duty_cycle_reg[8]_i_1__11_n_7\,
      S(3 downto 0) => test_duty_cycle13(8 downto 5)
    );
\duty_cycle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__11_n_0\,
      D => \duty_cycle_reg[12]_i_1__11_n_7\,
      Q => test_duty_cycle13(9),
      R => \duty_cycle[31]_i_1__11_n_0\
    );
\test_count[0]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_count_reg(0),
      O => \test_count[0]_i_2__4_n_0\
    );
\test_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__11_n_7\,
      Q => test_count_reg(0),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[0]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \test_count_reg[0]_i_1__11_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[0]_i_1__11_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \test_count_reg[0]_i_1__11_n_4\,
      O(2) => \test_count_reg[0]_i_1__11_n_5\,
      O(1) => \test_count_reg[0]_i_1__11_n_6\,
      O(0) => \test_count_reg[0]_i_1__11_n_7\,
      S(3 downto 1) => test_count_reg(3 downto 1),
      S(0) => \test_count[0]_i_2__4_n_0\
    );
\test_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__11_n_5\,
      Q => test_count_reg(10),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__11_n_4\,
      Q => test_count_reg(11),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__11_n_7\,
      Q => test_count_reg(12),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[12]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[8]_i_1__11_n_0\,
      CO(3) => \test_count_reg[12]_i_1__11_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[12]_i_1__11_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[12]_i_1__11_n_4\,
      O(2) => \test_count_reg[12]_i_1__11_n_5\,
      O(1) => \test_count_reg[12]_i_1__11_n_6\,
      O(0) => \test_count_reg[12]_i_1__11_n_7\,
      S(3 downto 0) => test_count_reg(15 downto 12)
    );
\test_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__11_n_6\,
      Q => test_count_reg(13),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__11_n_5\,
      Q => test_count_reg(14),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__11_n_4\,
      Q => test_count_reg(15),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__11_n_7\,
      Q => test_count_reg(16),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[16]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[12]_i_1__11_n_0\,
      CO(3) => \test_count_reg[16]_i_1__11_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[16]_i_1__11_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[16]_i_1__11_n_4\,
      O(2) => \test_count_reg[16]_i_1__11_n_5\,
      O(1) => \test_count_reg[16]_i_1__11_n_6\,
      O(0) => \test_count_reg[16]_i_1__11_n_7\,
      S(3 downto 0) => test_count_reg(19 downto 16)
    );
\test_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__11_n_6\,
      Q => test_count_reg(17),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__11_n_5\,
      Q => test_count_reg(18),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__11_n_4\,
      Q => test_count_reg(19),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__11_n_6\,
      Q => test_count_reg(1),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__11_n_7\,
      Q => test_count_reg(20),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[20]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[16]_i_1__11_n_0\,
      CO(3) => \test_count_reg[20]_i_1__11_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[20]_i_1__11_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[20]_i_1__11_n_4\,
      O(2) => \test_count_reg[20]_i_1__11_n_5\,
      O(1) => \test_count_reg[20]_i_1__11_n_6\,
      O(0) => \test_count_reg[20]_i_1__11_n_7\,
      S(3 downto 0) => test_count_reg(23 downto 20)
    );
\test_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__11_n_6\,
      Q => test_count_reg(21),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__11_n_5\,
      Q => test_count_reg(22),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__11_n_4\,
      Q => test_count_reg(23),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__11_n_7\,
      Q => test_count_reg(24),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[24]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[20]_i_1__11_n_0\,
      CO(3) => \test_count_reg[24]_i_1__11_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[24]_i_1__11_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[24]_i_1__11_n_4\,
      O(2) => \test_count_reg[24]_i_1__11_n_5\,
      O(1) => \test_count_reg[24]_i_1__11_n_6\,
      O(0) => \test_count_reg[24]_i_1__11_n_7\,
      S(3 downto 0) => test_count_reg(27 downto 24)
    );
\test_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__11_n_6\,
      Q => test_count_reg(25),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__11_n_5\,
      Q => test_count_reg(26),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__11_n_4\,
      Q => test_count_reg(27),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__11_n_7\,
      Q => test_count_reg(28),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[28]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[24]_i_1__11_n_0\,
      CO(3 downto 0) => \NLW_test_count_reg[28]_i_1__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[28]_i_1__11_n_4\,
      O(2) => \test_count_reg[28]_i_1__11_n_5\,
      O(1) => \test_count_reg[28]_i_1__11_n_6\,
      O(0) => \test_count_reg[28]_i_1__11_n_7\,
      S(3 downto 0) => test_count_reg(31 downto 28)
    );
\test_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__11_n_6\,
      Q => test_count_reg(29),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__11_n_5\,
      Q => test_count_reg(2),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__11_n_5\,
      Q => test_count_reg(30),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__11_n_4\,
      Q => test_count_reg(31),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__11_n_4\,
      Q => test_count_reg(3),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__11_n_7\,
      Q => test_count_reg(4),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[4]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[0]_i_1__11_n_0\,
      CO(3) => \test_count_reg[4]_i_1__11_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[4]_i_1__11_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[4]_i_1__11_n_4\,
      O(2) => \test_count_reg[4]_i_1__11_n_5\,
      O(1) => \test_count_reg[4]_i_1__11_n_6\,
      O(0) => \test_count_reg[4]_i_1__11_n_7\,
      S(3 downto 0) => test_count_reg(7 downto 4)
    );
\test_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__11_n_6\,
      Q => test_count_reg(5),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__11_n_5\,
      Q => test_count_reg(6),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__11_n_4\,
      Q => test_count_reg(7),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__11_n_7\,
      Q => test_count_reg(8),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
\test_count_reg[8]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[4]_i_1__11_n_0\,
      CO(3) => \test_count_reg[8]_i_1__11_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[8]_i_1__11_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[8]_i_1__11_n_4\,
      O(2) => \test_count_reg[8]_i_1__11_n_5\,
      O(1) => \test_count_reg[8]_i_1__11_n_6\,
      O(0) => \test_count_reg[8]_i_1__11_n_7\,
      S(3 downto 0) => test_count_reg(11 downto 8)
    );
\test_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__11_n_6\,
      Q => test_count_reg(9),
      R => \duty_cycle[31]_i_2__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Test_Counter_4 is
  port (
    LED_OBUF : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LED[2]\ : in STD_LOGIC;
    LED_on0_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED_on0_carry_0 : in STD_LOGIC;
    \LED_on0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Test_Counter_4 : entity is "Test_Counter";
end Test_Counter_4;

architecture STRUCTURE of Test_Counter_4 is
  signal \LED_OBUF[2]_inst_i_2_n_0\ : STD_LOGIC;
  signal \LED_OBUF[2]_inst_i_3_n_0\ : STD_LOGIC;
  signal \LED_OBUF[2]_inst_i_4_n_0\ : STD_LOGIC;
  signal \LED_OBUF[2]_inst_i_5_n_0\ : STD_LOGIC;
  signal \LED_OBUF[2]_inst_i_6_n_0\ : STD_LOGIC;
  signal \duty_cycle[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_10__12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_11__12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_12__12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_13__12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_14__12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_15__12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_16__12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_17__12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_18__12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_19__12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_1__12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_2__12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_4__12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_5__12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_6__12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_7__12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_8__12_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_9__12_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__12_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__12_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__12_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__12_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__12_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__12_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__12_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__12_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__12_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__12_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__12_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__12_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__12_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__12_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__12_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__12_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__12_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__12_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__12_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__12_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__12_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__12_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__12_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__12_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__12_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__12_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__12_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__12_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__12_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__12_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__12_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__12_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__12_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__12_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__12_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__12_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__12_n_7\ : STD_LOGIC;
  signal \test_count[0]_i_2__13_n_0\ : STD_LOGIC;
  signal test_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \test_count_reg[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__12_n_4\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__12_n_5\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__12_n_6\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__12_n_7\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__12_n_0\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__12_n_4\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__12_n_5\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__12_n_6\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__12_n_7\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__12_n_0\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__12_n_4\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__12_n_5\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__12_n_6\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__12_n_7\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__12_n_0\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__12_n_4\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__12_n_5\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__12_n_6\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__12_n_7\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__12_n_0\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__12_n_4\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__12_n_5\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__12_n_6\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__12_n_7\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__12_n_4\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__12_n_5\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__12_n_6\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__12_n_7\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__12_n_4\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__12_n_5\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__12_n_6\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__12_n_7\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__12_n_0\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__12_n_4\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__12_n_5\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__12_n_6\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__12_n_7\ : STD_LOGIC;
  signal test_duty_cycle14 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_duty_cycle_reg[12]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[16]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[20]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[24]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[28]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_duty_cycle_reg[4]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[8]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[0]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[12]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[16]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[20]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[24]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[28]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_test_count_reg[4]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[8]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \duty_cycle_reg[12]_i_1__12\ : label is 35;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \duty_cycle_reg[12]_i_1__12\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[16]_i_1__12\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[16]_i_1__12\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[20]_i_1__12\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[20]_i_1__12\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[24]_i_1__12\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[24]_i_1__12\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[28]_i_1__12\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[28]_i_1__12\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[31]_i_3__12\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[31]_i_3__12\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[4]_i_1__12\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[4]_i_1__12\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[8]_i_1__12\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[8]_i_1__12\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[0]_i_1__12\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[0]_i_1__12\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[12]_i_1__12\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[12]_i_1__12\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[16]_i_1__12\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[16]_i_1__12\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[20]_i_1__12\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[20]_i_1__12\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[24]_i_1__12\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[24]_i_1__12\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[28]_i_1__12\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[28]_i_1__12\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[4]_i_1__12\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[4]_i_1__12\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[8]_i_1__12\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[8]_i_1__12\ : label is "SWEEP";
begin
\LED_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => \LED_OBUF[2]_inst_i_2_n_0\,
      I1 => \LED_OBUF[2]_inst_i_3_n_0\,
      I2 => CO(0),
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => \LED[2]\,
      O => LED_OBUF(0)
    );
\LED_OBUF[2]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__12_n_0\,
      I1 => test_duty_cycle14(7),
      I2 => test_duty_cycle14(6),
      I3 => \LED_OBUF[2]_inst_i_4_n_0\,
      I4 => \LED_OBUF[2]_inst_i_5_n_0\,
      I5 => \duty_cycle[31]_i_7__12_n_0\,
      O => \LED_OBUF[2]_inst_i_2_n_0\
    );
\LED_OBUF[2]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle14(5),
      I1 => test_duty_cycle14(4),
      I2 => test_duty_cycle14(3),
      I3 => test_duty_cycle14(2),
      I4 => test_duty_cycle14(0),
      I5 => test_duty_cycle14(1),
      O => \LED_OBUF[2]_inst_i_3_n_0\
    );
\LED_OBUF[2]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_13__12_n_0\,
      I1 => test_duty_cycle14(30),
      I2 => test_duty_cycle14(31),
      I3 => test_duty_cycle14(23),
      I4 => test_duty_cycle14(20),
      I5 => test_duty_cycle14(21),
      O => \LED_OBUF[2]_inst_i_4_n_0\
    );
\LED_OBUF[2]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle14(24),
      I1 => test_duty_cycle14(25),
      I2 => test_duty_cycle14(22),
      I3 => \LED_OBUF[2]_inst_i_6_n_0\,
      I4 => test_duty_cycle14(26),
      I5 => test_duty_cycle14(27),
      O => \LED_OBUF[2]_inst_i_5_n_0\
    );
\LED_OBUF[2]_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle14(28),
      I1 => test_duty_cycle14(29),
      O => \LED_OBUF[2]_inst_i_6_n_0\
    );
\LED_on0_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(2),
      I1 => test_duty_cycle14(14),
      I2 => test_duty_cycle14(15),
      I3 => \LED_on0_carry__1\(1),
      O => \count_reg[15]\(3)
    );
\LED_on0_carry__0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(0),
      I1 => test_duty_cycle14(12),
      I2 => test_duty_cycle14(13),
      I3 => \LED_on0_carry__0_0\(3),
      O => \count_reg[15]\(2)
    );
\LED_on0_carry__0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(2),
      I1 => test_duty_cycle14(10),
      I2 => test_duty_cycle14(11),
      I3 => \LED_on0_carry__0_0\(1),
      O => \count_reg[15]\(1)
    );
\LED_on0_carry__0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(0),
      I1 => test_duty_cycle14(8),
      I2 => test_duty_cycle14(9),
      I3 => \LED_on0_carry__0\(3),
      O => \count_reg[15]\(0)
    );
\LED_on0_carry__0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle14(15),
      I1 => test_duty_cycle14(14),
      I2 => \LED_on0_carry__1\(2),
      I3 => \LED_on0_carry__1\(1),
      O => \duty_cycle_reg[15]_0\(3)
    );
\LED_on0_carry__0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle14(13),
      I1 => test_duty_cycle14(12),
      I2 => \LED_on0_carry__1\(0),
      I3 => \LED_on0_carry__0_0\(3),
      O => \duty_cycle_reg[15]_0\(2)
    );
\LED_on0_carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle14(11),
      I1 => test_duty_cycle14(10),
      I2 => \LED_on0_carry__0_0\(2),
      I3 => \LED_on0_carry__0_0\(1),
      O => \duty_cycle_reg[15]_0\(1)
    );
\LED_on0_carry__0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle14(9),
      I1 => test_duty_cycle14(8),
      I2 => \LED_on0_carry__0_0\(0),
      I3 => \LED_on0_carry__0\(3),
      O => \duty_cycle_reg[15]_0\(0)
    );
\LED_on0_carry__1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(2),
      I1 => test_duty_cycle14(22),
      I2 => test_duty_cycle14(23),
      I3 => \LED_on0_carry__2\(1),
      O => \count_reg[23]\(3)
    );
\LED_on0_carry__1_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(0),
      I1 => test_duty_cycle14(20),
      I2 => test_duty_cycle14(21),
      I3 => \LED_on0_carry__1_0\(3),
      O => \count_reg[23]\(2)
    );
\LED_on0_carry__1_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(2),
      I1 => test_duty_cycle14(18),
      I2 => test_duty_cycle14(19),
      I3 => \LED_on0_carry__1_0\(1),
      O => \count_reg[23]\(1)
    );
\LED_on0_carry__1_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(0),
      I1 => test_duty_cycle14(16),
      I2 => test_duty_cycle14(17),
      I3 => \LED_on0_carry__1\(3),
      O => \count_reg[23]\(0)
    );
\LED_on0_carry__1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle14(23),
      I1 => test_duty_cycle14(22),
      I2 => \LED_on0_carry__2\(2),
      I3 => \LED_on0_carry__2\(1),
      O => \duty_cycle_reg[23]_0\(3)
    );
\LED_on0_carry__1_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle14(21),
      I1 => test_duty_cycle14(20),
      I2 => \LED_on0_carry__2\(0),
      I3 => \LED_on0_carry__1_0\(3),
      O => \duty_cycle_reg[23]_0\(2)
    );
\LED_on0_carry__1_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle14(19),
      I1 => test_duty_cycle14(18),
      I2 => \LED_on0_carry__1_0\(2),
      I3 => \LED_on0_carry__1_0\(1),
      O => \duty_cycle_reg[23]_0\(1)
    );
\LED_on0_carry__1_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle14(17),
      I1 => test_duty_cycle14(16),
      I2 => \LED_on0_carry__1_0\(0),
      I3 => \LED_on0_carry__1\(3),
      O => \duty_cycle_reg[23]_0\(0)
    );
\LED_on0_carry__2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => test_duty_cycle14(31),
      I1 => test_duty_cycle14(30),
      I2 => \LED_on0_carry__2_1\(2),
      I3 => \LED_on0_carry__2_1\(1),
      O => \duty_cycle_reg[31]_0\(3)
    );
\LED_on0_carry__2_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(0),
      I1 => test_duty_cycle14(28),
      I2 => test_duty_cycle14(29),
      I3 => \LED_on0_carry__2_0\(3),
      O => \duty_cycle_reg[31]_0\(2)
    );
\LED_on0_carry__2_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(2),
      I1 => test_duty_cycle14(26),
      I2 => test_duty_cycle14(27),
      I3 => \LED_on0_carry__2_0\(1),
      O => \duty_cycle_reg[31]_0\(1)
    );
\LED_on0_carry__2_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(0),
      I1 => test_duty_cycle14(24),
      I2 => test_duty_cycle14(25),
      I3 => \LED_on0_carry__2\(3),
      O => \duty_cycle_reg[31]_0\(0)
    );
\LED_on0_carry__2_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(2),
      I1 => \LED_on0_carry__2_1\(1),
      I2 => test_duty_cycle14(31),
      I3 => test_duty_cycle14(30),
      O => \count_reg[31]\(3)
    );
\LED_on0_carry__2_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle14(29),
      I1 => test_duty_cycle14(28),
      I2 => \LED_on0_carry__2_1\(0),
      I3 => \LED_on0_carry__2_0\(3),
      O => \count_reg[31]\(2)
    );
\LED_on0_carry__2_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle14(27),
      I1 => test_duty_cycle14(26),
      I2 => \LED_on0_carry__2_0\(2),
      I3 => \LED_on0_carry__2_0\(1),
      O => \count_reg[31]\(1)
    );
\LED_on0_carry__2_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle14(25),
      I1 => test_duty_cycle14(24),
      I2 => \LED_on0_carry__2_0\(0),
      I3 => \LED_on0_carry__2\(3),
      O => \count_reg[31]\(0)
    );
\LED_on0_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle14(6),
      I3 => test_duty_cycle14(7),
      O => DI(3)
    );
\LED_on0_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle14(4),
      I3 => test_duty_cycle14(5),
      O => DI(2)
    );
\LED_on0_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle14(2),
      I3 => test_duty_cycle14(3),
      O => DI(1)
    );
\LED_on0_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle14(0),
      I3 => test_duty_cycle14(1),
      O => DI(0)
    );
\LED_on0_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle14(6),
      I3 => test_duty_cycle14(7),
      O => S(3)
    );
\LED_on0_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle14(4),
      I3 => test_duty_cycle14(5),
      O => S(2)
    );
\LED_on0_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle14(2),
      I3 => test_duty_cycle14(3),
      O => S(1)
    );
\LED_on0_carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle14(0),
      I3 => test_duty_cycle14(1),
      O => S(0)
    );
\duty_cycle[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__12_n_0\,
      I1 => \duty_cycle[31]_i_5__12_n_0\,
      I2 => \duty_cycle[31]_i_6__12_n_0\,
      I3 => test_duty_cycle14(31),
      I4 => \duty_cycle[31]_i_7__12_n_0\,
      I5 => test_duty_cycle14(0),
      O => \duty_cycle[0]_i_1__12_n_0\
    );
\duty_cycle[31]_i_10__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => test_count_reg(4),
      I1 => test_count_reg(5),
      I2 => test_count_reg(30),
      I3 => test_count_reg(31),
      I4 => \duty_cycle[31]_i_15__12_n_0\,
      O => \duty_cycle[31]_i_10__12_n_0\
    );
\duty_cycle[31]_i_11__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_16__12_n_0\,
      I1 => test_count_reg(18),
      I2 => test_count_reg(19),
      I3 => test_count_reg(16),
      I4 => test_count_reg(15),
      I5 => \duty_cycle[31]_i_17__12_n_0\,
      O => \duty_cycle[31]_i_11__12_n_0\
    );
\duty_cycle[31]_i_12__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle14(20),
      I1 => test_duty_cycle14(21),
      I2 => test_duty_cycle14(30),
      I3 => test_duty_cycle14(22),
      I4 => \duty_cycle[31]_i_18__12_n_0\,
      I5 => \duty_cycle[31]_i_19__12_n_0\,
      O => \duty_cycle[31]_i_12__12_n_0\
    );
\duty_cycle[31]_i_13__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle14(17),
      I1 => test_duty_cycle14(16),
      I2 => test_duty_cycle14(19),
      I3 => test_duty_cycle14(18),
      O => \duty_cycle[31]_i_13__12_n_0\
    );
\duty_cycle[31]_i_14__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle14(24),
      I1 => test_duty_cycle14(25),
      O => \duty_cycle[31]_i_14__12_n_0\
    );
\duty_cycle[31]_i_15__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => test_count_reg(1),
      I1 => test_count_reg(0),
      I2 => test_count_reg(3),
      I3 => test_count_reg(2),
      O => \duty_cycle[31]_i_15__12_n_0\
    );
\duty_cycle[31]_i_16__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => test_count_reg(14),
      I1 => test_count_reg(17),
      I2 => test_count_reg(12),
      I3 => test_count_reg(13),
      O => \duty_cycle[31]_i_16__12_n_0\
    );
\duty_cycle[31]_i_17__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => test_count_reg(22),
      I1 => test_count_reg(23),
      I2 => test_count_reg(20),
      I3 => test_count_reg(21),
      O => \duty_cycle[31]_i_17__12_n_0\
    );
\duty_cycle[31]_i_18__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle14(2),
      I1 => test_duty_cycle14(3),
      O => \duty_cycle[31]_i_18__12_n_0\
    );
\duty_cycle[31]_i_19__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle14(4),
      I1 => test_duty_cycle14(5),
      O => \duty_cycle[31]_i_19__12_n_0\
    );
\duty_cycle[31]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \duty_cycle[31]_i_2__12_n_0\,
      I1 => \duty_cycle[31]_i_4__12_n_0\,
      I2 => \duty_cycle[31]_i_5__12_n_0\,
      I3 => \duty_cycle[31]_i_6__12_n_0\,
      I4 => test_duty_cycle14(31),
      I5 => \duty_cycle[31]_i_7__12_n_0\,
      O => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle[31]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \duty_cycle[31]_i_8__12_n_0\,
      I1 => \duty_cycle[31]_i_9__12_n_0\,
      I2 => \duty_cycle[31]_i_10__12_n_0\,
      I3 => test_count_reg(7),
      I4 => test_count_reg(6),
      I5 => \duty_cycle[31]_i_11__12_n_0\,
      O => \duty_cycle[31]_i_2__12_n_0\
    );
\duty_cycle[31]_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle14(9),
      I1 => test_duty_cycle14(8),
      I2 => test_duty_cycle14(11),
      I3 => test_duty_cycle14(10),
      O => \duty_cycle[31]_i_4__12_n_0\
    );
\duty_cycle[31]_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_12__12_n_0\,
      I1 => \duty_cycle[31]_i_13__12_n_0\,
      I2 => test_duty_cycle14(1),
      I3 => test_duty_cycle14(0),
      I4 => test_duty_cycle14(7),
      I5 => test_duty_cycle14(6),
      O => \duty_cycle[31]_i_5__12_n_0\
    );
\duty_cycle[31]_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle14(26),
      I1 => test_duty_cycle14(27),
      I2 => test_duty_cycle14(28),
      I3 => test_duty_cycle14(29),
      I4 => \duty_cycle[31]_i_14__12_n_0\,
      I5 => test_duty_cycle14(23),
      O => \duty_cycle[31]_i_6__12_n_0\
    );
\duty_cycle[31]_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle14(13),
      I1 => test_duty_cycle14(12),
      I2 => test_duty_cycle14(15),
      I3 => test_duty_cycle14(14),
      O => \duty_cycle[31]_i_7__12_n_0\
    );
\duty_cycle[31]_i_8__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => test_count_reg(26),
      I1 => test_count_reg(27),
      I2 => test_count_reg(24),
      I3 => test_count_reg(25),
      I4 => test_count_reg(29),
      I5 => test_count_reg(28),
      O => \duty_cycle[31]_i_8__12_n_0\
    );
\duty_cycle[31]_i_9__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => test_count_reg(10),
      I1 => test_count_reg(9),
      I2 => test_count_reg(8),
      I3 => test_count_reg(11),
      O => \duty_cycle[31]_i_9__12_n_0\
    );
\duty_cycle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle[0]_i_1__12_n_0\,
      Q => test_duty_cycle14(0),
      R => '0'
    );
\duty_cycle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[12]_i_1__12_n_6\,
      Q => test_duty_cycle14(10),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[12]_i_1__12_n_5\,
      Q => test_duty_cycle14(11),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[12]_i_1__12_n_4\,
      Q => test_duty_cycle14(12),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[12]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[8]_i_1__12_n_0\,
      CO(3) => \duty_cycle_reg[12]_i_1__12_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[12]_i_1__12_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[12]_i_1__12_n_4\,
      O(2) => \duty_cycle_reg[12]_i_1__12_n_5\,
      O(1) => \duty_cycle_reg[12]_i_1__12_n_6\,
      O(0) => \duty_cycle_reg[12]_i_1__12_n_7\,
      S(3 downto 0) => test_duty_cycle14(12 downto 9)
    );
\duty_cycle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[16]_i_1__12_n_7\,
      Q => test_duty_cycle14(13),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[16]_i_1__12_n_6\,
      Q => test_duty_cycle14(14),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[16]_i_1__12_n_5\,
      Q => test_duty_cycle14(15),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[16]_i_1__12_n_4\,
      Q => test_duty_cycle14(16),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[16]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[12]_i_1__12_n_0\,
      CO(3) => \duty_cycle_reg[16]_i_1__12_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[16]_i_1__12_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[16]_i_1__12_n_4\,
      O(2) => \duty_cycle_reg[16]_i_1__12_n_5\,
      O(1) => \duty_cycle_reg[16]_i_1__12_n_6\,
      O(0) => \duty_cycle_reg[16]_i_1__12_n_7\,
      S(3 downto 0) => test_duty_cycle14(16 downto 13)
    );
\duty_cycle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[20]_i_1__12_n_7\,
      Q => test_duty_cycle14(17),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[20]_i_1__12_n_6\,
      Q => test_duty_cycle14(18),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[20]_i_1__12_n_5\,
      Q => test_duty_cycle14(19),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[4]_i_1__12_n_7\,
      Q => test_duty_cycle14(1),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[20]_i_1__12_n_4\,
      Q => test_duty_cycle14(20),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[20]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[16]_i_1__12_n_0\,
      CO(3) => \duty_cycle_reg[20]_i_1__12_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[20]_i_1__12_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[20]_i_1__12_n_4\,
      O(2) => \duty_cycle_reg[20]_i_1__12_n_5\,
      O(1) => \duty_cycle_reg[20]_i_1__12_n_6\,
      O(0) => \duty_cycle_reg[20]_i_1__12_n_7\,
      S(3 downto 0) => test_duty_cycle14(20 downto 17)
    );
\duty_cycle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[24]_i_1__12_n_7\,
      Q => test_duty_cycle14(21),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[24]_i_1__12_n_6\,
      Q => test_duty_cycle14(22),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[24]_i_1__12_n_5\,
      Q => test_duty_cycle14(23),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[24]_i_1__12_n_4\,
      Q => test_duty_cycle14(24),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[24]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[20]_i_1__12_n_0\,
      CO(3) => \duty_cycle_reg[24]_i_1__12_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[24]_i_1__12_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[24]_i_1__12_n_4\,
      O(2) => \duty_cycle_reg[24]_i_1__12_n_5\,
      O(1) => \duty_cycle_reg[24]_i_1__12_n_6\,
      O(0) => \duty_cycle_reg[24]_i_1__12_n_7\,
      S(3 downto 0) => test_duty_cycle14(24 downto 21)
    );
\duty_cycle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[28]_i_1__12_n_7\,
      Q => test_duty_cycle14(25),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[28]_i_1__12_n_6\,
      Q => test_duty_cycle14(26),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[28]_i_1__12_n_5\,
      Q => test_duty_cycle14(27),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[28]_i_1__12_n_4\,
      Q => test_duty_cycle14(28),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[28]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[24]_i_1__12_n_0\,
      CO(3) => \duty_cycle_reg[28]_i_1__12_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[28]_i_1__12_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[28]_i_1__12_n_4\,
      O(2) => \duty_cycle_reg[28]_i_1__12_n_5\,
      O(1) => \duty_cycle_reg[28]_i_1__12_n_6\,
      O(0) => \duty_cycle_reg[28]_i_1__12_n_7\,
      S(3 downto 0) => test_duty_cycle14(28 downto 25)
    );
\duty_cycle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[31]_i_3__12_n_7\,
      Q => test_duty_cycle14(29),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[4]_i_1__12_n_6\,
      Q => test_duty_cycle14(2),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[31]_i_3__12_n_6\,
      Q => test_duty_cycle14(30),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[31]_i_3__12_n_5\,
      Q => test_duty_cycle14(31),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[31]_i_3__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[28]_i_1__12_n_0\,
      CO(3 downto 0) => \NLW_duty_cycle_reg[31]_i_3__12_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_duty_cycle_reg[31]_i_3__12_O_UNCONNECTED\(3),
      O(2) => \duty_cycle_reg[31]_i_3__12_n_5\,
      O(1) => \duty_cycle_reg[31]_i_3__12_n_6\,
      O(0) => \duty_cycle_reg[31]_i_3__12_n_7\,
      S(3) => '0',
      S(2 downto 0) => test_duty_cycle14(31 downto 29)
    );
\duty_cycle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[4]_i_1__12_n_5\,
      Q => test_duty_cycle14(3),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[4]_i_1__12_n_4\,
      Q => test_duty_cycle14(4),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[4]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \duty_cycle_reg[4]_i_1__12_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[4]_i_1__12_CO_UNCONNECTED\(2 downto 0),
      CYINIT => test_duty_cycle14(0),
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[4]_i_1__12_n_4\,
      O(2) => \duty_cycle_reg[4]_i_1__12_n_5\,
      O(1) => \duty_cycle_reg[4]_i_1__12_n_6\,
      O(0) => \duty_cycle_reg[4]_i_1__12_n_7\,
      S(3 downto 0) => test_duty_cycle14(4 downto 1)
    );
\duty_cycle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[8]_i_1__12_n_7\,
      Q => test_duty_cycle14(5),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[8]_i_1__12_n_6\,
      Q => test_duty_cycle14(6),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[8]_i_1__12_n_5\,
      Q => test_duty_cycle14(7),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[8]_i_1__12_n_4\,
      Q => test_duty_cycle14(8),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\duty_cycle_reg[8]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[4]_i_1__12_n_0\,
      CO(3) => \duty_cycle_reg[8]_i_1__12_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[8]_i_1__12_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[8]_i_1__12_n_4\,
      O(2) => \duty_cycle_reg[8]_i_1__12_n_5\,
      O(1) => \duty_cycle_reg[8]_i_1__12_n_6\,
      O(0) => \duty_cycle_reg[8]_i_1__12_n_7\,
      S(3 downto 0) => test_duty_cycle14(8 downto 5)
    );
\duty_cycle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__12_n_0\,
      D => \duty_cycle_reg[12]_i_1__12_n_7\,
      Q => test_duty_cycle14(9),
      R => \duty_cycle[31]_i_1__12_n_0\
    );
\test_count[0]_i_2__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_count_reg(0),
      O => \test_count[0]_i_2__13_n_0\
    );
\test_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__12_n_7\,
      Q => test_count_reg(0),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[0]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \test_count_reg[0]_i_1__12_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[0]_i_1__12_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \test_count_reg[0]_i_1__12_n_4\,
      O(2) => \test_count_reg[0]_i_1__12_n_5\,
      O(1) => \test_count_reg[0]_i_1__12_n_6\,
      O(0) => \test_count_reg[0]_i_1__12_n_7\,
      S(3 downto 1) => test_count_reg(3 downto 1),
      S(0) => \test_count[0]_i_2__13_n_0\
    );
\test_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__12_n_5\,
      Q => test_count_reg(10),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__12_n_4\,
      Q => test_count_reg(11),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__12_n_7\,
      Q => test_count_reg(12),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[12]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[8]_i_1__12_n_0\,
      CO(3) => \test_count_reg[12]_i_1__12_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[12]_i_1__12_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[12]_i_1__12_n_4\,
      O(2) => \test_count_reg[12]_i_1__12_n_5\,
      O(1) => \test_count_reg[12]_i_1__12_n_6\,
      O(0) => \test_count_reg[12]_i_1__12_n_7\,
      S(3 downto 0) => test_count_reg(15 downto 12)
    );
\test_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__12_n_6\,
      Q => test_count_reg(13),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__12_n_5\,
      Q => test_count_reg(14),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__12_n_4\,
      Q => test_count_reg(15),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__12_n_7\,
      Q => test_count_reg(16),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[16]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[12]_i_1__12_n_0\,
      CO(3) => \test_count_reg[16]_i_1__12_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[16]_i_1__12_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[16]_i_1__12_n_4\,
      O(2) => \test_count_reg[16]_i_1__12_n_5\,
      O(1) => \test_count_reg[16]_i_1__12_n_6\,
      O(0) => \test_count_reg[16]_i_1__12_n_7\,
      S(3 downto 0) => test_count_reg(19 downto 16)
    );
\test_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__12_n_6\,
      Q => test_count_reg(17),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__12_n_5\,
      Q => test_count_reg(18),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__12_n_4\,
      Q => test_count_reg(19),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__12_n_6\,
      Q => test_count_reg(1),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__12_n_7\,
      Q => test_count_reg(20),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[20]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[16]_i_1__12_n_0\,
      CO(3) => \test_count_reg[20]_i_1__12_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[20]_i_1__12_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[20]_i_1__12_n_4\,
      O(2) => \test_count_reg[20]_i_1__12_n_5\,
      O(1) => \test_count_reg[20]_i_1__12_n_6\,
      O(0) => \test_count_reg[20]_i_1__12_n_7\,
      S(3 downto 0) => test_count_reg(23 downto 20)
    );
\test_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__12_n_6\,
      Q => test_count_reg(21),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__12_n_5\,
      Q => test_count_reg(22),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__12_n_4\,
      Q => test_count_reg(23),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__12_n_7\,
      Q => test_count_reg(24),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[24]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[20]_i_1__12_n_0\,
      CO(3) => \test_count_reg[24]_i_1__12_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[24]_i_1__12_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[24]_i_1__12_n_4\,
      O(2) => \test_count_reg[24]_i_1__12_n_5\,
      O(1) => \test_count_reg[24]_i_1__12_n_6\,
      O(0) => \test_count_reg[24]_i_1__12_n_7\,
      S(3 downto 0) => test_count_reg(27 downto 24)
    );
\test_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__12_n_6\,
      Q => test_count_reg(25),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__12_n_5\,
      Q => test_count_reg(26),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__12_n_4\,
      Q => test_count_reg(27),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__12_n_7\,
      Q => test_count_reg(28),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[28]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[24]_i_1__12_n_0\,
      CO(3 downto 0) => \NLW_test_count_reg[28]_i_1__12_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[28]_i_1__12_n_4\,
      O(2) => \test_count_reg[28]_i_1__12_n_5\,
      O(1) => \test_count_reg[28]_i_1__12_n_6\,
      O(0) => \test_count_reg[28]_i_1__12_n_7\,
      S(3 downto 0) => test_count_reg(31 downto 28)
    );
\test_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__12_n_6\,
      Q => test_count_reg(29),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__12_n_5\,
      Q => test_count_reg(2),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__12_n_5\,
      Q => test_count_reg(30),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__12_n_4\,
      Q => test_count_reg(31),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__12_n_4\,
      Q => test_count_reg(3),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__12_n_7\,
      Q => test_count_reg(4),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[4]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[0]_i_1__12_n_0\,
      CO(3) => \test_count_reg[4]_i_1__12_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[4]_i_1__12_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[4]_i_1__12_n_4\,
      O(2) => \test_count_reg[4]_i_1__12_n_5\,
      O(1) => \test_count_reg[4]_i_1__12_n_6\,
      O(0) => \test_count_reg[4]_i_1__12_n_7\,
      S(3 downto 0) => test_count_reg(7 downto 4)
    );
\test_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__12_n_6\,
      Q => test_count_reg(5),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__12_n_5\,
      Q => test_count_reg(6),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__12_n_4\,
      Q => test_count_reg(7),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__12_n_7\,
      Q => test_count_reg(8),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
\test_count_reg[8]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[4]_i_1__12_n_0\,
      CO(3) => \test_count_reg[8]_i_1__12_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[8]_i_1__12_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[8]_i_1__12_n_4\,
      O(2) => \test_count_reg[8]_i_1__12_n_5\,
      O(1) => \test_count_reg[8]_i_1__12_n_6\,
      O(0) => \test_count_reg[8]_i_1__12_n_7\,
      S(3 downto 0) => test_count_reg(11 downto 8)
    );
\test_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__12_n_6\,
      Q => test_count_reg(9),
      R => \duty_cycle[31]_i_2__12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Test_Counter_5 is
  port (
    LED_OBUF : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LED[1]\ : in STD_LOGIC;
    LED_on0_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED_on0_carry_0 : in STD_LOGIC;
    \LED_on0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Test_Counter_5 : entity is "Test_Counter";
end Test_Counter_5;

architecture STRUCTURE of Test_Counter_5 is
  signal \LED_OBUF[1]_inst_i_2_n_0\ : STD_LOGIC;
  signal \LED_OBUF[1]_inst_i_3_n_0\ : STD_LOGIC;
  signal \LED_OBUF[1]_inst_i_4_n_0\ : STD_LOGIC;
  signal \LED_OBUF[1]_inst_i_5_n_0\ : STD_LOGIC;
  signal \LED_OBUF[1]_inst_i_6_n_0\ : STD_LOGIC;
  signal \duty_cycle[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_10__13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_11__13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_12__13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_13__13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_14__13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_15__13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_16__13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_17__13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_18__13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_19__13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_1__13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_2__13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_4__13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_5__13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_6__13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_7__13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_8__13_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_9__13_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__13_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__13_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__13_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__13_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__13_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__13_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__13_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__13_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__13_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__13_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__13_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__13_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__13_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__13_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__13_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__13_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__13_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__13_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__13_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__13_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__13_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__13_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__13_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__13_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__13_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__13_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__13_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__13_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__13_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__13_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__13_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__13_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__13_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__13_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__13_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__13_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__13_n_7\ : STD_LOGIC;
  signal \test_count[0]_i_2__14_n_0\ : STD_LOGIC;
  signal test_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \test_count_reg[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__13_n_4\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__13_n_5\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__13_n_6\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__13_n_7\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__13_n_0\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__13_n_4\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__13_n_5\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__13_n_6\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__13_n_7\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__13_n_0\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__13_n_4\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__13_n_5\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__13_n_6\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__13_n_7\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__13_n_0\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__13_n_4\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__13_n_5\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__13_n_6\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__13_n_7\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__13_n_0\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__13_n_4\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__13_n_5\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__13_n_6\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__13_n_7\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__13_n_4\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__13_n_5\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__13_n_6\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__13_n_7\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__13_n_4\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__13_n_5\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__13_n_6\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__13_n_7\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__13_n_0\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__13_n_4\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__13_n_5\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__13_n_6\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__13_n_7\ : STD_LOGIC;
  signal test_duty_cycle15 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_duty_cycle_reg[12]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[16]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[20]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[24]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[28]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_duty_cycle_reg[4]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[8]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[0]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[12]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[16]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[20]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[24]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[28]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_test_count_reg[4]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[8]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \duty_cycle_reg[12]_i_1__13\ : label is 35;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \duty_cycle_reg[12]_i_1__13\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[16]_i_1__13\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[16]_i_1__13\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[20]_i_1__13\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[20]_i_1__13\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[24]_i_1__13\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[24]_i_1__13\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[28]_i_1__13\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[28]_i_1__13\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[31]_i_3__13\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[31]_i_3__13\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[4]_i_1__13\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[4]_i_1__13\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[8]_i_1__13\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[8]_i_1__13\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[0]_i_1__13\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[0]_i_1__13\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[12]_i_1__13\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[12]_i_1__13\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[16]_i_1__13\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[16]_i_1__13\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[20]_i_1__13\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[20]_i_1__13\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[24]_i_1__13\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[24]_i_1__13\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[28]_i_1__13\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[28]_i_1__13\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[4]_i_1__13\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[4]_i_1__13\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[8]_i_1__13\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[8]_i_1__13\ : label is "SWEEP";
begin
\LED_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => \LED_OBUF[1]_inst_i_2_n_0\,
      I1 => \LED_OBUF[1]_inst_i_3_n_0\,
      I2 => CO(0),
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => \LED[1]\,
      O => LED_OBUF(0)
    );
\LED_OBUF[1]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__13_n_0\,
      I1 => test_duty_cycle15(7),
      I2 => test_duty_cycle15(6),
      I3 => \LED_OBUF[1]_inst_i_4_n_0\,
      I4 => \LED_OBUF[1]_inst_i_5_n_0\,
      I5 => \duty_cycle[31]_i_7__13_n_0\,
      O => \LED_OBUF[1]_inst_i_2_n_0\
    );
\LED_OBUF[1]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle15(5),
      I1 => test_duty_cycle15(4),
      I2 => test_duty_cycle15(3),
      I3 => test_duty_cycle15(2),
      I4 => test_duty_cycle15(0),
      I5 => test_duty_cycle15(1),
      O => \LED_OBUF[1]_inst_i_3_n_0\
    );
\LED_OBUF[1]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_13__13_n_0\,
      I1 => test_duty_cycle15(30),
      I2 => test_duty_cycle15(31),
      I3 => test_duty_cycle15(23),
      I4 => test_duty_cycle15(20),
      I5 => test_duty_cycle15(21),
      O => \LED_OBUF[1]_inst_i_4_n_0\
    );
\LED_OBUF[1]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle15(24),
      I1 => test_duty_cycle15(25),
      I2 => test_duty_cycle15(22),
      I3 => \LED_OBUF[1]_inst_i_6_n_0\,
      I4 => test_duty_cycle15(26),
      I5 => test_duty_cycle15(27),
      O => \LED_OBUF[1]_inst_i_5_n_0\
    );
\LED_OBUF[1]_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle15(28),
      I1 => test_duty_cycle15(29),
      O => \LED_OBUF[1]_inst_i_6_n_0\
    );
\LED_on0_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(2),
      I1 => test_duty_cycle15(14),
      I2 => test_duty_cycle15(15),
      I3 => \LED_on0_carry__1\(1),
      O => \count_reg[15]\(3)
    );
\LED_on0_carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(0),
      I1 => test_duty_cycle15(12),
      I2 => test_duty_cycle15(13),
      I3 => \LED_on0_carry__0_0\(3),
      O => \count_reg[15]\(2)
    );
\LED_on0_carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(2),
      I1 => test_duty_cycle15(10),
      I2 => test_duty_cycle15(11),
      I3 => \LED_on0_carry__0_0\(1),
      O => \count_reg[15]\(1)
    );
\LED_on0_carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(0),
      I1 => test_duty_cycle15(8),
      I2 => test_duty_cycle15(9),
      I3 => \LED_on0_carry__0\(3),
      O => \count_reg[15]\(0)
    );
\LED_on0_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle15(15),
      I1 => test_duty_cycle15(14),
      I2 => \LED_on0_carry__1\(2),
      I3 => \LED_on0_carry__1\(1),
      O => \duty_cycle_reg[15]_0\(3)
    );
\LED_on0_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle15(13),
      I1 => test_duty_cycle15(12),
      I2 => \LED_on0_carry__1\(0),
      I3 => \LED_on0_carry__0_0\(3),
      O => \duty_cycle_reg[15]_0\(2)
    );
\LED_on0_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle15(11),
      I1 => test_duty_cycle15(10),
      I2 => \LED_on0_carry__0_0\(2),
      I3 => \LED_on0_carry__0_0\(1),
      O => \duty_cycle_reg[15]_0\(1)
    );
\LED_on0_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle15(9),
      I1 => test_duty_cycle15(8),
      I2 => \LED_on0_carry__0_0\(0),
      I3 => \LED_on0_carry__0\(3),
      O => \duty_cycle_reg[15]_0\(0)
    );
\LED_on0_carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(2),
      I1 => test_duty_cycle15(22),
      I2 => test_duty_cycle15(23),
      I3 => \LED_on0_carry__2\(1),
      O => \count_reg[23]\(3)
    );
\LED_on0_carry__1_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(0),
      I1 => test_duty_cycle15(20),
      I2 => test_duty_cycle15(21),
      I3 => \LED_on0_carry__1_0\(3),
      O => \count_reg[23]\(2)
    );
\LED_on0_carry__1_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(2),
      I1 => test_duty_cycle15(18),
      I2 => test_duty_cycle15(19),
      I3 => \LED_on0_carry__1_0\(1),
      O => \count_reg[23]\(1)
    );
\LED_on0_carry__1_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(0),
      I1 => test_duty_cycle15(16),
      I2 => test_duty_cycle15(17),
      I3 => \LED_on0_carry__1\(3),
      O => \count_reg[23]\(0)
    );
\LED_on0_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle15(23),
      I1 => test_duty_cycle15(22),
      I2 => \LED_on0_carry__2\(2),
      I3 => \LED_on0_carry__2\(1),
      O => \duty_cycle_reg[23]_0\(3)
    );
\LED_on0_carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle15(21),
      I1 => test_duty_cycle15(20),
      I2 => \LED_on0_carry__2\(0),
      I3 => \LED_on0_carry__1_0\(3),
      O => \duty_cycle_reg[23]_0\(2)
    );
\LED_on0_carry__1_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle15(19),
      I1 => test_duty_cycle15(18),
      I2 => \LED_on0_carry__1_0\(2),
      I3 => \LED_on0_carry__1_0\(1),
      O => \duty_cycle_reg[23]_0\(1)
    );
\LED_on0_carry__1_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle15(17),
      I1 => test_duty_cycle15(16),
      I2 => \LED_on0_carry__1_0\(0),
      I3 => \LED_on0_carry__1\(3),
      O => \duty_cycle_reg[23]_0\(0)
    );
\LED_on0_carry__2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => test_duty_cycle15(31),
      I1 => test_duty_cycle15(30),
      I2 => \LED_on0_carry__2_1\(2),
      I3 => \LED_on0_carry__2_1\(1),
      O => \duty_cycle_reg[31]_0\(3)
    );
\LED_on0_carry__2_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(0),
      I1 => test_duty_cycle15(28),
      I2 => test_duty_cycle15(29),
      I3 => \LED_on0_carry__2_0\(3),
      O => \duty_cycle_reg[31]_0\(2)
    );
\LED_on0_carry__2_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(2),
      I1 => test_duty_cycle15(26),
      I2 => test_duty_cycle15(27),
      I3 => \LED_on0_carry__2_0\(1),
      O => \duty_cycle_reg[31]_0\(1)
    );
\LED_on0_carry__2_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(0),
      I1 => test_duty_cycle15(24),
      I2 => test_duty_cycle15(25),
      I3 => \LED_on0_carry__2\(3),
      O => \duty_cycle_reg[31]_0\(0)
    );
\LED_on0_carry__2_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(2),
      I1 => \LED_on0_carry__2_1\(1),
      I2 => test_duty_cycle15(31),
      I3 => test_duty_cycle15(30),
      O => \count_reg[31]\(3)
    );
\LED_on0_carry__2_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle15(29),
      I1 => test_duty_cycle15(28),
      I2 => \LED_on0_carry__2_1\(0),
      I3 => \LED_on0_carry__2_0\(3),
      O => \count_reg[31]\(2)
    );
\LED_on0_carry__2_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle15(27),
      I1 => test_duty_cycle15(26),
      I2 => \LED_on0_carry__2_0\(2),
      I3 => \LED_on0_carry__2_0\(1),
      O => \count_reg[31]\(1)
    );
\LED_on0_carry__2_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle15(25),
      I1 => test_duty_cycle15(24),
      I2 => \LED_on0_carry__2_0\(0),
      I3 => \LED_on0_carry__2\(3),
      O => \count_reg[31]\(0)
    );
\LED_on0_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle15(6),
      I3 => test_duty_cycle15(7),
      O => DI(3)
    );
\LED_on0_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle15(4),
      I3 => test_duty_cycle15(5),
      O => DI(2)
    );
\LED_on0_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle15(2),
      I3 => test_duty_cycle15(3),
      O => DI(1)
    );
\LED_on0_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle15(0),
      I3 => test_duty_cycle15(1),
      O => DI(0)
    );
\LED_on0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle15(6),
      I3 => test_duty_cycle15(7),
      O => S(3)
    );
\LED_on0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle15(4),
      I3 => test_duty_cycle15(5),
      O => S(2)
    );
\LED_on0_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle15(2),
      I3 => test_duty_cycle15(3),
      O => S(1)
    );
\LED_on0_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle15(0),
      I3 => test_duty_cycle15(1),
      O => S(0)
    );
\duty_cycle[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__13_n_0\,
      I1 => \duty_cycle[31]_i_5__13_n_0\,
      I2 => \duty_cycle[31]_i_6__13_n_0\,
      I3 => test_duty_cycle15(31),
      I4 => \duty_cycle[31]_i_7__13_n_0\,
      I5 => test_duty_cycle15(0),
      O => \duty_cycle[0]_i_1__13_n_0\
    );
\duty_cycle[31]_i_10__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => test_count_reg(4),
      I1 => test_count_reg(5),
      I2 => test_count_reg(30),
      I3 => test_count_reg(31),
      I4 => \duty_cycle[31]_i_15__13_n_0\,
      O => \duty_cycle[31]_i_10__13_n_0\
    );
\duty_cycle[31]_i_11__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_16__13_n_0\,
      I1 => test_count_reg(20),
      I2 => test_count_reg(18),
      I3 => test_count_reg(16),
      I4 => test_count_reg(15),
      I5 => \duty_cycle[31]_i_17__13_n_0\,
      O => \duty_cycle[31]_i_11__13_n_0\
    );
\duty_cycle[31]_i_12__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle15(20),
      I1 => test_duty_cycle15(21),
      I2 => test_duty_cycle15(30),
      I3 => test_duty_cycle15(22),
      I4 => \duty_cycle[31]_i_18__13_n_0\,
      I5 => \duty_cycle[31]_i_19__13_n_0\,
      O => \duty_cycle[31]_i_12__13_n_0\
    );
\duty_cycle[31]_i_13__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle15(17),
      I1 => test_duty_cycle15(16),
      I2 => test_duty_cycle15(19),
      I3 => test_duty_cycle15(18),
      O => \duty_cycle[31]_i_13__13_n_0\
    );
\duty_cycle[31]_i_14__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle15(24),
      I1 => test_duty_cycle15(25),
      O => \duty_cycle[31]_i_14__13_n_0\
    );
\duty_cycle[31]_i_15__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => test_count_reg(1),
      I1 => test_count_reg(0),
      I2 => test_count_reg(3),
      I3 => test_count_reg(2),
      O => \duty_cycle[31]_i_15__13_n_0\
    );
\duty_cycle[31]_i_16__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => test_count_reg(14),
      I1 => test_count_reg(17),
      I2 => test_count_reg(12),
      I3 => test_count_reg(13),
      O => \duty_cycle[31]_i_16__13_n_0\
    );
\duty_cycle[31]_i_17__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => test_count_reg(22),
      I1 => test_count_reg(23),
      I2 => test_count_reg(19),
      I3 => test_count_reg(21),
      O => \duty_cycle[31]_i_17__13_n_0\
    );
\duty_cycle[31]_i_18__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle15(2),
      I1 => test_duty_cycle15(3),
      O => \duty_cycle[31]_i_18__13_n_0\
    );
\duty_cycle[31]_i_19__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle15(4),
      I1 => test_duty_cycle15(5),
      O => \duty_cycle[31]_i_19__13_n_0\
    );
\duty_cycle[31]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \duty_cycle[31]_i_2__13_n_0\,
      I1 => \duty_cycle[31]_i_4__13_n_0\,
      I2 => \duty_cycle[31]_i_5__13_n_0\,
      I3 => \duty_cycle[31]_i_6__13_n_0\,
      I4 => test_duty_cycle15(31),
      I5 => \duty_cycle[31]_i_7__13_n_0\,
      O => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle[31]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \duty_cycle[31]_i_8__13_n_0\,
      I1 => \duty_cycle[31]_i_9__13_n_0\,
      I2 => \duty_cycle[31]_i_10__13_n_0\,
      I3 => test_count_reg(7),
      I4 => test_count_reg(8),
      I5 => \duty_cycle[31]_i_11__13_n_0\,
      O => \duty_cycle[31]_i_2__13_n_0\
    );
\duty_cycle[31]_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle15(9),
      I1 => test_duty_cycle15(8),
      I2 => test_duty_cycle15(11),
      I3 => test_duty_cycle15(10),
      O => \duty_cycle[31]_i_4__13_n_0\
    );
\duty_cycle[31]_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_12__13_n_0\,
      I1 => \duty_cycle[31]_i_13__13_n_0\,
      I2 => test_duty_cycle15(1),
      I3 => test_duty_cycle15(0),
      I4 => test_duty_cycle15(7),
      I5 => test_duty_cycle15(6),
      O => \duty_cycle[31]_i_5__13_n_0\
    );
\duty_cycle[31]_i_6__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle15(26),
      I1 => test_duty_cycle15(27),
      I2 => test_duty_cycle15(28),
      I3 => test_duty_cycle15(29),
      I4 => \duty_cycle[31]_i_14__13_n_0\,
      I5 => test_duty_cycle15(23),
      O => \duty_cycle[31]_i_6__13_n_0\
    );
\duty_cycle[31]_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle15(13),
      I1 => test_duty_cycle15(12),
      I2 => test_duty_cycle15(15),
      I3 => test_duty_cycle15(14),
      O => \duty_cycle[31]_i_7__13_n_0\
    );
\duty_cycle[31]_i_8__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => test_count_reg(26),
      I1 => test_count_reg(27),
      I2 => test_count_reg(24),
      I3 => test_count_reg(25),
      I4 => test_count_reg(29),
      I5 => test_count_reg(28),
      O => \duty_cycle[31]_i_8__13_n_0\
    );
\duty_cycle[31]_i_9__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => test_count_reg(10),
      I1 => test_count_reg(11),
      I2 => test_count_reg(6),
      I3 => test_count_reg(9),
      O => \duty_cycle[31]_i_9__13_n_0\
    );
\duty_cycle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle[0]_i_1__13_n_0\,
      Q => test_duty_cycle15(0),
      R => '0'
    );
\duty_cycle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[12]_i_1__13_n_6\,
      Q => test_duty_cycle15(10),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[12]_i_1__13_n_5\,
      Q => test_duty_cycle15(11),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[12]_i_1__13_n_4\,
      Q => test_duty_cycle15(12),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[12]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[8]_i_1__13_n_0\,
      CO(3) => \duty_cycle_reg[12]_i_1__13_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[12]_i_1__13_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[12]_i_1__13_n_4\,
      O(2) => \duty_cycle_reg[12]_i_1__13_n_5\,
      O(1) => \duty_cycle_reg[12]_i_1__13_n_6\,
      O(0) => \duty_cycle_reg[12]_i_1__13_n_7\,
      S(3 downto 0) => test_duty_cycle15(12 downto 9)
    );
\duty_cycle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[16]_i_1__13_n_7\,
      Q => test_duty_cycle15(13),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[16]_i_1__13_n_6\,
      Q => test_duty_cycle15(14),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[16]_i_1__13_n_5\,
      Q => test_duty_cycle15(15),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[16]_i_1__13_n_4\,
      Q => test_duty_cycle15(16),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[16]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[12]_i_1__13_n_0\,
      CO(3) => \duty_cycle_reg[16]_i_1__13_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[16]_i_1__13_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[16]_i_1__13_n_4\,
      O(2) => \duty_cycle_reg[16]_i_1__13_n_5\,
      O(1) => \duty_cycle_reg[16]_i_1__13_n_6\,
      O(0) => \duty_cycle_reg[16]_i_1__13_n_7\,
      S(3 downto 0) => test_duty_cycle15(16 downto 13)
    );
\duty_cycle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[20]_i_1__13_n_7\,
      Q => test_duty_cycle15(17),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[20]_i_1__13_n_6\,
      Q => test_duty_cycle15(18),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[20]_i_1__13_n_5\,
      Q => test_duty_cycle15(19),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[4]_i_1__13_n_7\,
      Q => test_duty_cycle15(1),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[20]_i_1__13_n_4\,
      Q => test_duty_cycle15(20),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[20]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[16]_i_1__13_n_0\,
      CO(3) => \duty_cycle_reg[20]_i_1__13_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[20]_i_1__13_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[20]_i_1__13_n_4\,
      O(2) => \duty_cycle_reg[20]_i_1__13_n_5\,
      O(1) => \duty_cycle_reg[20]_i_1__13_n_6\,
      O(0) => \duty_cycle_reg[20]_i_1__13_n_7\,
      S(3 downto 0) => test_duty_cycle15(20 downto 17)
    );
\duty_cycle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[24]_i_1__13_n_7\,
      Q => test_duty_cycle15(21),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[24]_i_1__13_n_6\,
      Q => test_duty_cycle15(22),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[24]_i_1__13_n_5\,
      Q => test_duty_cycle15(23),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[24]_i_1__13_n_4\,
      Q => test_duty_cycle15(24),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[24]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[20]_i_1__13_n_0\,
      CO(3) => \duty_cycle_reg[24]_i_1__13_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[24]_i_1__13_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[24]_i_1__13_n_4\,
      O(2) => \duty_cycle_reg[24]_i_1__13_n_5\,
      O(1) => \duty_cycle_reg[24]_i_1__13_n_6\,
      O(0) => \duty_cycle_reg[24]_i_1__13_n_7\,
      S(3 downto 0) => test_duty_cycle15(24 downto 21)
    );
\duty_cycle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[28]_i_1__13_n_7\,
      Q => test_duty_cycle15(25),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[28]_i_1__13_n_6\,
      Q => test_duty_cycle15(26),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[28]_i_1__13_n_5\,
      Q => test_duty_cycle15(27),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[28]_i_1__13_n_4\,
      Q => test_duty_cycle15(28),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[28]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[24]_i_1__13_n_0\,
      CO(3) => \duty_cycle_reg[28]_i_1__13_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[28]_i_1__13_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[28]_i_1__13_n_4\,
      O(2) => \duty_cycle_reg[28]_i_1__13_n_5\,
      O(1) => \duty_cycle_reg[28]_i_1__13_n_6\,
      O(0) => \duty_cycle_reg[28]_i_1__13_n_7\,
      S(3 downto 0) => test_duty_cycle15(28 downto 25)
    );
\duty_cycle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[31]_i_3__13_n_7\,
      Q => test_duty_cycle15(29),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[4]_i_1__13_n_6\,
      Q => test_duty_cycle15(2),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[31]_i_3__13_n_6\,
      Q => test_duty_cycle15(30),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[31]_i_3__13_n_5\,
      Q => test_duty_cycle15(31),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[31]_i_3__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[28]_i_1__13_n_0\,
      CO(3 downto 0) => \NLW_duty_cycle_reg[31]_i_3__13_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_duty_cycle_reg[31]_i_3__13_O_UNCONNECTED\(3),
      O(2) => \duty_cycle_reg[31]_i_3__13_n_5\,
      O(1) => \duty_cycle_reg[31]_i_3__13_n_6\,
      O(0) => \duty_cycle_reg[31]_i_3__13_n_7\,
      S(3) => '0',
      S(2 downto 0) => test_duty_cycle15(31 downto 29)
    );
\duty_cycle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[4]_i_1__13_n_5\,
      Q => test_duty_cycle15(3),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[4]_i_1__13_n_4\,
      Q => test_duty_cycle15(4),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[4]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \duty_cycle_reg[4]_i_1__13_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[4]_i_1__13_CO_UNCONNECTED\(2 downto 0),
      CYINIT => test_duty_cycle15(0),
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[4]_i_1__13_n_4\,
      O(2) => \duty_cycle_reg[4]_i_1__13_n_5\,
      O(1) => \duty_cycle_reg[4]_i_1__13_n_6\,
      O(0) => \duty_cycle_reg[4]_i_1__13_n_7\,
      S(3 downto 0) => test_duty_cycle15(4 downto 1)
    );
\duty_cycle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[8]_i_1__13_n_7\,
      Q => test_duty_cycle15(5),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[8]_i_1__13_n_6\,
      Q => test_duty_cycle15(6),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[8]_i_1__13_n_5\,
      Q => test_duty_cycle15(7),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[8]_i_1__13_n_4\,
      Q => test_duty_cycle15(8),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\duty_cycle_reg[8]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[4]_i_1__13_n_0\,
      CO(3) => \duty_cycle_reg[8]_i_1__13_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[8]_i_1__13_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[8]_i_1__13_n_4\,
      O(2) => \duty_cycle_reg[8]_i_1__13_n_5\,
      O(1) => \duty_cycle_reg[8]_i_1__13_n_6\,
      O(0) => \duty_cycle_reg[8]_i_1__13_n_7\,
      S(3 downto 0) => test_duty_cycle15(8 downto 5)
    );
\duty_cycle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__13_n_0\,
      D => \duty_cycle_reg[12]_i_1__13_n_7\,
      Q => test_duty_cycle15(9),
      R => \duty_cycle[31]_i_1__13_n_0\
    );
\test_count[0]_i_2__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_count_reg(0),
      O => \test_count[0]_i_2__14_n_0\
    );
\test_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__13_n_7\,
      Q => test_count_reg(0),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[0]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \test_count_reg[0]_i_1__13_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[0]_i_1__13_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \test_count_reg[0]_i_1__13_n_4\,
      O(2) => \test_count_reg[0]_i_1__13_n_5\,
      O(1) => \test_count_reg[0]_i_1__13_n_6\,
      O(0) => \test_count_reg[0]_i_1__13_n_7\,
      S(3 downto 1) => test_count_reg(3 downto 1),
      S(0) => \test_count[0]_i_2__14_n_0\
    );
\test_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__13_n_5\,
      Q => test_count_reg(10),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__13_n_4\,
      Q => test_count_reg(11),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__13_n_7\,
      Q => test_count_reg(12),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[12]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[8]_i_1__13_n_0\,
      CO(3) => \test_count_reg[12]_i_1__13_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[12]_i_1__13_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[12]_i_1__13_n_4\,
      O(2) => \test_count_reg[12]_i_1__13_n_5\,
      O(1) => \test_count_reg[12]_i_1__13_n_6\,
      O(0) => \test_count_reg[12]_i_1__13_n_7\,
      S(3 downto 0) => test_count_reg(15 downto 12)
    );
\test_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__13_n_6\,
      Q => test_count_reg(13),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__13_n_5\,
      Q => test_count_reg(14),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__13_n_4\,
      Q => test_count_reg(15),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__13_n_7\,
      Q => test_count_reg(16),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[16]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[12]_i_1__13_n_0\,
      CO(3) => \test_count_reg[16]_i_1__13_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[16]_i_1__13_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[16]_i_1__13_n_4\,
      O(2) => \test_count_reg[16]_i_1__13_n_5\,
      O(1) => \test_count_reg[16]_i_1__13_n_6\,
      O(0) => \test_count_reg[16]_i_1__13_n_7\,
      S(3 downto 0) => test_count_reg(19 downto 16)
    );
\test_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__13_n_6\,
      Q => test_count_reg(17),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__13_n_5\,
      Q => test_count_reg(18),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__13_n_4\,
      Q => test_count_reg(19),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__13_n_6\,
      Q => test_count_reg(1),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__13_n_7\,
      Q => test_count_reg(20),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[20]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[16]_i_1__13_n_0\,
      CO(3) => \test_count_reg[20]_i_1__13_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[20]_i_1__13_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[20]_i_1__13_n_4\,
      O(2) => \test_count_reg[20]_i_1__13_n_5\,
      O(1) => \test_count_reg[20]_i_1__13_n_6\,
      O(0) => \test_count_reg[20]_i_1__13_n_7\,
      S(3 downto 0) => test_count_reg(23 downto 20)
    );
\test_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__13_n_6\,
      Q => test_count_reg(21),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__13_n_5\,
      Q => test_count_reg(22),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__13_n_4\,
      Q => test_count_reg(23),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__13_n_7\,
      Q => test_count_reg(24),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[24]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[20]_i_1__13_n_0\,
      CO(3) => \test_count_reg[24]_i_1__13_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[24]_i_1__13_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[24]_i_1__13_n_4\,
      O(2) => \test_count_reg[24]_i_1__13_n_5\,
      O(1) => \test_count_reg[24]_i_1__13_n_6\,
      O(0) => \test_count_reg[24]_i_1__13_n_7\,
      S(3 downto 0) => test_count_reg(27 downto 24)
    );
\test_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__13_n_6\,
      Q => test_count_reg(25),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__13_n_5\,
      Q => test_count_reg(26),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__13_n_4\,
      Q => test_count_reg(27),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__13_n_7\,
      Q => test_count_reg(28),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[28]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[24]_i_1__13_n_0\,
      CO(3 downto 0) => \NLW_test_count_reg[28]_i_1__13_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[28]_i_1__13_n_4\,
      O(2) => \test_count_reg[28]_i_1__13_n_5\,
      O(1) => \test_count_reg[28]_i_1__13_n_6\,
      O(0) => \test_count_reg[28]_i_1__13_n_7\,
      S(3 downto 0) => test_count_reg(31 downto 28)
    );
\test_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__13_n_6\,
      Q => test_count_reg(29),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__13_n_5\,
      Q => test_count_reg(2),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__13_n_5\,
      Q => test_count_reg(30),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__13_n_4\,
      Q => test_count_reg(31),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__13_n_4\,
      Q => test_count_reg(3),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__13_n_7\,
      Q => test_count_reg(4),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[4]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[0]_i_1__13_n_0\,
      CO(3) => \test_count_reg[4]_i_1__13_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[4]_i_1__13_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[4]_i_1__13_n_4\,
      O(2) => \test_count_reg[4]_i_1__13_n_5\,
      O(1) => \test_count_reg[4]_i_1__13_n_6\,
      O(0) => \test_count_reg[4]_i_1__13_n_7\,
      S(3 downto 0) => test_count_reg(7 downto 4)
    );
\test_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__13_n_6\,
      Q => test_count_reg(5),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__13_n_5\,
      Q => test_count_reg(6),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__13_n_4\,
      Q => test_count_reg(7),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__13_n_7\,
      Q => test_count_reg(8),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
\test_count_reg[8]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[4]_i_1__13_n_0\,
      CO(3) => \test_count_reg[8]_i_1__13_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[8]_i_1__13_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[8]_i_1__13_n_4\,
      O(2) => \test_count_reg[8]_i_1__13_n_5\,
      O(1) => \test_count_reg[8]_i_1__13_n_6\,
      O(0) => \test_count_reg[8]_i_1__13_n_7\,
      S(3 downto 0) => test_count_reg(11 downto 8)
    );
\test_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__13_n_6\,
      Q => test_count_reg(9),
      R => \duty_cycle[31]_i_2__13_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Test_Counter_6 is
  port (
    LED_OBUF : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LED[0]\ : in STD_LOGIC;
    LED_on0_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED_on0_carry_0 : in STD_LOGIC;
    \LED_on0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Test_Counter_6 : entity is "Test_Counter";
end Test_Counter_6;

architecture STRUCTURE of Test_Counter_6 is
  signal \LED_OBUF[0]_inst_i_2_n_0\ : STD_LOGIC;
  signal \LED_OBUF[0]_inst_i_3_n_0\ : STD_LOGIC;
  signal \LED_OBUF[0]_inst_i_4_n_0\ : STD_LOGIC;
  signal \LED_OBUF[0]_inst_i_5_n_0\ : STD_LOGIC;
  signal \LED_OBUF[0]_inst_i_6_n_0\ : STD_LOGIC;
  signal \duty_cycle[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_10__14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_11__14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_12__14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_13__14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_14__14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_15__14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_16__14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_17__14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_18__14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_19__14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_1__14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_2__14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_4__14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_5__14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_6__14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_7__14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_8__14_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_9__14_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__14_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__14_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__14_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__14_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__14_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__14_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__14_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__14_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__14_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__14_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__14_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__14_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__14_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__14_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__14_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__14_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__14_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__14_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__14_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__14_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__14_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__14_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__14_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__14_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__14_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__14_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__14_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__14_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__14_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__14_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__14_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__14_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__14_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__14_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__14_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__14_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__14_n_7\ : STD_LOGIC;
  signal \test_count[0]_i_2__5_n_0\ : STD_LOGIC;
  signal test_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \test_count_reg[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__14_n_4\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__14_n_5\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__14_n_6\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__14_n_7\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__14_n_0\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__14_n_4\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__14_n_5\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__14_n_6\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__14_n_7\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__14_n_0\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__14_n_4\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__14_n_5\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__14_n_6\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__14_n_7\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__14_n_0\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__14_n_4\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__14_n_5\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__14_n_6\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__14_n_7\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__14_n_0\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__14_n_4\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__14_n_5\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__14_n_6\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__14_n_7\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__14_n_4\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__14_n_5\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__14_n_6\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__14_n_7\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__14_n_4\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__14_n_5\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__14_n_6\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__14_n_7\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__14_n_0\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__14_n_4\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__14_n_5\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__14_n_6\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__14_n_7\ : STD_LOGIC;
  signal test_duty_cycle16 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_duty_cycle_reg[12]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[16]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[20]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[24]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[28]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_duty_cycle_reg[4]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[8]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[0]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[12]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[16]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[20]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[24]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[28]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_test_count_reg[4]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[8]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \duty_cycle_reg[12]_i_1__14\ : label is 35;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \duty_cycle_reg[12]_i_1__14\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[16]_i_1__14\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[16]_i_1__14\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[20]_i_1__14\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[20]_i_1__14\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[24]_i_1__14\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[24]_i_1__14\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[28]_i_1__14\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[28]_i_1__14\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[31]_i_3__14\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[31]_i_3__14\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[4]_i_1__14\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[4]_i_1__14\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[8]_i_1__14\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[8]_i_1__14\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[0]_i_1__14\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[0]_i_1__14\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[12]_i_1__14\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[12]_i_1__14\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[16]_i_1__14\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[16]_i_1__14\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[20]_i_1__14\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[20]_i_1__14\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[24]_i_1__14\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[24]_i_1__14\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[28]_i_1__14\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[28]_i_1__14\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[4]_i_1__14\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[4]_i_1__14\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[8]_i_1__14\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[8]_i_1__14\ : label is "SWEEP";
begin
\LED_OBUF[0]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => \LED_OBUF[0]_inst_i_2_n_0\,
      I1 => \LED_OBUF[0]_inst_i_3_n_0\,
      I2 => CO(0),
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => \LED[0]\,
      O => LED_OBUF(0)
    );
\LED_OBUF[0]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__14_n_0\,
      I1 => test_duty_cycle16(7),
      I2 => test_duty_cycle16(6),
      I3 => \LED_OBUF[0]_inst_i_4_n_0\,
      I4 => \LED_OBUF[0]_inst_i_5_n_0\,
      I5 => \duty_cycle[31]_i_7__14_n_0\,
      O => \LED_OBUF[0]_inst_i_2_n_0\
    );
\LED_OBUF[0]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle16(5),
      I1 => test_duty_cycle16(4),
      I2 => test_duty_cycle16(3),
      I3 => test_duty_cycle16(2),
      I4 => test_duty_cycle16(0),
      I5 => test_duty_cycle16(1),
      O => \LED_OBUF[0]_inst_i_3_n_0\
    );
\LED_OBUF[0]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_13__14_n_0\,
      I1 => test_duty_cycle16(30),
      I2 => test_duty_cycle16(31),
      I3 => test_duty_cycle16(23),
      I4 => test_duty_cycle16(20),
      I5 => test_duty_cycle16(21),
      O => \LED_OBUF[0]_inst_i_4_n_0\
    );
\LED_OBUF[0]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle16(24),
      I1 => test_duty_cycle16(25),
      I2 => test_duty_cycle16(22),
      I3 => \LED_OBUF[0]_inst_i_6_n_0\,
      I4 => test_duty_cycle16(26),
      I5 => test_duty_cycle16(27),
      O => \LED_OBUF[0]_inst_i_5_n_0\
    );
\LED_OBUF[0]_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle16(28),
      I1 => test_duty_cycle16(29),
      O => \LED_OBUF[0]_inst_i_6_n_0\
    );
\LED_on0_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(2),
      I1 => test_duty_cycle16(14),
      I2 => test_duty_cycle16(15),
      I3 => \LED_on0_carry__1\(1),
      O => \count_reg[15]\(3)
    );
\LED_on0_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(0),
      I1 => test_duty_cycle16(12),
      I2 => test_duty_cycle16(13),
      I3 => \LED_on0_carry__0_0\(3),
      O => \count_reg[15]\(2)
    );
\LED_on0_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(2),
      I1 => test_duty_cycle16(10),
      I2 => test_duty_cycle16(11),
      I3 => \LED_on0_carry__0_0\(1),
      O => \count_reg[15]\(1)
    );
\LED_on0_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(0),
      I1 => test_duty_cycle16(8),
      I2 => test_duty_cycle16(9),
      I3 => \LED_on0_carry__0\(3),
      O => \count_reg[15]\(0)
    );
\LED_on0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle16(15),
      I1 => test_duty_cycle16(14),
      I2 => \LED_on0_carry__1\(2),
      I3 => \LED_on0_carry__1\(1),
      O => \duty_cycle_reg[15]_0\(3)
    );
\LED_on0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle16(13),
      I1 => test_duty_cycle16(12),
      I2 => \LED_on0_carry__1\(0),
      I3 => \LED_on0_carry__0_0\(3),
      O => \duty_cycle_reg[15]_0\(2)
    );
\LED_on0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle16(11),
      I1 => test_duty_cycle16(10),
      I2 => \LED_on0_carry__0_0\(2),
      I3 => \LED_on0_carry__0_0\(1),
      O => \duty_cycle_reg[15]_0\(1)
    );
\LED_on0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle16(9),
      I1 => test_duty_cycle16(8),
      I2 => \LED_on0_carry__0_0\(0),
      I3 => \LED_on0_carry__0\(3),
      O => \duty_cycle_reg[15]_0\(0)
    );
\LED_on0_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(2),
      I1 => test_duty_cycle16(22),
      I2 => test_duty_cycle16(23),
      I3 => \LED_on0_carry__2\(1),
      O => \count_reg[23]\(3)
    );
\LED_on0_carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(0),
      I1 => test_duty_cycle16(20),
      I2 => test_duty_cycle16(21),
      I3 => \LED_on0_carry__1_0\(3),
      O => \count_reg[23]\(2)
    );
\LED_on0_carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(2),
      I1 => test_duty_cycle16(18),
      I2 => test_duty_cycle16(19),
      I3 => \LED_on0_carry__1_0\(1),
      O => \count_reg[23]\(1)
    );
\LED_on0_carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(0),
      I1 => test_duty_cycle16(16),
      I2 => test_duty_cycle16(17),
      I3 => \LED_on0_carry__1\(3),
      O => \count_reg[23]\(0)
    );
\LED_on0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle16(23),
      I1 => test_duty_cycle16(22),
      I2 => \LED_on0_carry__2\(2),
      I3 => \LED_on0_carry__2\(1),
      O => \duty_cycle_reg[23]_0\(3)
    );
\LED_on0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle16(21),
      I1 => test_duty_cycle16(20),
      I2 => \LED_on0_carry__2\(0),
      I3 => \LED_on0_carry__1_0\(3),
      O => \duty_cycle_reg[23]_0\(2)
    );
\LED_on0_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle16(19),
      I1 => test_duty_cycle16(18),
      I2 => \LED_on0_carry__1_0\(2),
      I3 => \LED_on0_carry__1_0\(1),
      O => \duty_cycle_reg[23]_0\(1)
    );
\LED_on0_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle16(17),
      I1 => test_duty_cycle16(16),
      I2 => \LED_on0_carry__1_0\(0),
      I3 => \LED_on0_carry__1\(3),
      O => \duty_cycle_reg[23]_0\(0)
    );
\LED_on0_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => test_duty_cycle16(31),
      I1 => test_duty_cycle16(30),
      I2 => \LED_on0_carry__2_1\(2),
      I3 => \LED_on0_carry__2_1\(1),
      O => \duty_cycle_reg[31]_0\(3)
    );
\LED_on0_carry__2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(0),
      I1 => test_duty_cycle16(28),
      I2 => test_duty_cycle16(29),
      I3 => \LED_on0_carry__2_0\(3),
      O => \duty_cycle_reg[31]_0\(2)
    );
\LED_on0_carry__2_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(2),
      I1 => test_duty_cycle16(26),
      I2 => test_duty_cycle16(27),
      I3 => \LED_on0_carry__2_0\(1),
      O => \duty_cycle_reg[31]_0\(1)
    );
\LED_on0_carry__2_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(0),
      I1 => test_duty_cycle16(24),
      I2 => test_duty_cycle16(25),
      I3 => \LED_on0_carry__2\(3),
      O => \duty_cycle_reg[31]_0\(0)
    );
\LED_on0_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(2),
      I1 => \LED_on0_carry__2_1\(1),
      I2 => test_duty_cycle16(31),
      I3 => test_duty_cycle16(30),
      O => \count_reg[31]\(3)
    );
\LED_on0_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle16(29),
      I1 => test_duty_cycle16(28),
      I2 => \LED_on0_carry__2_1\(0),
      I3 => \LED_on0_carry__2_0\(3),
      O => \count_reg[31]\(2)
    );
\LED_on0_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle16(27),
      I1 => test_duty_cycle16(26),
      I2 => \LED_on0_carry__2_0\(2),
      I3 => \LED_on0_carry__2_0\(1),
      O => \count_reg[31]\(1)
    );
\LED_on0_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle16(25),
      I1 => test_duty_cycle16(24),
      I2 => \LED_on0_carry__2_0\(0),
      I3 => \LED_on0_carry__2\(3),
      O => \count_reg[31]\(0)
    );
LED_on0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle16(6),
      I3 => test_duty_cycle16(7),
      O => DI(3)
    );
LED_on0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle16(4),
      I3 => test_duty_cycle16(5),
      O => DI(2)
    );
LED_on0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle16(2),
      I3 => test_duty_cycle16(3),
      O => DI(1)
    );
LED_on0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle16(0),
      I3 => test_duty_cycle16(1),
      O => DI(0)
    );
LED_on0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle16(6),
      I3 => test_duty_cycle16(7),
      O => S(3)
    );
LED_on0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle16(4),
      I3 => test_duty_cycle16(5),
      O => S(2)
    );
LED_on0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle16(2),
      I3 => test_duty_cycle16(3),
      O => S(1)
    );
LED_on0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle16(0),
      I3 => test_duty_cycle16(1),
      O => S(0)
    );
\duty_cycle[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__14_n_0\,
      I1 => \duty_cycle[31]_i_5__14_n_0\,
      I2 => \duty_cycle[31]_i_6__14_n_0\,
      I3 => test_duty_cycle16(31),
      I4 => \duty_cycle[31]_i_7__14_n_0\,
      I5 => test_duty_cycle16(0),
      O => \duty_cycle[0]_i_1__14_n_0\
    );
\duty_cycle[31]_i_10__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => test_count_reg(4),
      I1 => test_count_reg(5),
      I2 => test_count_reg(30),
      I3 => test_count_reg(31),
      I4 => \duty_cycle[31]_i_15__14_n_0\,
      O => \duty_cycle[31]_i_10__14_n_0\
    );
\duty_cycle[31]_i_11__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_16__14_n_0\,
      I1 => test_count_reg(20),
      I2 => test_count_reg(19),
      I3 => test_count_reg(16),
      I4 => test_count_reg(15),
      I5 => \duty_cycle[31]_i_17__14_n_0\,
      O => \duty_cycle[31]_i_11__14_n_0\
    );
\duty_cycle[31]_i_12__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle16(20),
      I1 => test_duty_cycle16(21),
      I2 => test_duty_cycle16(30),
      I3 => test_duty_cycle16(22),
      I4 => \duty_cycle[31]_i_18__14_n_0\,
      I5 => \duty_cycle[31]_i_19__14_n_0\,
      O => \duty_cycle[31]_i_12__14_n_0\
    );
\duty_cycle[31]_i_13__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle16(17),
      I1 => test_duty_cycle16(16),
      I2 => test_duty_cycle16(19),
      I3 => test_duty_cycle16(18),
      O => \duty_cycle[31]_i_13__14_n_0\
    );
\duty_cycle[31]_i_14__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle16(24),
      I1 => test_duty_cycle16(25),
      O => \duty_cycle[31]_i_14__14_n_0\
    );
\duty_cycle[31]_i_15__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => test_count_reg(1),
      I1 => test_count_reg(0),
      I2 => test_count_reg(3),
      I3 => test_count_reg(2),
      O => \duty_cycle[31]_i_15__14_n_0\
    );
\duty_cycle[31]_i_16__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => test_count_reg(12),
      I1 => test_count_reg(17),
      I2 => test_count_reg(13),
      I3 => test_count_reg(14),
      O => \duty_cycle[31]_i_16__14_n_0\
    );
\duty_cycle[31]_i_17__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => test_count_reg(22),
      I1 => test_count_reg(23),
      I2 => test_count_reg(18),
      I3 => test_count_reg(21),
      O => \duty_cycle[31]_i_17__14_n_0\
    );
\duty_cycle[31]_i_18__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle16(2),
      I1 => test_duty_cycle16(3),
      O => \duty_cycle[31]_i_18__14_n_0\
    );
\duty_cycle[31]_i_19__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle16(4),
      I1 => test_duty_cycle16(5),
      O => \duty_cycle[31]_i_19__14_n_0\
    );
\duty_cycle[31]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \duty_cycle[31]_i_2__14_n_0\,
      I1 => \duty_cycle[31]_i_4__14_n_0\,
      I2 => \duty_cycle[31]_i_5__14_n_0\,
      I3 => \duty_cycle[31]_i_6__14_n_0\,
      I4 => test_duty_cycle16(31),
      I5 => \duty_cycle[31]_i_7__14_n_0\,
      O => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle[31]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \duty_cycle[31]_i_8__14_n_0\,
      I1 => \duty_cycle[31]_i_9__14_n_0\,
      I2 => \duty_cycle[31]_i_10__14_n_0\,
      I3 => test_count_reg(7),
      I4 => test_count_reg(8),
      I5 => \duty_cycle[31]_i_11__14_n_0\,
      O => \duty_cycle[31]_i_2__14_n_0\
    );
\duty_cycle[31]_i_4__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle16(9),
      I1 => test_duty_cycle16(8),
      I2 => test_duty_cycle16(11),
      I3 => test_duty_cycle16(10),
      O => \duty_cycle[31]_i_4__14_n_0\
    );
\duty_cycle[31]_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_12__14_n_0\,
      I1 => \duty_cycle[31]_i_13__14_n_0\,
      I2 => test_duty_cycle16(1),
      I3 => test_duty_cycle16(0),
      I4 => test_duty_cycle16(7),
      I5 => test_duty_cycle16(6),
      O => \duty_cycle[31]_i_5__14_n_0\
    );
\duty_cycle[31]_i_6__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle16(26),
      I1 => test_duty_cycle16(27),
      I2 => test_duty_cycle16(28),
      I3 => test_duty_cycle16(29),
      I4 => \duty_cycle[31]_i_14__14_n_0\,
      I5 => test_duty_cycle16(23),
      O => \duty_cycle[31]_i_6__14_n_0\
    );
\duty_cycle[31]_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle16(13),
      I1 => test_duty_cycle16(12),
      I2 => test_duty_cycle16(15),
      I3 => test_duty_cycle16(14),
      O => \duty_cycle[31]_i_7__14_n_0\
    );
\duty_cycle[31]_i_8__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => test_count_reg(26),
      I1 => test_count_reg(27),
      I2 => test_count_reg(24),
      I3 => test_count_reg(25),
      I4 => test_count_reg(29),
      I5 => test_count_reg(28),
      O => \duty_cycle[31]_i_8__14_n_0\
    );
\duty_cycle[31]_i_9__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => test_count_reg(11),
      I1 => test_count_reg(10),
      I2 => test_count_reg(6),
      I3 => test_count_reg(9),
      O => \duty_cycle[31]_i_9__14_n_0\
    );
\duty_cycle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle[0]_i_1__14_n_0\,
      Q => test_duty_cycle16(0),
      R => '0'
    );
\duty_cycle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[12]_i_1__14_n_6\,
      Q => test_duty_cycle16(10),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[12]_i_1__14_n_5\,
      Q => test_duty_cycle16(11),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[12]_i_1__14_n_4\,
      Q => test_duty_cycle16(12),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[12]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[8]_i_1__14_n_0\,
      CO(3) => \duty_cycle_reg[12]_i_1__14_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[12]_i_1__14_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[12]_i_1__14_n_4\,
      O(2) => \duty_cycle_reg[12]_i_1__14_n_5\,
      O(1) => \duty_cycle_reg[12]_i_1__14_n_6\,
      O(0) => \duty_cycle_reg[12]_i_1__14_n_7\,
      S(3 downto 0) => test_duty_cycle16(12 downto 9)
    );
\duty_cycle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[16]_i_1__14_n_7\,
      Q => test_duty_cycle16(13),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[16]_i_1__14_n_6\,
      Q => test_duty_cycle16(14),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[16]_i_1__14_n_5\,
      Q => test_duty_cycle16(15),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[16]_i_1__14_n_4\,
      Q => test_duty_cycle16(16),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[16]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[12]_i_1__14_n_0\,
      CO(3) => \duty_cycle_reg[16]_i_1__14_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[16]_i_1__14_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[16]_i_1__14_n_4\,
      O(2) => \duty_cycle_reg[16]_i_1__14_n_5\,
      O(1) => \duty_cycle_reg[16]_i_1__14_n_6\,
      O(0) => \duty_cycle_reg[16]_i_1__14_n_7\,
      S(3 downto 0) => test_duty_cycle16(16 downto 13)
    );
\duty_cycle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[20]_i_1__14_n_7\,
      Q => test_duty_cycle16(17),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[20]_i_1__14_n_6\,
      Q => test_duty_cycle16(18),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[20]_i_1__14_n_5\,
      Q => test_duty_cycle16(19),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[4]_i_1__14_n_7\,
      Q => test_duty_cycle16(1),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[20]_i_1__14_n_4\,
      Q => test_duty_cycle16(20),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[20]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[16]_i_1__14_n_0\,
      CO(3) => \duty_cycle_reg[20]_i_1__14_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[20]_i_1__14_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[20]_i_1__14_n_4\,
      O(2) => \duty_cycle_reg[20]_i_1__14_n_5\,
      O(1) => \duty_cycle_reg[20]_i_1__14_n_6\,
      O(0) => \duty_cycle_reg[20]_i_1__14_n_7\,
      S(3 downto 0) => test_duty_cycle16(20 downto 17)
    );
\duty_cycle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[24]_i_1__14_n_7\,
      Q => test_duty_cycle16(21),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[24]_i_1__14_n_6\,
      Q => test_duty_cycle16(22),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[24]_i_1__14_n_5\,
      Q => test_duty_cycle16(23),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[24]_i_1__14_n_4\,
      Q => test_duty_cycle16(24),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[24]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[20]_i_1__14_n_0\,
      CO(3) => \duty_cycle_reg[24]_i_1__14_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[24]_i_1__14_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[24]_i_1__14_n_4\,
      O(2) => \duty_cycle_reg[24]_i_1__14_n_5\,
      O(1) => \duty_cycle_reg[24]_i_1__14_n_6\,
      O(0) => \duty_cycle_reg[24]_i_1__14_n_7\,
      S(3 downto 0) => test_duty_cycle16(24 downto 21)
    );
\duty_cycle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[28]_i_1__14_n_7\,
      Q => test_duty_cycle16(25),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[28]_i_1__14_n_6\,
      Q => test_duty_cycle16(26),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[28]_i_1__14_n_5\,
      Q => test_duty_cycle16(27),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[28]_i_1__14_n_4\,
      Q => test_duty_cycle16(28),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[28]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[24]_i_1__14_n_0\,
      CO(3) => \duty_cycle_reg[28]_i_1__14_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[28]_i_1__14_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[28]_i_1__14_n_4\,
      O(2) => \duty_cycle_reg[28]_i_1__14_n_5\,
      O(1) => \duty_cycle_reg[28]_i_1__14_n_6\,
      O(0) => \duty_cycle_reg[28]_i_1__14_n_7\,
      S(3 downto 0) => test_duty_cycle16(28 downto 25)
    );
\duty_cycle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[31]_i_3__14_n_7\,
      Q => test_duty_cycle16(29),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[4]_i_1__14_n_6\,
      Q => test_duty_cycle16(2),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[31]_i_3__14_n_6\,
      Q => test_duty_cycle16(30),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[31]_i_3__14_n_5\,
      Q => test_duty_cycle16(31),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[31]_i_3__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[28]_i_1__14_n_0\,
      CO(3 downto 0) => \NLW_duty_cycle_reg[31]_i_3__14_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_duty_cycle_reg[31]_i_3__14_O_UNCONNECTED\(3),
      O(2) => \duty_cycle_reg[31]_i_3__14_n_5\,
      O(1) => \duty_cycle_reg[31]_i_3__14_n_6\,
      O(0) => \duty_cycle_reg[31]_i_3__14_n_7\,
      S(3) => '0',
      S(2 downto 0) => test_duty_cycle16(31 downto 29)
    );
\duty_cycle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[4]_i_1__14_n_5\,
      Q => test_duty_cycle16(3),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[4]_i_1__14_n_4\,
      Q => test_duty_cycle16(4),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[4]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \duty_cycle_reg[4]_i_1__14_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[4]_i_1__14_CO_UNCONNECTED\(2 downto 0),
      CYINIT => test_duty_cycle16(0),
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[4]_i_1__14_n_4\,
      O(2) => \duty_cycle_reg[4]_i_1__14_n_5\,
      O(1) => \duty_cycle_reg[4]_i_1__14_n_6\,
      O(0) => \duty_cycle_reg[4]_i_1__14_n_7\,
      S(3 downto 0) => test_duty_cycle16(4 downto 1)
    );
\duty_cycle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[8]_i_1__14_n_7\,
      Q => test_duty_cycle16(5),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[8]_i_1__14_n_6\,
      Q => test_duty_cycle16(6),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[8]_i_1__14_n_5\,
      Q => test_duty_cycle16(7),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[8]_i_1__14_n_4\,
      Q => test_duty_cycle16(8),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\duty_cycle_reg[8]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[4]_i_1__14_n_0\,
      CO(3) => \duty_cycle_reg[8]_i_1__14_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[8]_i_1__14_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[8]_i_1__14_n_4\,
      O(2) => \duty_cycle_reg[8]_i_1__14_n_5\,
      O(1) => \duty_cycle_reg[8]_i_1__14_n_6\,
      O(0) => \duty_cycle_reg[8]_i_1__14_n_7\,
      S(3 downto 0) => test_duty_cycle16(8 downto 5)
    );
\duty_cycle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__14_n_0\,
      D => \duty_cycle_reg[12]_i_1__14_n_7\,
      Q => test_duty_cycle16(9),
      R => \duty_cycle[31]_i_1__14_n_0\
    );
\test_count[0]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_count_reg(0),
      O => \test_count[0]_i_2__5_n_0\
    );
\test_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__14_n_7\,
      Q => test_count_reg(0),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[0]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \test_count_reg[0]_i_1__14_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[0]_i_1__14_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \test_count_reg[0]_i_1__14_n_4\,
      O(2) => \test_count_reg[0]_i_1__14_n_5\,
      O(1) => \test_count_reg[0]_i_1__14_n_6\,
      O(0) => \test_count_reg[0]_i_1__14_n_7\,
      S(3 downto 1) => test_count_reg(3 downto 1),
      S(0) => \test_count[0]_i_2__5_n_0\
    );
\test_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__14_n_5\,
      Q => test_count_reg(10),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__14_n_4\,
      Q => test_count_reg(11),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__14_n_7\,
      Q => test_count_reg(12),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[12]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[8]_i_1__14_n_0\,
      CO(3) => \test_count_reg[12]_i_1__14_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[12]_i_1__14_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[12]_i_1__14_n_4\,
      O(2) => \test_count_reg[12]_i_1__14_n_5\,
      O(1) => \test_count_reg[12]_i_1__14_n_6\,
      O(0) => \test_count_reg[12]_i_1__14_n_7\,
      S(3 downto 0) => test_count_reg(15 downto 12)
    );
\test_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__14_n_6\,
      Q => test_count_reg(13),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__14_n_5\,
      Q => test_count_reg(14),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__14_n_4\,
      Q => test_count_reg(15),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__14_n_7\,
      Q => test_count_reg(16),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[16]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[12]_i_1__14_n_0\,
      CO(3) => \test_count_reg[16]_i_1__14_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[16]_i_1__14_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[16]_i_1__14_n_4\,
      O(2) => \test_count_reg[16]_i_1__14_n_5\,
      O(1) => \test_count_reg[16]_i_1__14_n_6\,
      O(0) => \test_count_reg[16]_i_1__14_n_7\,
      S(3 downto 0) => test_count_reg(19 downto 16)
    );
\test_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__14_n_6\,
      Q => test_count_reg(17),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__14_n_5\,
      Q => test_count_reg(18),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__14_n_4\,
      Q => test_count_reg(19),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__14_n_6\,
      Q => test_count_reg(1),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__14_n_7\,
      Q => test_count_reg(20),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[20]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[16]_i_1__14_n_0\,
      CO(3) => \test_count_reg[20]_i_1__14_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[20]_i_1__14_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[20]_i_1__14_n_4\,
      O(2) => \test_count_reg[20]_i_1__14_n_5\,
      O(1) => \test_count_reg[20]_i_1__14_n_6\,
      O(0) => \test_count_reg[20]_i_1__14_n_7\,
      S(3 downto 0) => test_count_reg(23 downto 20)
    );
\test_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__14_n_6\,
      Q => test_count_reg(21),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__14_n_5\,
      Q => test_count_reg(22),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__14_n_4\,
      Q => test_count_reg(23),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__14_n_7\,
      Q => test_count_reg(24),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[24]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[20]_i_1__14_n_0\,
      CO(3) => \test_count_reg[24]_i_1__14_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[24]_i_1__14_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[24]_i_1__14_n_4\,
      O(2) => \test_count_reg[24]_i_1__14_n_5\,
      O(1) => \test_count_reg[24]_i_1__14_n_6\,
      O(0) => \test_count_reg[24]_i_1__14_n_7\,
      S(3 downto 0) => test_count_reg(27 downto 24)
    );
\test_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__14_n_6\,
      Q => test_count_reg(25),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__14_n_5\,
      Q => test_count_reg(26),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__14_n_4\,
      Q => test_count_reg(27),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__14_n_7\,
      Q => test_count_reg(28),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[28]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[24]_i_1__14_n_0\,
      CO(3 downto 0) => \NLW_test_count_reg[28]_i_1__14_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[28]_i_1__14_n_4\,
      O(2) => \test_count_reg[28]_i_1__14_n_5\,
      O(1) => \test_count_reg[28]_i_1__14_n_6\,
      O(0) => \test_count_reg[28]_i_1__14_n_7\,
      S(3 downto 0) => test_count_reg(31 downto 28)
    );
\test_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__14_n_6\,
      Q => test_count_reg(29),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__14_n_5\,
      Q => test_count_reg(2),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__14_n_5\,
      Q => test_count_reg(30),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__14_n_4\,
      Q => test_count_reg(31),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__14_n_4\,
      Q => test_count_reg(3),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__14_n_7\,
      Q => test_count_reg(4),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[4]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[0]_i_1__14_n_0\,
      CO(3) => \test_count_reg[4]_i_1__14_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[4]_i_1__14_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[4]_i_1__14_n_4\,
      O(2) => \test_count_reg[4]_i_1__14_n_5\,
      O(1) => \test_count_reg[4]_i_1__14_n_6\,
      O(0) => \test_count_reg[4]_i_1__14_n_7\,
      S(3 downto 0) => test_count_reg(7 downto 4)
    );
\test_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__14_n_6\,
      Q => test_count_reg(5),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__14_n_5\,
      Q => test_count_reg(6),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__14_n_4\,
      Q => test_count_reg(7),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__14_n_7\,
      Q => test_count_reg(8),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
\test_count_reg[8]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[4]_i_1__14_n_0\,
      CO(3) => \test_count_reg[8]_i_1__14_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[8]_i_1__14_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[8]_i_1__14_n_4\,
      O(2) => \test_count_reg[8]_i_1__14_n_5\,
      O(1) => \test_count_reg[8]_i_1__14_n_6\,
      O(0) => \test_count_reg[8]_i_1__14_n_7\,
      S(3 downto 0) => test_count_reg(11 downto 8)
    );
\test_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__14_n_6\,
      Q => test_count_reg(9),
      R => \duty_cycle[31]_i_2__14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Test_Counter_7 is
  port (
    LED_OBUF : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LED[14]\ : in STD_LOGIC;
    LED_on0_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED_on0_carry_0 : in STD_LOGIC;
    \LED_on0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Test_Counter_7 : entity is "Test_Counter";
end Test_Counter_7;

architecture STRUCTURE of Test_Counter_7 is
  signal \LED_OBUF[14]_inst_i_2_n_0\ : STD_LOGIC;
  signal \LED_OBUF[14]_inst_i_3_n_0\ : STD_LOGIC;
  signal \LED_OBUF[14]_inst_i_4_n_0\ : STD_LOGIC;
  signal \LED_OBUF[14]_inst_i_5_n_0\ : STD_LOGIC;
  signal \LED_OBUF[14]_inst_i_6_n_0\ : STD_LOGIC;
  signal \duty_cycle[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_16__0_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_17__0_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_18__0_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_19__0_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__0_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__0_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__0_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \test_count[0]_i_2_n_0\ : STD_LOGIC;
  signal test_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \test_count_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal test_duty_cycle2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_duty_cycle_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[20]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[24]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_duty_cycle_reg[4]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[0]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[20]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[24]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_test_count_reg[4]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \duty_cycle_reg[12]_i_1__0\ : label is 35;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \duty_cycle_reg[12]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[16]_i_1__0\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[16]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[20]_i_1__0\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[20]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[24]_i_1__0\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[24]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[28]_i_1__0\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[28]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[31]_i_3__0\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[31]_i_3__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[4]_i_1__0\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[4]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[8]_i_1__0\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[8]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[0]_i_1__0\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[0]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[12]_i_1__0\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[12]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[16]_i_1__0\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[16]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[20]_i_1__0\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[20]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[24]_i_1__0\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[24]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[28]_i_1__0\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[28]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[4]_i_1__0\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[4]_i_1__0\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[8]_i_1__0\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[8]_i_1__0\ : label is "SWEEP";
begin
\LED_OBUF[14]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => \LED_OBUF[14]_inst_i_2_n_0\,
      I1 => \LED_OBUF[14]_inst_i_3_n_0\,
      I2 => CO(0),
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => \LED[14]\,
      O => LED_OBUF(0)
    );
\LED_OBUF[14]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__0_n_0\,
      I1 => test_duty_cycle2(7),
      I2 => test_duty_cycle2(6),
      I3 => \LED_OBUF[14]_inst_i_4_n_0\,
      I4 => \LED_OBUF[14]_inst_i_5_n_0\,
      I5 => \duty_cycle[31]_i_7__0_n_0\,
      O => \LED_OBUF[14]_inst_i_2_n_0\
    );
\LED_OBUF[14]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle2(5),
      I1 => test_duty_cycle2(4),
      I2 => test_duty_cycle2(3),
      I3 => test_duty_cycle2(2),
      I4 => test_duty_cycle2(0),
      I5 => test_duty_cycle2(1),
      O => \LED_OBUF[14]_inst_i_3_n_0\
    );
\LED_OBUF[14]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_13__0_n_0\,
      I1 => test_duty_cycle2(30),
      I2 => test_duty_cycle2(31),
      I3 => test_duty_cycle2(23),
      I4 => test_duty_cycle2(20),
      I5 => test_duty_cycle2(21),
      O => \LED_OBUF[14]_inst_i_4_n_0\
    );
\LED_OBUF[14]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle2(24),
      I1 => test_duty_cycle2(25),
      I2 => test_duty_cycle2(22),
      I3 => \LED_OBUF[14]_inst_i_6_n_0\,
      I4 => test_duty_cycle2(26),
      I5 => test_duty_cycle2(27),
      O => \LED_OBUF[14]_inst_i_5_n_0\
    );
\LED_OBUF[14]_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle2(28),
      I1 => test_duty_cycle2(29),
      O => \LED_OBUF[14]_inst_i_6_n_0\
    );
\LED_on0_carry__0_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(2),
      I1 => test_duty_cycle2(14),
      I2 => test_duty_cycle2(15),
      I3 => \LED_on0_carry__1\(1),
      O => \count_reg[15]\(3)
    );
\LED_on0_carry__0_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(0),
      I1 => test_duty_cycle2(12),
      I2 => test_duty_cycle2(13),
      I3 => \LED_on0_carry__0_0\(3),
      O => \count_reg[15]\(2)
    );
\LED_on0_carry__0_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(2),
      I1 => test_duty_cycle2(10),
      I2 => test_duty_cycle2(11),
      I3 => \LED_on0_carry__0_0\(1),
      O => \count_reg[15]\(1)
    );
\LED_on0_carry__0_i_4__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(0),
      I1 => test_duty_cycle2(8),
      I2 => test_duty_cycle2(9),
      I3 => \LED_on0_carry__0\(3),
      O => \count_reg[15]\(0)
    );
\LED_on0_carry__0_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle2(15),
      I1 => test_duty_cycle2(14),
      I2 => \LED_on0_carry__1\(2),
      I3 => \LED_on0_carry__1\(1),
      O => \duty_cycle_reg[15]_0\(3)
    );
\LED_on0_carry__0_i_6__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle2(13),
      I1 => test_duty_cycle2(12),
      I2 => \LED_on0_carry__1\(0),
      I3 => \LED_on0_carry__0_0\(3),
      O => \duty_cycle_reg[15]_0\(2)
    );
\LED_on0_carry__0_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle2(11),
      I1 => test_duty_cycle2(10),
      I2 => \LED_on0_carry__0_0\(2),
      I3 => \LED_on0_carry__0_0\(1),
      O => \duty_cycle_reg[15]_0\(1)
    );
\LED_on0_carry__0_i_8__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle2(9),
      I1 => test_duty_cycle2(8),
      I2 => \LED_on0_carry__0_0\(0),
      I3 => \LED_on0_carry__0\(3),
      O => \duty_cycle_reg[15]_0\(0)
    );
\LED_on0_carry__1_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(2),
      I1 => test_duty_cycle2(22),
      I2 => test_duty_cycle2(23),
      I3 => \LED_on0_carry__2\(1),
      O => \count_reg[23]\(3)
    );
\LED_on0_carry__1_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(0),
      I1 => test_duty_cycle2(20),
      I2 => test_duty_cycle2(21),
      I3 => \LED_on0_carry__1_0\(3),
      O => \count_reg[23]\(2)
    );
\LED_on0_carry__1_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(2),
      I1 => test_duty_cycle2(18),
      I2 => test_duty_cycle2(19),
      I3 => \LED_on0_carry__1_0\(1),
      O => \count_reg[23]\(1)
    );
\LED_on0_carry__1_i_4__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(0),
      I1 => test_duty_cycle2(16),
      I2 => test_duty_cycle2(17),
      I3 => \LED_on0_carry__1\(3),
      O => \count_reg[23]\(0)
    );
\LED_on0_carry__1_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle2(23),
      I1 => test_duty_cycle2(22),
      I2 => \LED_on0_carry__2\(2),
      I3 => \LED_on0_carry__2\(1),
      O => \duty_cycle_reg[23]_0\(3)
    );
\LED_on0_carry__1_i_6__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle2(21),
      I1 => test_duty_cycle2(20),
      I2 => \LED_on0_carry__2\(0),
      I3 => \LED_on0_carry__1_0\(3),
      O => \duty_cycle_reg[23]_0\(2)
    );
\LED_on0_carry__1_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle2(19),
      I1 => test_duty_cycle2(18),
      I2 => \LED_on0_carry__1_0\(2),
      I3 => \LED_on0_carry__1_0\(1),
      O => \duty_cycle_reg[23]_0\(1)
    );
\LED_on0_carry__1_i_8__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle2(17),
      I1 => test_duty_cycle2(16),
      I2 => \LED_on0_carry__1_0\(0),
      I3 => \LED_on0_carry__1\(3),
      O => \duty_cycle_reg[23]_0\(0)
    );
\LED_on0_carry__2_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => test_duty_cycle2(31),
      I1 => test_duty_cycle2(30),
      I2 => \LED_on0_carry__2_1\(2),
      I3 => \LED_on0_carry__2_1\(1),
      O => \duty_cycle_reg[31]_0\(3)
    );
\LED_on0_carry__2_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(0),
      I1 => test_duty_cycle2(28),
      I2 => test_duty_cycle2(29),
      I3 => \LED_on0_carry__2_0\(3),
      O => \duty_cycle_reg[31]_0\(2)
    );
\LED_on0_carry__2_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(2),
      I1 => test_duty_cycle2(26),
      I2 => test_duty_cycle2(27),
      I3 => \LED_on0_carry__2_0\(1),
      O => \duty_cycle_reg[31]_0\(1)
    );
\LED_on0_carry__2_i_4__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(0),
      I1 => test_duty_cycle2(24),
      I2 => test_duty_cycle2(25),
      I3 => \LED_on0_carry__2\(3),
      O => \duty_cycle_reg[31]_0\(0)
    );
\LED_on0_carry__2_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(2),
      I1 => \LED_on0_carry__2_1\(1),
      I2 => test_duty_cycle2(31),
      I3 => test_duty_cycle2(30),
      O => \count_reg[31]\(3)
    );
\LED_on0_carry__2_i_6__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle2(29),
      I1 => test_duty_cycle2(28),
      I2 => \LED_on0_carry__2_1\(0),
      I3 => \LED_on0_carry__2_0\(3),
      O => \count_reg[31]\(2)
    );
\LED_on0_carry__2_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle2(27),
      I1 => test_duty_cycle2(26),
      I2 => \LED_on0_carry__2_0\(2),
      I3 => \LED_on0_carry__2_0\(1),
      O => \count_reg[31]\(1)
    );
\LED_on0_carry__2_i_8__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle2(25),
      I1 => test_duty_cycle2(24),
      I2 => \LED_on0_carry__2_0\(0),
      I3 => \LED_on0_carry__2\(3),
      O => \count_reg[31]\(0)
    );
\LED_on0_carry_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle2(6),
      I3 => test_duty_cycle2(7),
      O => DI(3)
    );
\LED_on0_carry_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle2(4),
      I3 => test_duty_cycle2(5),
      O => DI(2)
    );
\LED_on0_carry_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle2(2),
      I3 => test_duty_cycle2(3),
      O => DI(1)
    );
\LED_on0_carry_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle2(0),
      I3 => test_duty_cycle2(1),
      O => DI(0)
    );
\LED_on0_carry_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle2(6),
      I3 => test_duty_cycle2(7),
      O => S(3)
    );
\LED_on0_carry_i_6__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle2(4),
      I3 => test_duty_cycle2(5),
      O => S(2)
    );
\LED_on0_carry_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle2(2),
      I3 => test_duty_cycle2(3),
      O => S(1)
    );
\LED_on0_carry_i_8__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle2(0),
      I3 => test_duty_cycle2(1),
      O => S(0)
    );
\duty_cycle[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__0_n_0\,
      I1 => \duty_cycle[31]_i_5__0_n_0\,
      I2 => \duty_cycle[31]_i_6__0_n_0\,
      I3 => test_duty_cycle2(31),
      I4 => \duty_cycle[31]_i_7__0_n_0\,
      I5 => test_duty_cycle2(0),
      O => \duty_cycle[0]_i_1__0_n_0\
    );
\duty_cycle[31]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => test_count_reg(4),
      I1 => test_count_reg(5),
      I2 => test_count_reg(30),
      I3 => test_count_reg(31),
      I4 => \duty_cycle[31]_i_15__0_n_0\,
      O => \duty_cycle[31]_i_10__0_n_0\
    );
\duty_cycle[31]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_16__0_n_0\,
      I1 => test_count_reg(18),
      I2 => test_count_reg(20),
      I3 => test_count_reg(16),
      I4 => test_count_reg(15),
      I5 => \duty_cycle[31]_i_17__0_n_0\,
      O => \duty_cycle[31]_i_11__0_n_0\
    );
\duty_cycle[31]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle2(20),
      I1 => test_duty_cycle2(21),
      I2 => test_duty_cycle2(30),
      I3 => test_duty_cycle2(22),
      I4 => \duty_cycle[31]_i_18__0_n_0\,
      I5 => \duty_cycle[31]_i_19__0_n_0\,
      O => \duty_cycle[31]_i_12__0_n_0\
    );
\duty_cycle[31]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle2(17),
      I1 => test_duty_cycle2(16),
      I2 => test_duty_cycle2(19),
      I3 => test_duty_cycle2(18),
      O => \duty_cycle[31]_i_13__0_n_0\
    );
\duty_cycle[31]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle2(24),
      I1 => test_duty_cycle2(25),
      O => \duty_cycle[31]_i_14__0_n_0\
    );
\duty_cycle[31]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => test_count_reg(1),
      I1 => test_count_reg(0),
      I2 => test_count_reg(2),
      I3 => test_count_reg(3),
      O => \duty_cycle[31]_i_15__0_n_0\
    );
\duty_cycle[31]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => test_count_reg(12),
      I1 => test_count_reg(17),
      I2 => test_count_reg(14),
      I3 => test_count_reg(13),
      O => \duty_cycle[31]_i_16__0_n_0\
    );
\duty_cycle[31]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => test_count_reg(22),
      I1 => test_count_reg(23),
      I2 => test_count_reg(19),
      I3 => test_count_reg(21),
      O => \duty_cycle[31]_i_17__0_n_0\
    );
\duty_cycle[31]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle2(2),
      I1 => test_duty_cycle2(3),
      O => \duty_cycle[31]_i_18__0_n_0\
    );
\duty_cycle[31]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle2(4),
      I1 => test_duty_cycle2(5),
      O => \duty_cycle[31]_i_19__0_n_0\
    );
\duty_cycle[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \duty_cycle[31]_i_2__0_n_0\,
      I1 => \duty_cycle[31]_i_4__0_n_0\,
      I2 => \duty_cycle[31]_i_5__0_n_0\,
      I3 => \duty_cycle[31]_i_6__0_n_0\,
      I4 => test_duty_cycle2(31),
      I5 => \duty_cycle[31]_i_7__0_n_0\,
      O => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \duty_cycle[31]_i_8__0_n_0\,
      I1 => \duty_cycle[31]_i_9__0_n_0\,
      I2 => \duty_cycle[31]_i_10__0_n_0\,
      I3 => test_count_reg(6),
      I4 => test_count_reg(8),
      I5 => \duty_cycle[31]_i_11__0_n_0\,
      O => \duty_cycle[31]_i_2__0_n_0\
    );
\duty_cycle[31]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle2(9),
      I1 => test_duty_cycle2(8),
      I2 => test_duty_cycle2(11),
      I3 => test_duty_cycle2(10),
      O => \duty_cycle[31]_i_4__0_n_0\
    );
\duty_cycle[31]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_12__0_n_0\,
      I1 => \duty_cycle[31]_i_13__0_n_0\,
      I2 => test_duty_cycle2(1),
      I3 => test_duty_cycle2(0),
      I4 => test_duty_cycle2(7),
      I5 => test_duty_cycle2(6),
      O => \duty_cycle[31]_i_5__0_n_0\
    );
\duty_cycle[31]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle2(26),
      I1 => test_duty_cycle2(27),
      I2 => test_duty_cycle2(28),
      I3 => test_duty_cycle2(29),
      I4 => \duty_cycle[31]_i_14__0_n_0\,
      I5 => test_duty_cycle2(23),
      O => \duty_cycle[31]_i_6__0_n_0\
    );
\duty_cycle[31]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle2(13),
      I1 => test_duty_cycle2(12),
      I2 => test_duty_cycle2(15),
      I3 => test_duty_cycle2(14),
      O => \duty_cycle[31]_i_7__0_n_0\
    );
\duty_cycle[31]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => test_count_reg(26),
      I1 => test_count_reg(27),
      I2 => test_count_reg(24),
      I3 => test_count_reg(25),
      I4 => test_count_reg(29),
      I5 => test_count_reg(28),
      O => \duty_cycle[31]_i_8__0_n_0\
    );
\duty_cycle[31]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => test_count_reg(10),
      I1 => test_count_reg(9),
      I2 => test_count_reg(7),
      I3 => test_count_reg(11),
      O => \duty_cycle[31]_i_9__0_n_0\
    );
\duty_cycle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle[0]_i_1__0_n_0\,
      Q => test_duty_cycle2(0),
      R => '0'
    );
\duty_cycle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[12]_i_1__0_n_6\,
      Q => test_duty_cycle2(10),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[12]_i_1__0_n_5\,
      Q => test_duty_cycle2(11),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[12]_i_1__0_n_4\,
      Q => test_duty_cycle2(12),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[8]_i_1__0_n_0\,
      CO(3) => \duty_cycle_reg[12]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[12]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[12]_i_1__0_n_4\,
      O(2) => \duty_cycle_reg[12]_i_1__0_n_5\,
      O(1) => \duty_cycle_reg[12]_i_1__0_n_6\,
      O(0) => \duty_cycle_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => test_duty_cycle2(12 downto 9)
    );
\duty_cycle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[16]_i_1__0_n_7\,
      Q => test_duty_cycle2(13),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[16]_i_1__0_n_6\,
      Q => test_duty_cycle2(14),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[16]_i_1__0_n_5\,
      Q => test_duty_cycle2(15),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[16]_i_1__0_n_4\,
      Q => test_duty_cycle2(16),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[12]_i_1__0_n_0\,
      CO(3) => \duty_cycle_reg[16]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[16]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[16]_i_1__0_n_4\,
      O(2) => \duty_cycle_reg[16]_i_1__0_n_5\,
      O(1) => \duty_cycle_reg[16]_i_1__0_n_6\,
      O(0) => \duty_cycle_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => test_duty_cycle2(16 downto 13)
    );
\duty_cycle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[20]_i_1__0_n_7\,
      Q => test_duty_cycle2(17),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[20]_i_1__0_n_6\,
      Q => test_duty_cycle2(18),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[20]_i_1__0_n_5\,
      Q => test_duty_cycle2(19),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[4]_i_1__0_n_7\,
      Q => test_duty_cycle2(1),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[20]_i_1__0_n_4\,
      Q => test_duty_cycle2(20),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[16]_i_1__0_n_0\,
      CO(3) => \duty_cycle_reg[20]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[20]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[20]_i_1__0_n_4\,
      O(2) => \duty_cycle_reg[20]_i_1__0_n_5\,
      O(1) => \duty_cycle_reg[20]_i_1__0_n_6\,
      O(0) => \duty_cycle_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => test_duty_cycle2(20 downto 17)
    );
\duty_cycle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[24]_i_1__0_n_7\,
      Q => test_duty_cycle2(21),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[24]_i_1__0_n_6\,
      Q => test_duty_cycle2(22),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[24]_i_1__0_n_5\,
      Q => test_duty_cycle2(23),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[24]_i_1__0_n_4\,
      Q => test_duty_cycle2(24),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[20]_i_1__0_n_0\,
      CO(3) => \duty_cycle_reg[24]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[24]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[24]_i_1__0_n_4\,
      O(2) => \duty_cycle_reg[24]_i_1__0_n_5\,
      O(1) => \duty_cycle_reg[24]_i_1__0_n_6\,
      O(0) => \duty_cycle_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => test_duty_cycle2(24 downto 21)
    );
\duty_cycle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[28]_i_1__0_n_7\,
      Q => test_duty_cycle2(25),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[28]_i_1__0_n_6\,
      Q => test_duty_cycle2(26),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[28]_i_1__0_n_5\,
      Q => test_duty_cycle2(27),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[28]_i_1__0_n_4\,
      Q => test_duty_cycle2(28),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[24]_i_1__0_n_0\,
      CO(3) => \duty_cycle_reg[28]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[28]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[28]_i_1__0_n_4\,
      O(2) => \duty_cycle_reg[28]_i_1__0_n_5\,
      O(1) => \duty_cycle_reg[28]_i_1__0_n_6\,
      O(0) => \duty_cycle_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => test_duty_cycle2(28 downto 25)
    );
\duty_cycle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[31]_i_3__0_n_7\,
      Q => test_duty_cycle2(29),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[4]_i_1__0_n_6\,
      Q => test_duty_cycle2(2),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[31]_i_3__0_n_6\,
      Q => test_duty_cycle2(30),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[31]_i_3__0_n_5\,
      Q => test_duty_cycle2(31),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[31]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[28]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_duty_cycle_reg[31]_i_3__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_duty_cycle_reg[31]_i_3__0_O_UNCONNECTED\(3),
      O(2) => \duty_cycle_reg[31]_i_3__0_n_5\,
      O(1) => \duty_cycle_reg[31]_i_3__0_n_6\,
      O(0) => \duty_cycle_reg[31]_i_3__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => test_duty_cycle2(31 downto 29)
    );
\duty_cycle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[4]_i_1__0_n_5\,
      Q => test_duty_cycle2(3),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[4]_i_1__0_n_4\,
      Q => test_duty_cycle2(4),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \duty_cycle_reg[4]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[4]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => test_duty_cycle2(0),
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[4]_i_1__0_n_4\,
      O(2) => \duty_cycle_reg[4]_i_1__0_n_5\,
      O(1) => \duty_cycle_reg[4]_i_1__0_n_6\,
      O(0) => \duty_cycle_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => test_duty_cycle2(4 downto 1)
    );
\duty_cycle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[8]_i_1__0_n_7\,
      Q => test_duty_cycle2(5),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[8]_i_1__0_n_6\,
      Q => test_duty_cycle2(6),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[8]_i_1__0_n_5\,
      Q => test_duty_cycle2(7),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[8]_i_1__0_n_4\,
      Q => test_duty_cycle2(8),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\duty_cycle_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[4]_i_1__0_n_0\,
      CO(3) => \duty_cycle_reg[8]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[8]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[8]_i_1__0_n_4\,
      O(2) => \duty_cycle_reg[8]_i_1__0_n_5\,
      O(1) => \duty_cycle_reg[8]_i_1__0_n_6\,
      O(0) => \duty_cycle_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => test_duty_cycle2(8 downto 5)
    );
\duty_cycle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__0_n_0\,
      D => \duty_cycle_reg[12]_i_1__0_n_7\,
      Q => test_duty_cycle2(9),
      R => \duty_cycle[31]_i_1__0_n_0\
    );
\test_count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_count_reg(0),
      O => \test_count[0]_i_2_n_0\
    );
\test_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__0_n_7\,
      Q => test_count_reg(0),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \test_count_reg[0]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[0]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \test_count_reg[0]_i_1__0_n_4\,
      O(2) => \test_count_reg[0]_i_1__0_n_5\,
      O(1) => \test_count_reg[0]_i_1__0_n_6\,
      O(0) => \test_count_reg[0]_i_1__0_n_7\,
      S(3 downto 1) => test_count_reg(3 downto 1),
      S(0) => \test_count[0]_i_2_n_0\
    );
\test_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__0_n_5\,
      Q => test_count_reg(10),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__0_n_4\,
      Q => test_count_reg(11),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__0_n_7\,
      Q => test_count_reg(12),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[8]_i_1__0_n_0\,
      CO(3) => \test_count_reg[12]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[12]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[12]_i_1__0_n_4\,
      O(2) => \test_count_reg[12]_i_1__0_n_5\,
      O(1) => \test_count_reg[12]_i_1__0_n_6\,
      O(0) => \test_count_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => test_count_reg(15 downto 12)
    );
\test_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__0_n_6\,
      Q => test_count_reg(13),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__0_n_5\,
      Q => test_count_reg(14),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__0_n_4\,
      Q => test_count_reg(15),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__0_n_7\,
      Q => test_count_reg(16),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[12]_i_1__0_n_0\,
      CO(3) => \test_count_reg[16]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[16]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[16]_i_1__0_n_4\,
      O(2) => \test_count_reg[16]_i_1__0_n_5\,
      O(1) => \test_count_reg[16]_i_1__0_n_6\,
      O(0) => \test_count_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => test_count_reg(19 downto 16)
    );
\test_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__0_n_6\,
      Q => test_count_reg(17),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__0_n_5\,
      Q => test_count_reg(18),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__0_n_4\,
      Q => test_count_reg(19),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__0_n_6\,
      Q => test_count_reg(1),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__0_n_7\,
      Q => test_count_reg(20),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[16]_i_1__0_n_0\,
      CO(3) => \test_count_reg[20]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[20]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[20]_i_1__0_n_4\,
      O(2) => \test_count_reg[20]_i_1__0_n_5\,
      O(1) => \test_count_reg[20]_i_1__0_n_6\,
      O(0) => \test_count_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => test_count_reg(23 downto 20)
    );
\test_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__0_n_6\,
      Q => test_count_reg(21),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__0_n_5\,
      Q => test_count_reg(22),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__0_n_4\,
      Q => test_count_reg(23),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__0_n_7\,
      Q => test_count_reg(24),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[20]_i_1__0_n_0\,
      CO(3) => \test_count_reg[24]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[24]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[24]_i_1__0_n_4\,
      O(2) => \test_count_reg[24]_i_1__0_n_5\,
      O(1) => \test_count_reg[24]_i_1__0_n_6\,
      O(0) => \test_count_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => test_count_reg(27 downto 24)
    );
\test_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__0_n_6\,
      Q => test_count_reg(25),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__0_n_5\,
      Q => test_count_reg(26),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__0_n_4\,
      Q => test_count_reg(27),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__0_n_7\,
      Q => test_count_reg(28),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[24]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_test_count_reg[28]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[28]_i_1__0_n_4\,
      O(2) => \test_count_reg[28]_i_1__0_n_5\,
      O(1) => \test_count_reg[28]_i_1__0_n_6\,
      O(0) => \test_count_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => test_count_reg(31 downto 28)
    );
\test_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__0_n_6\,
      Q => test_count_reg(29),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__0_n_5\,
      Q => test_count_reg(2),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__0_n_5\,
      Q => test_count_reg(30),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__0_n_4\,
      Q => test_count_reg(31),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__0_n_4\,
      Q => test_count_reg(3),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__0_n_7\,
      Q => test_count_reg(4),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[0]_i_1__0_n_0\,
      CO(3) => \test_count_reg[4]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[4]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[4]_i_1__0_n_4\,
      O(2) => \test_count_reg[4]_i_1__0_n_5\,
      O(1) => \test_count_reg[4]_i_1__0_n_6\,
      O(0) => \test_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => test_count_reg(7 downto 4)
    );
\test_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__0_n_6\,
      Q => test_count_reg(5),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__0_n_5\,
      Q => test_count_reg(6),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__0_n_4\,
      Q => test_count_reg(7),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__0_n_7\,
      Q => test_count_reg(8),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
\test_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[4]_i_1__0_n_0\,
      CO(3) => \test_count_reg[8]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[8]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[8]_i_1__0_n_4\,
      O(2) => \test_count_reg[8]_i_1__0_n_5\,
      O(1) => \test_count_reg[8]_i_1__0_n_6\,
      O(0) => \test_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => test_count_reg(11 downto 8)
    );
\test_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__0_n_6\,
      Q => test_count_reg(9),
      R => \duty_cycle[31]_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Test_Counter_8 is
  port (
    LED_OBUF : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LED[13]\ : in STD_LOGIC;
    LED_on0_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED_on0_carry_0 : in STD_LOGIC;
    \LED_on0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Test_Counter_8 : entity is "Test_Counter";
end Test_Counter_8;

architecture STRUCTURE of Test_Counter_8 is
  signal \LED_OBUF[13]_inst_i_2_n_0\ : STD_LOGIC;
  signal \LED_OBUF[13]_inst_i_3_n_0\ : STD_LOGIC;
  signal \LED_OBUF[13]_inst_i_4_n_0\ : STD_LOGIC;
  signal \LED_OBUF[13]_inst_i_5_n_0\ : STD_LOGIC;
  signal \LED_OBUF[13]_inst_i_6_n_0\ : STD_LOGIC;
  signal \duty_cycle[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_10__1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_11__1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_12__1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_13__1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_14__1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_15__1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_16__1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_17__1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_18__1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_19__1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_7__1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_8__1_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_9__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__1_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__1_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__1_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \test_count[0]_i_2__7_n_0\ : STD_LOGIC;
  signal test_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \test_count_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal test_duty_cycle3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_duty_cycle_reg[12]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[20]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[24]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[28]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_duty_cycle_reg[4]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[8]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[0]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[12]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[20]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[24]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[28]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_test_count_reg[4]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[8]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \duty_cycle_reg[12]_i_1__1\ : label is 35;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \duty_cycle_reg[12]_i_1__1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[16]_i_1__1\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[16]_i_1__1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[20]_i_1__1\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[20]_i_1__1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[24]_i_1__1\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[24]_i_1__1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[28]_i_1__1\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[28]_i_1__1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[31]_i_3__1\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[31]_i_3__1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[4]_i_1__1\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[4]_i_1__1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[8]_i_1__1\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[8]_i_1__1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[0]_i_1__1\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[0]_i_1__1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[12]_i_1__1\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[12]_i_1__1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[16]_i_1__1\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[16]_i_1__1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[20]_i_1__1\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[20]_i_1__1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[24]_i_1__1\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[24]_i_1__1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[28]_i_1__1\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[28]_i_1__1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[4]_i_1__1\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[4]_i_1__1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[8]_i_1__1\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[8]_i_1__1\ : label is "SWEEP";
begin
\LED_OBUF[13]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => \LED_OBUF[13]_inst_i_2_n_0\,
      I1 => \LED_OBUF[13]_inst_i_3_n_0\,
      I2 => CO(0),
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => \LED[13]\,
      O => LED_OBUF(0)
    );
\LED_OBUF[13]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__1_n_0\,
      I1 => test_duty_cycle3(7),
      I2 => test_duty_cycle3(6),
      I3 => \LED_OBUF[13]_inst_i_4_n_0\,
      I4 => \LED_OBUF[13]_inst_i_5_n_0\,
      I5 => \duty_cycle[31]_i_7__1_n_0\,
      O => \LED_OBUF[13]_inst_i_2_n_0\
    );
\LED_OBUF[13]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle3(5),
      I1 => test_duty_cycle3(4),
      I2 => test_duty_cycle3(3),
      I3 => test_duty_cycle3(2),
      I4 => test_duty_cycle3(0),
      I5 => test_duty_cycle3(1),
      O => \LED_OBUF[13]_inst_i_3_n_0\
    );
\LED_OBUF[13]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_13__1_n_0\,
      I1 => test_duty_cycle3(30),
      I2 => test_duty_cycle3(31),
      I3 => test_duty_cycle3(23),
      I4 => test_duty_cycle3(20),
      I5 => test_duty_cycle3(21),
      O => \LED_OBUF[13]_inst_i_4_n_0\
    );
\LED_OBUF[13]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle3(24),
      I1 => test_duty_cycle3(25),
      I2 => test_duty_cycle3(22),
      I3 => \LED_OBUF[13]_inst_i_6_n_0\,
      I4 => test_duty_cycle3(26),
      I5 => test_duty_cycle3(27),
      O => \LED_OBUF[13]_inst_i_5_n_0\
    );
\LED_OBUF[13]_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle3(28),
      I1 => test_duty_cycle3(29),
      O => \LED_OBUF[13]_inst_i_6_n_0\
    );
\LED_on0_carry__0_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(2),
      I1 => test_duty_cycle3(14),
      I2 => test_duty_cycle3(15),
      I3 => \LED_on0_carry__1\(1),
      O => \count_reg[15]\(3)
    );
\LED_on0_carry__0_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(0),
      I1 => test_duty_cycle3(12),
      I2 => test_duty_cycle3(13),
      I3 => \LED_on0_carry__0_0\(3),
      O => \count_reg[15]\(2)
    );
\LED_on0_carry__0_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(2),
      I1 => test_duty_cycle3(10),
      I2 => test_duty_cycle3(11),
      I3 => \LED_on0_carry__0_0\(1),
      O => \count_reg[15]\(1)
    );
\LED_on0_carry__0_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(0),
      I1 => test_duty_cycle3(8),
      I2 => test_duty_cycle3(9),
      I3 => \LED_on0_carry__0\(3),
      O => \count_reg[15]\(0)
    );
\LED_on0_carry__0_i_5__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle3(15),
      I1 => test_duty_cycle3(14),
      I2 => \LED_on0_carry__1\(2),
      I3 => \LED_on0_carry__1\(1),
      O => \duty_cycle_reg[15]_0\(3)
    );
\LED_on0_carry__0_i_6__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle3(13),
      I1 => test_duty_cycle3(12),
      I2 => \LED_on0_carry__1\(0),
      I3 => \LED_on0_carry__0_0\(3),
      O => \duty_cycle_reg[15]_0\(2)
    );
\LED_on0_carry__0_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle3(11),
      I1 => test_duty_cycle3(10),
      I2 => \LED_on0_carry__0_0\(2),
      I3 => \LED_on0_carry__0_0\(1),
      O => \duty_cycle_reg[15]_0\(1)
    );
\LED_on0_carry__0_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle3(9),
      I1 => test_duty_cycle3(8),
      I2 => \LED_on0_carry__0_0\(0),
      I3 => \LED_on0_carry__0\(3),
      O => \duty_cycle_reg[15]_0\(0)
    );
\LED_on0_carry__1_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(2),
      I1 => test_duty_cycle3(22),
      I2 => test_duty_cycle3(23),
      I3 => \LED_on0_carry__2\(1),
      O => \count_reg[23]\(3)
    );
\LED_on0_carry__1_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(0),
      I1 => test_duty_cycle3(20),
      I2 => test_duty_cycle3(21),
      I3 => \LED_on0_carry__1_0\(3),
      O => \count_reg[23]\(2)
    );
\LED_on0_carry__1_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(2),
      I1 => test_duty_cycle3(18),
      I2 => test_duty_cycle3(19),
      I3 => \LED_on0_carry__1_0\(1),
      O => \count_reg[23]\(1)
    );
\LED_on0_carry__1_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(0),
      I1 => test_duty_cycle3(16),
      I2 => test_duty_cycle3(17),
      I3 => \LED_on0_carry__1\(3),
      O => \count_reg[23]\(0)
    );
\LED_on0_carry__1_i_5__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle3(23),
      I1 => test_duty_cycle3(22),
      I2 => \LED_on0_carry__2\(2),
      I3 => \LED_on0_carry__2\(1),
      O => \duty_cycle_reg[23]_0\(3)
    );
\LED_on0_carry__1_i_6__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle3(21),
      I1 => test_duty_cycle3(20),
      I2 => \LED_on0_carry__2\(0),
      I3 => \LED_on0_carry__1_0\(3),
      O => \duty_cycle_reg[23]_0\(2)
    );
\LED_on0_carry__1_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle3(19),
      I1 => test_duty_cycle3(18),
      I2 => \LED_on0_carry__1_0\(2),
      I3 => \LED_on0_carry__1_0\(1),
      O => \duty_cycle_reg[23]_0\(1)
    );
\LED_on0_carry__1_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle3(17),
      I1 => test_duty_cycle3(16),
      I2 => \LED_on0_carry__1_0\(0),
      I3 => \LED_on0_carry__1\(3),
      O => \duty_cycle_reg[23]_0\(0)
    );
\LED_on0_carry__2_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => test_duty_cycle3(31),
      I1 => test_duty_cycle3(30),
      I2 => \LED_on0_carry__2_1\(2),
      I3 => \LED_on0_carry__2_1\(1),
      O => \duty_cycle_reg[31]_0\(3)
    );
\LED_on0_carry__2_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(0),
      I1 => test_duty_cycle3(28),
      I2 => test_duty_cycle3(29),
      I3 => \LED_on0_carry__2_0\(3),
      O => \duty_cycle_reg[31]_0\(2)
    );
\LED_on0_carry__2_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(2),
      I1 => test_duty_cycle3(26),
      I2 => test_duty_cycle3(27),
      I3 => \LED_on0_carry__2_0\(1),
      O => \duty_cycle_reg[31]_0\(1)
    );
\LED_on0_carry__2_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(0),
      I1 => test_duty_cycle3(24),
      I2 => test_duty_cycle3(25),
      I3 => \LED_on0_carry__2\(3),
      O => \duty_cycle_reg[31]_0\(0)
    );
\LED_on0_carry__2_i_5__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(2),
      I1 => \LED_on0_carry__2_1\(1),
      I2 => test_duty_cycle3(31),
      I3 => test_duty_cycle3(30),
      O => \count_reg[31]\(3)
    );
\LED_on0_carry__2_i_6__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle3(29),
      I1 => test_duty_cycle3(28),
      I2 => \LED_on0_carry__2_1\(0),
      I3 => \LED_on0_carry__2_0\(3),
      O => \count_reg[31]\(2)
    );
\LED_on0_carry__2_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle3(27),
      I1 => test_duty_cycle3(26),
      I2 => \LED_on0_carry__2_0\(2),
      I3 => \LED_on0_carry__2_0\(1),
      O => \count_reg[31]\(1)
    );
\LED_on0_carry__2_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle3(25),
      I1 => test_duty_cycle3(24),
      I2 => \LED_on0_carry__2_0\(0),
      I3 => \LED_on0_carry__2\(3),
      O => \count_reg[31]\(0)
    );
\LED_on0_carry_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle3(6),
      I3 => test_duty_cycle3(7),
      O => DI(3)
    );
\LED_on0_carry_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle3(4),
      I3 => test_duty_cycle3(5),
      O => DI(2)
    );
\LED_on0_carry_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle3(2),
      I3 => test_duty_cycle3(3),
      O => DI(1)
    );
\LED_on0_carry_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle3(0),
      I3 => test_duty_cycle3(1),
      O => DI(0)
    );
\LED_on0_carry_i_5__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle3(6),
      I3 => test_duty_cycle3(7),
      O => S(3)
    );
\LED_on0_carry_i_6__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle3(4),
      I3 => test_duty_cycle3(5),
      O => S(2)
    );
\LED_on0_carry_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle3(2),
      I3 => test_duty_cycle3(3),
      O => S(1)
    );
\LED_on0_carry_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle3(0),
      I3 => test_duty_cycle3(1),
      O => S(0)
    );
\duty_cycle[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__1_n_0\,
      I1 => \duty_cycle[31]_i_5__1_n_0\,
      I2 => \duty_cycle[31]_i_6__1_n_0\,
      I3 => test_duty_cycle3(31),
      I4 => \duty_cycle[31]_i_7__1_n_0\,
      I5 => test_duty_cycle3(0),
      O => \duty_cycle[0]_i_1__1_n_0\
    );
\duty_cycle[31]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => test_count_reg(4),
      I1 => test_count_reg(5),
      I2 => test_count_reg(30),
      I3 => test_count_reg(31),
      I4 => \duty_cycle[31]_i_15__1_n_0\,
      O => \duty_cycle[31]_i_10__1_n_0\
    );
\duty_cycle[31]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_16__1_n_0\,
      I1 => test_count_reg(18),
      I2 => test_count_reg(19),
      I3 => test_count_reg(16),
      I4 => test_count_reg(15),
      I5 => \duty_cycle[31]_i_17__1_n_0\,
      O => \duty_cycle[31]_i_11__1_n_0\
    );
\duty_cycle[31]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle3(20),
      I1 => test_duty_cycle3(21),
      I2 => test_duty_cycle3(30),
      I3 => test_duty_cycle3(22),
      I4 => \duty_cycle[31]_i_18__1_n_0\,
      I5 => \duty_cycle[31]_i_19__1_n_0\,
      O => \duty_cycle[31]_i_12__1_n_0\
    );
\duty_cycle[31]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle3(17),
      I1 => test_duty_cycle3(16),
      I2 => test_duty_cycle3(19),
      I3 => test_duty_cycle3(18),
      O => \duty_cycle[31]_i_13__1_n_0\
    );
\duty_cycle[31]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle3(24),
      I1 => test_duty_cycle3(25),
      O => \duty_cycle[31]_i_14__1_n_0\
    );
\duty_cycle[31]_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => test_count_reg(0),
      I1 => test_count_reg(1),
      I2 => test_count_reg(3),
      I3 => test_count_reg(2),
      O => \duty_cycle[31]_i_15__1_n_0\
    );
\duty_cycle[31]_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => test_count_reg(12),
      I1 => test_count_reg(17),
      I2 => test_count_reg(14),
      I3 => test_count_reg(13),
      O => \duty_cycle[31]_i_16__1_n_0\
    );
\duty_cycle[31]_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => test_count_reg(22),
      I1 => test_count_reg(23),
      I2 => test_count_reg(20),
      I3 => test_count_reg(21),
      O => \duty_cycle[31]_i_17__1_n_0\
    );
\duty_cycle[31]_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle3(2),
      I1 => test_duty_cycle3(3),
      O => \duty_cycle[31]_i_18__1_n_0\
    );
\duty_cycle[31]_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle3(4),
      I1 => test_duty_cycle3(5),
      O => \duty_cycle[31]_i_19__1_n_0\
    );
\duty_cycle[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \duty_cycle[31]_i_2__1_n_0\,
      I1 => \duty_cycle[31]_i_4__1_n_0\,
      I2 => \duty_cycle[31]_i_5__1_n_0\,
      I3 => \duty_cycle[31]_i_6__1_n_0\,
      I4 => test_duty_cycle3(31),
      I5 => \duty_cycle[31]_i_7__1_n_0\,
      O => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle[31]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \duty_cycle[31]_i_8__1_n_0\,
      I1 => \duty_cycle[31]_i_9__1_n_0\,
      I2 => \duty_cycle[31]_i_10__1_n_0\,
      I3 => test_count_reg(6),
      I4 => test_count_reg(8),
      I5 => \duty_cycle[31]_i_11__1_n_0\,
      O => \duty_cycle[31]_i_2__1_n_0\
    );
\duty_cycle[31]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle3(9),
      I1 => test_duty_cycle3(8),
      I2 => test_duty_cycle3(11),
      I3 => test_duty_cycle3(10),
      O => \duty_cycle[31]_i_4__1_n_0\
    );
\duty_cycle[31]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_12__1_n_0\,
      I1 => \duty_cycle[31]_i_13__1_n_0\,
      I2 => test_duty_cycle3(1),
      I3 => test_duty_cycle3(0),
      I4 => test_duty_cycle3(7),
      I5 => test_duty_cycle3(6),
      O => \duty_cycle[31]_i_5__1_n_0\
    );
\duty_cycle[31]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle3(26),
      I1 => test_duty_cycle3(27),
      I2 => test_duty_cycle3(28),
      I3 => test_duty_cycle3(29),
      I4 => \duty_cycle[31]_i_14__1_n_0\,
      I5 => test_duty_cycle3(23),
      O => \duty_cycle[31]_i_6__1_n_0\
    );
\duty_cycle[31]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle3(13),
      I1 => test_duty_cycle3(12),
      I2 => test_duty_cycle3(15),
      I3 => test_duty_cycle3(14),
      O => \duty_cycle[31]_i_7__1_n_0\
    );
\duty_cycle[31]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => test_count_reg(26),
      I1 => test_count_reg(27),
      I2 => test_count_reg(24),
      I3 => test_count_reg(25),
      I4 => test_count_reg(29),
      I5 => test_count_reg(28),
      O => \duty_cycle[31]_i_8__1_n_0\
    );
\duty_cycle[31]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => test_count_reg(9),
      I1 => test_count_reg(11),
      I2 => test_count_reg(7),
      I3 => test_count_reg(10),
      O => \duty_cycle[31]_i_9__1_n_0\
    );
\duty_cycle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle[0]_i_1__1_n_0\,
      Q => test_duty_cycle3(0),
      R => '0'
    );
\duty_cycle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[12]_i_1__1_n_6\,
      Q => test_duty_cycle3(10),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[12]_i_1__1_n_5\,
      Q => test_duty_cycle3(11),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[12]_i_1__1_n_4\,
      Q => test_duty_cycle3(12),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[8]_i_1__1_n_0\,
      CO(3) => \duty_cycle_reg[12]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[12]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[12]_i_1__1_n_4\,
      O(2) => \duty_cycle_reg[12]_i_1__1_n_5\,
      O(1) => \duty_cycle_reg[12]_i_1__1_n_6\,
      O(0) => \duty_cycle_reg[12]_i_1__1_n_7\,
      S(3 downto 0) => test_duty_cycle3(12 downto 9)
    );
\duty_cycle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[16]_i_1__1_n_7\,
      Q => test_duty_cycle3(13),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[16]_i_1__1_n_6\,
      Q => test_duty_cycle3(14),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[16]_i_1__1_n_5\,
      Q => test_duty_cycle3(15),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[16]_i_1__1_n_4\,
      Q => test_duty_cycle3(16),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[12]_i_1__1_n_0\,
      CO(3) => \duty_cycle_reg[16]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[16]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[16]_i_1__1_n_4\,
      O(2) => \duty_cycle_reg[16]_i_1__1_n_5\,
      O(1) => \duty_cycle_reg[16]_i_1__1_n_6\,
      O(0) => \duty_cycle_reg[16]_i_1__1_n_7\,
      S(3 downto 0) => test_duty_cycle3(16 downto 13)
    );
\duty_cycle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[20]_i_1__1_n_7\,
      Q => test_duty_cycle3(17),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[20]_i_1__1_n_6\,
      Q => test_duty_cycle3(18),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[20]_i_1__1_n_5\,
      Q => test_duty_cycle3(19),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[4]_i_1__1_n_7\,
      Q => test_duty_cycle3(1),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[20]_i_1__1_n_4\,
      Q => test_duty_cycle3(20),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[16]_i_1__1_n_0\,
      CO(3) => \duty_cycle_reg[20]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[20]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[20]_i_1__1_n_4\,
      O(2) => \duty_cycle_reg[20]_i_1__1_n_5\,
      O(1) => \duty_cycle_reg[20]_i_1__1_n_6\,
      O(0) => \duty_cycle_reg[20]_i_1__1_n_7\,
      S(3 downto 0) => test_duty_cycle3(20 downto 17)
    );
\duty_cycle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[24]_i_1__1_n_7\,
      Q => test_duty_cycle3(21),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[24]_i_1__1_n_6\,
      Q => test_duty_cycle3(22),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[24]_i_1__1_n_5\,
      Q => test_duty_cycle3(23),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[24]_i_1__1_n_4\,
      Q => test_duty_cycle3(24),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[20]_i_1__1_n_0\,
      CO(3) => \duty_cycle_reg[24]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[24]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[24]_i_1__1_n_4\,
      O(2) => \duty_cycle_reg[24]_i_1__1_n_5\,
      O(1) => \duty_cycle_reg[24]_i_1__1_n_6\,
      O(0) => \duty_cycle_reg[24]_i_1__1_n_7\,
      S(3 downto 0) => test_duty_cycle3(24 downto 21)
    );
\duty_cycle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[28]_i_1__1_n_7\,
      Q => test_duty_cycle3(25),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[28]_i_1__1_n_6\,
      Q => test_duty_cycle3(26),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[28]_i_1__1_n_5\,
      Q => test_duty_cycle3(27),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[28]_i_1__1_n_4\,
      Q => test_duty_cycle3(28),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[24]_i_1__1_n_0\,
      CO(3) => \duty_cycle_reg[28]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[28]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[28]_i_1__1_n_4\,
      O(2) => \duty_cycle_reg[28]_i_1__1_n_5\,
      O(1) => \duty_cycle_reg[28]_i_1__1_n_6\,
      O(0) => \duty_cycle_reg[28]_i_1__1_n_7\,
      S(3 downto 0) => test_duty_cycle3(28 downto 25)
    );
\duty_cycle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[31]_i_3__1_n_7\,
      Q => test_duty_cycle3(29),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[4]_i_1__1_n_6\,
      Q => test_duty_cycle3(2),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[31]_i_3__1_n_6\,
      Q => test_duty_cycle3(30),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[31]_i_3__1_n_5\,
      Q => test_duty_cycle3(31),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[31]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[28]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_duty_cycle_reg[31]_i_3__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_duty_cycle_reg[31]_i_3__1_O_UNCONNECTED\(3),
      O(2) => \duty_cycle_reg[31]_i_3__1_n_5\,
      O(1) => \duty_cycle_reg[31]_i_3__1_n_6\,
      O(0) => \duty_cycle_reg[31]_i_3__1_n_7\,
      S(3) => '0',
      S(2 downto 0) => test_duty_cycle3(31 downto 29)
    );
\duty_cycle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[4]_i_1__1_n_5\,
      Q => test_duty_cycle3(3),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[4]_i_1__1_n_4\,
      Q => test_duty_cycle3(4),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \duty_cycle_reg[4]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[4]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => test_duty_cycle3(0),
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[4]_i_1__1_n_4\,
      O(2) => \duty_cycle_reg[4]_i_1__1_n_5\,
      O(1) => \duty_cycle_reg[4]_i_1__1_n_6\,
      O(0) => \duty_cycle_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => test_duty_cycle3(4 downto 1)
    );
\duty_cycle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[8]_i_1__1_n_7\,
      Q => test_duty_cycle3(5),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[8]_i_1__1_n_6\,
      Q => test_duty_cycle3(6),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[8]_i_1__1_n_5\,
      Q => test_duty_cycle3(7),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[8]_i_1__1_n_4\,
      Q => test_duty_cycle3(8),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\duty_cycle_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[4]_i_1__1_n_0\,
      CO(3) => \duty_cycle_reg[8]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[8]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[8]_i_1__1_n_4\,
      O(2) => \duty_cycle_reg[8]_i_1__1_n_5\,
      O(1) => \duty_cycle_reg[8]_i_1__1_n_6\,
      O(0) => \duty_cycle_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => test_duty_cycle3(8 downto 5)
    );
\duty_cycle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__1_n_0\,
      D => \duty_cycle_reg[12]_i_1__1_n_7\,
      Q => test_duty_cycle3(9),
      R => \duty_cycle[31]_i_1__1_n_0\
    );
\test_count[0]_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_count_reg(0),
      O => \test_count[0]_i_2__7_n_0\
    );
\test_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__1_n_7\,
      Q => test_count_reg(0),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \test_count_reg[0]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[0]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \test_count_reg[0]_i_1__1_n_4\,
      O(2) => \test_count_reg[0]_i_1__1_n_5\,
      O(1) => \test_count_reg[0]_i_1__1_n_6\,
      O(0) => \test_count_reg[0]_i_1__1_n_7\,
      S(3 downto 1) => test_count_reg(3 downto 1),
      S(0) => \test_count[0]_i_2__7_n_0\
    );
\test_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__1_n_5\,
      Q => test_count_reg(10),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__1_n_4\,
      Q => test_count_reg(11),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__1_n_7\,
      Q => test_count_reg(12),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[8]_i_1__1_n_0\,
      CO(3) => \test_count_reg[12]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[12]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[12]_i_1__1_n_4\,
      O(2) => \test_count_reg[12]_i_1__1_n_5\,
      O(1) => \test_count_reg[12]_i_1__1_n_6\,
      O(0) => \test_count_reg[12]_i_1__1_n_7\,
      S(3 downto 0) => test_count_reg(15 downto 12)
    );
\test_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__1_n_6\,
      Q => test_count_reg(13),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__1_n_5\,
      Q => test_count_reg(14),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__1_n_4\,
      Q => test_count_reg(15),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__1_n_7\,
      Q => test_count_reg(16),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[12]_i_1__1_n_0\,
      CO(3) => \test_count_reg[16]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[16]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[16]_i_1__1_n_4\,
      O(2) => \test_count_reg[16]_i_1__1_n_5\,
      O(1) => \test_count_reg[16]_i_1__1_n_6\,
      O(0) => \test_count_reg[16]_i_1__1_n_7\,
      S(3 downto 0) => test_count_reg(19 downto 16)
    );
\test_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__1_n_6\,
      Q => test_count_reg(17),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__1_n_5\,
      Q => test_count_reg(18),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__1_n_4\,
      Q => test_count_reg(19),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__1_n_6\,
      Q => test_count_reg(1),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__1_n_7\,
      Q => test_count_reg(20),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[16]_i_1__1_n_0\,
      CO(3) => \test_count_reg[20]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[20]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[20]_i_1__1_n_4\,
      O(2) => \test_count_reg[20]_i_1__1_n_5\,
      O(1) => \test_count_reg[20]_i_1__1_n_6\,
      O(0) => \test_count_reg[20]_i_1__1_n_7\,
      S(3 downto 0) => test_count_reg(23 downto 20)
    );
\test_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__1_n_6\,
      Q => test_count_reg(21),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__1_n_5\,
      Q => test_count_reg(22),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__1_n_4\,
      Q => test_count_reg(23),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__1_n_7\,
      Q => test_count_reg(24),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[20]_i_1__1_n_0\,
      CO(3) => \test_count_reg[24]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[24]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[24]_i_1__1_n_4\,
      O(2) => \test_count_reg[24]_i_1__1_n_5\,
      O(1) => \test_count_reg[24]_i_1__1_n_6\,
      O(0) => \test_count_reg[24]_i_1__1_n_7\,
      S(3 downto 0) => test_count_reg(27 downto 24)
    );
\test_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__1_n_6\,
      Q => test_count_reg(25),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__1_n_5\,
      Q => test_count_reg(26),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__1_n_4\,
      Q => test_count_reg(27),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__1_n_7\,
      Q => test_count_reg(28),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[24]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_test_count_reg[28]_i_1__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[28]_i_1__1_n_4\,
      O(2) => \test_count_reg[28]_i_1__1_n_5\,
      O(1) => \test_count_reg[28]_i_1__1_n_6\,
      O(0) => \test_count_reg[28]_i_1__1_n_7\,
      S(3 downto 0) => test_count_reg(31 downto 28)
    );
\test_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__1_n_6\,
      Q => test_count_reg(29),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__1_n_5\,
      Q => test_count_reg(2),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__1_n_5\,
      Q => test_count_reg(30),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__1_n_4\,
      Q => test_count_reg(31),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__1_n_4\,
      Q => test_count_reg(3),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__1_n_7\,
      Q => test_count_reg(4),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[0]_i_1__1_n_0\,
      CO(3) => \test_count_reg[4]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[4]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[4]_i_1__1_n_4\,
      O(2) => \test_count_reg[4]_i_1__1_n_5\,
      O(1) => \test_count_reg[4]_i_1__1_n_6\,
      O(0) => \test_count_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => test_count_reg(7 downto 4)
    );
\test_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__1_n_6\,
      Q => test_count_reg(5),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__1_n_5\,
      Q => test_count_reg(6),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__1_n_4\,
      Q => test_count_reg(7),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__1_n_7\,
      Q => test_count_reg(8),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
\test_count_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[4]_i_1__1_n_0\,
      CO(3) => \test_count_reg[8]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[8]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[8]_i_1__1_n_4\,
      O(2) => \test_count_reg[8]_i_1__1_n_5\,
      O(1) => \test_count_reg[8]_i_1__1_n_6\,
      O(0) => \test_count_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => test_count_reg(11 downto 8)
    );
\test_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__1_n_6\,
      Q => test_count_reg(9),
      R => \duty_cycle[31]_i_2__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Test_Counter_9 is
  port (
    LED_OBUF : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \duty_cycle_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LED[12]\ : in STD_LOGIC;
    LED_on0_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED_on0_carry_0 : in STD_LOGIC;
    \LED_on0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED_on0_carry__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Test_Counter_9 : entity is "Test_Counter";
end Test_Counter_9;

architecture STRUCTURE of Test_Counter_9 is
  signal \LED_OBUF[12]_inst_i_2_n_0\ : STD_LOGIC;
  signal \LED_OBUF[12]_inst_i_3_n_0\ : STD_LOGIC;
  signal \LED_OBUF[12]_inst_i_4_n_0\ : STD_LOGIC;
  signal \LED_OBUF[12]_inst_i_5_n_0\ : STD_LOGIC;
  signal \LED_OBUF[12]_inst_i_6_n_0\ : STD_LOGIC;
  signal \duty_cycle[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_10__2_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_11__2_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_12__2_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_13__2_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_14__2_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_15__2_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_16__2_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_17__2_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_18__2_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_19__2_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_6__2_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_7__2_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_8__2_n_0\ : STD_LOGIC;
  signal \duty_cycle[31]_i_9__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__2_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__2_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[31]_i_3__2_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \duty_cycle_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \test_count[0]_i_2__0_n_0\ : STD_LOGIC;
  signal test_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \test_count_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__2_n_6\ : STD_LOGIC;
  signal \test_count_reg[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \test_count_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \test_count_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \test_count_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \test_count_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \test_count_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \test_count_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \test_count_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal test_duty_cycle4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_duty_cycle_reg[12]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[16]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[20]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[24]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[28]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_duty_cycle_reg[31]_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_duty_cycle_reg[4]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_duty_cycle_reg[8]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[0]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[12]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[16]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[20]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[24]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[28]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_test_count_reg[4]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_test_count_reg[8]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \duty_cycle_reg[12]_i_1__2\ : label is 35;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \duty_cycle_reg[12]_i_1__2\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[16]_i_1__2\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[16]_i_1__2\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[20]_i_1__2\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[20]_i_1__2\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[24]_i_1__2\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[24]_i_1__2\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[28]_i_1__2\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[28]_i_1__2\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[31]_i_3__2\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[31]_i_3__2\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[4]_i_1__2\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[4]_i_1__2\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \duty_cycle_reg[8]_i_1__2\ : label is 35;
  attribute OPT_MODIFIED of \duty_cycle_reg[8]_i_1__2\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[0]_i_1__2\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[0]_i_1__2\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[12]_i_1__2\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[12]_i_1__2\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[16]_i_1__2\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[16]_i_1__2\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[20]_i_1__2\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[20]_i_1__2\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[24]_i_1__2\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[24]_i_1__2\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[28]_i_1__2\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[28]_i_1__2\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[4]_i_1__2\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[4]_i_1__2\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \test_count_reg[8]_i_1__2\ : label is 11;
  attribute OPT_MODIFIED of \test_count_reg[8]_i_1__2\ : label is "SWEEP";
begin
\LED_OBUF[12]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => \LED_OBUF[12]_inst_i_2_n_0\,
      I1 => \LED_OBUF[12]_inst_i_3_n_0\,
      I2 => CO(0),
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => \LED[12]\,
      O => LED_OBUF(0)
    );
\LED_OBUF[12]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__2_n_0\,
      I1 => test_duty_cycle4(7),
      I2 => test_duty_cycle4(6),
      I3 => \LED_OBUF[12]_inst_i_4_n_0\,
      I4 => \LED_OBUF[12]_inst_i_5_n_0\,
      I5 => \duty_cycle[31]_i_7__2_n_0\,
      O => \LED_OBUF[12]_inst_i_2_n_0\
    );
\LED_OBUF[12]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle4(5),
      I1 => test_duty_cycle4(4),
      I2 => test_duty_cycle4(3),
      I3 => test_duty_cycle4(2),
      I4 => test_duty_cycle4(0),
      I5 => test_duty_cycle4(1),
      O => \LED_OBUF[12]_inst_i_3_n_0\
    );
\LED_OBUF[12]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_13__2_n_0\,
      I1 => test_duty_cycle4(30),
      I2 => test_duty_cycle4(31),
      I3 => test_duty_cycle4(23),
      I4 => test_duty_cycle4(20),
      I5 => test_duty_cycle4(21),
      O => \LED_OBUF[12]_inst_i_4_n_0\
    );
\LED_OBUF[12]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle4(24),
      I1 => test_duty_cycle4(25),
      I2 => test_duty_cycle4(22),
      I3 => \LED_OBUF[12]_inst_i_6_n_0\,
      I4 => test_duty_cycle4(26),
      I5 => test_duty_cycle4(27),
      O => \LED_OBUF[12]_inst_i_5_n_0\
    );
\LED_OBUF[12]_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle4(28),
      I1 => test_duty_cycle4(29),
      O => \LED_OBUF[12]_inst_i_6_n_0\
    );
\LED_on0_carry__0_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(2),
      I1 => test_duty_cycle4(14),
      I2 => test_duty_cycle4(15),
      I3 => \LED_on0_carry__1\(1),
      O => \count_reg[15]\(3)
    );
\LED_on0_carry__0_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1\(0),
      I1 => test_duty_cycle4(12),
      I2 => test_duty_cycle4(13),
      I3 => \LED_on0_carry__0_0\(3),
      O => \count_reg[15]\(2)
    );
\LED_on0_carry__0_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(2),
      I1 => test_duty_cycle4(10),
      I2 => test_duty_cycle4(11),
      I3 => \LED_on0_carry__0_0\(1),
      O => \count_reg[15]\(1)
    );
\LED_on0_carry__0_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__0_0\(0),
      I1 => test_duty_cycle4(8),
      I2 => test_duty_cycle4(9),
      I3 => \LED_on0_carry__0\(3),
      O => \count_reg[15]\(0)
    );
\LED_on0_carry__0_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle4(15),
      I1 => test_duty_cycle4(14),
      I2 => \LED_on0_carry__1\(2),
      I3 => \LED_on0_carry__1\(1),
      O => \duty_cycle_reg[15]_0\(3)
    );
\LED_on0_carry__0_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle4(13),
      I1 => test_duty_cycle4(12),
      I2 => \LED_on0_carry__1\(0),
      I3 => \LED_on0_carry__0_0\(3),
      O => \duty_cycle_reg[15]_0\(2)
    );
\LED_on0_carry__0_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle4(11),
      I1 => test_duty_cycle4(10),
      I2 => \LED_on0_carry__0_0\(2),
      I3 => \LED_on0_carry__0_0\(1),
      O => \duty_cycle_reg[15]_0\(1)
    );
\LED_on0_carry__0_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle4(9),
      I1 => test_duty_cycle4(8),
      I2 => \LED_on0_carry__0_0\(0),
      I3 => \LED_on0_carry__0\(3),
      O => \duty_cycle_reg[15]_0\(0)
    );
\LED_on0_carry__1_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(2),
      I1 => test_duty_cycle4(22),
      I2 => test_duty_cycle4(23),
      I3 => \LED_on0_carry__2\(1),
      O => \count_reg[23]\(3)
    );
\LED_on0_carry__1_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2\(0),
      I1 => test_duty_cycle4(20),
      I2 => test_duty_cycle4(21),
      I3 => \LED_on0_carry__1_0\(3),
      O => \count_reg[23]\(2)
    );
\LED_on0_carry__1_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(2),
      I1 => test_duty_cycle4(18),
      I2 => test_duty_cycle4(19),
      I3 => \LED_on0_carry__1_0\(1),
      O => \count_reg[23]\(1)
    );
\LED_on0_carry__1_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__1_0\(0),
      I1 => test_duty_cycle4(16),
      I2 => test_duty_cycle4(17),
      I3 => \LED_on0_carry__1\(3),
      O => \count_reg[23]\(0)
    );
\LED_on0_carry__1_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle4(23),
      I1 => test_duty_cycle4(22),
      I2 => \LED_on0_carry__2\(2),
      I3 => \LED_on0_carry__2\(1),
      O => \duty_cycle_reg[23]_0\(3)
    );
\LED_on0_carry__1_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle4(21),
      I1 => test_duty_cycle4(20),
      I2 => \LED_on0_carry__2\(0),
      I3 => \LED_on0_carry__1_0\(3),
      O => \duty_cycle_reg[23]_0\(2)
    );
\LED_on0_carry__1_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle4(19),
      I1 => test_duty_cycle4(18),
      I2 => \LED_on0_carry__1_0\(2),
      I3 => \LED_on0_carry__1_0\(1),
      O => \duty_cycle_reg[23]_0\(1)
    );
\LED_on0_carry__1_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle4(17),
      I1 => test_duty_cycle4(16),
      I2 => \LED_on0_carry__1_0\(0),
      I3 => \LED_on0_carry__1\(3),
      O => \duty_cycle_reg[23]_0\(0)
    );
\LED_on0_carry__2_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => test_duty_cycle4(31),
      I1 => test_duty_cycle4(30),
      I2 => \LED_on0_carry__2_1\(2),
      I3 => \LED_on0_carry__2_1\(1),
      O => \duty_cycle_reg[31]_0\(3)
    );
\LED_on0_carry__2_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(0),
      I1 => test_duty_cycle4(28),
      I2 => test_duty_cycle4(29),
      I3 => \LED_on0_carry__2_0\(3),
      O => \duty_cycle_reg[31]_0\(2)
    );
\LED_on0_carry__2_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(2),
      I1 => test_duty_cycle4(26),
      I2 => test_duty_cycle4(27),
      I3 => \LED_on0_carry__2_0\(1),
      O => \duty_cycle_reg[31]_0\(1)
    );
\LED_on0_carry__2_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \LED_on0_carry__2_0\(0),
      I1 => test_duty_cycle4(24),
      I2 => test_duty_cycle4(25),
      I3 => \LED_on0_carry__2\(3),
      O => \duty_cycle_reg[31]_0\(0)
    );
\LED_on0_carry__2_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \LED_on0_carry__2_1\(2),
      I1 => \LED_on0_carry__2_1\(1),
      I2 => test_duty_cycle4(31),
      I3 => test_duty_cycle4(30),
      O => \count_reg[31]\(3)
    );
\LED_on0_carry__2_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle4(29),
      I1 => test_duty_cycle4(28),
      I2 => \LED_on0_carry__2_1\(0),
      I3 => \LED_on0_carry__2_0\(3),
      O => \count_reg[31]\(2)
    );
\LED_on0_carry__2_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle4(27),
      I1 => test_duty_cycle4(26),
      I2 => \LED_on0_carry__2_0\(2),
      I3 => \LED_on0_carry__2_0\(1),
      O => \count_reg[31]\(1)
    );
\LED_on0_carry__2_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => test_duty_cycle4(25),
      I1 => test_duty_cycle4(24),
      I2 => \LED_on0_carry__2_0\(0),
      I3 => \LED_on0_carry__2\(3),
      O => \count_reg[31]\(0)
    );
\LED_on0_carry_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle4(6),
      I3 => test_duty_cycle4(7),
      O => DI(3)
    );
\LED_on0_carry_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle4(4),
      I3 => test_duty_cycle4(5),
      O => DI(2)
    );
\LED_on0_carry_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle4(2),
      I3 => test_duty_cycle4(3),
      O => DI(1)
    );
\LED_on0_carry_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle4(0),
      I3 => test_duty_cycle4(1),
      O => DI(0)
    );
\LED_on0_carry_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(2),
      I1 => \LED_on0_carry__0\(1),
      I2 => test_duty_cycle4(6),
      I3 => test_duty_cycle4(7),
      O => S(3)
    );
\LED_on0_carry_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \LED_on0_carry__0\(0),
      I1 => LED_on0_carry(3),
      I2 => test_duty_cycle4(4),
      I3 => test_duty_cycle4(5),
      O => S(2)
    );
\LED_on0_carry_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(2),
      I1 => LED_on0_carry(1),
      I2 => test_duty_cycle4(2),
      I3 => test_duty_cycle4(3),
      O => S(1)
    );
\LED_on0_carry_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => LED_on0_carry(0),
      I1 => LED_on0_carry_0,
      I2 => test_duty_cycle4(0),
      I3 => test_duty_cycle4(1),
      O => S(0)
    );
\duty_cycle[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \duty_cycle[31]_i_4__2_n_0\,
      I1 => \duty_cycle[31]_i_5__2_n_0\,
      I2 => \duty_cycle[31]_i_6__2_n_0\,
      I3 => test_duty_cycle4(31),
      I4 => \duty_cycle[31]_i_7__2_n_0\,
      I5 => test_duty_cycle4(0),
      O => \duty_cycle[0]_i_1__2_n_0\
    );
\duty_cycle[31]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => test_count_reg(4),
      I1 => test_count_reg(5),
      I2 => test_count_reg(30),
      I3 => test_count_reg(31),
      I4 => \duty_cycle[31]_i_15__2_n_0\,
      O => \duty_cycle[31]_i_10__2_n_0\
    );
\duty_cycle[31]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_16__2_n_0\,
      I1 => test_count_reg(20),
      I2 => test_count_reg(19),
      I3 => test_count_reg(16),
      I4 => test_count_reg(15),
      I5 => \duty_cycle[31]_i_17__2_n_0\,
      O => \duty_cycle[31]_i_11__2_n_0\
    );
\duty_cycle[31]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle4(20),
      I1 => test_duty_cycle4(21),
      I2 => test_duty_cycle4(30),
      I3 => test_duty_cycle4(22),
      I4 => \duty_cycle[31]_i_18__2_n_0\,
      I5 => \duty_cycle[31]_i_19__2_n_0\,
      O => \duty_cycle[31]_i_12__2_n_0\
    );
\duty_cycle[31]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle4(17),
      I1 => test_duty_cycle4(16),
      I2 => test_duty_cycle4(19),
      I3 => test_duty_cycle4(18),
      O => \duty_cycle[31]_i_13__2_n_0\
    );
\duty_cycle[31]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => test_duty_cycle4(24),
      I1 => test_duty_cycle4(25),
      O => \duty_cycle[31]_i_14__2_n_0\
    );
\duty_cycle[31]_i_15__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => test_count_reg(1),
      I1 => test_count_reg(0),
      I2 => test_count_reg(3),
      I3 => test_count_reg(2),
      O => \duty_cycle[31]_i_15__2_n_0\
    );
\duty_cycle[31]_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => test_count_reg(13),
      I1 => test_count_reg(17),
      I2 => test_count_reg(14),
      I3 => test_count_reg(12),
      O => \duty_cycle[31]_i_16__2_n_0\
    );
\duty_cycle[31]_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => test_count_reg(22),
      I1 => test_count_reg(23),
      I2 => test_count_reg(18),
      I3 => test_count_reg(21),
      O => \duty_cycle[31]_i_17__2_n_0\
    );
\duty_cycle[31]_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle4(2),
      I1 => test_duty_cycle4(3),
      O => \duty_cycle[31]_i_18__2_n_0\
    );
\duty_cycle[31]_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => test_duty_cycle4(4),
      I1 => test_duty_cycle4(5),
      O => \duty_cycle[31]_i_19__2_n_0\
    );
\duty_cycle[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \duty_cycle[31]_i_2__2_n_0\,
      I1 => \duty_cycle[31]_i_4__2_n_0\,
      I2 => \duty_cycle[31]_i_5__2_n_0\,
      I3 => \duty_cycle[31]_i_6__2_n_0\,
      I4 => test_duty_cycle4(31),
      I5 => \duty_cycle[31]_i_7__2_n_0\,
      O => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle[31]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \duty_cycle[31]_i_8__2_n_0\,
      I1 => \duty_cycle[31]_i_9__2_n_0\,
      I2 => \duty_cycle[31]_i_10__2_n_0\,
      I3 => test_count_reg(7),
      I4 => test_count_reg(8),
      I5 => \duty_cycle[31]_i_11__2_n_0\,
      O => \duty_cycle[31]_i_2__2_n_0\
    );
\duty_cycle[31]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle4(9),
      I1 => test_duty_cycle4(8),
      I2 => test_duty_cycle4(11),
      I3 => test_duty_cycle4(10),
      O => \duty_cycle[31]_i_4__2_n_0\
    );
\duty_cycle[31]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle[31]_i_12__2_n_0\,
      I1 => \duty_cycle[31]_i_13__2_n_0\,
      I2 => test_duty_cycle4(1),
      I3 => test_duty_cycle4(0),
      I4 => test_duty_cycle4(7),
      I5 => test_duty_cycle4(6),
      O => \duty_cycle[31]_i_5__2_n_0\
    );
\duty_cycle[31]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => test_duty_cycle4(26),
      I1 => test_duty_cycle4(27),
      I2 => test_duty_cycle4(28),
      I3 => test_duty_cycle4(29),
      I4 => \duty_cycle[31]_i_14__2_n_0\,
      I5 => test_duty_cycle4(23),
      O => \duty_cycle[31]_i_6__2_n_0\
    );
\duty_cycle[31]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => test_duty_cycle4(13),
      I1 => test_duty_cycle4(12),
      I2 => test_duty_cycle4(15),
      I3 => test_duty_cycle4(14),
      O => \duty_cycle[31]_i_7__2_n_0\
    );
\duty_cycle[31]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => test_count_reg(26),
      I1 => test_count_reg(27),
      I2 => test_count_reg(24),
      I3 => test_count_reg(25),
      I4 => test_count_reg(29),
      I5 => test_count_reg(28),
      O => \duty_cycle[31]_i_8__2_n_0\
    );
\duty_cycle[31]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => test_count_reg(10),
      I1 => test_count_reg(9),
      I2 => test_count_reg(6),
      I3 => test_count_reg(11),
      O => \duty_cycle[31]_i_9__2_n_0\
    );
\duty_cycle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle[0]_i_1__2_n_0\,
      Q => test_duty_cycle4(0),
      R => '0'
    );
\duty_cycle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[12]_i_1__2_n_6\,
      Q => test_duty_cycle4(10),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[12]_i_1__2_n_5\,
      Q => test_duty_cycle4(11),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[12]_i_1__2_n_4\,
      Q => test_duty_cycle4(12),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[8]_i_1__2_n_0\,
      CO(3) => \duty_cycle_reg[12]_i_1__2_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[12]_i_1__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[12]_i_1__2_n_4\,
      O(2) => \duty_cycle_reg[12]_i_1__2_n_5\,
      O(1) => \duty_cycle_reg[12]_i_1__2_n_6\,
      O(0) => \duty_cycle_reg[12]_i_1__2_n_7\,
      S(3 downto 0) => test_duty_cycle4(12 downto 9)
    );
\duty_cycle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[16]_i_1__2_n_7\,
      Q => test_duty_cycle4(13),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[16]_i_1__2_n_6\,
      Q => test_duty_cycle4(14),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[16]_i_1__2_n_5\,
      Q => test_duty_cycle4(15),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[16]_i_1__2_n_4\,
      Q => test_duty_cycle4(16),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[12]_i_1__2_n_0\,
      CO(3) => \duty_cycle_reg[16]_i_1__2_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[16]_i_1__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[16]_i_1__2_n_4\,
      O(2) => \duty_cycle_reg[16]_i_1__2_n_5\,
      O(1) => \duty_cycle_reg[16]_i_1__2_n_6\,
      O(0) => \duty_cycle_reg[16]_i_1__2_n_7\,
      S(3 downto 0) => test_duty_cycle4(16 downto 13)
    );
\duty_cycle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[20]_i_1__2_n_7\,
      Q => test_duty_cycle4(17),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[20]_i_1__2_n_6\,
      Q => test_duty_cycle4(18),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[20]_i_1__2_n_5\,
      Q => test_duty_cycle4(19),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[4]_i_1__2_n_7\,
      Q => test_duty_cycle4(1),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[20]_i_1__2_n_4\,
      Q => test_duty_cycle4(20),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[16]_i_1__2_n_0\,
      CO(3) => \duty_cycle_reg[20]_i_1__2_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[20]_i_1__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[20]_i_1__2_n_4\,
      O(2) => \duty_cycle_reg[20]_i_1__2_n_5\,
      O(1) => \duty_cycle_reg[20]_i_1__2_n_6\,
      O(0) => \duty_cycle_reg[20]_i_1__2_n_7\,
      S(3 downto 0) => test_duty_cycle4(20 downto 17)
    );
\duty_cycle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[24]_i_1__2_n_7\,
      Q => test_duty_cycle4(21),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[24]_i_1__2_n_6\,
      Q => test_duty_cycle4(22),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[24]_i_1__2_n_5\,
      Q => test_duty_cycle4(23),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[24]_i_1__2_n_4\,
      Q => test_duty_cycle4(24),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[20]_i_1__2_n_0\,
      CO(3) => \duty_cycle_reg[24]_i_1__2_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[24]_i_1__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[24]_i_1__2_n_4\,
      O(2) => \duty_cycle_reg[24]_i_1__2_n_5\,
      O(1) => \duty_cycle_reg[24]_i_1__2_n_6\,
      O(0) => \duty_cycle_reg[24]_i_1__2_n_7\,
      S(3 downto 0) => test_duty_cycle4(24 downto 21)
    );
\duty_cycle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[28]_i_1__2_n_7\,
      Q => test_duty_cycle4(25),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[28]_i_1__2_n_6\,
      Q => test_duty_cycle4(26),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[28]_i_1__2_n_5\,
      Q => test_duty_cycle4(27),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[28]_i_1__2_n_4\,
      Q => test_duty_cycle4(28),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[24]_i_1__2_n_0\,
      CO(3) => \duty_cycle_reg[28]_i_1__2_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[28]_i_1__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[28]_i_1__2_n_4\,
      O(2) => \duty_cycle_reg[28]_i_1__2_n_5\,
      O(1) => \duty_cycle_reg[28]_i_1__2_n_6\,
      O(0) => \duty_cycle_reg[28]_i_1__2_n_7\,
      S(3 downto 0) => test_duty_cycle4(28 downto 25)
    );
\duty_cycle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[31]_i_3__2_n_7\,
      Q => test_duty_cycle4(29),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[4]_i_1__2_n_6\,
      Q => test_duty_cycle4(2),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[31]_i_3__2_n_6\,
      Q => test_duty_cycle4(30),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[31]_i_3__2_n_5\,
      Q => test_duty_cycle4(31),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[31]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[28]_i_1__2_n_0\,
      CO(3 downto 0) => \NLW_duty_cycle_reg[31]_i_3__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_duty_cycle_reg[31]_i_3__2_O_UNCONNECTED\(3),
      O(2) => \duty_cycle_reg[31]_i_3__2_n_5\,
      O(1) => \duty_cycle_reg[31]_i_3__2_n_6\,
      O(0) => \duty_cycle_reg[31]_i_3__2_n_7\,
      S(3) => '0',
      S(2 downto 0) => test_duty_cycle4(31 downto 29)
    );
\duty_cycle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[4]_i_1__2_n_5\,
      Q => test_duty_cycle4(3),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[4]_i_1__2_n_4\,
      Q => test_duty_cycle4(4),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \duty_cycle_reg[4]_i_1__2_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[4]_i_1__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => test_duty_cycle4(0),
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[4]_i_1__2_n_4\,
      O(2) => \duty_cycle_reg[4]_i_1__2_n_5\,
      O(1) => \duty_cycle_reg[4]_i_1__2_n_6\,
      O(0) => \duty_cycle_reg[4]_i_1__2_n_7\,
      S(3 downto 0) => test_duty_cycle4(4 downto 1)
    );
\duty_cycle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[8]_i_1__2_n_7\,
      Q => test_duty_cycle4(5),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[8]_i_1__2_n_6\,
      Q => test_duty_cycle4(6),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[8]_i_1__2_n_5\,
      Q => test_duty_cycle4(7),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[8]_i_1__2_n_4\,
      Q => test_duty_cycle4(8),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\duty_cycle_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle_reg[4]_i_1__2_n_0\,
      CO(3) => \duty_cycle_reg[8]_i_1__2_n_0\,
      CO(2 downto 0) => \NLW_duty_cycle_reg[8]_i_1__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \duty_cycle_reg[8]_i_1__2_n_4\,
      O(2) => \duty_cycle_reg[8]_i_1__2_n_5\,
      O(1) => \duty_cycle_reg[8]_i_1__2_n_6\,
      O(0) => \duty_cycle_reg[8]_i_1__2_n_7\,
      S(3 downto 0) => test_duty_cycle4(8 downto 5)
    );
\duty_cycle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \duty_cycle[31]_i_2__2_n_0\,
      D => \duty_cycle_reg[12]_i_1__2_n_7\,
      Q => test_duty_cycle4(9),
      R => \duty_cycle[31]_i_1__2_n_0\
    );
\test_count[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => test_count_reg(0),
      O => \test_count[0]_i_2__0_n_0\
    );
\test_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__2_n_7\,
      Q => test_count_reg(0),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \test_count_reg[0]_i_1__2_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[0]_i_1__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \test_count_reg[0]_i_1__2_n_4\,
      O(2) => \test_count_reg[0]_i_1__2_n_5\,
      O(1) => \test_count_reg[0]_i_1__2_n_6\,
      O(0) => \test_count_reg[0]_i_1__2_n_7\,
      S(3 downto 1) => test_count_reg(3 downto 1),
      S(0) => \test_count[0]_i_2__0_n_0\
    );
\test_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__2_n_5\,
      Q => test_count_reg(10),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__2_n_4\,
      Q => test_count_reg(11),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__2_n_7\,
      Q => test_count_reg(12),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[8]_i_1__2_n_0\,
      CO(3) => \test_count_reg[12]_i_1__2_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[12]_i_1__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[12]_i_1__2_n_4\,
      O(2) => \test_count_reg[12]_i_1__2_n_5\,
      O(1) => \test_count_reg[12]_i_1__2_n_6\,
      O(0) => \test_count_reg[12]_i_1__2_n_7\,
      S(3 downto 0) => test_count_reg(15 downto 12)
    );
\test_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__2_n_6\,
      Q => test_count_reg(13),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__2_n_5\,
      Q => test_count_reg(14),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[12]_i_1__2_n_4\,
      Q => test_count_reg(15),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__2_n_7\,
      Q => test_count_reg(16),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[12]_i_1__2_n_0\,
      CO(3) => \test_count_reg[16]_i_1__2_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[16]_i_1__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[16]_i_1__2_n_4\,
      O(2) => \test_count_reg[16]_i_1__2_n_5\,
      O(1) => \test_count_reg[16]_i_1__2_n_6\,
      O(0) => \test_count_reg[16]_i_1__2_n_7\,
      S(3 downto 0) => test_count_reg(19 downto 16)
    );
\test_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__2_n_6\,
      Q => test_count_reg(17),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__2_n_5\,
      Q => test_count_reg(18),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[16]_i_1__2_n_4\,
      Q => test_count_reg(19),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__2_n_6\,
      Q => test_count_reg(1),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__2_n_7\,
      Q => test_count_reg(20),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[16]_i_1__2_n_0\,
      CO(3) => \test_count_reg[20]_i_1__2_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[20]_i_1__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[20]_i_1__2_n_4\,
      O(2) => \test_count_reg[20]_i_1__2_n_5\,
      O(1) => \test_count_reg[20]_i_1__2_n_6\,
      O(0) => \test_count_reg[20]_i_1__2_n_7\,
      S(3 downto 0) => test_count_reg(23 downto 20)
    );
\test_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__2_n_6\,
      Q => test_count_reg(21),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__2_n_5\,
      Q => test_count_reg(22),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[20]_i_1__2_n_4\,
      Q => test_count_reg(23),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__2_n_7\,
      Q => test_count_reg(24),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[20]_i_1__2_n_0\,
      CO(3) => \test_count_reg[24]_i_1__2_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[24]_i_1__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[24]_i_1__2_n_4\,
      O(2) => \test_count_reg[24]_i_1__2_n_5\,
      O(1) => \test_count_reg[24]_i_1__2_n_6\,
      O(0) => \test_count_reg[24]_i_1__2_n_7\,
      S(3 downto 0) => test_count_reg(27 downto 24)
    );
\test_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__2_n_6\,
      Q => test_count_reg(25),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__2_n_5\,
      Q => test_count_reg(26),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[24]_i_1__2_n_4\,
      Q => test_count_reg(27),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__2_n_7\,
      Q => test_count_reg(28),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[24]_i_1__2_n_0\,
      CO(3 downto 0) => \NLW_test_count_reg[28]_i_1__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[28]_i_1__2_n_4\,
      O(2) => \test_count_reg[28]_i_1__2_n_5\,
      O(1) => \test_count_reg[28]_i_1__2_n_6\,
      O(0) => \test_count_reg[28]_i_1__2_n_7\,
      S(3 downto 0) => test_count_reg(31 downto 28)
    );
\test_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__2_n_6\,
      Q => test_count_reg(29),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__2_n_5\,
      Q => test_count_reg(2),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__2_n_5\,
      Q => test_count_reg(30),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[28]_i_1__2_n_4\,
      Q => test_count_reg(31),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[0]_i_1__2_n_4\,
      Q => test_count_reg(3),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__2_n_7\,
      Q => test_count_reg(4),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[0]_i_1__2_n_0\,
      CO(3) => \test_count_reg[4]_i_1__2_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[4]_i_1__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[4]_i_1__2_n_4\,
      O(2) => \test_count_reg[4]_i_1__2_n_5\,
      O(1) => \test_count_reg[4]_i_1__2_n_6\,
      O(0) => \test_count_reg[4]_i_1__2_n_7\,
      S(3 downto 0) => test_count_reg(7 downto 4)
    );
\test_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__2_n_6\,
      Q => test_count_reg(5),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__2_n_5\,
      Q => test_count_reg(6),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[4]_i_1__2_n_4\,
      Q => test_count_reg(7),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__2_n_7\,
      Q => test_count_reg(8),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
\test_count_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \test_count_reg[4]_i_1__2_n_0\,
      CO(3) => \test_count_reg[8]_i_1__2_n_0\,
      CO(2 downto 0) => \NLW_test_count_reg[8]_i_1__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \test_count_reg[8]_i_1__2_n_4\,
      O(2) => \test_count_reg[8]_i_1__2_n_5\,
      O(1) => \test_count_reg[8]_i_1__2_n_6\,
      O(0) => \test_count_reg[8]_i_1__2_n_7\,
      S(3 downto 0) => test_count_reg(11 downto 8)
    );
\test_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \test_count_reg[8]_i_1__2_n_6\,
      Q => test_count_reg(9),
      R => \duty_cycle[31]_i_2__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PWM_Generator is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LED_OBUF : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \count_reg[7]_0\ : out STD_LOGIC;
    \SEL[0]\ : out STD_LOGIC;
    \count_reg[6]_0\ : out STD_LOGIC;
    \count_reg[5]_0\ : out STD_LOGIC;
    \count_reg[4]_0\ : out STD_LOGIC;
    \count_reg[3]_0\ : out STD_LOGIC;
    \count_reg[2]_0\ : out STD_LOGIC;
    \count_reg[1]_0\ : out STD_LOGIC;
    \count_reg[0]_0\ : out STD_LOGIC;
    \count_reg[10]_0\ : out STD_LOGIC;
    \count_reg[11]_0\ : out STD_LOGIC;
    \count_reg[8]_0\ : out STD_LOGIC;
    \count_reg[9]_0\ : out STD_LOGIC;
    \count_reg[13]_0\ : out STD_LOGIC;
    \count_reg[12]_0\ : out STD_LOGIC;
    \count_reg[15]_0\ : out STD_LOGIC;
    \count_reg[14]_0\ : out STD_LOGIC;
    \count_reg[17]_0\ : out STD_LOGIC;
    \count_reg[16]_0\ : out STD_LOGIC;
    \count_reg[30]_0\ : out STD_LOGIC;
    \count_reg[22]_0\ : out STD_LOGIC;
    \count_reg[19]_0\ : out STD_LOGIC;
    \count_reg[18]_0\ : out STD_LOGIC;
    \count_reg[21]_0\ : out STD_LOGIC;
    \count_reg[20]_0\ : out STD_LOGIC;
    \count_reg[23]_0\ : out STD_LOGIC;
    \count_reg[25]_0\ : out STD_LOGIC;
    \count_reg[24]_0\ : out STD_LOGIC;
    \count_reg[26]_0\ : out STD_LOGIC;
    \count_reg[27]_0\ : out STD_LOGIC;
    \count_reg[28]_0\ : out STD_LOGIC;
    \count_reg[29]_0\ : out STD_LOGIC;
    \count_reg[31]_0\ : out STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    \LED0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED0_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED0_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LED0_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LED[7]\ : in STD_LOGIC;
    LED0_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED0_carry_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED_SW_IBUF : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end PWM_Generator;

architecture STRUCTURE of PWM_Generator is
  signal \LED0_carry__0_n_0\ : STD_LOGIC;
  signal \LED0_carry__1_n_0\ : STD_LOGIC;
  signal LED0_carry_i_1_n_0 : STD_LOGIC;
  signal LED0_carry_i_2_n_0 : STD_LOGIC;
  signal LED0_carry_i_3_n_0 : STD_LOGIC;
  signal LED0_carry_i_4_n_0 : STD_LOGIC;
  signal LED0_carry_n_0 : STD_LOGIC;
  signal \^sel[0]\ : STD_LOGIC;
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[31]_i_10_n_0\ : STD_LOGIC;
  signal \count[31]_i_11_n_0\ : STD_LOGIC;
  signal \count[31]_i_12_n_0\ : STD_LOGIC;
  signal \count[31]_i_1_n_0\ : STD_LOGIC;
  signal \count[31]_i_3_n_0\ : STD_LOGIC;
  signal \count[31]_i_4_n_0\ : STD_LOGIC;
  signal \count[31]_i_5_n_0\ : STD_LOGIC;
  signal \count[31]_i_6_n_0\ : STD_LOGIC;
  signal \count[31]_i_7_n_0\ : STD_LOGIC;
  signal \count[31]_i_8_n_0\ : STD_LOGIC;
  signal \count[31]_i_9_n_0\ : STD_LOGIC;
  signal \^count_reg[0]_0\ : STD_LOGIC;
  signal \^count_reg[10]_0\ : STD_LOGIC;
  signal \^count_reg[11]_0\ : STD_LOGIC;
  signal \^count_reg[12]_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \^count_reg[13]_0\ : STD_LOGIC;
  signal \^count_reg[14]_0\ : STD_LOGIC;
  signal \^count_reg[15]_0\ : STD_LOGIC;
  signal \^count_reg[16]_0\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \^count_reg[17]_0\ : STD_LOGIC;
  signal \^count_reg[18]_0\ : STD_LOGIC;
  signal \^count_reg[19]_0\ : STD_LOGIC;
  signal \^count_reg[1]_0\ : STD_LOGIC;
  signal \^count_reg[20]_0\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \^count_reg[21]_0\ : STD_LOGIC;
  signal \^count_reg[22]_0\ : STD_LOGIC;
  signal \^count_reg[23]_0\ : STD_LOGIC;
  signal \^count_reg[24]_0\ : STD_LOGIC;
  signal \count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \^count_reg[25]_0\ : STD_LOGIC;
  signal \^count_reg[26]_0\ : STD_LOGIC;
  signal \^count_reg[27]_0\ : STD_LOGIC;
  signal \^count_reg[28]_0\ : STD_LOGIC;
  signal \count_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \^count_reg[29]_0\ : STD_LOGIC;
  signal \^count_reg[2]_0\ : STD_LOGIC;
  signal \^count_reg[30]_0\ : STD_LOGIC;
  signal \^count_reg[31]_0\ : STD_LOGIC;
  signal \^count_reg[3]_0\ : STD_LOGIC;
  signal \^count_reg[4]_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \^count_reg[5]_0\ : STD_LOGIC;
  signal \^count_reg[6]_0\ : STD_LOGIC;
  signal \^count_reg[7]_0\ : STD_LOGIC;
  signal \^count_reg[8]_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \^count_reg[9]_0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal data0_0 : STD_LOGIC;
  signal data0_1 : STD_LOGIC;
  signal data0_10 : STD_LOGIC;
  signal data0_11 : STD_LOGIC;
  signal data0_12 : STD_LOGIC;
  signal data0_13 : STD_LOGIC;
  signal data0_14 : STD_LOGIC;
  signal data0_15 : STD_LOGIC;
  signal data0_2 : STD_LOGIC;
  signal data0_3 : STD_LOGIC;
  signal data0_4 : STD_LOGIC;
  signal data0_5 : STD_LOGIC;
  signal data0_6 : STD_LOGIC;
  signal data0_7 : STD_LOGIC;
  signal data0_8 : STD_LOGIC;
  signal data0_9 : STD_LOGIC;
  signal label1_10_n_1 : STD_LOGIC;
  signal label1_10_n_10 : STD_LOGIC;
  signal label1_10_n_11 : STD_LOGIC;
  signal label1_10_n_12 : STD_LOGIC;
  signal label1_10_n_13 : STD_LOGIC;
  signal label1_10_n_14 : STD_LOGIC;
  signal label1_10_n_15 : STD_LOGIC;
  signal label1_10_n_16 : STD_LOGIC;
  signal label1_10_n_17 : STD_LOGIC;
  signal label1_10_n_18 : STD_LOGIC;
  signal label1_10_n_19 : STD_LOGIC;
  signal label1_10_n_2 : STD_LOGIC;
  signal label1_10_n_20 : STD_LOGIC;
  signal label1_10_n_21 : STD_LOGIC;
  signal label1_10_n_22 : STD_LOGIC;
  signal label1_10_n_23 : STD_LOGIC;
  signal label1_10_n_24 : STD_LOGIC;
  signal label1_10_n_25 : STD_LOGIC;
  signal label1_10_n_26 : STD_LOGIC;
  signal label1_10_n_27 : STD_LOGIC;
  signal label1_10_n_28 : STD_LOGIC;
  signal label1_10_n_29 : STD_LOGIC;
  signal label1_10_n_3 : STD_LOGIC;
  signal label1_10_n_30 : STD_LOGIC;
  signal label1_10_n_31 : STD_LOGIC;
  signal label1_10_n_32 : STD_LOGIC;
  signal label1_10_n_4 : STD_LOGIC;
  signal label1_10_n_5 : STD_LOGIC;
  signal label1_10_n_6 : STD_LOGIC;
  signal label1_10_n_7 : STD_LOGIC;
  signal label1_10_n_8 : STD_LOGIC;
  signal label1_10_n_9 : STD_LOGIC;
  signal label1_11_n_1 : STD_LOGIC;
  signal label1_11_n_10 : STD_LOGIC;
  signal label1_11_n_11 : STD_LOGIC;
  signal label1_11_n_12 : STD_LOGIC;
  signal label1_11_n_13 : STD_LOGIC;
  signal label1_11_n_14 : STD_LOGIC;
  signal label1_11_n_15 : STD_LOGIC;
  signal label1_11_n_16 : STD_LOGIC;
  signal label1_11_n_17 : STD_LOGIC;
  signal label1_11_n_18 : STD_LOGIC;
  signal label1_11_n_19 : STD_LOGIC;
  signal label1_11_n_2 : STD_LOGIC;
  signal label1_11_n_20 : STD_LOGIC;
  signal label1_11_n_21 : STD_LOGIC;
  signal label1_11_n_22 : STD_LOGIC;
  signal label1_11_n_23 : STD_LOGIC;
  signal label1_11_n_24 : STD_LOGIC;
  signal label1_11_n_25 : STD_LOGIC;
  signal label1_11_n_26 : STD_LOGIC;
  signal label1_11_n_27 : STD_LOGIC;
  signal label1_11_n_28 : STD_LOGIC;
  signal label1_11_n_29 : STD_LOGIC;
  signal label1_11_n_3 : STD_LOGIC;
  signal label1_11_n_30 : STD_LOGIC;
  signal label1_11_n_31 : STD_LOGIC;
  signal label1_11_n_32 : STD_LOGIC;
  signal label1_11_n_4 : STD_LOGIC;
  signal label1_11_n_5 : STD_LOGIC;
  signal label1_11_n_6 : STD_LOGIC;
  signal label1_11_n_7 : STD_LOGIC;
  signal label1_11_n_8 : STD_LOGIC;
  signal label1_11_n_9 : STD_LOGIC;
  signal label1_12_n_1 : STD_LOGIC;
  signal label1_12_n_10 : STD_LOGIC;
  signal label1_12_n_11 : STD_LOGIC;
  signal label1_12_n_12 : STD_LOGIC;
  signal label1_12_n_13 : STD_LOGIC;
  signal label1_12_n_14 : STD_LOGIC;
  signal label1_12_n_15 : STD_LOGIC;
  signal label1_12_n_16 : STD_LOGIC;
  signal label1_12_n_17 : STD_LOGIC;
  signal label1_12_n_18 : STD_LOGIC;
  signal label1_12_n_19 : STD_LOGIC;
  signal label1_12_n_2 : STD_LOGIC;
  signal label1_12_n_20 : STD_LOGIC;
  signal label1_12_n_21 : STD_LOGIC;
  signal label1_12_n_22 : STD_LOGIC;
  signal label1_12_n_23 : STD_LOGIC;
  signal label1_12_n_24 : STD_LOGIC;
  signal label1_12_n_25 : STD_LOGIC;
  signal label1_12_n_26 : STD_LOGIC;
  signal label1_12_n_27 : STD_LOGIC;
  signal label1_12_n_28 : STD_LOGIC;
  signal label1_12_n_29 : STD_LOGIC;
  signal label1_12_n_3 : STD_LOGIC;
  signal label1_12_n_30 : STD_LOGIC;
  signal label1_12_n_31 : STD_LOGIC;
  signal label1_12_n_32 : STD_LOGIC;
  signal label1_12_n_4 : STD_LOGIC;
  signal label1_12_n_5 : STD_LOGIC;
  signal label1_12_n_6 : STD_LOGIC;
  signal label1_12_n_7 : STD_LOGIC;
  signal label1_12_n_8 : STD_LOGIC;
  signal label1_12_n_9 : STD_LOGIC;
  signal label1_13_n_1 : STD_LOGIC;
  signal label1_13_n_10 : STD_LOGIC;
  signal label1_13_n_11 : STD_LOGIC;
  signal label1_13_n_12 : STD_LOGIC;
  signal label1_13_n_13 : STD_LOGIC;
  signal label1_13_n_14 : STD_LOGIC;
  signal label1_13_n_15 : STD_LOGIC;
  signal label1_13_n_16 : STD_LOGIC;
  signal label1_13_n_17 : STD_LOGIC;
  signal label1_13_n_18 : STD_LOGIC;
  signal label1_13_n_19 : STD_LOGIC;
  signal label1_13_n_2 : STD_LOGIC;
  signal label1_13_n_20 : STD_LOGIC;
  signal label1_13_n_21 : STD_LOGIC;
  signal label1_13_n_22 : STD_LOGIC;
  signal label1_13_n_23 : STD_LOGIC;
  signal label1_13_n_24 : STD_LOGIC;
  signal label1_13_n_25 : STD_LOGIC;
  signal label1_13_n_26 : STD_LOGIC;
  signal label1_13_n_27 : STD_LOGIC;
  signal label1_13_n_28 : STD_LOGIC;
  signal label1_13_n_29 : STD_LOGIC;
  signal label1_13_n_3 : STD_LOGIC;
  signal label1_13_n_30 : STD_LOGIC;
  signal label1_13_n_31 : STD_LOGIC;
  signal label1_13_n_32 : STD_LOGIC;
  signal label1_13_n_4 : STD_LOGIC;
  signal label1_13_n_5 : STD_LOGIC;
  signal label1_13_n_6 : STD_LOGIC;
  signal label1_13_n_7 : STD_LOGIC;
  signal label1_13_n_8 : STD_LOGIC;
  signal label1_13_n_9 : STD_LOGIC;
  signal label1_14_n_1 : STD_LOGIC;
  signal label1_14_n_10 : STD_LOGIC;
  signal label1_14_n_11 : STD_LOGIC;
  signal label1_14_n_12 : STD_LOGIC;
  signal label1_14_n_13 : STD_LOGIC;
  signal label1_14_n_14 : STD_LOGIC;
  signal label1_14_n_15 : STD_LOGIC;
  signal label1_14_n_16 : STD_LOGIC;
  signal label1_14_n_17 : STD_LOGIC;
  signal label1_14_n_18 : STD_LOGIC;
  signal label1_14_n_19 : STD_LOGIC;
  signal label1_14_n_2 : STD_LOGIC;
  signal label1_14_n_20 : STD_LOGIC;
  signal label1_14_n_21 : STD_LOGIC;
  signal label1_14_n_22 : STD_LOGIC;
  signal label1_14_n_23 : STD_LOGIC;
  signal label1_14_n_24 : STD_LOGIC;
  signal label1_14_n_25 : STD_LOGIC;
  signal label1_14_n_26 : STD_LOGIC;
  signal label1_14_n_27 : STD_LOGIC;
  signal label1_14_n_28 : STD_LOGIC;
  signal label1_14_n_29 : STD_LOGIC;
  signal label1_14_n_3 : STD_LOGIC;
  signal label1_14_n_30 : STD_LOGIC;
  signal label1_14_n_31 : STD_LOGIC;
  signal label1_14_n_32 : STD_LOGIC;
  signal label1_14_n_4 : STD_LOGIC;
  signal label1_14_n_5 : STD_LOGIC;
  signal label1_14_n_6 : STD_LOGIC;
  signal label1_14_n_7 : STD_LOGIC;
  signal label1_14_n_8 : STD_LOGIC;
  signal label1_14_n_9 : STD_LOGIC;
  signal label1_15_n_1 : STD_LOGIC;
  signal label1_15_n_10 : STD_LOGIC;
  signal label1_15_n_11 : STD_LOGIC;
  signal label1_15_n_12 : STD_LOGIC;
  signal label1_15_n_13 : STD_LOGIC;
  signal label1_15_n_14 : STD_LOGIC;
  signal label1_15_n_15 : STD_LOGIC;
  signal label1_15_n_16 : STD_LOGIC;
  signal label1_15_n_17 : STD_LOGIC;
  signal label1_15_n_18 : STD_LOGIC;
  signal label1_15_n_19 : STD_LOGIC;
  signal label1_15_n_2 : STD_LOGIC;
  signal label1_15_n_20 : STD_LOGIC;
  signal label1_15_n_21 : STD_LOGIC;
  signal label1_15_n_22 : STD_LOGIC;
  signal label1_15_n_23 : STD_LOGIC;
  signal label1_15_n_24 : STD_LOGIC;
  signal label1_15_n_25 : STD_LOGIC;
  signal label1_15_n_26 : STD_LOGIC;
  signal label1_15_n_27 : STD_LOGIC;
  signal label1_15_n_28 : STD_LOGIC;
  signal label1_15_n_29 : STD_LOGIC;
  signal label1_15_n_3 : STD_LOGIC;
  signal label1_15_n_30 : STD_LOGIC;
  signal label1_15_n_31 : STD_LOGIC;
  signal label1_15_n_32 : STD_LOGIC;
  signal label1_15_n_4 : STD_LOGIC;
  signal label1_15_n_5 : STD_LOGIC;
  signal label1_15_n_6 : STD_LOGIC;
  signal label1_15_n_7 : STD_LOGIC;
  signal label1_15_n_8 : STD_LOGIC;
  signal label1_15_n_9 : STD_LOGIC;
  signal label1_16_n_1 : STD_LOGIC;
  signal label1_16_n_10 : STD_LOGIC;
  signal label1_16_n_11 : STD_LOGIC;
  signal label1_16_n_12 : STD_LOGIC;
  signal label1_16_n_13 : STD_LOGIC;
  signal label1_16_n_14 : STD_LOGIC;
  signal label1_16_n_15 : STD_LOGIC;
  signal label1_16_n_16 : STD_LOGIC;
  signal label1_16_n_17 : STD_LOGIC;
  signal label1_16_n_18 : STD_LOGIC;
  signal label1_16_n_19 : STD_LOGIC;
  signal label1_16_n_2 : STD_LOGIC;
  signal label1_16_n_20 : STD_LOGIC;
  signal label1_16_n_21 : STD_LOGIC;
  signal label1_16_n_22 : STD_LOGIC;
  signal label1_16_n_23 : STD_LOGIC;
  signal label1_16_n_24 : STD_LOGIC;
  signal label1_16_n_25 : STD_LOGIC;
  signal label1_16_n_26 : STD_LOGIC;
  signal label1_16_n_27 : STD_LOGIC;
  signal label1_16_n_28 : STD_LOGIC;
  signal label1_16_n_29 : STD_LOGIC;
  signal label1_16_n_3 : STD_LOGIC;
  signal label1_16_n_30 : STD_LOGIC;
  signal label1_16_n_31 : STD_LOGIC;
  signal label1_16_n_32 : STD_LOGIC;
  signal label1_16_n_4 : STD_LOGIC;
  signal label1_16_n_5 : STD_LOGIC;
  signal label1_16_n_6 : STD_LOGIC;
  signal label1_16_n_7 : STD_LOGIC;
  signal label1_16_n_8 : STD_LOGIC;
  signal label1_16_n_9 : STD_LOGIC;
  signal label1_1_n_1 : STD_LOGIC;
  signal label1_1_n_10 : STD_LOGIC;
  signal label1_1_n_11 : STD_LOGIC;
  signal label1_1_n_12 : STD_LOGIC;
  signal label1_1_n_13 : STD_LOGIC;
  signal label1_1_n_14 : STD_LOGIC;
  signal label1_1_n_15 : STD_LOGIC;
  signal label1_1_n_16 : STD_LOGIC;
  signal label1_1_n_17 : STD_LOGIC;
  signal label1_1_n_18 : STD_LOGIC;
  signal label1_1_n_19 : STD_LOGIC;
  signal label1_1_n_2 : STD_LOGIC;
  signal label1_1_n_20 : STD_LOGIC;
  signal label1_1_n_21 : STD_LOGIC;
  signal label1_1_n_22 : STD_LOGIC;
  signal label1_1_n_23 : STD_LOGIC;
  signal label1_1_n_24 : STD_LOGIC;
  signal label1_1_n_25 : STD_LOGIC;
  signal label1_1_n_26 : STD_LOGIC;
  signal label1_1_n_27 : STD_LOGIC;
  signal label1_1_n_28 : STD_LOGIC;
  signal label1_1_n_29 : STD_LOGIC;
  signal label1_1_n_3 : STD_LOGIC;
  signal label1_1_n_30 : STD_LOGIC;
  signal label1_1_n_31 : STD_LOGIC;
  signal label1_1_n_32 : STD_LOGIC;
  signal label1_1_n_4 : STD_LOGIC;
  signal label1_1_n_5 : STD_LOGIC;
  signal label1_1_n_6 : STD_LOGIC;
  signal label1_1_n_7 : STD_LOGIC;
  signal label1_1_n_8 : STD_LOGIC;
  signal label1_1_n_9 : STD_LOGIC;
  signal label1_2_n_1 : STD_LOGIC;
  signal label1_2_n_10 : STD_LOGIC;
  signal label1_2_n_11 : STD_LOGIC;
  signal label1_2_n_12 : STD_LOGIC;
  signal label1_2_n_13 : STD_LOGIC;
  signal label1_2_n_14 : STD_LOGIC;
  signal label1_2_n_15 : STD_LOGIC;
  signal label1_2_n_16 : STD_LOGIC;
  signal label1_2_n_17 : STD_LOGIC;
  signal label1_2_n_18 : STD_LOGIC;
  signal label1_2_n_19 : STD_LOGIC;
  signal label1_2_n_2 : STD_LOGIC;
  signal label1_2_n_20 : STD_LOGIC;
  signal label1_2_n_21 : STD_LOGIC;
  signal label1_2_n_22 : STD_LOGIC;
  signal label1_2_n_23 : STD_LOGIC;
  signal label1_2_n_24 : STD_LOGIC;
  signal label1_2_n_25 : STD_LOGIC;
  signal label1_2_n_26 : STD_LOGIC;
  signal label1_2_n_27 : STD_LOGIC;
  signal label1_2_n_28 : STD_LOGIC;
  signal label1_2_n_29 : STD_LOGIC;
  signal label1_2_n_3 : STD_LOGIC;
  signal label1_2_n_30 : STD_LOGIC;
  signal label1_2_n_31 : STD_LOGIC;
  signal label1_2_n_32 : STD_LOGIC;
  signal label1_2_n_4 : STD_LOGIC;
  signal label1_2_n_5 : STD_LOGIC;
  signal label1_2_n_6 : STD_LOGIC;
  signal label1_2_n_7 : STD_LOGIC;
  signal label1_2_n_8 : STD_LOGIC;
  signal label1_2_n_9 : STD_LOGIC;
  signal label1_3_n_1 : STD_LOGIC;
  signal label1_3_n_10 : STD_LOGIC;
  signal label1_3_n_11 : STD_LOGIC;
  signal label1_3_n_12 : STD_LOGIC;
  signal label1_3_n_13 : STD_LOGIC;
  signal label1_3_n_14 : STD_LOGIC;
  signal label1_3_n_15 : STD_LOGIC;
  signal label1_3_n_16 : STD_LOGIC;
  signal label1_3_n_17 : STD_LOGIC;
  signal label1_3_n_18 : STD_LOGIC;
  signal label1_3_n_19 : STD_LOGIC;
  signal label1_3_n_2 : STD_LOGIC;
  signal label1_3_n_20 : STD_LOGIC;
  signal label1_3_n_21 : STD_LOGIC;
  signal label1_3_n_22 : STD_LOGIC;
  signal label1_3_n_23 : STD_LOGIC;
  signal label1_3_n_24 : STD_LOGIC;
  signal label1_3_n_25 : STD_LOGIC;
  signal label1_3_n_26 : STD_LOGIC;
  signal label1_3_n_27 : STD_LOGIC;
  signal label1_3_n_28 : STD_LOGIC;
  signal label1_3_n_29 : STD_LOGIC;
  signal label1_3_n_3 : STD_LOGIC;
  signal label1_3_n_30 : STD_LOGIC;
  signal label1_3_n_31 : STD_LOGIC;
  signal label1_3_n_32 : STD_LOGIC;
  signal label1_3_n_4 : STD_LOGIC;
  signal label1_3_n_5 : STD_LOGIC;
  signal label1_3_n_6 : STD_LOGIC;
  signal label1_3_n_7 : STD_LOGIC;
  signal label1_3_n_8 : STD_LOGIC;
  signal label1_3_n_9 : STD_LOGIC;
  signal label1_4_n_1 : STD_LOGIC;
  signal label1_4_n_10 : STD_LOGIC;
  signal label1_4_n_11 : STD_LOGIC;
  signal label1_4_n_12 : STD_LOGIC;
  signal label1_4_n_13 : STD_LOGIC;
  signal label1_4_n_14 : STD_LOGIC;
  signal label1_4_n_15 : STD_LOGIC;
  signal label1_4_n_16 : STD_LOGIC;
  signal label1_4_n_17 : STD_LOGIC;
  signal label1_4_n_18 : STD_LOGIC;
  signal label1_4_n_19 : STD_LOGIC;
  signal label1_4_n_2 : STD_LOGIC;
  signal label1_4_n_20 : STD_LOGIC;
  signal label1_4_n_21 : STD_LOGIC;
  signal label1_4_n_22 : STD_LOGIC;
  signal label1_4_n_23 : STD_LOGIC;
  signal label1_4_n_24 : STD_LOGIC;
  signal label1_4_n_25 : STD_LOGIC;
  signal label1_4_n_26 : STD_LOGIC;
  signal label1_4_n_27 : STD_LOGIC;
  signal label1_4_n_28 : STD_LOGIC;
  signal label1_4_n_29 : STD_LOGIC;
  signal label1_4_n_3 : STD_LOGIC;
  signal label1_4_n_30 : STD_LOGIC;
  signal label1_4_n_31 : STD_LOGIC;
  signal label1_4_n_32 : STD_LOGIC;
  signal label1_4_n_4 : STD_LOGIC;
  signal label1_4_n_5 : STD_LOGIC;
  signal label1_4_n_6 : STD_LOGIC;
  signal label1_4_n_7 : STD_LOGIC;
  signal label1_4_n_8 : STD_LOGIC;
  signal label1_4_n_9 : STD_LOGIC;
  signal label1_5_n_1 : STD_LOGIC;
  signal label1_5_n_10 : STD_LOGIC;
  signal label1_5_n_11 : STD_LOGIC;
  signal label1_5_n_12 : STD_LOGIC;
  signal label1_5_n_13 : STD_LOGIC;
  signal label1_5_n_14 : STD_LOGIC;
  signal label1_5_n_15 : STD_LOGIC;
  signal label1_5_n_16 : STD_LOGIC;
  signal label1_5_n_17 : STD_LOGIC;
  signal label1_5_n_18 : STD_LOGIC;
  signal label1_5_n_19 : STD_LOGIC;
  signal label1_5_n_2 : STD_LOGIC;
  signal label1_5_n_20 : STD_LOGIC;
  signal label1_5_n_21 : STD_LOGIC;
  signal label1_5_n_22 : STD_LOGIC;
  signal label1_5_n_23 : STD_LOGIC;
  signal label1_5_n_24 : STD_LOGIC;
  signal label1_5_n_25 : STD_LOGIC;
  signal label1_5_n_26 : STD_LOGIC;
  signal label1_5_n_27 : STD_LOGIC;
  signal label1_5_n_28 : STD_LOGIC;
  signal label1_5_n_29 : STD_LOGIC;
  signal label1_5_n_3 : STD_LOGIC;
  signal label1_5_n_30 : STD_LOGIC;
  signal label1_5_n_31 : STD_LOGIC;
  signal label1_5_n_32 : STD_LOGIC;
  signal label1_5_n_4 : STD_LOGIC;
  signal label1_5_n_5 : STD_LOGIC;
  signal label1_5_n_6 : STD_LOGIC;
  signal label1_5_n_7 : STD_LOGIC;
  signal label1_5_n_8 : STD_LOGIC;
  signal label1_5_n_9 : STD_LOGIC;
  signal label1_6_n_1 : STD_LOGIC;
  signal label1_6_n_10 : STD_LOGIC;
  signal label1_6_n_11 : STD_LOGIC;
  signal label1_6_n_12 : STD_LOGIC;
  signal label1_6_n_13 : STD_LOGIC;
  signal label1_6_n_14 : STD_LOGIC;
  signal label1_6_n_15 : STD_LOGIC;
  signal label1_6_n_16 : STD_LOGIC;
  signal label1_6_n_17 : STD_LOGIC;
  signal label1_6_n_18 : STD_LOGIC;
  signal label1_6_n_19 : STD_LOGIC;
  signal label1_6_n_2 : STD_LOGIC;
  signal label1_6_n_20 : STD_LOGIC;
  signal label1_6_n_21 : STD_LOGIC;
  signal label1_6_n_22 : STD_LOGIC;
  signal label1_6_n_23 : STD_LOGIC;
  signal label1_6_n_24 : STD_LOGIC;
  signal label1_6_n_25 : STD_LOGIC;
  signal label1_6_n_26 : STD_LOGIC;
  signal label1_6_n_27 : STD_LOGIC;
  signal label1_6_n_28 : STD_LOGIC;
  signal label1_6_n_29 : STD_LOGIC;
  signal label1_6_n_3 : STD_LOGIC;
  signal label1_6_n_30 : STD_LOGIC;
  signal label1_6_n_31 : STD_LOGIC;
  signal label1_6_n_32 : STD_LOGIC;
  signal label1_6_n_4 : STD_LOGIC;
  signal label1_6_n_5 : STD_LOGIC;
  signal label1_6_n_6 : STD_LOGIC;
  signal label1_6_n_7 : STD_LOGIC;
  signal label1_6_n_8 : STD_LOGIC;
  signal label1_6_n_9 : STD_LOGIC;
  signal label1_7_n_1 : STD_LOGIC;
  signal label1_7_n_10 : STD_LOGIC;
  signal label1_7_n_11 : STD_LOGIC;
  signal label1_7_n_12 : STD_LOGIC;
  signal label1_7_n_13 : STD_LOGIC;
  signal label1_7_n_14 : STD_LOGIC;
  signal label1_7_n_15 : STD_LOGIC;
  signal label1_7_n_16 : STD_LOGIC;
  signal label1_7_n_17 : STD_LOGIC;
  signal label1_7_n_18 : STD_LOGIC;
  signal label1_7_n_19 : STD_LOGIC;
  signal label1_7_n_2 : STD_LOGIC;
  signal label1_7_n_20 : STD_LOGIC;
  signal label1_7_n_21 : STD_LOGIC;
  signal label1_7_n_22 : STD_LOGIC;
  signal label1_7_n_23 : STD_LOGIC;
  signal label1_7_n_24 : STD_LOGIC;
  signal label1_7_n_25 : STD_LOGIC;
  signal label1_7_n_26 : STD_LOGIC;
  signal label1_7_n_27 : STD_LOGIC;
  signal label1_7_n_28 : STD_LOGIC;
  signal label1_7_n_29 : STD_LOGIC;
  signal label1_7_n_3 : STD_LOGIC;
  signal label1_7_n_30 : STD_LOGIC;
  signal label1_7_n_31 : STD_LOGIC;
  signal label1_7_n_32 : STD_LOGIC;
  signal label1_7_n_4 : STD_LOGIC;
  signal label1_7_n_5 : STD_LOGIC;
  signal label1_7_n_6 : STD_LOGIC;
  signal label1_7_n_7 : STD_LOGIC;
  signal label1_7_n_8 : STD_LOGIC;
  signal label1_7_n_9 : STD_LOGIC;
  signal label1_8_n_1 : STD_LOGIC;
  signal label1_8_n_10 : STD_LOGIC;
  signal label1_8_n_11 : STD_LOGIC;
  signal label1_8_n_12 : STD_LOGIC;
  signal label1_8_n_13 : STD_LOGIC;
  signal label1_8_n_14 : STD_LOGIC;
  signal label1_8_n_15 : STD_LOGIC;
  signal label1_8_n_16 : STD_LOGIC;
  signal label1_8_n_17 : STD_LOGIC;
  signal label1_8_n_18 : STD_LOGIC;
  signal label1_8_n_19 : STD_LOGIC;
  signal label1_8_n_2 : STD_LOGIC;
  signal label1_8_n_20 : STD_LOGIC;
  signal label1_8_n_21 : STD_LOGIC;
  signal label1_8_n_22 : STD_LOGIC;
  signal label1_8_n_23 : STD_LOGIC;
  signal label1_8_n_24 : STD_LOGIC;
  signal label1_8_n_25 : STD_LOGIC;
  signal label1_8_n_26 : STD_LOGIC;
  signal label1_8_n_27 : STD_LOGIC;
  signal label1_8_n_28 : STD_LOGIC;
  signal label1_8_n_29 : STD_LOGIC;
  signal label1_8_n_3 : STD_LOGIC;
  signal label1_8_n_30 : STD_LOGIC;
  signal label1_8_n_31 : STD_LOGIC;
  signal label1_8_n_32 : STD_LOGIC;
  signal label1_8_n_4 : STD_LOGIC;
  signal label1_8_n_5 : STD_LOGIC;
  signal label1_8_n_6 : STD_LOGIC;
  signal label1_8_n_7 : STD_LOGIC;
  signal label1_8_n_8 : STD_LOGIC;
  signal label1_8_n_9 : STD_LOGIC;
  signal label1_9_n_1 : STD_LOGIC;
  signal label1_9_n_10 : STD_LOGIC;
  signal label1_9_n_11 : STD_LOGIC;
  signal label1_9_n_12 : STD_LOGIC;
  signal label1_9_n_13 : STD_LOGIC;
  signal label1_9_n_14 : STD_LOGIC;
  signal label1_9_n_15 : STD_LOGIC;
  signal label1_9_n_16 : STD_LOGIC;
  signal label1_9_n_17 : STD_LOGIC;
  signal label1_9_n_18 : STD_LOGIC;
  signal label1_9_n_19 : STD_LOGIC;
  signal label1_9_n_2 : STD_LOGIC;
  signal label1_9_n_20 : STD_LOGIC;
  signal label1_9_n_21 : STD_LOGIC;
  signal label1_9_n_22 : STD_LOGIC;
  signal label1_9_n_23 : STD_LOGIC;
  signal label1_9_n_24 : STD_LOGIC;
  signal label1_9_n_25 : STD_LOGIC;
  signal label1_9_n_26 : STD_LOGIC;
  signal label1_9_n_27 : STD_LOGIC;
  signal label1_9_n_28 : STD_LOGIC;
  signal label1_9_n_29 : STD_LOGIC;
  signal label1_9_n_3 : STD_LOGIC;
  signal label1_9_n_30 : STD_LOGIC;
  signal label1_9_n_31 : STD_LOGIC;
  signal label1_9_n_32 : STD_LOGIC;
  signal label1_9_n_4 : STD_LOGIC;
  signal label1_9_n_5 : STD_LOGIC;
  signal label1_9_n_6 : STD_LOGIC;
  signal label1_9_n_7 : STD_LOGIC;
  signal label1_9_n_8 : STD_LOGIC;
  signal label1_9_n_9 : STD_LOGIC;
  signal NLW_LED0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_LED0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LED0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_LED0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of LED0_carry : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of LED0_carry : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED0_carry__0\ : label is 11;
  attribute OPT_MODIFIED of \LED0_carry__0\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED0_carry__1\ : label is 11;
  attribute OPT_MODIFIED of \LED0_carry__1\ : label is "SWEEP";
  attribute COMPARATOR_THRESHOLD of \LED0_carry__2\ : label is 11;
  attribute OPT_MODIFIED of \LED0_carry__2\ : label is "SWEEP";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \count[31]_i_10\ : label is "soft_lutpair2";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[12]_i_1\ : label is 35;
  attribute OPT_MODIFIED of \count_reg[12]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \count_reg[16]_i_1\ : label is 35;
  attribute OPT_MODIFIED of \count_reg[16]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \count_reg[20]_i_1\ : label is 35;
  attribute OPT_MODIFIED of \count_reg[20]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \count_reg[24]_i_1\ : label is 35;
  attribute OPT_MODIFIED of \count_reg[24]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \count_reg[28]_i_1\ : label is 35;
  attribute OPT_MODIFIED of \count_reg[28]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \count_reg[31]_i_2\ : label is 35;
  attribute OPT_MODIFIED of \count_reg[31]_i_2\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \count_reg[4]_i_1\ : label is 35;
  attribute OPT_MODIFIED of \count_reg[4]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \count_reg[8]_i_1\ : label is 35;
  attribute OPT_MODIFIED of \count_reg[8]_i_1\ : label is "SWEEP";
begin
  \SEL[0]\ <= \^sel[0]\;
  \count_reg[0]_0\ <= \^count_reg[0]_0\;
  \count_reg[10]_0\ <= \^count_reg[10]_0\;
  \count_reg[11]_0\ <= \^count_reg[11]_0\;
  \count_reg[12]_0\ <= \^count_reg[12]_0\;
  \count_reg[13]_0\ <= \^count_reg[13]_0\;
  \count_reg[14]_0\ <= \^count_reg[14]_0\;
  \count_reg[15]_0\ <= \^count_reg[15]_0\;
  \count_reg[16]_0\ <= \^count_reg[16]_0\;
  \count_reg[17]_0\ <= \^count_reg[17]_0\;
  \count_reg[18]_0\ <= \^count_reg[18]_0\;
  \count_reg[19]_0\ <= \^count_reg[19]_0\;
  \count_reg[1]_0\ <= \^count_reg[1]_0\;
  \count_reg[20]_0\ <= \^count_reg[20]_0\;
  \count_reg[21]_0\ <= \^count_reg[21]_0\;
  \count_reg[22]_0\ <= \^count_reg[22]_0\;
  \count_reg[23]_0\ <= \^count_reg[23]_0\;
  \count_reg[24]_0\ <= \^count_reg[24]_0\;
  \count_reg[25]_0\ <= \^count_reg[25]_0\;
  \count_reg[26]_0\ <= \^count_reg[26]_0\;
  \count_reg[27]_0\ <= \^count_reg[27]_0\;
  \count_reg[28]_0\ <= \^count_reg[28]_0\;
  \count_reg[29]_0\ <= \^count_reg[29]_0\;
  \count_reg[2]_0\ <= \^count_reg[2]_0\;
  \count_reg[30]_0\ <= \^count_reg[30]_0\;
  \count_reg[31]_0\ <= \^count_reg[31]_0\;
  \count_reg[3]_0\ <= \^count_reg[3]_0\;
  \count_reg[4]_0\ <= \^count_reg[4]_0\;
  \count_reg[5]_0\ <= \^count_reg[5]_0\;
  \count_reg[6]_0\ <= \^count_reg[6]_0\;
  \count_reg[7]_0\ <= \^count_reg[7]_0\;
  \count_reg[8]_0\ <= \^count_reg[8]_0\;
  \count_reg[9]_0\ <= \^count_reg[9]_0\;
LED0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => LED0_carry_n_0,
      CO(2 downto 0) => NLW_LED0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3) => LED0_carry_i_1_n_0,
      DI(2) => LED0_carry_i_2_n_0,
      DI(1) => LED0_carry_i_3_n_0,
      DI(0) => LED0_carry_i_4_n_0,
      O(3 downto 0) => NLW_LED0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \LED0_carry__0_0\(3 downto 0)
    );
\LED0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => LED0_carry_n_0,
      CO(3) => \LED0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_LED0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED0_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED0_carry__1_1\(3 downto 0)
    );
\LED0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED0_carry__0_n_0\,
      CO(3) => \LED0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_LED0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \LED0_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_LED0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LED0_carry__2_1\(3 downto 0)
    );
\LED0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \LED0_carry__1_n_0\,
      CO(3) => CO(0),
      CO(2 downto 0) => \NLW_LED0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \NLW_LED0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
LED0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55500050DDD444D4"
    )
        port map (
      I0 => \^count_reg[7]_0\,
      I1 => LED0_carry_0(3),
      I2 => LED0_carry_1(3),
      I3 => \^sel[0]\,
      I4 => LED_SW_IBUF(3),
      I5 => \^count_reg[6]_0\,
      O => LED0_carry_i_1_n_0
    );
LED0_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => SEL_IBUF(0),
      I1 => SEL_IBUF(1),
      O => \^sel[0]\
    );
LED0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55500050DDD444D4"
    )
        port map (
      I0 => \^count_reg[5]_0\,
      I1 => LED0_carry_0(2),
      I2 => LED0_carry_1(2),
      I3 => \^sel[0]\,
      I4 => LED_SW_IBUF(2),
      I5 => \^count_reg[4]_0\,
      O => LED0_carry_i_2_n_0
    );
LED0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55500050DDD444D4"
    )
        port map (
      I0 => \^count_reg[3]_0\,
      I1 => LED0_carry_0(1),
      I2 => LED0_carry_1(1),
      I3 => \^sel[0]\,
      I4 => LED_SW_IBUF(1),
      I5 => \^count_reg[2]_0\,
      O => LED0_carry_i_3_n_0
    );
LED0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55500050DDD444D4"
    )
        port map (
      I0 => \^count_reg[1]_0\,
      I1 => LED0_carry_0(0),
      I2 => LED0_carry_1(0),
      I3 => \^sel[0]\,
      I4 => LED_SW_IBUF(0),
      I5 => \^count_reg[0]_0\,
      O => LED0_carry_i_4_n_0
    );
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg[0]_0\,
      O => \count[0]_i_1_n_0\
    );
\count[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count[31]_i_3_n_0\,
      I1 => \^count_reg[12]_0\,
      I2 => \^count_reg[13]_0\,
      I3 => \^count_reg[31]_0\,
      I4 => \count[31]_i_4_n_0\,
      I5 => \count[31]_i_5_n_0\,
      O => \count[31]_i_1_n_0\
    );
\count[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^count_reg[0]_0\,
      I1 => \^count_reg[1]_0\,
      O => \count[31]_i_10_n_0\
    );
\count[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^count_reg[20]_0\,
      I1 => \^count_reg[21]_0\,
      O => \count[31]_i_11_n_0\
    );
\count[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^count_reg[18]_0\,
      I1 => \^count_reg[19]_0\,
      O => \count[31]_i_12_n_0\
    );
\count[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^count_reg[14]_0\,
      I1 => \^count_reg[15]_0\,
      O => \count[31]_i_3_n_0\
    );
\count[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^count_reg[26]_0\,
      I1 => \^count_reg[27]_0\,
      I2 => \^count_reg[28]_0\,
      I3 => \^count_reg[29]_0\,
      I4 => \count[31]_i_6_n_0\,
      I5 => \^count_reg[23]_0\,
      O => \count[31]_i_4_n_0\
    );
\count[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^count_reg[10]_0\,
      I1 => \^count_reg[11]_0\,
      I2 => \^count_reg[8]_0\,
      I3 => \^count_reg[9]_0\,
      I4 => \count[31]_i_7_n_0\,
      I5 => \count[31]_i_8_n_0\,
      O => \count[31]_i_5_n_0\
    );
\count[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^count_reg[24]_0\,
      I1 => \^count_reg[25]_0\,
      O => \count[31]_i_6_n_0\
    );
\count[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \^count_reg[2]_0\,
      I1 => \^count_reg[3]_0\,
      I2 => \^count_reg[4]_0\,
      I3 => \^count_reg[5]_0\,
      I4 => \count[31]_i_9_n_0\,
      I5 => \count[31]_i_10_n_0\,
      O => \count[31]_i_7_n_0\
    );
\count[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^count_reg[16]_0\,
      I1 => \^count_reg[17]_0\,
      I2 => \^count_reg[30]_0\,
      I3 => \^count_reg[22]_0\,
      I4 => \count[31]_i_11_n_0\,
      I5 => \count[31]_i_12_n_0\,
      O => \count[31]_i_8_n_0\
    );
\count[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^count_reg[6]_0\,
      I1 => \^count_reg[7]_0\,
      O => \count[31]_i_9_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => \^count_reg[0]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(10),
      Q => \^count_reg[10]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(11),
      Q => \^count_reg[11]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(12),
      Q => \^count_reg[12]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \count_reg[12]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_reg[12]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \^count_reg[12]_0\,
      S(2) => \^count_reg[11]_0\,
      S(1) => \^count_reg[10]_0\,
      S(0) => \^count_reg[9]_0\
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(13),
      Q => \^count_reg[13]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(14),
      Q => \^count_reg[14]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(15),
      Q => \^count_reg[15]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(16),
      Q => \^count_reg[16]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1_n_0\,
      CO(3) => \count_reg[16]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_reg[16]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \^count_reg[16]_0\,
      S(2) => \^count_reg[15]_0\,
      S(1) => \^count_reg[14]_0\,
      S(0) => \^count_reg[13]_0\
    );
\count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(17),
      Q => \^count_reg[17]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(18),
      Q => \^count_reg[18]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(19),
      Q => \^count_reg[19]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(1),
      Q => \^count_reg[1]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(20),
      Q => \^count_reg[20]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[16]_i_1_n_0\,
      CO(3) => \count_reg[20]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_reg[20]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \^count_reg[20]_0\,
      S(2) => \^count_reg[19]_0\,
      S(1) => \^count_reg[18]_0\,
      S(0) => \^count_reg[17]_0\
    );
\count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(21),
      Q => \^count_reg[21]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(22),
      Q => \^count_reg[22]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(23),
      Q => \^count_reg[23]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(24),
      Q => \^count_reg[24]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[20]_i_1_n_0\,
      CO(3) => \count_reg[24]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_reg[24]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \^count_reg[24]_0\,
      S(2) => \^count_reg[23]_0\,
      S(1) => \^count_reg[22]_0\,
      S(0) => \^count_reg[21]_0\
    );
\count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(25),
      Q => \^count_reg[25]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(26),
      Q => \^count_reg[26]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(27),
      Q => \^count_reg[27]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(28),
      Q => \^count_reg[28]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[24]_i_1_n_0\,
      CO(3) => \count_reg[28]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_reg[28]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \^count_reg[28]_0\,
      S(2) => \^count_reg[27]_0\,
      S(1) => \^count_reg[26]_0\,
      S(0) => \^count_reg[25]_0\
    );
\count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(29),
      Q => \^count_reg[29]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(2),
      Q => \^count_reg[2]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(30),
      Q => \^count_reg[30]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(31),
      Q => \^count_reg[31]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[28]_i_1_n_0\,
      CO(3 downto 0) => \NLW_count_reg[31]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \^count_reg[31]_0\,
      S(1) => \^count_reg[30]_0\,
      S(0) => \^count_reg[29]_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(3),
      Q => \^count_reg[3]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(4),
      Q => \^count_reg[4]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_reg[4]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^count_reg[0]_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \^count_reg[4]_0\,
      S(2) => \^count_reg[3]_0\,
      S(1) => \^count_reg[2]_0\,
      S(0) => \^count_reg[1]_0\
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(5),
      Q => \^count_reg[5]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(6),
      Q => \^count_reg[6]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(7),
      Q => \^count_reg[7]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(8),
      Q => \^count_reg[8]_0\,
      R => \count[31]_i_1_n_0\
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_reg[8]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \^count_reg[8]_0\,
      S(2) => \^count_reg[7]_0\,
      S(1) => \^count_reg[6]_0\,
      S(0) => \^count_reg[5]_0\
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => data0(9),
      Q => \^count_reg[9]_0\,
      R => \count[31]_i_1_n_0\
    );
label1_1: entity work.Test_Counter
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => data0_0,
      DI(3) => label1_1_n_5,
      DI(2) => label1_1_n_6,
      DI(1) => label1_1_n_7,
      DI(0) => label1_1_n_8,
      \LED[15]\ => \LED[7]\,
      LED_OBUF(0) => LED_OBUF(15),
      LED_on0_carry(3) => \^count_reg[4]_0\,
      LED_on0_carry(2) => \^count_reg[3]_0\,
      LED_on0_carry(1) => \^count_reg[2]_0\,
      LED_on0_carry(0) => \^count_reg[1]_0\,
      LED_on0_carry_0 => \^count_reg[0]_0\,
      \LED_on0_carry__0\(3) => \^count_reg[8]_0\,
      \LED_on0_carry__0\(2) => \^count_reg[7]_0\,
      \LED_on0_carry__0\(1) => \^count_reg[6]_0\,
      \LED_on0_carry__0\(0) => \^count_reg[5]_0\,
      \LED_on0_carry__0_0\(3) => \^count_reg[12]_0\,
      \LED_on0_carry__0_0\(2) => \^count_reg[11]_0\,
      \LED_on0_carry__0_0\(1) => \^count_reg[10]_0\,
      \LED_on0_carry__0_0\(0) => \^count_reg[9]_0\,
      \LED_on0_carry__1\(3) => \^count_reg[16]_0\,
      \LED_on0_carry__1\(2) => \^count_reg[15]_0\,
      \LED_on0_carry__1\(1) => \^count_reg[14]_0\,
      \LED_on0_carry__1\(0) => \^count_reg[13]_0\,
      \LED_on0_carry__1_0\(3) => \^count_reg[20]_0\,
      \LED_on0_carry__1_0\(2) => \^count_reg[19]_0\,
      \LED_on0_carry__1_0\(1) => \^count_reg[18]_0\,
      \LED_on0_carry__1_0\(0) => \^count_reg[17]_0\,
      \LED_on0_carry__2\(3) => \^count_reg[24]_0\,
      \LED_on0_carry__2\(2) => \^count_reg[23]_0\,
      \LED_on0_carry__2\(1) => \^count_reg[22]_0\,
      \LED_on0_carry__2\(0) => \^count_reg[21]_0\,
      \LED_on0_carry__2_0\(3) => \^count_reg[28]_0\,
      \LED_on0_carry__2_0\(2) => \^count_reg[27]_0\,
      \LED_on0_carry__2_0\(1) => \^count_reg[26]_0\,
      \LED_on0_carry__2_0\(0) => \^count_reg[25]_0\,
      \LED_on0_carry__2_1\(2) => \^count_reg[31]_0\,
      \LED_on0_carry__2_1\(1) => \^count_reg[30]_0\,
      \LED_on0_carry__2_1\(0) => \^count_reg[29]_0\,
      S(3) => label1_1_n_1,
      S(2) => label1_1_n_2,
      S(1) => label1_1_n_3,
      S(0) => label1_1_n_4,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \count_reg[15]\(3) => label1_1_n_9,
      \count_reg[15]\(2) => label1_1_n_10,
      \count_reg[15]\(1) => label1_1_n_11,
      \count_reg[15]\(0) => label1_1_n_12,
      \count_reg[23]\(3) => label1_1_n_17,
      \count_reg[23]\(2) => label1_1_n_18,
      \count_reg[23]\(1) => label1_1_n_19,
      \count_reg[23]\(0) => label1_1_n_20,
      \count_reg[31]\(3) => label1_1_n_29,
      \count_reg[31]\(2) => label1_1_n_30,
      \count_reg[31]\(1) => label1_1_n_31,
      \count_reg[31]\(0) => label1_1_n_32,
      \duty_cycle_reg[15]_0\(3) => label1_1_n_13,
      \duty_cycle_reg[15]_0\(2) => label1_1_n_14,
      \duty_cycle_reg[15]_0\(1) => label1_1_n_15,
      \duty_cycle_reg[15]_0\(0) => label1_1_n_16,
      \duty_cycle_reg[23]_0\(3) => label1_1_n_21,
      \duty_cycle_reg[23]_0\(2) => label1_1_n_22,
      \duty_cycle_reg[23]_0\(1) => label1_1_n_23,
      \duty_cycle_reg[23]_0\(0) => label1_1_n_24,
      \duty_cycle_reg[31]_0\(3) => label1_1_n_25,
      \duty_cycle_reg[31]_0\(2) => label1_1_n_26,
      \duty_cycle_reg[31]_0\(1) => label1_1_n_27,
      \duty_cycle_reg[31]_0\(0) => label1_1_n_28
    );
label1_10: entity work.Test_Counter_0
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => data0_1,
      DI(3) => label1_10_n_5,
      DI(2) => label1_10_n_6,
      DI(1) => label1_10_n_7,
      DI(0) => label1_10_n_8,
      \LED[6]\ => \LED[7]\,
      LED_OBUF(0) => LED_OBUF(6),
      LED_on0_carry(3) => \^count_reg[4]_0\,
      LED_on0_carry(2) => \^count_reg[3]_0\,
      LED_on0_carry(1) => \^count_reg[2]_0\,
      LED_on0_carry(0) => \^count_reg[1]_0\,
      LED_on0_carry_0 => \^count_reg[0]_0\,
      \LED_on0_carry__0\(3) => \^count_reg[8]_0\,
      \LED_on0_carry__0\(2) => \^count_reg[7]_0\,
      \LED_on0_carry__0\(1) => \^count_reg[6]_0\,
      \LED_on0_carry__0\(0) => \^count_reg[5]_0\,
      \LED_on0_carry__0_0\(3) => \^count_reg[12]_0\,
      \LED_on0_carry__0_0\(2) => \^count_reg[11]_0\,
      \LED_on0_carry__0_0\(1) => \^count_reg[10]_0\,
      \LED_on0_carry__0_0\(0) => \^count_reg[9]_0\,
      \LED_on0_carry__1\(3) => \^count_reg[16]_0\,
      \LED_on0_carry__1\(2) => \^count_reg[15]_0\,
      \LED_on0_carry__1\(1) => \^count_reg[14]_0\,
      \LED_on0_carry__1\(0) => \^count_reg[13]_0\,
      \LED_on0_carry__1_0\(3) => \^count_reg[20]_0\,
      \LED_on0_carry__1_0\(2) => \^count_reg[19]_0\,
      \LED_on0_carry__1_0\(1) => \^count_reg[18]_0\,
      \LED_on0_carry__1_0\(0) => \^count_reg[17]_0\,
      \LED_on0_carry__2\(3) => \^count_reg[24]_0\,
      \LED_on0_carry__2\(2) => \^count_reg[23]_0\,
      \LED_on0_carry__2\(1) => \^count_reg[22]_0\,
      \LED_on0_carry__2\(0) => \^count_reg[21]_0\,
      \LED_on0_carry__2_0\(3) => \^count_reg[28]_0\,
      \LED_on0_carry__2_0\(2) => \^count_reg[27]_0\,
      \LED_on0_carry__2_0\(1) => \^count_reg[26]_0\,
      \LED_on0_carry__2_0\(0) => \^count_reg[25]_0\,
      \LED_on0_carry__2_1\(2) => \^count_reg[31]_0\,
      \LED_on0_carry__2_1\(1) => \^count_reg[30]_0\,
      \LED_on0_carry__2_1\(0) => \^count_reg[29]_0\,
      S(3) => label1_10_n_1,
      S(2) => label1_10_n_2,
      S(1) => label1_10_n_3,
      S(0) => label1_10_n_4,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \count_reg[15]\(3) => label1_10_n_13,
      \count_reg[15]\(2) => label1_10_n_14,
      \count_reg[15]\(1) => label1_10_n_15,
      \count_reg[15]\(0) => label1_10_n_16,
      \count_reg[23]\(3) => label1_10_n_21,
      \count_reg[23]\(2) => label1_10_n_22,
      \count_reg[23]\(1) => label1_10_n_23,
      \count_reg[23]\(0) => label1_10_n_24,
      \count_reg[31]\(3) => label1_10_n_25,
      \count_reg[31]\(2) => label1_10_n_26,
      \count_reg[31]\(1) => label1_10_n_27,
      \count_reg[31]\(0) => label1_10_n_28,
      \duty_cycle_reg[15]_0\(3) => label1_10_n_9,
      \duty_cycle_reg[15]_0\(2) => label1_10_n_10,
      \duty_cycle_reg[15]_0\(1) => label1_10_n_11,
      \duty_cycle_reg[15]_0\(0) => label1_10_n_12,
      \duty_cycle_reg[23]_0\(3) => label1_10_n_17,
      \duty_cycle_reg[23]_0\(2) => label1_10_n_18,
      \duty_cycle_reg[23]_0\(1) => label1_10_n_19,
      \duty_cycle_reg[23]_0\(0) => label1_10_n_20,
      \duty_cycle_reg[31]_0\(3) => label1_10_n_29,
      \duty_cycle_reg[31]_0\(2) => label1_10_n_30,
      \duty_cycle_reg[31]_0\(1) => label1_10_n_31,
      \duty_cycle_reg[31]_0\(0) => label1_10_n_32
    );
label1_11: entity work.Test_Counter_1
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => data0_2,
      DI(3) => label1_11_n_5,
      DI(2) => label1_11_n_6,
      DI(1) => label1_11_n_7,
      DI(0) => label1_11_n_8,
      \LED[5]\ => \LED[7]\,
      LED_OBUF(0) => LED_OBUF(5),
      LED_on0_carry(3) => \^count_reg[4]_0\,
      LED_on0_carry(2) => \^count_reg[3]_0\,
      LED_on0_carry(1) => \^count_reg[2]_0\,
      LED_on0_carry(0) => \^count_reg[1]_0\,
      LED_on0_carry_0 => \^count_reg[0]_0\,
      \LED_on0_carry__0\(3) => \^count_reg[8]_0\,
      \LED_on0_carry__0\(2) => \^count_reg[7]_0\,
      \LED_on0_carry__0\(1) => \^count_reg[6]_0\,
      \LED_on0_carry__0\(0) => \^count_reg[5]_0\,
      \LED_on0_carry__0_0\(3) => \^count_reg[12]_0\,
      \LED_on0_carry__0_0\(2) => \^count_reg[11]_0\,
      \LED_on0_carry__0_0\(1) => \^count_reg[10]_0\,
      \LED_on0_carry__0_0\(0) => \^count_reg[9]_0\,
      \LED_on0_carry__1\(3) => \^count_reg[16]_0\,
      \LED_on0_carry__1\(2) => \^count_reg[15]_0\,
      \LED_on0_carry__1\(1) => \^count_reg[14]_0\,
      \LED_on0_carry__1\(0) => \^count_reg[13]_0\,
      \LED_on0_carry__1_0\(3) => \^count_reg[20]_0\,
      \LED_on0_carry__1_0\(2) => \^count_reg[19]_0\,
      \LED_on0_carry__1_0\(1) => \^count_reg[18]_0\,
      \LED_on0_carry__1_0\(0) => \^count_reg[17]_0\,
      \LED_on0_carry__2\(3) => \^count_reg[24]_0\,
      \LED_on0_carry__2\(2) => \^count_reg[23]_0\,
      \LED_on0_carry__2\(1) => \^count_reg[22]_0\,
      \LED_on0_carry__2\(0) => \^count_reg[21]_0\,
      \LED_on0_carry__2_0\(3) => \^count_reg[28]_0\,
      \LED_on0_carry__2_0\(2) => \^count_reg[27]_0\,
      \LED_on0_carry__2_0\(1) => \^count_reg[26]_0\,
      \LED_on0_carry__2_0\(0) => \^count_reg[25]_0\,
      \LED_on0_carry__2_1\(2) => \^count_reg[31]_0\,
      \LED_on0_carry__2_1\(1) => \^count_reg[30]_0\,
      \LED_on0_carry__2_1\(0) => \^count_reg[29]_0\,
      S(3) => label1_11_n_1,
      S(2) => label1_11_n_2,
      S(1) => label1_11_n_3,
      S(0) => label1_11_n_4,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \count_reg[15]\(3) => label1_11_n_13,
      \count_reg[15]\(2) => label1_11_n_14,
      \count_reg[15]\(1) => label1_11_n_15,
      \count_reg[15]\(0) => label1_11_n_16,
      \count_reg[23]\(3) => label1_11_n_21,
      \count_reg[23]\(2) => label1_11_n_22,
      \count_reg[23]\(1) => label1_11_n_23,
      \count_reg[23]\(0) => label1_11_n_24,
      \count_reg[31]\(3) => label1_11_n_25,
      \count_reg[31]\(2) => label1_11_n_26,
      \count_reg[31]\(1) => label1_11_n_27,
      \count_reg[31]\(0) => label1_11_n_28,
      \duty_cycle_reg[15]_0\(3) => label1_11_n_9,
      \duty_cycle_reg[15]_0\(2) => label1_11_n_10,
      \duty_cycle_reg[15]_0\(1) => label1_11_n_11,
      \duty_cycle_reg[15]_0\(0) => label1_11_n_12,
      \duty_cycle_reg[23]_0\(3) => label1_11_n_17,
      \duty_cycle_reg[23]_0\(2) => label1_11_n_18,
      \duty_cycle_reg[23]_0\(1) => label1_11_n_19,
      \duty_cycle_reg[23]_0\(0) => label1_11_n_20,
      \duty_cycle_reg[31]_0\(3) => label1_11_n_29,
      \duty_cycle_reg[31]_0\(2) => label1_11_n_30,
      \duty_cycle_reg[31]_0\(1) => label1_11_n_31,
      \duty_cycle_reg[31]_0\(0) => label1_11_n_32
    );
label1_12: entity work.Test_Counter_2
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => data0_3,
      DI(3) => label1_12_n_5,
      DI(2) => label1_12_n_6,
      DI(1) => label1_12_n_7,
      DI(0) => label1_12_n_8,
      \LED[4]\ => \LED[7]\,
      LED_OBUF(0) => LED_OBUF(4),
      LED_on0_carry(3) => \^count_reg[4]_0\,
      LED_on0_carry(2) => \^count_reg[3]_0\,
      LED_on0_carry(1) => \^count_reg[2]_0\,
      LED_on0_carry(0) => \^count_reg[1]_0\,
      LED_on0_carry_0 => \^count_reg[0]_0\,
      \LED_on0_carry__0\(3) => \^count_reg[8]_0\,
      \LED_on0_carry__0\(2) => \^count_reg[7]_0\,
      \LED_on0_carry__0\(1) => \^count_reg[6]_0\,
      \LED_on0_carry__0\(0) => \^count_reg[5]_0\,
      \LED_on0_carry__0_0\(3) => \^count_reg[12]_0\,
      \LED_on0_carry__0_0\(2) => \^count_reg[11]_0\,
      \LED_on0_carry__0_0\(1) => \^count_reg[10]_0\,
      \LED_on0_carry__0_0\(0) => \^count_reg[9]_0\,
      \LED_on0_carry__1\(3) => \^count_reg[16]_0\,
      \LED_on0_carry__1\(2) => \^count_reg[15]_0\,
      \LED_on0_carry__1\(1) => \^count_reg[14]_0\,
      \LED_on0_carry__1\(0) => \^count_reg[13]_0\,
      \LED_on0_carry__1_0\(3) => \^count_reg[20]_0\,
      \LED_on0_carry__1_0\(2) => \^count_reg[19]_0\,
      \LED_on0_carry__1_0\(1) => \^count_reg[18]_0\,
      \LED_on0_carry__1_0\(0) => \^count_reg[17]_0\,
      \LED_on0_carry__2\(3) => \^count_reg[24]_0\,
      \LED_on0_carry__2\(2) => \^count_reg[23]_0\,
      \LED_on0_carry__2\(1) => \^count_reg[22]_0\,
      \LED_on0_carry__2\(0) => \^count_reg[21]_0\,
      \LED_on0_carry__2_0\(3) => \^count_reg[28]_0\,
      \LED_on0_carry__2_0\(2) => \^count_reg[27]_0\,
      \LED_on0_carry__2_0\(1) => \^count_reg[26]_0\,
      \LED_on0_carry__2_0\(0) => \^count_reg[25]_0\,
      \LED_on0_carry__2_1\(2) => \^count_reg[31]_0\,
      \LED_on0_carry__2_1\(1) => \^count_reg[30]_0\,
      \LED_on0_carry__2_1\(0) => \^count_reg[29]_0\,
      S(3) => label1_12_n_1,
      S(2) => label1_12_n_2,
      S(1) => label1_12_n_3,
      S(0) => label1_12_n_4,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \count_reg[15]\(3) => label1_12_n_13,
      \count_reg[15]\(2) => label1_12_n_14,
      \count_reg[15]\(1) => label1_12_n_15,
      \count_reg[15]\(0) => label1_12_n_16,
      \count_reg[23]\(3) => label1_12_n_21,
      \count_reg[23]\(2) => label1_12_n_22,
      \count_reg[23]\(1) => label1_12_n_23,
      \count_reg[23]\(0) => label1_12_n_24,
      \count_reg[31]\(3) => label1_12_n_25,
      \count_reg[31]\(2) => label1_12_n_26,
      \count_reg[31]\(1) => label1_12_n_27,
      \count_reg[31]\(0) => label1_12_n_28,
      \duty_cycle_reg[15]_0\(3) => label1_12_n_9,
      \duty_cycle_reg[15]_0\(2) => label1_12_n_10,
      \duty_cycle_reg[15]_0\(1) => label1_12_n_11,
      \duty_cycle_reg[15]_0\(0) => label1_12_n_12,
      \duty_cycle_reg[23]_0\(3) => label1_12_n_17,
      \duty_cycle_reg[23]_0\(2) => label1_12_n_18,
      \duty_cycle_reg[23]_0\(1) => label1_12_n_19,
      \duty_cycle_reg[23]_0\(0) => label1_12_n_20,
      \duty_cycle_reg[31]_0\(3) => label1_12_n_29,
      \duty_cycle_reg[31]_0\(2) => label1_12_n_30,
      \duty_cycle_reg[31]_0\(1) => label1_12_n_31,
      \duty_cycle_reg[31]_0\(0) => label1_12_n_32
    );
label1_13: entity work.Test_Counter_3
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => data0_4,
      DI(3) => label1_13_n_5,
      DI(2) => label1_13_n_6,
      DI(1) => label1_13_n_7,
      DI(0) => label1_13_n_8,
      \LED[3]\ => \LED[7]\,
      LED_OBUF(0) => LED_OBUF(3),
      LED_on0_carry(3) => \^count_reg[4]_0\,
      LED_on0_carry(2) => \^count_reg[3]_0\,
      LED_on0_carry(1) => \^count_reg[2]_0\,
      LED_on0_carry(0) => \^count_reg[1]_0\,
      LED_on0_carry_0 => \^count_reg[0]_0\,
      \LED_on0_carry__0\(3) => \^count_reg[8]_0\,
      \LED_on0_carry__0\(2) => \^count_reg[7]_0\,
      \LED_on0_carry__0\(1) => \^count_reg[6]_0\,
      \LED_on0_carry__0\(0) => \^count_reg[5]_0\,
      \LED_on0_carry__0_0\(3) => \^count_reg[12]_0\,
      \LED_on0_carry__0_0\(2) => \^count_reg[11]_0\,
      \LED_on0_carry__0_0\(1) => \^count_reg[10]_0\,
      \LED_on0_carry__0_0\(0) => \^count_reg[9]_0\,
      \LED_on0_carry__1\(3) => \^count_reg[16]_0\,
      \LED_on0_carry__1\(2) => \^count_reg[15]_0\,
      \LED_on0_carry__1\(1) => \^count_reg[14]_0\,
      \LED_on0_carry__1\(0) => \^count_reg[13]_0\,
      \LED_on0_carry__1_0\(3) => \^count_reg[20]_0\,
      \LED_on0_carry__1_0\(2) => \^count_reg[19]_0\,
      \LED_on0_carry__1_0\(1) => \^count_reg[18]_0\,
      \LED_on0_carry__1_0\(0) => \^count_reg[17]_0\,
      \LED_on0_carry__2\(3) => \^count_reg[24]_0\,
      \LED_on0_carry__2\(2) => \^count_reg[23]_0\,
      \LED_on0_carry__2\(1) => \^count_reg[22]_0\,
      \LED_on0_carry__2\(0) => \^count_reg[21]_0\,
      \LED_on0_carry__2_0\(3) => \^count_reg[28]_0\,
      \LED_on0_carry__2_0\(2) => \^count_reg[27]_0\,
      \LED_on0_carry__2_0\(1) => \^count_reg[26]_0\,
      \LED_on0_carry__2_0\(0) => \^count_reg[25]_0\,
      \LED_on0_carry__2_1\(2) => \^count_reg[31]_0\,
      \LED_on0_carry__2_1\(1) => \^count_reg[30]_0\,
      \LED_on0_carry__2_1\(0) => \^count_reg[29]_0\,
      S(3) => label1_13_n_1,
      S(2) => label1_13_n_2,
      S(1) => label1_13_n_3,
      S(0) => label1_13_n_4,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \count_reg[15]\(3) => label1_13_n_13,
      \count_reg[15]\(2) => label1_13_n_14,
      \count_reg[15]\(1) => label1_13_n_15,
      \count_reg[15]\(0) => label1_13_n_16,
      \count_reg[23]\(3) => label1_13_n_21,
      \count_reg[23]\(2) => label1_13_n_22,
      \count_reg[23]\(1) => label1_13_n_23,
      \count_reg[23]\(0) => label1_13_n_24,
      \count_reg[31]\(3) => label1_13_n_25,
      \count_reg[31]\(2) => label1_13_n_26,
      \count_reg[31]\(1) => label1_13_n_27,
      \count_reg[31]\(0) => label1_13_n_28,
      \duty_cycle_reg[15]_0\(3) => label1_13_n_9,
      \duty_cycle_reg[15]_0\(2) => label1_13_n_10,
      \duty_cycle_reg[15]_0\(1) => label1_13_n_11,
      \duty_cycle_reg[15]_0\(0) => label1_13_n_12,
      \duty_cycle_reg[23]_0\(3) => label1_13_n_17,
      \duty_cycle_reg[23]_0\(2) => label1_13_n_18,
      \duty_cycle_reg[23]_0\(1) => label1_13_n_19,
      \duty_cycle_reg[23]_0\(0) => label1_13_n_20,
      \duty_cycle_reg[31]_0\(3) => label1_13_n_29,
      \duty_cycle_reg[31]_0\(2) => label1_13_n_30,
      \duty_cycle_reg[31]_0\(1) => label1_13_n_31,
      \duty_cycle_reg[31]_0\(0) => label1_13_n_32
    );
label1_14: entity work.Test_Counter_4
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => data0_5,
      DI(3) => label1_14_n_5,
      DI(2) => label1_14_n_6,
      DI(1) => label1_14_n_7,
      DI(0) => label1_14_n_8,
      \LED[2]\ => \LED[7]\,
      LED_OBUF(0) => LED_OBUF(2),
      LED_on0_carry(3) => \^count_reg[4]_0\,
      LED_on0_carry(2) => \^count_reg[3]_0\,
      LED_on0_carry(1) => \^count_reg[2]_0\,
      LED_on0_carry(0) => \^count_reg[1]_0\,
      LED_on0_carry_0 => \^count_reg[0]_0\,
      \LED_on0_carry__0\(3) => \^count_reg[8]_0\,
      \LED_on0_carry__0\(2) => \^count_reg[7]_0\,
      \LED_on0_carry__0\(1) => \^count_reg[6]_0\,
      \LED_on0_carry__0\(0) => \^count_reg[5]_0\,
      \LED_on0_carry__0_0\(3) => \^count_reg[12]_0\,
      \LED_on0_carry__0_0\(2) => \^count_reg[11]_0\,
      \LED_on0_carry__0_0\(1) => \^count_reg[10]_0\,
      \LED_on0_carry__0_0\(0) => \^count_reg[9]_0\,
      \LED_on0_carry__1\(3) => \^count_reg[16]_0\,
      \LED_on0_carry__1\(2) => \^count_reg[15]_0\,
      \LED_on0_carry__1\(1) => \^count_reg[14]_0\,
      \LED_on0_carry__1\(0) => \^count_reg[13]_0\,
      \LED_on0_carry__1_0\(3) => \^count_reg[20]_0\,
      \LED_on0_carry__1_0\(2) => \^count_reg[19]_0\,
      \LED_on0_carry__1_0\(1) => \^count_reg[18]_0\,
      \LED_on0_carry__1_0\(0) => \^count_reg[17]_0\,
      \LED_on0_carry__2\(3) => \^count_reg[24]_0\,
      \LED_on0_carry__2\(2) => \^count_reg[23]_0\,
      \LED_on0_carry__2\(1) => \^count_reg[22]_0\,
      \LED_on0_carry__2\(0) => \^count_reg[21]_0\,
      \LED_on0_carry__2_0\(3) => \^count_reg[28]_0\,
      \LED_on0_carry__2_0\(2) => \^count_reg[27]_0\,
      \LED_on0_carry__2_0\(1) => \^count_reg[26]_0\,
      \LED_on0_carry__2_0\(0) => \^count_reg[25]_0\,
      \LED_on0_carry__2_1\(2) => \^count_reg[31]_0\,
      \LED_on0_carry__2_1\(1) => \^count_reg[30]_0\,
      \LED_on0_carry__2_1\(0) => \^count_reg[29]_0\,
      S(3) => label1_14_n_1,
      S(2) => label1_14_n_2,
      S(1) => label1_14_n_3,
      S(0) => label1_14_n_4,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \count_reg[15]\(3) => label1_14_n_13,
      \count_reg[15]\(2) => label1_14_n_14,
      \count_reg[15]\(1) => label1_14_n_15,
      \count_reg[15]\(0) => label1_14_n_16,
      \count_reg[23]\(3) => label1_14_n_21,
      \count_reg[23]\(2) => label1_14_n_22,
      \count_reg[23]\(1) => label1_14_n_23,
      \count_reg[23]\(0) => label1_14_n_24,
      \count_reg[31]\(3) => label1_14_n_25,
      \count_reg[31]\(2) => label1_14_n_26,
      \count_reg[31]\(1) => label1_14_n_27,
      \count_reg[31]\(0) => label1_14_n_28,
      \duty_cycle_reg[15]_0\(3) => label1_14_n_9,
      \duty_cycle_reg[15]_0\(2) => label1_14_n_10,
      \duty_cycle_reg[15]_0\(1) => label1_14_n_11,
      \duty_cycle_reg[15]_0\(0) => label1_14_n_12,
      \duty_cycle_reg[23]_0\(3) => label1_14_n_17,
      \duty_cycle_reg[23]_0\(2) => label1_14_n_18,
      \duty_cycle_reg[23]_0\(1) => label1_14_n_19,
      \duty_cycle_reg[23]_0\(0) => label1_14_n_20,
      \duty_cycle_reg[31]_0\(3) => label1_14_n_29,
      \duty_cycle_reg[31]_0\(2) => label1_14_n_30,
      \duty_cycle_reg[31]_0\(1) => label1_14_n_31,
      \duty_cycle_reg[31]_0\(0) => label1_14_n_32
    );
label1_15: entity work.Test_Counter_5
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => data0_6,
      DI(3) => label1_15_n_5,
      DI(2) => label1_15_n_6,
      DI(1) => label1_15_n_7,
      DI(0) => label1_15_n_8,
      \LED[1]\ => \LED[7]\,
      LED_OBUF(0) => LED_OBUF(1),
      LED_on0_carry(3) => \^count_reg[4]_0\,
      LED_on0_carry(2) => \^count_reg[3]_0\,
      LED_on0_carry(1) => \^count_reg[2]_0\,
      LED_on0_carry(0) => \^count_reg[1]_0\,
      LED_on0_carry_0 => \^count_reg[0]_0\,
      \LED_on0_carry__0\(3) => \^count_reg[8]_0\,
      \LED_on0_carry__0\(2) => \^count_reg[7]_0\,
      \LED_on0_carry__0\(1) => \^count_reg[6]_0\,
      \LED_on0_carry__0\(0) => \^count_reg[5]_0\,
      \LED_on0_carry__0_0\(3) => \^count_reg[12]_0\,
      \LED_on0_carry__0_0\(2) => \^count_reg[11]_0\,
      \LED_on0_carry__0_0\(1) => \^count_reg[10]_0\,
      \LED_on0_carry__0_0\(0) => \^count_reg[9]_0\,
      \LED_on0_carry__1\(3) => \^count_reg[16]_0\,
      \LED_on0_carry__1\(2) => \^count_reg[15]_0\,
      \LED_on0_carry__1\(1) => \^count_reg[14]_0\,
      \LED_on0_carry__1\(0) => \^count_reg[13]_0\,
      \LED_on0_carry__1_0\(3) => \^count_reg[20]_0\,
      \LED_on0_carry__1_0\(2) => \^count_reg[19]_0\,
      \LED_on0_carry__1_0\(1) => \^count_reg[18]_0\,
      \LED_on0_carry__1_0\(0) => \^count_reg[17]_0\,
      \LED_on0_carry__2\(3) => \^count_reg[24]_0\,
      \LED_on0_carry__2\(2) => \^count_reg[23]_0\,
      \LED_on0_carry__2\(1) => \^count_reg[22]_0\,
      \LED_on0_carry__2\(0) => \^count_reg[21]_0\,
      \LED_on0_carry__2_0\(3) => \^count_reg[28]_0\,
      \LED_on0_carry__2_0\(2) => \^count_reg[27]_0\,
      \LED_on0_carry__2_0\(1) => \^count_reg[26]_0\,
      \LED_on0_carry__2_0\(0) => \^count_reg[25]_0\,
      \LED_on0_carry__2_1\(2) => \^count_reg[31]_0\,
      \LED_on0_carry__2_1\(1) => \^count_reg[30]_0\,
      \LED_on0_carry__2_1\(0) => \^count_reg[29]_0\,
      S(3) => label1_15_n_1,
      S(2) => label1_15_n_2,
      S(1) => label1_15_n_3,
      S(0) => label1_15_n_4,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \count_reg[15]\(3) => label1_15_n_13,
      \count_reg[15]\(2) => label1_15_n_14,
      \count_reg[15]\(1) => label1_15_n_15,
      \count_reg[15]\(0) => label1_15_n_16,
      \count_reg[23]\(3) => label1_15_n_21,
      \count_reg[23]\(2) => label1_15_n_22,
      \count_reg[23]\(1) => label1_15_n_23,
      \count_reg[23]\(0) => label1_15_n_24,
      \count_reg[31]\(3) => label1_15_n_25,
      \count_reg[31]\(2) => label1_15_n_26,
      \count_reg[31]\(1) => label1_15_n_27,
      \count_reg[31]\(0) => label1_15_n_28,
      \duty_cycle_reg[15]_0\(3) => label1_15_n_9,
      \duty_cycle_reg[15]_0\(2) => label1_15_n_10,
      \duty_cycle_reg[15]_0\(1) => label1_15_n_11,
      \duty_cycle_reg[15]_0\(0) => label1_15_n_12,
      \duty_cycle_reg[23]_0\(3) => label1_15_n_17,
      \duty_cycle_reg[23]_0\(2) => label1_15_n_18,
      \duty_cycle_reg[23]_0\(1) => label1_15_n_19,
      \duty_cycle_reg[23]_0\(0) => label1_15_n_20,
      \duty_cycle_reg[31]_0\(3) => label1_15_n_29,
      \duty_cycle_reg[31]_0\(2) => label1_15_n_30,
      \duty_cycle_reg[31]_0\(1) => label1_15_n_31,
      \duty_cycle_reg[31]_0\(0) => label1_15_n_32
    );
label1_16: entity work.Test_Counter_6
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => data0_7,
      DI(3) => label1_16_n_5,
      DI(2) => label1_16_n_6,
      DI(1) => label1_16_n_7,
      DI(0) => label1_16_n_8,
      \LED[0]\ => \LED[7]\,
      LED_OBUF(0) => LED_OBUF(0),
      LED_on0_carry(3) => \^count_reg[4]_0\,
      LED_on0_carry(2) => \^count_reg[3]_0\,
      LED_on0_carry(1) => \^count_reg[2]_0\,
      LED_on0_carry(0) => \^count_reg[1]_0\,
      LED_on0_carry_0 => \^count_reg[0]_0\,
      \LED_on0_carry__0\(3) => \^count_reg[8]_0\,
      \LED_on0_carry__0\(2) => \^count_reg[7]_0\,
      \LED_on0_carry__0\(1) => \^count_reg[6]_0\,
      \LED_on0_carry__0\(0) => \^count_reg[5]_0\,
      \LED_on0_carry__0_0\(3) => \^count_reg[12]_0\,
      \LED_on0_carry__0_0\(2) => \^count_reg[11]_0\,
      \LED_on0_carry__0_0\(1) => \^count_reg[10]_0\,
      \LED_on0_carry__0_0\(0) => \^count_reg[9]_0\,
      \LED_on0_carry__1\(3) => \^count_reg[16]_0\,
      \LED_on0_carry__1\(2) => \^count_reg[15]_0\,
      \LED_on0_carry__1\(1) => \^count_reg[14]_0\,
      \LED_on0_carry__1\(0) => \^count_reg[13]_0\,
      \LED_on0_carry__1_0\(3) => \^count_reg[20]_0\,
      \LED_on0_carry__1_0\(2) => \^count_reg[19]_0\,
      \LED_on0_carry__1_0\(1) => \^count_reg[18]_0\,
      \LED_on0_carry__1_0\(0) => \^count_reg[17]_0\,
      \LED_on0_carry__2\(3) => \^count_reg[24]_0\,
      \LED_on0_carry__2\(2) => \^count_reg[23]_0\,
      \LED_on0_carry__2\(1) => \^count_reg[22]_0\,
      \LED_on0_carry__2\(0) => \^count_reg[21]_0\,
      \LED_on0_carry__2_0\(3) => \^count_reg[28]_0\,
      \LED_on0_carry__2_0\(2) => \^count_reg[27]_0\,
      \LED_on0_carry__2_0\(1) => \^count_reg[26]_0\,
      \LED_on0_carry__2_0\(0) => \^count_reg[25]_0\,
      \LED_on0_carry__2_1\(2) => \^count_reg[31]_0\,
      \LED_on0_carry__2_1\(1) => \^count_reg[30]_0\,
      \LED_on0_carry__2_1\(0) => \^count_reg[29]_0\,
      S(3) => label1_16_n_1,
      S(2) => label1_16_n_2,
      S(1) => label1_16_n_3,
      S(0) => label1_16_n_4,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \count_reg[15]\(3) => label1_16_n_13,
      \count_reg[15]\(2) => label1_16_n_14,
      \count_reg[15]\(1) => label1_16_n_15,
      \count_reg[15]\(0) => label1_16_n_16,
      \count_reg[23]\(3) => label1_16_n_21,
      \count_reg[23]\(2) => label1_16_n_22,
      \count_reg[23]\(1) => label1_16_n_23,
      \count_reg[23]\(0) => label1_16_n_24,
      \count_reg[31]\(3) => label1_16_n_25,
      \count_reg[31]\(2) => label1_16_n_26,
      \count_reg[31]\(1) => label1_16_n_27,
      \count_reg[31]\(0) => label1_16_n_28,
      \duty_cycle_reg[15]_0\(3) => label1_16_n_9,
      \duty_cycle_reg[15]_0\(2) => label1_16_n_10,
      \duty_cycle_reg[15]_0\(1) => label1_16_n_11,
      \duty_cycle_reg[15]_0\(0) => label1_16_n_12,
      \duty_cycle_reg[23]_0\(3) => label1_16_n_17,
      \duty_cycle_reg[23]_0\(2) => label1_16_n_18,
      \duty_cycle_reg[23]_0\(1) => label1_16_n_19,
      \duty_cycle_reg[23]_0\(0) => label1_16_n_20,
      \duty_cycle_reg[31]_0\(3) => label1_16_n_29,
      \duty_cycle_reg[31]_0\(2) => label1_16_n_30,
      \duty_cycle_reg[31]_0\(1) => label1_16_n_31,
      \duty_cycle_reg[31]_0\(0) => label1_16_n_32
    );
label1_2: entity work.Test_Counter_7
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => data0_8,
      DI(3) => label1_2_n_5,
      DI(2) => label1_2_n_6,
      DI(1) => label1_2_n_7,
      DI(0) => label1_2_n_8,
      \LED[14]\ => \LED[7]\,
      LED_OBUF(0) => LED_OBUF(14),
      LED_on0_carry(3) => \^count_reg[4]_0\,
      LED_on0_carry(2) => \^count_reg[3]_0\,
      LED_on0_carry(1) => \^count_reg[2]_0\,
      LED_on0_carry(0) => \^count_reg[1]_0\,
      LED_on0_carry_0 => \^count_reg[0]_0\,
      \LED_on0_carry__0\(3) => \^count_reg[8]_0\,
      \LED_on0_carry__0\(2) => \^count_reg[7]_0\,
      \LED_on0_carry__0\(1) => \^count_reg[6]_0\,
      \LED_on0_carry__0\(0) => \^count_reg[5]_0\,
      \LED_on0_carry__0_0\(3) => \^count_reg[12]_0\,
      \LED_on0_carry__0_0\(2) => \^count_reg[11]_0\,
      \LED_on0_carry__0_0\(1) => \^count_reg[10]_0\,
      \LED_on0_carry__0_0\(0) => \^count_reg[9]_0\,
      \LED_on0_carry__1\(3) => \^count_reg[16]_0\,
      \LED_on0_carry__1\(2) => \^count_reg[15]_0\,
      \LED_on0_carry__1\(1) => \^count_reg[14]_0\,
      \LED_on0_carry__1\(0) => \^count_reg[13]_0\,
      \LED_on0_carry__1_0\(3) => \^count_reg[20]_0\,
      \LED_on0_carry__1_0\(2) => \^count_reg[19]_0\,
      \LED_on0_carry__1_0\(1) => \^count_reg[18]_0\,
      \LED_on0_carry__1_0\(0) => \^count_reg[17]_0\,
      \LED_on0_carry__2\(3) => \^count_reg[24]_0\,
      \LED_on0_carry__2\(2) => \^count_reg[23]_0\,
      \LED_on0_carry__2\(1) => \^count_reg[22]_0\,
      \LED_on0_carry__2\(0) => \^count_reg[21]_0\,
      \LED_on0_carry__2_0\(3) => \^count_reg[28]_0\,
      \LED_on0_carry__2_0\(2) => \^count_reg[27]_0\,
      \LED_on0_carry__2_0\(1) => \^count_reg[26]_0\,
      \LED_on0_carry__2_0\(0) => \^count_reg[25]_0\,
      \LED_on0_carry__2_1\(2) => \^count_reg[31]_0\,
      \LED_on0_carry__2_1\(1) => \^count_reg[30]_0\,
      \LED_on0_carry__2_1\(0) => \^count_reg[29]_0\,
      S(3) => label1_2_n_1,
      S(2) => label1_2_n_2,
      S(1) => label1_2_n_3,
      S(0) => label1_2_n_4,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \count_reg[15]\(3) => label1_2_n_13,
      \count_reg[15]\(2) => label1_2_n_14,
      \count_reg[15]\(1) => label1_2_n_15,
      \count_reg[15]\(0) => label1_2_n_16,
      \count_reg[23]\(3) => label1_2_n_21,
      \count_reg[23]\(2) => label1_2_n_22,
      \count_reg[23]\(1) => label1_2_n_23,
      \count_reg[23]\(0) => label1_2_n_24,
      \count_reg[31]\(3) => label1_2_n_25,
      \count_reg[31]\(2) => label1_2_n_26,
      \count_reg[31]\(1) => label1_2_n_27,
      \count_reg[31]\(0) => label1_2_n_28,
      \duty_cycle_reg[15]_0\(3) => label1_2_n_9,
      \duty_cycle_reg[15]_0\(2) => label1_2_n_10,
      \duty_cycle_reg[15]_0\(1) => label1_2_n_11,
      \duty_cycle_reg[15]_0\(0) => label1_2_n_12,
      \duty_cycle_reg[23]_0\(3) => label1_2_n_17,
      \duty_cycle_reg[23]_0\(2) => label1_2_n_18,
      \duty_cycle_reg[23]_0\(1) => label1_2_n_19,
      \duty_cycle_reg[23]_0\(0) => label1_2_n_20,
      \duty_cycle_reg[31]_0\(3) => label1_2_n_29,
      \duty_cycle_reg[31]_0\(2) => label1_2_n_30,
      \duty_cycle_reg[31]_0\(1) => label1_2_n_31,
      \duty_cycle_reg[31]_0\(0) => label1_2_n_32
    );
label1_3: entity work.Test_Counter_8
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => data0_9,
      DI(3) => label1_3_n_5,
      DI(2) => label1_3_n_6,
      DI(1) => label1_3_n_7,
      DI(0) => label1_3_n_8,
      \LED[13]\ => \LED[7]\,
      LED_OBUF(0) => LED_OBUF(13),
      LED_on0_carry(3) => \^count_reg[4]_0\,
      LED_on0_carry(2) => \^count_reg[3]_0\,
      LED_on0_carry(1) => \^count_reg[2]_0\,
      LED_on0_carry(0) => \^count_reg[1]_0\,
      LED_on0_carry_0 => \^count_reg[0]_0\,
      \LED_on0_carry__0\(3) => \^count_reg[8]_0\,
      \LED_on0_carry__0\(2) => \^count_reg[7]_0\,
      \LED_on0_carry__0\(1) => \^count_reg[6]_0\,
      \LED_on0_carry__0\(0) => \^count_reg[5]_0\,
      \LED_on0_carry__0_0\(3) => \^count_reg[12]_0\,
      \LED_on0_carry__0_0\(2) => \^count_reg[11]_0\,
      \LED_on0_carry__0_0\(1) => \^count_reg[10]_0\,
      \LED_on0_carry__0_0\(0) => \^count_reg[9]_0\,
      \LED_on0_carry__1\(3) => \^count_reg[16]_0\,
      \LED_on0_carry__1\(2) => \^count_reg[15]_0\,
      \LED_on0_carry__1\(1) => \^count_reg[14]_0\,
      \LED_on0_carry__1\(0) => \^count_reg[13]_0\,
      \LED_on0_carry__1_0\(3) => \^count_reg[20]_0\,
      \LED_on0_carry__1_0\(2) => \^count_reg[19]_0\,
      \LED_on0_carry__1_0\(1) => \^count_reg[18]_0\,
      \LED_on0_carry__1_0\(0) => \^count_reg[17]_0\,
      \LED_on0_carry__2\(3) => \^count_reg[24]_0\,
      \LED_on0_carry__2\(2) => \^count_reg[23]_0\,
      \LED_on0_carry__2\(1) => \^count_reg[22]_0\,
      \LED_on0_carry__2\(0) => \^count_reg[21]_0\,
      \LED_on0_carry__2_0\(3) => \^count_reg[28]_0\,
      \LED_on0_carry__2_0\(2) => \^count_reg[27]_0\,
      \LED_on0_carry__2_0\(1) => \^count_reg[26]_0\,
      \LED_on0_carry__2_0\(0) => \^count_reg[25]_0\,
      \LED_on0_carry__2_1\(2) => \^count_reg[31]_0\,
      \LED_on0_carry__2_1\(1) => \^count_reg[30]_0\,
      \LED_on0_carry__2_1\(0) => \^count_reg[29]_0\,
      S(3) => label1_3_n_1,
      S(2) => label1_3_n_2,
      S(1) => label1_3_n_3,
      S(0) => label1_3_n_4,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \count_reg[15]\(3) => label1_3_n_13,
      \count_reg[15]\(2) => label1_3_n_14,
      \count_reg[15]\(1) => label1_3_n_15,
      \count_reg[15]\(0) => label1_3_n_16,
      \count_reg[23]\(3) => label1_3_n_21,
      \count_reg[23]\(2) => label1_3_n_22,
      \count_reg[23]\(1) => label1_3_n_23,
      \count_reg[23]\(0) => label1_3_n_24,
      \count_reg[31]\(3) => label1_3_n_25,
      \count_reg[31]\(2) => label1_3_n_26,
      \count_reg[31]\(1) => label1_3_n_27,
      \count_reg[31]\(0) => label1_3_n_28,
      \duty_cycle_reg[15]_0\(3) => label1_3_n_9,
      \duty_cycle_reg[15]_0\(2) => label1_3_n_10,
      \duty_cycle_reg[15]_0\(1) => label1_3_n_11,
      \duty_cycle_reg[15]_0\(0) => label1_3_n_12,
      \duty_cycle_reg[23]_0\(3) => label1_3_n_17,
      \duty_cycle_reg[23]_0\(2) => label1_3_n_18,
      \duty_cycle_reg[23]_0\(1) => label1_3_n_19,
      \duty_cycle_reg[23]_0\(0) => label1_3_n_20,
      \duty_cycle_reg[31]_0\(3) => label1_3_n_29,
      \duty_cycle_reg[31]_0\(2) => label1_3_n_30,
      \duty_cycle_reg[31]_0\(1) => label1_3_n_31,
      \duty_cycle_reg[31]_0\(0) => label1_3_n_32
    );
label1_4: entity work.Test_Counter_9
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => data0_10,
      DI(3) => label1_4_n_5,
      DI(2) => label1_4_n_6,
      DI(1) => label1_4_n_7,
      DI(0) => label1_4_n_8,
      \LED[12]\ => \LED[7]\,
      LED_OBUF(0) => LED_OBUF(12),
      LED_on0_carry(3) => \^count_reg[4]_0\,
      LED_on0_carry(2) => \^count_reg[3]_0\,
      LED_on0_carry(1) => \^count_reg[2]_0\,
      LED_on0_carry(0) => \^count_reg[1]_0\,
      LED_on0_carry_0 => \^count_reg[0]_0\,
      \LED_on0_carry__0\(3) => \^count_reg[8]_0\,
      \LED_on0_carry__0\(2) => \^count_reg[7]_0\,
      \LED_on0_carry__0\(1) => \^count_reg[6]_0\,
      \LED_on0_carry__0\(0) => \^count_reg[5]_0\,
      \LED_on0_carry__0_0\(3) => \^count_reg[12]_0\,
      \LED_on0_carry__0_0\(2) => \^count_reg[11]_0\,
      \LED_on0_carry__0_0\(1) => \^count_reg[10]_0\,
      \LED_on0_carry__0_0\(0) => \^count_reg[9]_0\,
      \LED_on0_carry__1\(3) => \^count_reg[16]_0\,
      \LED_on0_carry__1\(2) => \^count_reg[15]_0\,
      \LED_on0_carry__1\(1) => \^count_reg[14]_0\,
      \LED_on0_carry__1\(0) => \^count_reg[13]_0\,
      \LED_on0_carry__1_0\(3) => \^count_reg[20]_0\,
      \LED_on0_carry__1_0\(2) => \^count_reg[19]_0\,
      \LED_on0_carry__1_0\(1) => \^count_reg[18]_0\,
      \LED_on0_carry__1_0\(0) => \^count_reg[17]_0\,
      \LED_on0_carry__2\(3) => \^count_reg[24]_0\,
      \LED_on0_carry__2\(2) => \^count_reg[23]_0\,
      \LED_on0_carry__2\(1) => \^count_reg[22]_0\,
      \LED_on0_carry__2\(0) => \^count_reg[21]_0\,
      \LED_on0_carry__2_0\(3) => \^count_reg[28]_0\,
      \LED_on0_carry__2_0\(2) => \^count_reg[27]_0\,
      \LED_on0_carry__2_0\(1) => \^count_reg[26]_0\,
      \LED_on0_carry__2_0\(0) => \^count_reg[25]_0\,
      \LED_on0_carry__2_1\(2) => \^count_reg[31]_0\,
      \LED_on0_carry__2_1\(1) => \^count_reg[30]_0\,
      \LED_on0_carry__2_1\(0) => \^count_reg[29]_0\,
      S(3) => label1_4_n_1,
      S(2) => label1_4_n_2,
      S(1) => label1_4_n_3,
      S(0) => label1_4_n_4,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \count_reg[15]\(3) => label1_4_n_13,
      \count_reg[15]\(2) => label1_4_n_14,
      \count_reg[15]\(1) => label1_4_n_15,
      \count_reg[15]\(0) => label1_4_n_16,
      \count_reg[23]\(3) => label1_4_n_21,
      \count_reg[23]\(2) => label1_4_n_22,
      \count_reg[23]\(1) => label1_4_n_23,
      \count_reg[23]\(0) => label1_4_n_24,
      \count_reg[31]\(3) => label1_4_n_25,
      \count_reg[31]\(2) => label1_4_n_26,
      \count_reg[31]\(1) => label1_4_n_27,
      \count_reg[31]\(0) => label1_4_n_28,
      \duty_cycle_reg[15]_0\(3) => label1_4_n_9,
      \duty_cycle_reg[15]_0\(2) => label1_4_n_10,
      \duty_cycle_reg[15]_0\(1) => label1_4_n_11,
      \duty_cycle_reg[15]_0\(0) => label1_4_n_12,
      \duty_cycle_reg[23]_0\(3) => label1_4_n_17,
      \duty_cycle_reg[23]_0\(2) => label1_4_n_18,
      \duty_cycle_reg[23]_0\(1) => label1_4_n_19,
      \duty_cycle_reg[23]_0\(0) => label1_4_n_20,
      \duty_cycle_reg[31]_0\(3) => label1_4_n_29,
      \duty_cycle_reg[31]_0\(2) => label1_4_n_30,
      \duty_cycle_reg[31]_0\(1) => label1_4_n_31,
      \duty_cycle_reg[31]_0\(0) => label1_4_n_32
    );
label1_5: entity work.Test_Counter_10
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => data0_11,
      DI(3) => label1_5_n_5,
      DI(2) => label1_5_n_6,
      DI(1) => label1_5_n_7,
      DI(0) => label1_5_n_8,
      \LED[11]\ => \LED[7]\,
      LED_OBUF(0) => LED_OBUF(11),
      LED_on0_carry(3) => \^count_reg[4]_0\,
      LED_on0_carry(2) => \^count_reg[3]_0\,
      LED_on0_carry(1) => \^count_reg[2]_0\,
      LED_on0_carry(0) => \^count_reg[1]_0\,
      LED_on0_carry_0 => \^count_reg[0]_0\,
      \LED_on0_carry__0\(3) => \^count_reg[8]_0\,
      \LED_on0_carry__0\(2) => \^count_reg[7]_0\,
      \LED_on0_carry__0\(1) => \^count_reg[6]_0\,
      \LED_on0_carry__0\(0) => \^count_reg[5]_0\,
      \LED_on0_carry__0_0\(3) => \^count_reg[12]_0\,
      \LED_on0_carry__0_0\(2) => \^count_reg[11]_0\,
      \LED_on0_carry__0_0\(1) => \^count_reg[10]_0\,
      \LED_on0_carry__0_0\(0) => \^count_reg[9]_0\,
      \LED_on0_carry__1\(3) => \^count_reg[16]_0\,
      \LED_on0_carry__1\(2) => \^count_reg[15]_0\,
      \LED_on0_carry__1\(1) => \^count_reg[14]_0\,
      \LED_on0_carry__1\(0) => \^count_reg[13]_0\,
      \LED_on0_carry__1_0\(3) => \^count_reg[20]_0\,
      \LED_on0_carry__1_0\(2) => \^count_reg[19]_0\,
      \LED_on0_carry__1_0\(1) => \^count_reg[18]_0\,
      \LED_on0_carry__1_0\(0) => \^count_reg[17]_0\,
      \LED_on0_carry__2\(3) => \^count_reg[24]_0\,
      \LED_on0_carry__2\(2) => \^count_reg[23]_0\,
      \LED_on0_carry__2\(1) => \^count_reg[22]_0\,
      \LED_on0_carry__2\(0) => \^count_reg[21]_0\,
      \LED_on0_carry__2_0\(3) => \^count_reg[28]_0\,
      \LED_on0_carry__2_0\(2) => \^count_reg[27]_0\,
      \LED_on0_carry__2_0\(1) => \^count_reg[26]_0\,
      \LED_on0_carry__2_0\(0) => \^count_reg[25]_0\,
      \LED_on0_carry__2_1\(2) => \^count_reg[31]_0\,
      \LED_on0_carry__2_1\(1) => \^count_reg[30]_0\,
      \LED_on0_carry__2_1\(0) => \^count_reg[29]_0\,
      S(3) => label1_5_n_1,
      S(2) => label1_5_n_2,
      S(1) => label1_5_n_3,
      S(0) => label1_5_n_4,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \count_reg[15]\(3) => label1_5_n_13,
      \count_reg[15]\(2) => label1_5_n_14,
      \count_reg[15]\(1) => label1_5_n_15,
      \count_reg[15]\(0) => label1_5_n_16,
      \count_reg[23]\(3) => label1_5_n_21,
      \count_reg[23]\(2) => label1_5_n_22,
      \count_reg[23]\(1) => label1_5_n_23,
      \count_reg[23]\(0) => label1_5_n_24,
      \count_reg[31]\(3) => label1_5_n_25,
      \count_reg[31]\(2) => label1_5_n_26,
      \count_reg[31]\(1) => label1_5_n_27,
      \count_reg[31]\(0) => label1_5_n_28,
      \duty_cycle_reg[15]_0\(3) => label1_5_n_9,
      \duty_cycle_reg[15]_0\(2) => label1_5_n_10,
      \duty_cycle_reg[15]_0\(1) => label1_5_n_11,
      \duty_cycle_reg[15]_0\(0) => label1_5_n_12,
      \duty_cycle_reg[23]_0\(3) => label1_5_n_17,
      \duty_cycle_reg[23]_0\(2) => label1_5_n_18,
      \duty_cycle_reg[23]_0\(1) => label1_5_n_19,
      \duty_cycle_reg[23]_0\(0) => label1_5_n_20,
      \duty_cycle_reg[31]_0\(3) => label1_5_n_29,
      \duty_cycle_reg[31]_0\(2) => label1_5_n_30,
      \duty_cycle_reg[31]_0\(1) => label1_5_n_31,
      \duty_cycle_reg[31]_0\(0) => label1_5_n_32
    );
label1_6: entity work.Test_Counter_11
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => data0_12,
      DI(3) => label1_6_n_5,
      DI(2) => label1_6_n_6,
      DI(1) => label1_6_n_7,
      DI(0) => label1_6_n_8,
      \LED[10]\ => \LED[7]\,
      LED_OBUF(0) => LED_OBUF(10),
      LED_on0_carry(3) => \^count_reg[4]_0\,
      LED_on0_carry(2) => \^count_reg[3]_0\,
      LED_on0_carry(1) => \^count_reg[2]_0\,
      LED_on0_carry(0) => \^count_reg[1]_0\,
      LED_on0_carry_0 => \^count_reg[0]_0\,
      \LED_on0_carry__0\(3) => \^count_reg[8]_0\,
      \LED_on0_carry__0\(2) => \^count_reg[7]_0\,
      \LED_on0_carry__0\(1) => \^count_reg[6]_0\,
      \LED_on0_carry__0\(0) => \^count_reg[5]_0\,
      \LED_on0_carry__0_0\(3) => \^count_reg[12]_0\,
      \LED_on0_carry__0_0\(2) => \^count_reg[11]_0\,
      \LED_on0_carry__0_0\(1) => \^count_reg[10]_0\,
      \LED_on0_carry__0_0\(0) => \^count_reg[9]_0\,
      \LED_on0_carry__1\(3) => \^count_reg[16]_0\,
      \LED_on0_carry__1\(2) => \^count_reg[15]_0\,
      \LED_on0_carry__1\(1) => \^count_reg[14]_0\,
      \LED_on0_carry__1\(0) => \^count_reg[13]_0\,
      \LED_on0_carry__1_0\(3) => \^count_reg[20]_0\,
      \LED_on0_carry__1_0\(2) => \^count_reg[19]_0\,
      \LED_on0_carry__1_0\(1) => \^count_reg[18]_0\,
      \LED_on0_carry__1_0\(0) => \^count_reg[17]_0\,
      \LED_on0_carry__2\(3) => \^count_reg[24]_0\,
      \LED_on0_carry__2\(2) => \^count_reg[23]_0\,
      \LED_on0_carry__2\(1) => \^count_reg[22]_0\,
      \LED_on0_carry__2\(0) => \^count_reg[21]_0\,
      \LED_on0_carry__2_0\(3) => \^count_reg[28]_0\,
      \LED_on0_carry__2_0\(2) => \^count_reg[27]_0\,
      \LED_on0_carry__2_0\(1) => \^count_reg[26]_0\,
      \LED_on0_carry__2_0\(0) => \^count_reg[25]_0\,
      \LED_on0_carry__2_1\(2) => \^count_reg[31]_0\,
      \LED_on0_carry__2_1\(1) => \^count_reg[30]_0\,
      \LED_on0_carry__2_1\(0) => \^count_reg[29]_0\,
      S(3) => label1_6_n_1,
      S(2) => label1_6_n_2,
      S(1) => label1_6_n_3,
      S(0) => label1_6_n_4,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \count_reg[15]\(3) => label1_6_n_13,
      \count_reg[15]\(2) => label1_6_n_14,
      \count_reg[15]\(1) => label1_6_n_15,
      \count_reg[15]\(0) => label1_6_n_16,
      \count_reg[23]\(3) => label1_6_n_21,
      \count_reg[23]\(2) => label1_6_n_22,
      \count_reg[23]\(1) => label1_6_n_23,
      \count_reg[23]\(0) => label1_6_n_24,
      \count_reg[31]\(3) => label1_6_n_25,
      \count_reg[31]\(2) => label1_6_n_26,
      \count_reg[31]\(1) => label1_6_n_27,
      \count_reg[31]\(0) => label1_6_n_28,
      \duty_cycle_reg[15]_0\(3) => label1_6_n_9,
      \duty_cycle_reg[15]_0\(2) => label1_6_n_10,
      \duty_cycle_reg[15]_0\(1) => label1_6_n_11,
      \duty_cycle_reg[15]_0\(0) => label1_6_n_12,
      \duty_cycle_reg[23]_0\(3) => label1_6_n_17,
      \duty_cycle_reg[23]_0\(2) => label1_6_n_18,
      \duty_cycle_reg[23]_0\(1) => label1_6_n_19,
      \duty_cycle_reg[23]_0\(0) => label1_6_n_20,
      \duty_cycle_reg[31]_0\(3) => label1_6_n_29,
      \duty_cycle_reg[31]_0\(2) => label1_6_n_30,
      \duty_cycle_reg[31]_0\(1) => label1_6_n_31,
      \duty_cycle_reg[31]_0\(0) => label1_6_n_32
    );
label1_7: entity work.Test_Counter_12
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => data0_13,
      DI(3) => label1_7_n_5,
      DI(2) => label1_7_n_6,
      DI(1) => label1_7_n_7,
      DI(0) => label1_7_n_8,
      \LED[9]\ => \LED[7]\,
      LED_OBUF(0) => LED_OBUF(9),
      LED_on0_carry(3) => \^count_reg[4]_0\,
      LED_on0_carry(2) => \^count_reg[3]_0\,
      LED_on0_carry(1) => \^count_reg[2]_0\,
      LED_on0_carry(0) => \^count_reg[1]_0\,
      LED_on0_carry_0 => \^count_reg[0]_0\,
      \LED_on0_carry__0\(3) => \^count_reg[8]_0\,
      \LED_on0_carry__0\(2) => \^count_reg[7]_0\,
      \LED_on0_carry__0\(1) => \^count_reg[6]_0\,
      \LED_on0_carry__0\(0) => \^count_reg[5]_0\,
      \LED_on0_carry__0_0\(3) => \^count_reg[12]_0\,
      \LED_on0_carry__0_0\(2) => \^count_reg[11]_0\,
      \LED_on0_carry__0_0\(1) => \^count_reg[10]_0\,
      \LED_on0_carry__0_0\(0) => \^count_reg[9]_0\,
      \LED_on0_carry__1\(3) => \^count_reg[16]_0\,
      \LED_on0_carry__1\(2) => \^count_reg[15]_0\,
      \LED_on0_carry__1\(1) => \^count_reg[14]_0\,
      \LED_on0_carry__1\(0) => \^count_reg[13]_0\,
      \LED_on0_carry__1_0\(3) => \^count_reg[20]_0\,
      \LED_on0_carry__1_0\(2) => \^count_reg[19]_0\,
      \LED_on0_carry__1_0\(1) => \^count_reg[18]_0\,
      \LED_on0_carry__1_0\(0) => \^count_reg[17]_0\,
      \LED_on0_carry__2\(3) => \^count_reg[24]_0\,
      \LED_on0_carry__2\(2) => \^count_reg[23]_0\,
      \LED_on0_carry__2\(1) => \^count_reg[22]_0\,
      \LED_on0_carry__2\(0) => \^count_reg[21]_0\,
      \LED_on0_carry__2_0\(3) => \^count_reg[28]_0\,
      \LED_on0_carry__2_0\(2) => \^count_reg[27]_0\,
      \LED_on0_carry__2_0\(1) => \^count_reg[26]_0\,
      \LED_on0_carry__2_0\(0) => \^count_reg[25]_0\,
      \LED_on0_carry__2_1\(2) => \^count_reg[31]_0\,
      \LED_on0_carry__2_1\(1) => \^count_reg[30]_0\,
      \LED_on0_carry__2_1\(0) => \^count_reg[29]_0\,
      S(3) => label1_7_n_1,
      S(2) => label1_7_n_2,
      S(1) => label1_7_n_3,
      S(0) => label1_7_n_4,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \count_reg[15]\(3) => label1_7_n_13,
      \count_reg[15]\(2) => label1_7_n_14,
      \count_reg[15]\(1) => label1_7_n_15,
      \count_reg[15]\(0) => label1_7_n_16,
      \count_reg[23]\(3) => label1_7_n_21,
      \count_reg[23]\(2) => label1_7_n_22,
      \count_reg[23]\(1) => label1_7_n_23,
      \count_reg[23]\(0) => label1_7_n_24,
      \count_reg[31]\(3) => label1_7_n_25,
      \count_reg[31]\(2) => label1_7_n_26,
      \count_reg[31]\(1) => label1_7_n_27,
      \count_reg[31]\(0) => label1_7_n_28,
      \duty_cycle_reg[15]_0\(3) => label1_7_n_9,
      \duty_cycle_reg[15]_0\(2) => label1_7_n_10,
      \duty_cycle_reg[15]_0\(1) => label1_7_n_11,
      \duty_cycle_reg[15]_0\(0) => label1_7_n_12,
      \duty_cycle_reg[23]_0\(3) => label1_7_n_17,
      \duty_cycle_reg[23]_0\(2) => label1_7_n_18,
      \duty_cycle_reg[23]_0\(1) => label1_7_n_19,
      \duty_cycle_reg[23]_0\(0) => label1_7_n_20,
      \duty_cycle_reg[31]_0\(3) => label1_7_n_29,
      \duty_cycle_reg[31]_0\(2) => label1_7_n_30,
      \duty_cycle_reg[31]_0\(1) => label1_7_n_31,
      \duty_cycle_reg[31]_0\(0) => label1_7_n_32
    );
label1_8: entity work.Test_Counter_13
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => data0_14,
      DI(3) => label1_8_n_5,
      DI(2) => label1_8_n_6,
      DI(1) => label1_8_n_7,
      DI(0) => label1_8_n_8,
      \LED[8]\ => \LED[7]\,
      LED_OBUF(0) => LED_OBUF(8),
      LED_on0_carry(3) => \^count_reg[4]_0\,
      LED_on0_carry(2) => \^count_reg[3]_0\,
      LED_on0_carry(1) => \^count_reg[2]_0\,
      LED_on0_carry(0) => \^count_reg[1]_0\,
      LED_on0_carry_0 => \^count_reg[0]_0\,
      \LED_on0_carry__0\(3) => \^count_reg[8]_0\,
      \LED_on0_carry__0\(2) => \^count_reg[7]_0\,
      \LED_on0_carry__0\(1) => \^count_reg[6]_0\,
      \LED_on0_carry__0\(0) => \^count_reg[5]_0\,
      \LED_on0_carry__0_0\(3) => \^count_reg[12]_0\,
      \LED_on0_carry__0_0\(2) => \^count_reg[11]_0\,
      \LED_on0_carry__0_0\(1) => \^count_reg[10]_0\,
      \LED_on0_carry__0_0\(0) => \^count_reg[9]_0\,
      \LED_on0_carry__1\(3) => \^count_reg[16]_0\,
      \LED_on0_carry__1\(2) => \^count_reg[15]_0\,
      \LED_on0_carry__1\(1) => \^count_reg[14]_0\,
      \LED_on0_carry__1\(0) => \^count_reg[13]_0\,
      \LED_on0_carry__1_0\(3) => \^count_reg[20]_0\,
      \LED_on0_carry__1_0\(2) => \^count_reg[19]_0\,
      \LED_on0_carry__1_0\(1) => \^count_reg[18]_0\,
      \LED_on0_carry__1_0\(0) => \^count_reg[17]_0\,
      \LED_on0_carry__2\(3) => \^count_reg[24]_0\,
      \LED_on0_carry__2\(2) => \^count_reg[23]_0\,
      \LED_on0_carry__2\(1) => \^count_reg[22]_0\,
      \LED_on0_carry__2\(0) => \^count_reg[21]_0\,
      \LED_on0_carry__2_0\(3) => \^count_reg[28]_0\,
      \LED_on0_carry__2_0\(2) => \^count_reg[27]_0\,
      \LED_on0_carry__2_0\(1) => \^count_reg[26]_0\,
      \LED_on0_carry__2_0\(0) => \^count_reg[25]_0\,
      \LED_on0_carry__2_1\(2) => \^count_reg[31]_0\,
      \LED_on0_carry__2_1\(1) => \^count_reg[30]_0\,
      \LED_on0_carry__2_1\(0) => \^count_reg[29]_0\,
      S(3) => label1_8_n_1,
      S(2) => label1_8_n_2,
      S(1) => label1_8_n_3,
      S(0) => label1_8_n_4,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \count_reg[15]\(3) => label1_8_n_13,
      \count_reg[15]\(2) => label1_8_n_14,
      \count_reg[15]\(1) => label1_8_n_15,
      \count_reg[15]\(0) => label1_8_n_16,
      \count_reg[23]\(3) => label1_8_n_21,
      \count_reg[23]\(2) => label1_8_n_22,
      \count_reg[23]\(1) => label1_8_n_23,
      \count_reg[23]\(0) => label1_8_n_24,
      \count_reg[31]\(3) => label1_8_n_25,
      \count_reg[31]\(2) => label1_8_n_26,
      \count_reg[31]\(1) => label1_8_n_27,
      \count_reg[31]\(0) => label1_8_n_28,
      \duty_cycle_reg[15]_0\(3) => label1_8_n_9,
      \duty_cycle_reg[15]_0\(2) => label1_8_n_10,
      \duty_cycle_reg[15]_0\(1) => label1_8_n_11,
      \duty_cycle_reg[15]_0\(0) => label1_8_n_12,
      \duty_cycle_reg[23]_0\(3) => label1_8_n_17,
      \duty_cycle_reg[23]_0\(2) => label1_8_n_18,
      \duty_cycle_reg[23]_0\(1) => label1_8_n_19,
      \duty_cycle_reg[23]_0\(0) => label1_8_n_20,
      \duty_cycle_reg[31]_0\(3) => label1_8_n_29,
      \duty_cycle_reg[31]_0\(2) => label1_8_n_30,
      \duty_cycle_reg[31]_0\(1) => label1_8_n_31,
      \duty_cycle_reg[31]_0\(0) => label1_8_n_32
    );
label1_9: entity work.Test_Counter_14
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => data0_15,
      DI(3) => label1_9_n_5,
      DI(2) => label1_9_n_6,
      DI(1) => label1_9_n_7,
      DI(0) => label1_9_n_8,
      \LED[7]\ => \LED[7]\,
      LED_OBUF(0) => LED_OBUF(7),
      LED_on0_carry(3) => \^count_reg[4]_0\,
      LED_on0_carry(2) => \^count_reg[3]_0\,
      LED_on0_carry(1) => \^count_reg[2]_0\,
      LED_on0_carry(0) => \^count_reg[1]_0\,
      LED_on0_carry_0 => \^count_reg[0]_0\,
      \LED_on0_carry__0\(3) => \^count_reg[8]_0\,
      \LED_on0_carry__0\(2) => \^count_reg[7]_0\,
      \LED_on0_carry__0\(1) => \^count_reg[6]_0\,
      \LED_on0_carry__0\(0) => \^count_reg[5]_0\,
      \LED_on0_carry__0_0\(3) => \^count_reg[12]_0\,
      \LED_on0_carry__0_0\(2) => \^count_reg[11]_0\,
      \LED_on0_carry__0_0\(1) => \^count_reg[10]_0\,
      \LED_on0_carry__0_0\(0) => \^count_reg[9]_0\,
      \LED_on0_carry__1\(3) => \^count_reg[16]_0\,
      \LED_on0_carry__1\(2) => \^count_reg[15]_0\,
      \LED_on0_carry__1\(1) => \^count_reg[14]_0\,
      \LED_on0_carry__1\(0) => \^count_reg[13]_0\,
      \LED_on0_carry__1_0\(3) => \^count_reg[20]_0\,
      \LED_on0_carry__1_0\(2) => \^count_reg[19]_0\,
      \LED_on0_carry__1_0\(1) => \^count_reg[18]_0\,
      \LED_on0_carry__1_0\(0) => \^count_reg[17]_0\,
      \LED_on0_carry__2\(3) => \^count_reg[24]_0\,
      \LED_on0_carry__2\(2) => \^count_reg[23]_0\,
      \LED_on0_carry__2\(1) => \^count_reg[22]_0\,
      \LED_on0_carry__2\(0) => \^count_reg[21]_0\,
      \LED_on0_carry__2_0\(3) => \^count_reg[28]_0\,
      \LED_on0_carry__2_0\(2) => \^count_reg[27]_0\,
      \LED_on0_carry__2_0\(1) => \^count_reg[26]_0\,
      \LED_on0_carry__2_0\(0) => \^count_reg[25]_0\,
      \LED_on0_carry__2_1\(2) => \^count_reg[31]_0\,
      \LED_on0_carry__2_1\(1) => \^count_reg[30]_0\,
      \LED_on0_carry__2_1\(0) => \^count_reg[29]_0\,
      S(3) => label1_9_n_1,
      S(2) => label1_9_n_2,
      S(1) => label1_9_n_3,
      S(0) => label1_9_n_4,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \count_reg[15]\(3) => label1_9_n_13,
      \count_reg[15]\(2) => label1_9_n_14,
      \count_reg[15]\(1) => label1_9_n_15,
      \count_reg[15]\(0) => label1_9_n_16,
      \count_reg[23]\(3) => label1_9_n_21,
      \count_reg[23]\(2) => label1_9_n_22,
      \count_reg[23]\(1) => label1_9_n_23,
      \count_reg[23]\(0) => label1_9_n_24,
      \count_reg[31]\(3) => label1_9_n_25,
      \count_reg[31]\(2) => label1_9_n_26,
      \count_reg[31]\(1) => label1_9_n_27,
      \count_reg[31]\(0) => label1_9_n_28,
      \duty_cycle_reg[15]_0\(3) => label1_9_n_9,
      \duty_cycle_reg[15]_0\(2) => label1_9_n_10,
      \duty_cycle_reg[15]_0\(1) => label1_9_n_11,
      \duty_cycle_reg[15]_0\(0) => label1_9_n_12,
      \duty_cycle_reg[23]_0\(3) => label1_9_n_17,
      \duty_cycle_reg[23]_0\(2) => label1_9_n_18,
      \duty_cycle_reg[23]_0\(1) => label1_9_n_19,
      \duty_cycle_reg[23]_0\(0) => label1_9_n_20,
      \duty_cycle_reg[31]_0\(3) => label1_9_n_29,
      \duty_cycle_reg[31]_0\(2) => label1_9_n_30,
      \duty_cycle_reg[31]_0\(1) => label1_9_n_31,
      \duty_cycle_reg[31]_0\(0) => label1_9_n_32
    );
label2_1: entity work.LED_MUX
     port map (
      CO(0) => data0_0,
      DI(3) => label1_1_n_5,
      DI(2) => label1_1_n_6,
      DI(1) => label1_1_n_7,
      DI(0) => label1_1_n_8,
      \LED_OBUF[15]_inst_i_1\(3) => label1_1_n_25,
      \LED_OBUF[15]_inst_i_1\(2) => label1_1_n_26,
      \LED_OBUF[15]_inst_i_1\(1) => label1_1_n_27,
      \LED_OBUF[15]_inst_i_1\(0) => label1_1_n_28,
      \LED_OBUF[15]_inst_i_1_0\(3) => label1_1_n_29,
      \LED_OBUF[15]_inst_i_1_0\(2) => label1_1_n_30,
      \LED_OBUF[15]_inst_i_1_0\(1) => label1_1_n_31,
      \LED_OBUF[15]_inst_i_1_0\(0) => label1_1_n_32,
      \LED_on0_carry__1_0\(3) => label1_1_n_9,
      \LED_on0_carry__1_0\(2) => label1_1_n_10,
      \LED_on0_carry__1_0\(1) => label1_1_n_11,
      \LED_on0_carry__1_0\(0) => label1_1_n_12,
      \LED_on0_carry__1_1\(3) => label1_1_n_13,
      \LED_on0_carry__1_1\(2) => label1_1_n_14,
      \LED_on0_carry__1_1\(1) => label1_1_n_15,
      \LED_on0_carry__1_1\(0) => label1_1_n_16,
      \LED_on0_carry__2_0\(3) => label1_1_n_17,
      \LED_on0_carry__2_0\(2) => label1_1_n_18,
      \LED_on0_carry__2_0\(1) => label1_1_n_19,
      \LED_on0_carry__2_0\(0) => label1_1_n_20,
      \LED_on0_carry__2_1\(3) => label1_1_n_21,
      \LED_on0_carry__2_1\(2) => label1_1_n_22,
      \LED_on0_carry__2_1\(1) => label1_1_n_23,
      \LED_on0_carry__2_1\(0) => label1_1_n_24,
      S(3) => label1_1_n_1,
      S(2) => label1_1_n_2,
      S(1) => label1_1_n_3,
      S(0) => label1_1_n_4
    );
label2_10: entity work.LED_MUX_15
     port map (
      CO(0) => data0_1,
      DI(3) => label1_10_n_5,
      DI(2) => label1_10_n_6,
      DI(1) => label1_10_n_7,
      DI(0) => label1_10_n_8,
      \LED_OBUF[6]_inst_i_1\(3) => label1_10_n_29,
      \LED_OBUF[6]_inst_i_1\(2) => label1_10_n_30,
      \LED_OBUF[6]_inst_i_1\(1) => label1_10_n_31,
      \LED_OBUF[6]_inst_i_1\(0) => label1_10_n_32,
      \LED_OBUF[6]_inst_i_1_0\(3) => label1_10_n_25,
      \LED_OBUF[6]_inst_i_1_0\(2) => label1_10_n_26,
      \LED_OBUF[6]_inst_i_1_0\(1) => label1_10_n_27,
      \LED_OBUF[6]_inst_i_1_0\(0) => label1_10_n_28,
      \LED_on0_carry__1_0\(3) => label1_10_n_13,
      \LED_on0_carry__1_0\(2) => label1_10_n_14,
      \LED_on0_carry__1_0\(1) => label1_10_n_15,
      \LED_on0_carry__1_0\(0) => label1_10_n_16,
      \LED_on0_carry__1_1\(3) => label1_10_n_9,
      \LED_on0_carry__1_1\(2) => label1_10_n_10,
      \LED_on0_carry__1_1\(1) => label1_10_n_11,
      \LED_on0_carry__1_1\(0) => label1_10_n_12,
      \LED_on0_carry__2_0\(3) => label1_10_n_21,
      \LED_on0_carry__2_0\(2) => label1_10_n_22,
      \LED_on0_carry__2_0\(1) => label1_10_n_23,
      \LED_on0_carry__2_0\(0) => label1_10_n_24,
      \LED_on0_carry__2_1\(3) => label1_10_n_17,
      \LED_on0_carry__2_1\(2) => label1_10_n_18,
      \LED_on0_carry__2_1\(1) => label1_10_n_19,
      \LED_on0_carry__2_1\(0) => label1_10_n_20,
      S(3) => label1_10_n_1,
      S(2) => label1_10_n_2,
      S(1) => label1_10_n_3,
      S(0) => label1_10_n_4
    );
label2_11: entity work.LED_MUX_16
     port map (
      CO(0) => data0_2,
      DI(3) => label1_11_n_5,
      DI(2) => label1_11_n_6,
      DI(1) => label1_11_n_7,
      DI(0) => label1_11_n_8,
      \LED_OBUF[5]_inst_i_1\(3) => label1_11_n_29,
      \LED_OBUF[5]_inst_i_1\(2) => label1_11_n_30,
      \LED_OBUF[5]_inst_i_1\(1) => label1_11_n_31,
      \LED_OBUF[5]_inst_i_1\(0) => label1_11_n_32,
      \LED_OBUF[5]_inst_i_1_0\(3) => label1_11_n_25,
      \LED_OBUF[5]_inst_i_1_0\(2) => label1_11_n_26,
      \LED_OBUF[5]_inst_i_1_0\(1) => label1_11_n_27,
      \LED_OBUF[5]_inst_i_1_0\(0) => label1_11_n_28,
      \LED_on0_carry__1_0\(3) => label1_11_n_13,
      \LED_on0_carry__1_0\(2) => label1_11_n_14,
      \LED_on0_carry__1_0\(1) => label1_11_n_15,
      \LED_on0_carry__1_0\(0) => label1_11_n_16,
      \LED_on0_carry__1_1\(3) => label1_11_n_9,
      \LED_on0_carry__1_1\(2) => label1_11_n_10,
      \LED_on0_carry__1_1\(1) => label1_11_n_11,
      \LED_on0_carry__1_1\(0) => label1_11_n_12,
      \LED_on0_carry__2_0\(3) => label1_11_n_21,
      \LED_on0_carry__2_0\(2) => label1_11_n_22,
      \LED_on0_carry__2_0\(1) => label1_11_n_23,
      \LED_on0_carry__2_0\(0) => label1_11_n_24,
      \LED_on0_carry__2_1\(3) => label1_11_n_17,
      \LED_on0_carry__2_1\(2) => label1_11_n_18,
      \LED_on0_carry__2_1\(1) => label1_11_n_19,
      \LED_on0_carry__2_1\(0) => label1_11_n_20,
      S(3) => label1_11_n_1,
      S(2) => label1_11_n_2,
      S(1) => label1_11_n_3,
      S(0) => label1_11_n_4
    );
label2_12: entity work.LED_MUX_17
     port map (
      CO(0) => data0_3,
      DI(3) => label1_12_n_5,
      DI(2) => label1_12_n_6,
      DI(1) => label1_12_n_7,
      DI(0) => label1_12_n_8,
      \LED_OBUF[4]_inst_i_1\(3) => label1_12_n_29,
      \LED_OBUF[4]_inst_i_1\(2) => label1_12_n_30,
      \LED_OBUF[4]_inst_i_1\(1) => label1_12_n_31,
      \LED_OBUF[4]_inst_i_1\(0) => label1_12_n_32,
      \LED_OBUF[4]_inst_i_1_0\(3) => label1_12_n_25,
      \LED_OBUF[4]_inst_i_1_0\(2) => label1_12_n_26,
      \LED_OBUF[4]_inst_i_1_0\(1) => label1_12_n_27,
      \LED_OBUF[4]_inst_i_1_0\(0) => label1_12_n_28,
      \LED_on0_carry__1_0\(3) => label1_12_n_13,
      \LED_on0_carry__1_0\(2) => label1_12_n_14,
      \LED_on0_carry__1_0\(1) => label1_12_n_15,
      \LED_on0_carry__1_0\(0) => label1_12_n_16,
      \LED_on0_carry__1_1\(3) => label1_12_n_9,
      \LED_on0_carry__1_1\(2) => label1_12_n_10,
      \LED_on0_carry__1_1\(1) => label1_12_n_11,
      \LED_on0_carry__1_1\(0) => label1_12_n_12,
      \LED_on0_carry__2_0\(3) => label1_12_n_21,
      \LED_on0_carry__2_0\(2) => label1_12_n_22,
      \LED_on0_carry__2_0\(1) => label1_12_n_23,
      \LED_on0_carry__2_0\(0) => label1_12_n_24,
      \LED_on0_carry__2_1\(3) => label1_12_n_17,
      \LED_on0_carry__2_1\(2) => label1_12_n_18,
      \LED_on0_carry__2_1\(1) => label1_12_n_19,
      \LED_on0_carry__2_1\(0) => label1_12_n_20,
      S(3) => label1_12_n_1,
      S(2) => label1_12_n_2,
      S(1) => label1_12_n_3,
      S(0) => label1_12_n_4
    );
label2_13: entity work.LED_MUX_18
     port map (
      CO(0) => data0_4,
      DI(3) => label1_13_n_5,
      DI(2) => label1_13_n_6,
      DI(1) => label1_13_n_7,
      DI(0) => label1_13_n_8,
      \LED_OBUF[3]_inst_i_1\(3) => label1_13_n_29,
      \LED_OBUF[3]_inst_i_1\(2) => label1_13_n_30,
      \LED_OBUF[3]_inst_i_1\(1) => label1_13_n_31,
      \LED_OBUF[3]_inst_i_1\(0) => label1_13_n_32,
      \LED_OBUF[3]_inst_i_1_0\(3) => label1_13_n_25,
      \LED_OBUF[3]_inst_i_1_0\(2) => label1_13_n_26,
      \LED_OBUF[3]_inst_i_1_0\(1) => label1_13_n_27,
      \LED_OBUF[3]_inst_i_1_0\(0) => label1_13_n_28,
      \LED_on0_carry__1_0\(3) => label1_13_n_13,
      \LED_on0_carry__1_0\(2) => label1_13_n_14,
      \LED_on0_carry__1_0\(1) => label1_13_n_15,
      \LED_on0_carry__1_0\(0) => label1_13_n_16,
      \LED_on0_carry__1_1\(3) => label1_13_n_9,
      \LED_on0_carry__1_1\(2) => label1_13_n_10,
      \LED_on0_carry__1_1\(1) => label1_13_n_11,
      \LED_on0_carry__1_1\(0) => label1_13_n_12,
      \LED_on0_carry__2_0\(3) => label1_13_n_21,
      \LED_on0_carry__2_0\(2) => label1_13_n_22,
      \LED_on0_carry__2_0\(1) => label1_13_n_23,
      \LED_on0_carry__2_0\(0) => label1_13_n_24,
      \LED_on0_carry__2_1\(3) => label1_13_n_17,
      \LED_on0_carry__2_1\(2) => label1_13_n_18,
      \LED_on0_carry__2_1\(1) => label1_13_n_19,
      \LED_on0_carry__2_1\(0) => label1_13_n_20,
      S(3) => label1_13_n_1,
      S(2) => label1_13_n_2,
      S(1) => label1_13_n_3,
      S(0) => label1_13_n_4
    );
label2_14: entity work.LED_MUX_19
     port map (
      CO(0) => data0_5,
      DI(3) => label1_14_n_5,
      DI(2) => label1_14_n_6,
      DI(1) => label1_14_n_7,
      DI(0) => label1_14_n_8,
      \LED_OBUF[2]_inst_i_1\(3) => label1_14_n_29,
      \LED_OBUF[2]_inst_i_1\(2) => label1_14_n_30,
      \LED_OBUF[2]_inst_i_1\(1) => label1_14_n_31,
      \LED_OBUF[2]_inst_i_1\(0) => label1_14_n_32,
      \LED_OBUF[2]_inst_i_1_0\(3) => label1_14_n_25,
      \LED_OBUF[2]_inst_i_1_0\(2) => label1_14_n_26,
      \LED_OBUF[2]_inst_i_1_0\(1) => label1_14_n_27,
      \LED_OBUF[2]_inst_i_1_0\(0) => label1_14_n_28,
      \LED_on0_carry__1_0\(3) => label1_14_n_13,
      \LED_on0_carry__1_0\(2) => label1_14_n_14,
      \LED_on0_carry__1_0\(1) => label1_14_n_15,
      \LED_on0_carry__1_0\(0) => label1_14_n_16,
      \LED_on0_carry__1_1\(3) => label1_14_n_9,
      \LED_on0_carry__1_1\(2) => label1_14_n_10,
      \LED_on0_carry__1_1\(1) => label1_14_n_11,
      \LED_on0_carry__1_1\(0) => label1_14_n_12,
      \LED_on0_carry__2_0\(3) => label1_14_n_21,
      \LED_on0_carry__2_0\(2) => label1_14_n_22,
      \LED_on0_carry__2_0\(1) => label1_14_n_23,
      \LED_on0_carry__2_0\(0) => label1_14_n_24,
      \LED_on0_carry__2_1\(3) => label1_14_n_17,
      \LED_on0_carry__2_1\(2) => label1_14_n_18,
      \LED_on0_carry__2_1\(1) => label1_14_n_19,
      \LED_on0_carry__2_1\(0) => label1_14_n_20,
      S(3) => label1_14_n_1,
      S(2) => label1_14_n_2,
      S(1) => label1_14_n_3,
      S(0) => label1_14_n_4
    );
label2_15: entity work.LED_MUX_20
     port map (
      CO(0) => data0_6,
      DI(3) => label1_15_n_5,
      DI(2) => label1_15_n_6,
      DI(1) => label1_15_n_7,
      DI(0) => label1_15_n_8,
      \LED_OBUF[1]_inst_i_1\(3) => label1_15_n_29,
      \LED_OBUF[1]_inst_i_1\(2) => label1_15_n_30,
      \LED_OBUF[1]_inst_i_1\(1) => label1_15_n_31,
      \LED_OBUF[1]_inst_i_1\(0) => label1_15_n_32,
      \LED_OBUF[1]_inst_i_1_0\(3) => label1_15_n_25,
      \LED_OBUF[1]_inst_i_1_0\(2) => label1_15_n_26,
      \LED_OBUF[1]_inst_i_1_0\(1) => label1_15_n_27,
      \LED_OBUF[1]_inst_i_1_0\(0) => label1_15_n_28,
      \LED_on0_carry__1_0\(3) => label1_15_n_13,
      \LED_on0_carry__1_0\(2) => label1_15_n_14,
      \LED_on0_carry__1_0\(1) => label1_15_n_15,
      \LED_on0_carry__1_0\(0) => label1_15_n_16,
      \LED_on0_carry__1_1\(3) => label1_15_n_9,
      \LED_on0_carry__1_1\(2) => label1_15_n_10,
      \LED_on0_carry__1_1\(1) => label1_15_n_11,
      \LED_on0_carry__1_1\(0) => label1_15_n_12,
      \LED_on0_carry__2_0\(3) => label1_15_n_21,
      \LED_on0_carry__2_0\(2) => label1_15_n_22,
      \LED_on0_carry__2_0\(1) => label1_15_n_23,
      \LED_on0_carry__2_0\(0) => label1_15_n_24,
      \LED_on0_carry__2_1\(3) => label1_15_n_17,
      \LED_on0_carry__2_1\(2) => label1_15_n_18,
      \LED_on0_carry__2_1\(1) => label1_15_n_19,
      \LED_on0_carry__2_1\(0) => label1_15_n_20,
      S(3) => label1_15_n_1,
      S(2) => label1_15_n_2,
      S(1) => label1_15_n_3,
      S(0) => label1_15_n_4
    );
label2_16: entity work.LED_MUX_21
     port map (
      CO(0) => data0_7,
      DI(3) => label1_16_n_5,
      DI(2) => label1_16_n_6,
      DI(1) => label1_16_n_7,
      DI(0) => label1_16_n_8,
      \LED_OBUF[0]_inst_i_1\(3) => label1_16_n_29,
      \LED_OBUF[0]_inst_i_1\(2) => label1_16_n_30,
      \LED_OBUF[0]_inst_i_1\(1) => label1_16_n_31,
      \LED_OBUF[0]_inst_i_1\(0) => label1_16_n_32,
      \LED_OBUF[0]_inst_i_1_0\(3) => label1_16_n_25,
      \LED_OBUF[0]_inst_i_1_0\(2) => label1_16_n_26,
      \LED_OBUF[0]_inst_i_1_0\(1) => label1_16_n_27,
      \LED_OBUF[0]_inst_i_1_0\(0) => label1_16_n_28,
      \LED_on0_carry__1_0\(3) => label1_16_n_13,
      \LED_on0_carry__1_0\(2) => label1_16_n_14,
      \LED_on0_carry__1_0\(1) => label1_16_n_15,
      \LED_on0_carry__1_0\(0) => label1_16_n_16,
      \LED_on0_carry__1_1\(3) => label1_16_n_9,
      \LED_on0_carry__1_1\(2) => label1_16_n_10,
      \LED_on0_carry__1_1\(1) => label1_16_n_11,
      \LED_on0_carry__1_1\(0) => label1_16_n_12,
      \LED_on0_carry__2_0\(3) => label1_16_n_21,
      \LED_on0_carry__2_0\(2) => label1_16_n_22,
      \LED_on0_carry__2_0\(1) => label1_16_n_23,
      \LED_on0_carry__2_0\(0) => label1_16_n_24,
      \LED_on0_carry__2_1\(3) => label1_16_n_17,
      \LED_on0_carry__2_1\(2) => label1_16_n_18,
      \LED_on0_carry__2_1\(1) => label1_16_n_19,
      \LED_on0_carry__2_1\(0) => label1_16_n_20,
      S(3) => label1_16_n_1,
      S(2) => label1_16_n_2,
      S(1) => label1_16_n_3,
      S(0) => label1_16_n_4
    );
label2_2: entity work.LED_MUX_22
     port map (
      CO(0) => data0_8,
      DI(3) => label1_2_n_5,
      DI(2) => label1_2_n_6,
      DI(1) => label1_2_n_7,
      DI(0) => label1_2_n_8,
      \LED_OBUF[14]_inst_i_1\(3) => label1_2_n_29,
      \LED_OBUF[14]_inst_i_1\(2) => label1_2_n_30,
      \LED_OBUF[14]_inst_i_1\(1) => label1_2_n_31,
      \LED_OBUF[14]_inst_i_1\(0) => label1_2_n_32,
      \LED_OBUF[14]_inst_i_1_0\(3) => label1_2_n_25,
      \LED_OBUF[14]_inst_i_1_0\(2) => label1_2_n_26,
      \LED_OBUF[14]_inst_i_1_0\(1) => label1_2_n_27,
      \LED_OBUF[14]_inst_i_1_0\(0) => label1_2_n_28,
      \LED_on0_carry__1_0\(3) => label1_2_n_13,
      \LED_on0_carry__1_0\(2) => label1_2_n_14,
      \LED_on0_carry__1_0\(1) => label1_2_n_15,
      \LED_on0_carry__1_0\(0) => label1_2_n_16,
      \LED_on0_carry__1_1\(3) => label1_2_n_9,
      \LED_on0_carry__1_1\(2) => label1_2_n_10,
      \LED_on0_carry__1_1\(1) => label1_2_n_11,
      \LED_on0_carry__1_1\(0) => label1_2_n_12,
      \LED_on0_carry__2_0\(3) => label1_2_n_21,
      \LED_on0_carry__2_0\(2) => label1_2_n_22,
      \LED_on0_carry__2_0\(1) => label1_2_n_23,
      \LED_on0_carry__2_0\(0) => label1_2_n_24,
      \LED_on0_carry__2_1\(3) => label1_2_n_17,
      \LED_on0_carry__2_1\(2) => label1_2_n_18,
      \LED_on0_carry__2_1\(1) => label1_2_n_19,
      \LED_on0_carry__2_1\(0) => label1_2_n_20,
      S(3) => label1_2_n_1,
      S(2) => label1_2_n_2,
      S(1) => label1_2_n_3,
      S(0) => label1_2_n_4
    );
label2_3: entity work.LED_MUX_23
     port map (
      CO(0) => data0_9,
      DI(3) => label1_3_n_5,
      DI(2) => label1_3_n_6,
      DI(1) => label1_3_n_7,
      DI(0) => label1_3_n_8,
      \LED_OBUF[13]_inst_i_1\(3) => label1_3_n_29,
      \LED_OBUF[13]_inst_i_1\(2) => label1_3_n_30,
      \LED_OBUF[13]_inst_i_1\(1) => label1_3_n_31,
      \LED_OBUF[13]_inst_i_1\(0) => label1_3_n_32,
      \LED_OBUF[13]_inst_i_1_0\(3) => label1_3_n_25,
      \LED_OBUF[13]_inst_i_1_0\(2) => label1_3_n_26,
      \LED_OBUF[13]_inst_i_1_0\(1) => label1_3_n_27,
      \LED_OBUF[13]_inst_i_1_0\(0) => label1_3_n_28,
      \LED_on0_carry__1_0\(3) => label1_3_n_13,
      \LED_on0_carry__1_0\(2) => label1_3_n_14,
      \LED_on0_carry__1_0\(1) => label1_3_n_15,
      \LED_on0_carry__1_0\(0) => label1_3_n_16,
      \LED_on0_carry__1_1\(3) => label1_3_n_9,
      \LED_on0_carry__1_1\(2) => label1_3_n_10,
      \LED_on0_carry__1_1\(1) => label1_3_n_11,
      \LED_on0_carry__1_1\(0) => label1_3_n_12,
      \LED_on0_carry__2_0\(3) => label1_3_n_21,
      \LED_on0_carry__2_0\(2) => label1_3_n_22,
      \LED_on0_carry__2_0\(1) => label1_3_n_23,
      \LED_on0_carry__2_0\(0) => label1_3_n_24,
      \LED_on0_carry__2_1\(3) => label1_3_n_17,
      \LED_on0_carry__2_1\(2) => label1_3_n_18,
      \LED_on0_carry__2_1\(1) => label1_3_n_19,
      \LED_on0_carry__2_1\(0) => label1_3_n_20,
      S(3) => label1_3_n_1,
      S(2) => label1_3_n_2,
      S(1) => label1_3_n_3,
      S(0) => label1_3_n_4
    );
label2_4: entity work.LED_MUX_24
     port map (
      CO(0) => data0_10,
      DI(3) => label1_4_n_5,
      DI(2) => label1_4_n_6,
      DI(1) => label1_4_n_7,
      DI(0) => label1_4_n_8,
      \LED_OBUF[12]_inst_i_1\(3) => label1_4_n_29,
      \LED_OBUF[12]_inst_i_1\(2) => label1_4_n_30,
      \LED_OBUF[12]_inst_i_1\(1) => label1_4_n_31,
      \LED_OBUF[12]_inst_i_1\(0) => label1_4_n_32,
      \LED_OBUF[12]_inst_i_1_0\(3) => label1_4_n_25,
      \LED_OBUF[12]_inst_i_1_0\(2) => label1_4_n_26,
      \LED_OBUF[12]_inst_i_1_0\(1) => label1_4_n_27,
      \LED_OBUF[12]_inst_i_1_0\(0) => label1_4_n_28,
      \LED_on0_carry__1_0\(3) => label1_4_n_13,
      \LED_on0_carry__1_0\(2) => label1_4_n_14,
      \LED_on0_carry__1_0\(1) => label1_4_n_15,
      \LED_on0_carry__1_0\(0) => label1_4_n_16,
      \LED_on0_carry__1_1\(3) => label1_4_n_9,
      \LED_on0_carry__1_1\(2) => label1_4_n_10,
      \LED_on0_carry__1_1\(1) => label1_4_n_11,
      \LED_on0_carry__1_1\(0) => label1_4_n_12,
      \LED_on0_carry__2_0\(3) => label1_4_n_21,
      \LED_on0_carry__2_0\(2) => label1_4_n_22,
      \LED_on0_carry__2_0\(1) => label1_4_n_23,
      \LED_on0_carry__2_0\(0) => label1_4_n_24,
      \LED_on0_carry__2_1\(3) => label1_4_n_17,
      \LED_on0_carry__2_1\(2) => label1_4_n_18,
      \LED_on0_carry__2_1\(1) => label1_4_n_19,
      \LED_on0_carry__2_1\(0) => label1_4_n_20,
      S(3) => label1_4_n_1,
      S(2) => label1_4_n_2,
      S(1) => label1_4_n_3,
      S(0) => label1_4_n_4
    );
label2_5: entity work.LED_MUX_25
     port map (
      CO(0) => data0_11,
      DI(3) => label1_5_n_5,
      DI(2) => label1_5_n_6,
      DI(1) => label1_5_n_7,
      DI(0) => label1_5_n_8,
      \LED_OBUF[11]_inst_i_1\(3) => label1_5_n_29,
      \LED_OBUF[11]_inst_i_1\(2) => label1_5_n_30,
      \LED_OBUF[11]_inst_i_1\(1) => label1_5_n_31,
      \LED_OBUF[11]_inst_i_1\(0) => label1_5_n_32,
      \LED_OBUF[11]_inst_i_1_0\(3) => label1_5_n_25,
      \LED_OBUF[11]_inst_i_1_0\(2) => label1_5_n_26,
      \LED_OBUF[11]_inst_i_1_0\(1) => label1_5_n_27,
      \LED_OBUF[11]_inst_i_1_0\(0) => label1_5_n_28,
      \LED_on0_carry__1_0\(3) => label1_5_n_13,
      \LED_on0_carry__1_0\(2) => label1_5_n_14,
      \LED_on0_carry__1_0\(1) => label1_5_n_15,
      \LED_on0_carry__1_0\(0) => label1_5_n_16,
      \LED_on0_carry__1_1\(3) => label1_5_n_9,
      \LED_on0_carry__1_1\(2) => label1_5_n_10,
      \LED_on0_carry__1_1\(1) => label1_5_n_11,
      \LED_on0_carry__1_1\(0) => label1_5_n_12,
      \LED_on0_carry__2_0\(3) => label1_5_n_21,
      \LED_on0_carry__2_0\(2) => label1_5_n_22,
      \LED_on0_carry__2_0\(1) => label1_5_n_23,
      \LED_on0_carry__2_0\(0) => label1_5_n_24,
      \LED_on0_carry__2_1\(3) => label1_5_n_17,
      \LED_on0_carry__2_1\(2) => label1_5_n_18,
      \LED_on0_carry__2_1\(1) => label1_5_n_19,
      \LED_on0_carry__2_1\(0) => label1_5_n_20,
      S(3) => label1_5_n_1,
      S(2) => label1_5_n_2,
      S(1) => label1_5_n_3,
      S(0) => label1_5_n_4
    );
label2_6: entity work.LED_MUX_26
     port map (
      CO(0) => data0_12,
      DI(3) => label1_6_n_5,
      DI(2) => label1_6_n_6,
      DI(1) => label1_6_n_7,
      DI(0) => label1_6_n_8,
      \LED_OBUF[10]_inst_i_1\(3) => label1_6_n_29,
      \LED_OBUF[10]_inst_i_1\(2) => label1_6_n_30,
      \LED_OBUF[10]_inst_i_1\(1) => label1_6_n_31,
      \LED_OBUF[10]_inst_i_1\(0) => label1_6_n_32,
      \LED_OBUF[10]_inst_i_1_0\(3) => label1_6_n_25,
      \LED_OBUF[10]_inst_i_1_0\(2) => label1_6_n_26,
      \LED_OBUF[10]_inst_i_1_0\(1) => label1_6_n_27,
      \LED_OBUF[10]_inst_i_1_0\(0) => label1_6_n_28,
      \LED_on0_carry__1_0\(3) => label1_6_n_13,
      \LED_on0_carry__1_0\(2) => label1_6_n_14,
      \LED_on0_carry__1_0\(1) => label1_6_n_15,
      \LED_on0_carry__1_0\(0) => label1_6_n_16,
      \LED_on0_carry__1_1\(3) => label1_6_n_9,
      \LED_on0_carry__1_1\(2) => label1_6_n_10,
      \LED_on0_carry__1_1\(1) => label1_6_n_11,
      \LED_on0_carry__1_1\(0) => label1_6_n_12,
      \LED_on0_carry__2_0\(3) => label1_6_n_21,
      \LED_on0_carry__2_0\(2) => label1_6_n_22,
      \LED_on0_carry__2_0\(1) => label1_6_n_23,
      \LED_on0_carry__2_0\(0) => label1_6_n_24,
      \LED_on0_carry__2_1\(3) => label1_6_n_17,
      \LED_on0_carry__2_1\(2) => label1_6_n_18,
      \LED_on0_carry__2_1\(1) => label1_6_n_19,
      \LED_on0_carry__2_1\(0) => label1_6_n_20,
      S(3) => label1_6_n_1,
      S(2) => label1_6_n_2,
      S(1) => label1_6_n_3,
      S(0) => label1_6_n_4
    );
label2_7: entity work.LED_MUX_27
     port map (
      CO(0) => data0_13,
      DI(3) => label1_7_n_5,
      DI(2) => label1_7_n_6,
      DI(1) => label1_7_n_7,
      DI(0) => label1_7_n_8,
      \LED_OBUF[9]_inst_i_1\(3) => label1_7_n_29,
      \LED_OBUF[9]_inst_i_1\(2) => label1_7_n_30,
      \LED_OBUF[9]_inst_i_1\(1) => label1_7_n_31,
      \LED_OBUF[9]_inst_i_1\(0) => label1_7_n_32,
      \LED_OBUF[9]_inst_i_1_0\(3) => label1_7_n_25,
      \LED_OBUF[9]_inst_i_1_0\(2) => label1_7_n_26,
      \LED_OBUF[9]_inst_i_1_0\(1) => label1_7_n_27,
      \LED_OBUF[9]_inst_i_1_0\(0) => label1_7_n_28,
      \LED_on0_carry__1_0\(3) => label1_7_n_13,
      \LED_on0_carry__1_0\(2) => label1_7_n_14,
      \LED_on0_carry__1_0\(1) => label1_7_n_15,
      \LED_on0_carry__1_0\(0) => label1_7_n_16,
      \LED_on0_carry__1_1\(3) => label1_7_n_9,
      \LED_on0_carry__1_1\(2) => label1_7_n_10,
      \LED_on0_carry__1_1\(1) => label1_7_n_11,
      \LED_on0_carry__1_1\(0) => label1_7_n_12,
      \LED_on0_carry__2_0\(3) => label1_7_n_21,
      \LED_on0_carry__2_0\(2) => label1_7_n_22,
      \LED_on0_carry__2_0\(1) => label1_7_n_23,
      \LED_on0_carry__2_0\(0) => label1_7_n_24,
      \LED_on0_carry__2_1\(3) => label1_7_n_17,
      \LED_on0_carry__2_1\(2) => label1_7_n_18,
      \LED_on0_carry__2_1\(1) => label1_7_n_19,
      \LED_on0_carry__2_1\(0) => label1_7_n_20,
      S(3) => label1_7_n_1,
      S(2) => label1_7_n_2,
      S(1) => label1_7_n_3,
      S(0) => label1_7_n_4
    );
label2_8: entity work.LED_MUX_28
     port map (
      CO(0) => data0_14,
      DI(3) => label1_8_n_5,
      DI(2) => label1_8_n_6,
      DI(1) => label1_8_n_7,
      DI(0) => label1_8_n_8,
      \LED_OBUF[8]_inst_i_1\(3) => label1_8_n_29,
      \LED_OBUF[8]_inst_i_1\(2) => label1_8_n_30,
      \LED_OBUF[8]_inst_i_1\(1) => label1_8_n_31,
      \LED_OBUF[8]_inst_i_1\(0) => label1_8_n_32,
      \LED_OBUF[8]_inst_i_1_0\(3) => label1_8_n_25,
      \LED_OBUF[8]_inst_i_1_0\(2) => label1_8_n_26,
      \LED_OBUF[8]_inst_i_1_0\(1) => label1_8_n_27,
      \LED_OBUF[8]_inst_i_1_0\(0) => label1_8_n_28,
      \LED_on0_carry__1_0\(3) => label1_8_n_13,
      \LED_on0_carry__1_0\(2) => label1_8_n_14,
      \LED_on0_carry__1_0\(1) => label1_8_n_15,
      \LED_on0_carry__1_0\(0) => label1_8_n_16,
      \LED_on0_carry__1_1\(3) => label1_8_n_9,
      \LED_on0_carry__1_1\(2) => label1_8_n_10,
      \LED_on0_carry__1_1\(1) => label1_8_n_11,
      \LED_on0_carry__1_1\(0) => label1_8_n_12,
      \LED_on0_carry__2_0\(3) => label1_8_n_21,
      \LED_on0_carry__2_0\(2) => label1_8_n_22,
      \LED_on0_carry__2_0\(1) => label1_8_n_23,
      \LED_on0_carry__2_0\(0) => label1_8_n_24,
      \LED_on0_carry__2_1\(3) => label1_8_n_17,
      \LED_on0_carry__2_1\(2) => label1_8_n_18,
      \LED_on0_carry__2_1\(1) => label1_8_n_19,
      \LED_on0_carry__2_1\(0) => label1_8_n_20,
      S(3) => label1_8_n_1,
      S(2) => label1_8_n_2,
      S(1) => label1_8_n_3,
      S(0) => label1_8_n_4
    );
label2_9: entity work.LED_MUX_29
     port map (
      CO(0) => data0_15,
      DI(3) => label1_9_n_5,
      DI(2) => label1_9_n_6,
      DI(1) => label1_9_n_7,
      DI(0) => label1_9_n_8,
      \LED_OBUF[7]_inst_i_1\(3) => label1_9_n_29,
      \LED_OBUF[7]_inst_i_1\(2) => label1_9_n_30,
      \LED_OBUF[7]_inst_i_1\(1) => label1_9_n_31,
      \LED_OBUF[7]_inst_i_1\(0) => label1_9_n_32,
      \LED_OBUF[7]_inst_i_1_0\(3) => label1_9_n_25,
      \LED_OBUF[7]_inst_i_1_0\(2) => label1_9_n_26,
      \LED_OBUF[7]_inst_i_1_0\(1) => label1_9_n_27,
      \LED_OBUF[7]_inst_i_1_0\(0) => label1_9_n_28,
      \LED_on0_carry__1_0\(3) => label1_9_n_13,
      \LED_on0_carry__1_0\(2) => label1_9_n_14,
      \LED_on0_carry__1_0\(1) => label1_9_n_15,
      \LED_on0_carry__1_0\(0) => label1_9_n_16,
      \LED_on0_carry__1_1\(3) => label1_9_n_9,
      \LED_on0_carry__1_1\(2) => label1_9_n_10,
      \LED_on0_carry__1_1\(1) => label1_9_n_11,
      \LED_on0_carry__1_1\(0) => label1_9_n_12,
      \LED_on0_carry__2_0\(3) => label1_9_n_21,
      \LED_on0_carry__2_0\(2) => label1_9_n_22,
      \LED_on0_carry__2_0\(1) => label1_9_n_23,
      \LED_on0_carry__2_0\(0) => label1_9_n_24,
      \LED_on0_carry__2_1\(3) => label1_9_n_17,
      \LED_on0_carry__2_1\(2) => label1_9_n_18,
      \LED_on0_carry__2_1\(1) => label1_9_n_19,
      \LED_on0_carry__2_1\(0) => label1_9_n_20,
      S(3) => label1_9_n_1,
      S(2) => label1_9_n_2,
      S(1) => label1_9_n_3,
      S(0) => label1_9_n_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Seven_Segment_Generator is
  port (
    Seven_Segment_LED_OBUF : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Anode_OBUF : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC;
    \Seven_Segment_LED_OBUF[0]_inst_i_1\ : in STD_LOGIC;
    \Seven_Segment_LED[2]\ : in STD_LOGIC;
    \Seven_Segment_LED_OBUF[0]_inst_i_1_0\ : in STD_LOGIC;
    \Seven_Segment_LED[1]\ : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Seven_Segment_LED[3]\ : in STD_LOGIC;
    \Seven_Segment_LED_OBUF[6]_inst_i_1\ : in STD_LOGIC;
    \Seven_Segment_LED[4]\ : in STD_LOGIC;
    \Seven_Segment_LED[5]\ : in STD_LOGIC;
    \Seven_Segment_LED[2]_0\ : in STD_LOGIC;
    \Seven_Segment_LED[6]\ : in STD_LOGIC;
    \Seven_Segment_LED[6]_0\ : in STD_LOGIC;
    SEL_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    word_number : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Seven_Segment_LED_OBUF[2]_inst_i_1\ : in STD_LOGIC;
    CLR_IBUF : in STD_LOGIC;
    bcd1_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Seven_Segment_LED_OBUF[3]_inst_i_5\ : in STD_LOGIC
  );
end Seven_Segment_Generator;

architecture STRUCTURE of Seven_Segment_Generator is
  signal \Curr_time[0]_i_3_n_0\ : STD_LOGIC;
  signal \Curr_time[0]_i_4_n_0\ : STD_LOGIC;
  signal \Curr_time[0]_i_5_n_0\ : STD_LOGIC;
  signal \Curr_time[0]_i_6_n_0\ : STD_LOGIC;
  signal \Curr_time[0]_i_7_n_0\ : STD_LOGIC;
  signal Curr_time_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \Curr_time_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \Curr_time_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \Curr_time_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \Curr_time_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \Curr_time_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \Curr_time_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Curr_time_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \Curr_time_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \Curr_time_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \Curr_time_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \Curr_time_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \Curr_time_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \Curr_time_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \Curr_time_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Curr_time_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \Curr_time_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \Curr_time_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \Curr_time_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \Curr_time_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Curr_time_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \Curr_time_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \Curr_time_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \Curr_time_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[0]_inst_i_5_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[4]_inst_i_6_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[4]_inst_i_8_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[5]_inst_i_10_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[5]_inst_i_9_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[6]_inst_i_11_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[6]_inst_i_2_n_0\ : STD_LOGIC;
  signal anode_sel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clear : STD_LOGIC;
  signal \NLW_Curr_time_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_Curr_time_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_Curr_time_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Curr_time_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Curr_time_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_Curr_time_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Anode_OBUF[0]_inst_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Anode_OBUF[1]_inst_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Anode_OBUF[2]_inst_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Anode_OBUF[3]_inst_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Curr_time[0]_i_4\ : label is "soft_lutpair11";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Curr_time_reg[0]_i_2\ : label is 11;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Curr_time_reg[0]_i_2\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \Curr_time_reg[12]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \Curr_time_reg[12]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \Curr_time_reg[16]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \Curr_time_reg[16]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \Curr_time_reg[4]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \Curr_time_reg[4]_i_1\ : label is "SWEEP";
  attribute ADDER_THRESHOLD of \Curr_time_reg[8]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \Curr_time_reg[8]_i_1\ : label is "SWEEP";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[0]_inst_i_5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[4]_inst_i_6\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[5]_inst_i_9\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[6]_inst_i_11\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[6]_inst_i_2\ : label is "soft_lutpair12";
begin
\Anode_OBUF[0]_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => anode_sel(0),
      I1 => CLR_IBUF,
      I2 => anode_sel(1),
      O => Anode_OBUF(0)
    );
\Anode_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => CLR_IBUF,
      I1 => anode_sel(1),
      I2 => anode_sel(0),
      O => Anode_OBUF(1)
    );
\Anode_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => anode_sel(0),
      I1 => CLR_IBUF,
      I2 => anode_sel(1),
      O => Anode_OBUF(2)
    );
\Anode_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => CLR_IBUF,
      I1 => anode_sel(1),
      I2 => anode_sel(0),
      O => Anode_OBUF(3)
    );
\Curr_time[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Curr_time_reg(2),
      I1 => Curr_time_reg(1),
      I2 => Curr_time_reg(0),
      I3 => \Curr_time[0]_i_3_n_0\,
      I4 => \Curr_time[0]_i_4_n_0\,
      O => clear
    );
\Curr_time[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Curr_time_reg(3),
      I1 => Curr_time_reg(4),
      I2 => Curr_time_reg(5),
      I3 => Curr_time_reg(6),
      I4 => \Curr_time[0]_i_6_n_0\,
      O => \Curr_time[0]_i_3_n_0\
    );
\Curr_time[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Curr_time_reg(15),
      I1 => Curr_time_reg(16),
      I2 => anode_sel(0),
      I3 => anode_sel(1),
      I4 => \Curr_time[0]_i_7_n_0\,
      O => \Curr_time[0]_i_4_n_0\
    );
\Curr_time[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Curr_time_reg(0),
      O => \Curr_time[0]_i_5_n_0\
    );
\Curr_time[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Curr_time_reg(10),
      I1 => Curr_time_reg(9),
      I2 => Curr_time_reg(8),
      I3 => Curr_time_reg(7),
      O => \Curr_time[0]_i_6_n_0\
    );
\Curr_time[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Curr_time_reg(14),
      I1 => Curr_time_reg(13),
      I2 => Curr_time_reg(12),
      I3 => Curr_time_reg(11),
      O => \Curr_time[0]_i_7_n_0\
    );
\Curr_time_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[0]_i_2_n_7\,
      Q => Curr_time_reg(0),
      R => clear
    );
\Curr_time_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Curr_time_reg[0]_i_2_n_0\,
      CO(2 downto 0) => \NLW_Curr_time_reg[0]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \Curr_time_reg[0]_i_2_n_4\,
      O(2) => \Curr_time_reg[0]_i_2_n_5\,
      O(1) => \Curr_time_reg[0]_i_2_n_6\,
      O(0) => \Curr_time_reg[0]_i_2_n_7\,
      S(3 downto 1) => Curr_time_reg(3 downto 1),
      S(0) => \Curr_time[0]_i_5_n_0\
    );
\Curr_time_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[8]_i_1_n_5\,
      Q => Curr_time_reg(10),
      R => clear
    );
\Curr_time_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[8]_i_1_n_4\,
      Q => Curr_time_reg(11),
      R => clear
    );
\Curr_time_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[12]_i_1_n_7\,
      Q => Curr_time_reg(12),
      R => clear
    );
\Curr_time_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Curr_time_reg[8]_i_1_n_0\,
      CO(3) => \Curr_time_reg[12]_i_1_n_0\,
      CO(2 downto 0) => \NLW_Curr_time_reg[12]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Curr_time_reg[12]_i_1_n_4\,
      O(2) => \Curr_time_reg[12]_i_1_n_5\,
      O(1) => \Curr_time_reg[12]_i_1_n_6\,
      O(0) => \Curr_time_reg[12]_i_1_n_7\,
      S(3 downto 0) => Curr_time_reg(15 downto 12)
    );
\Curr_time_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[12]_i_1_n_6\,
      Q => Curr_time_reg(13),
      R => clear
    );
\Curr_time_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[12]_i_1_n_5\,
      Q => Curr_time_reg(14),
      R => clear
    );
\Curr_time_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[12]_i_1_n_4\,
      Q => Curr_time_reg(15),
      R => clear
    );
\Curr_time_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[16]_i_1_n_7\,
      Q => Curr_time_reg(16),
      R => clear
    );
\Curr_time_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Curr_time_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_Curr_time_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_Curr_time_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \Curr_time_reg[16]_i_1_n_5\,
      O(1) => \Curr_time_reg[16]_i_1_n_6\,
      O(0) => \Curr_time_reg[16]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 1) => anode_sel(1 downto 0),
      S(0) => Curr_time_reg(16)
    );
\Curr_time_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[16]_i_1_n_6\,
      Q => anode_sel(0),
      R => clear
    );
\Curr_time_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[16]_i_1_n_5\,
      Q => anode_sel(1),
      R => clear
    );
\Curr_time_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[0]_i_2_n_6\,
      Q => Curr_time_reg(1),
      R => clear
    );
\Curr_time_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[0]_i_2_n_5\,
      Q => Curr_time_reg(2),
      R => clear
    );
\Curr_time_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[0]_i_2_n_4\,
      Q => Curr_time_reg(3),
      R => clear
    );
\Curr_time_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[4]_i_1_n_7\,
      Q => Curr_time_reg(4),
      R => clear
    );
\Curr_time_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Curr_time_reg[0]_i_2_n_0\,
      CO(3) => \Curr_time_reg[4]_i_1_n_0\,
      CO(2 downto 0) => \NLW_Curr_time_reg[4]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Curr_time_reg[4]_i_1_n_4\,
      O(2) => \Curr_time_reg[4]_i_1_n_5\,
      O(1) => \Curr_time_reg[4]_i_1_n_6\,
      O(0) => \Curr_time_reg[4]_i_1_n_7\,
      S(3 downto 0) => Curr_time_reg(7 downto 4)
    );
\Curr_time_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[4]_i_1_n_6\,
      Q => Curr_time_reg(5),
      R => clear
    );
\Curr_time_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[4]_i_1_n_5\,
      Q => Curr_time_reg(6),
      R => clear
    );
\Curr_time_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[4]_i_1_n_4\,
      Q => Curr_time_reg(7),
      R => clear
    );
\Curr_time_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[8]_i_1_n_7\,
      Q => Curr_time_reg(8),
      R => clear
    );
\Curr_time_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Curr_time_reg[4]_i_1_n_0\,
      CO(3) => \Curr_time_reg[8]_i_1_n_0\,
      CO(2 downto 0) => \NLW_Curr_time_reg[8]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Curr_time_reg[8]_i_1_n_4\,
      O(2) => \Curr_time_reg[8]_i_1_n_5\,
      O(1) => \Curr_time_reg[8]_i_1_n_6\,
      O(0) => \Curr_time_reg[8]_i_1_n_7\,
      S(3 downto 0) => Curr_time_reg(11 downto 8)
    );
\Curr_time_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \Curr_time_reg[8]_i_1_n_6\,
      Q => Curr_time_reg(9),
      R => clear
    );
\Seven_Segment_LED_OBUF[0]_inst_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => anode_sel(0),
      I1 => anode_sel(1),
      I2 => SEL_IBUF(1),
      I3 => SEL_IBUF(0),
      O => \Seven_Segment_LED_OBUF[0]_inst_i_5_n_0\
    );
\Seven_Segment_LED_OBUF[4]_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => anode_sel(1),
      I1 => anode_sel(0),
      O => \Seven_Segment_LED_OBUF[4]_inst_i_6_n_0\
    );
\Seven_Segment_LED_OBUF[4]_inst_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => anode_sel(0),
      I1 => anode_sel(1),
      O => \Seven_Segment_LED_OBUF[4]_inst_i_8_n_0\
    );
\Seven_Segment_LED_OBUF[5]_inst_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444040440444040"
    )
        port map (
      I0 => anode_sel(1),
      I1 => anode_sel(0),
      I2 => bcd1_out(0),
      I3 => SEL_IBUF(0),
      I4 => SEL_IBUF(1),
      I5 => \Seven_Segment_LED_OBUF[3]_inst_i_5\,
      O => \Seven_Segment_LED_OBUF[5]_inst_i_10_n_0\
    );
\Seven_Segment_LED_OBUF[5]_inst_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => anode_sel(0),
      I1 => anode_sel(1),
      O => \Seven_Segment_LED_OBUF[5]_inst_i_9_n_0\
    );
\Seven_Segment_LED_OBUF[6]_inst_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => anode_sel(0),
      I1 => anode_sel(1),
      O => \Seven_Segment_LED_OBUF[6]_inst_i_11_n_0\
    );
\Seven_Segment_LED_OBUF[6]_inst_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => anode_sel(1),
      I1 => anode_sel(0),
      I2 => \Seven_Segment_LED_OBUF[6]_inst_i_1\,
      O => \Seven_Segment_LED_OBUF[6]_inst_i_2_n_0\
    );
Two_Second_Counter: entity work.Seven_Segment_Counter
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \Seven_Segment_LED[0]\ => \Seven_Segment_LED_OBUF[0]_inst_i_5_n_0\,
      \Seven_Segment_LED[1]\ => \Seven_Segment_LED_OBUF[6]_inst_i_2_n_0\,
      \Seven_Segment_LED[1]_0\ => \Seven_Segment_LED[1]\,
      \Seven_Segment_LED[2]\ => \Seven_Segment_LED[2]\,
      \Seven_Segment_LED[2]_0\ => \Seven_Segment_LED[2]_0\,
      \Seven_Segment_LED[3]\ => \Seven_Segment_LED[3]\,
      \Seven_Segment_LED[4]\ => \Seven_Segment_LED[4]\,
      \Seven_Segment_LED[4]_0\ => \Seven_Segment_LED_OBUF[4]_inst_i_6_n_0\,
      \Seven_Segment_LED[5]\ => \Seven_Segment_LED[5]\,
      \Seven_Segment_LED[6]\ => \Seven_Segment_LED[6]\,
      \Seven_Segment_LED[6]_0\ => \Seven_Segment_LED[6]_0\,
      Seven_Segment_LED_OBUF(6 downto 0) => Seven_Segment_LED_OBUF(6 downto 0),
      \Seven_Segment_LED_OBUF[0]_inst_i_1_0\ => \Seven_Segment_LED_OBUF[0]_inst_i_1\,
      \Seven_Segment_LED_OBUF[0]_inst_i_1_1\ => \Seven_Segment_LED_OBUF[0]_inst_i_1_0\,
      \Seven_Segment_LED_OBUF[2]_inst_i_1_0\ => \Seven_Segment_LED_OBUF[4]_inst_i_8_n_0\,
      \Seven_Segment_LED_OBUF[2]_inst_i_1_1\ => \Seven_Segment_LED_OBUF[2]_inst_i_1\,
      \Seven_Segment_LED_OBUF[3]_inst_i_1_0\ => \Seven_Segment_LED_OBUF[6]_inst_i_1\,
      \Seven_Segment_LED_OBUF[3]_inst_i_1_1\ => \Seven_Segment_LED_OBUF[5]_inst_i_10_n_0\,
      \Seven_Segment_LED_OBUF[5]_inst_i_1_0\ => \Seven_Segment_LED_OBUF[5]_inst_i_9_n_0\,
      \Seven_Segment_LED_OBUF[6]_inst_i_1_0\ => \Seven_Segment_LED_OBUF[6]_inst_i_11_n_0\,
      anode_sel(1 downto 0) => anode_sel(1 downto 0),
      sel0(3 downto 0) => sel0(3 downto 0),
      word_number(0) => word_number(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TOP_LEVEL is
  port (
    SEL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    CLR : in STD_LOGIC;
    LED_SW : in STD_LOGIC_VECTOR ( 7 downto 0 );
    time : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LED : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Seven_Segment_LED : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Anode : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of TOP_LEVEL : entity is true;
  attribute ECO_CHECKSUM : string;
  attribute ECO_CHECKSUM of TOP_LEVEL : entity is "ebe3d1b1";
end TOP_LEVEL;

architecture STRUCTURE of TOP_LEVEL is
  signal Anode_OBUF : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal CLK_IBUF : STD_LOGIC;
  signal CLK_IBUF_BUFG : STD_LOGIC;
  signal CLR_IBUF : STD_LOGIC;
  signal Duty_Cycle : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal LED_OBUF : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LED_OBUF[15]_inst_i_7_n_0\ : STD_LOGIC;
  signal LED_SW_IBUF : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal SEL_IBUF : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Seven_Segment_LED_OBUF : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \Seven_Segment_LED_OBUF[1]_inst_i_5_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[2]_inst_i_3_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[2]_inst_i_4_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[3]_inst_i_7_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[3]_inst_i_8_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[3]_inst_i_9_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[4]_inst_i_10_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[4]_inst_i_11_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[4]_inst_i_4_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[4]_inst_i_9_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[5]_inst_i_11_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[5]_inst_i_5_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[6]_inst_i_10_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[6]_inst_i_17_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[6]_inst_i_18_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[6]_inst_i_19_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[6]_inst_i_20_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[6]_inst_i_21_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[6]_inst_i_22_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[6]_inst_i_25_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[6]_inst_i_3_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[6]_inst_i_6_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[6]_inst_i_8_n_0\ : STD_LOGIC;
  signal \Seven_Segment_LED_OBUF[6]_inst_i_9_n_0\ : STD_LOGIC;
  signal bcd1_out : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal curr_time0_carry_i_5_n_0 : STD_LOGIC;
  signal curr_time0_carry_i_6_n_0 : STD_LOGIC;
  signal curr_time0_carry_i_7_n_0 : STD_LOGIC;
  signal curr_time0_carry_i_8_n_0 : STD_LOGIC;
  signal int_value_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal label4_n_10 : STD_LOGIC;
  signal label4_n_11 : STD_LOGIC;
  signal label4_n_12 : STD_LOGIC;
  signal label4_n_13 : STD_LOGIC;
  signal label4_n_14 : STD_LOGIC;
  signal label4_n_15 : STD_LOGIC;
  signal label4_n_16 : STD_LOGIC;
  signal label4_n_17 : STD_LOGIC;
  signal label4_n_18 : STD_LOGIC;
  signal label4_n_19 : STD_LOGIC;
  signal label4_n_20 : STD_LOGIC;
  signal label4_n_21 : STD_LOGIC;
  signal label4_n_22 : STD_LOGIC;
  signal label4_n_23 : STD_LOGIC;
  signal label4_n_24 : STD_LOGIC;
  signal label4_n_25 : STD_LOGIC;
  signal label4_n_26 : STD_LOGIC;
  signal label4_n_27 : STD_LOGIC;
  signal label4_n_28 : STD_LOGIC;
  signal label4_n_33 : STD_LOGIC;
  signal label4_n_34 : STD_LOGIC;
  signal label4_n_35 : STD_LOGIC;
  signal label4_n_36 : STD_LOGIC;
  signal label4_n_4 : STD_LOGIC;
  signal label4_n_5 : STD_LOGIC;
  signal label4_n_6 : STD_LOGIC;
  signal label4_n_7 : STD_LOGIC;
  signal label4_n_8 : STD_LOGIC;
  signal label4_n_9 : STD_LOGIC;
  signal label6_n_17 : STD_LOGIC;
  signal label6_n_18 : STD_LOGIC;
  signal label6_n_19 : STD_LOGIC;
  signal label6_n_20 : STD_LOGIC;
  signal label6_n_21 : STD_LOGIC;
  signal label6_n_22 : STD_LOGIC;
  signal label6_n_23 : STD_LOGIC;
  signal label6_n_24 : STD_LOGIC;
  signal label6_n_25 : STD_LOGIC;
  signal label6_n_26 : STD_LOGIC;
  signal label6_n_27 : STD_LOGIC;
  signal label6_n_28 : STD_LOGIC;
  signal label6_n_29 : STD_LOGIC;
  signal label6_n_30 : STD_LOGIC;
  signal label6_n_31 : STD_LOGIC;
  signal label6_n_32 : STD_LOGIC;
  signal label6_n_33 : STD_LOGIC;
  signal label6_n_34 : STD_LOGIC;
  signal label6_n_35 : STD_LOGIC;
  signal label6_n_36 : STD_LOGIC;
  signal label6_n_37 : STD_LOGIC;
  signal label6_n_38 : STD_LOGIC;
  signal label6_n_39 : STD_LOGIC;
  signal label6_n_40 : STD_LOGIC;
  signal label6_n_41 : STD_LOGIC;
  signal label6_n_42 : STD_LOGIC;
  signal label6_n_43 : STD_LOGIC;
  signal label6_n_44 : STD_LOGIC;
  signal label6_n_45 : STD_LOGIC;
  signal label6_n_46 : STD_LOGIC;
  signal label6_n_47 : STD_LOGIC;
  signal label6_n_48 : STD_LOGIC;
  signal label6_n_49 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal word_number : STD_LOGIC_VECTOR ( 20 to 20 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \LED_OBUF[15]_inst_i_7\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[3]_inst_i_6\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[4]_inst_i_10\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[4]_inst_i_4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[4]_inst_i_9\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[5]_inst_i_11\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[6]_inst_i_13\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[6]_inst_i_14\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[6]_inst_i_20\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[6]_inst_i_21\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[6]_inst_i_22\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[6]_inst_i_23\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[6]_inst_i_24\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Seven_Segment_LED_OBUF[6]_inst_i_25\ : label is "soft_lutpair17";
begin
\Anode_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => Anode_OBUF(0),
      O => Anode(0)
    );
\Anode_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => Anode_OBUF(1),
      O => Anode(1)
    );
\Anode_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => Anode_OBUF(2),
      O => Anode(2)
    );
\Anode_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => Anode_OBUF(3),
      O => Anode(3)
    );
CLK_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => CLK_IBUF,
      O => CLK_IBUF_BUFG
    );
CLK_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => CLK,
      O => CLK_IBUF
    );
CLR_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => CLR,
      O => CLR_IBUF
    );
\LED_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(0),
      O => LED(0)
    );
\LED_OBUF[10]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(10),
      O => LED(10)
    );
\LED_OBUF[11]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(11),
      O => LED(11)
    );
\LED_OBUF[12]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(12),
      O => LED(12)
    );
\LED_OBUF[13]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(13),
      O => LED(13)
    );
\LED_OBUF[14]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(14),
      O => LED(14)
    );
\LED_OBUF[15]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(15),
      O => LED(15)
    );
\LED_OBUF[15]_inst_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => SEL_IBUF(0),
      I1 => SEL_IBUF(1),
      O => \LED_OBUF[15]_inst_i_7_n_0\
    );
\LED_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(1),
      O => LED(1)
    );
\LED_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(2),
      O => LED(2)
    );
\LED_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(3),
      O => LED(3)
    );
\LED_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(4),
      O => LED(4)
    );
\LED_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(5),
      O => LED(5)
    );
\LED_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(6),
      O => LED(6)
    );
\LED_OBUF[7]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(7),
      O => LED(7)
    );
\LED_OBUF[8]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(8),
      O => LED(8)
    );
\LED_OBUF[9]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(9),
      O => LED(9)
    );
\LED_SW_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => LED_SW(0),
      O => LED_SW_IBUF(0)
    );
\LED_SW_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => LED_SW(1),
      O => LED_SW_IBUF(1)
    );
\LED_SW_IBUF[2]_inst\: unisim.vcomponents.IBUF
     port map (
      I => LED_SW(2),
      O => LED_SW_IBUF(2)
    );
\LED_SW_IBUF[3]_inst\: unisim.vcomponents.IBUF
     port map (
      I => LED_SW(3),
      O => LED_SW_IBUF(3)
    );
\LED_SW_IBUF[4]_inst\: unisim.vcomponents.IBUF
     port map (
      I => LED_SW(4),
      O => LED_SW_IBUF(4)
    );
\LED_SW_IBUF[5]_inst\: unisim.vcomponents.IBUF
     port map (
      I => LED_SW(5),
      O => LED_SW_IBUF(5)
    );
\LED_SW_IBUF[6]_inst\: unisim.vcomponents.IBUF
     port map (
      I => LED_SW(6),
      O => LED_SW_IBUF(6)
    );
\LED_SW_IBUF[7]_inst\: unisim.vcomponents.IBUF
     port map (
      I => LED_SW(7),
      O => LED_SW_IBUF(7)
    );
\SEL_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => SEL(0),
      O => SEL_IBUF(0)
    );
\SEL_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => SEL(1),
      O => SEL_IBUF(1)
    );
\Seven_Segment_LED_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => Seven_Segment_LED_OBUF(0),
      O => Seven_Segment_LED(0)
    );
\Seven_Segment_LED_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => Seven_Segment_LED_OBUF(1),
      O => Seven_Segment_LED(1)
    );
\Seven_Segment_LED_OBUF[1]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFF0000BA8A"
    )
        port map (
      I0 => LED_SW_IBUF(0),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => curr_time0_carry_i_7_n_0,
      I4 => \Seven_Segment_LED_OBUF[6]_inst_i_9_n_0\,
      I5 => \Seven_Segment_LED_OBUF[6]_inst_i_10_n_0\,
      O => \Seven_Segment_LED_OBUF[1]_inst_i_5_n_0\
    );
\Seven_Segment_LED_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => Seven_Segment_LED_OBUF(2),
      O => Seven_Segment_LED(2)
    );
\Seven_Segment_LED_OBUF[2]_inst_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[6]_inst_i_10_n_0\,
      I1 => \Seven_Segment_LED_OBUF[6]_inst_i_9_n_0\,
      O => \Seven_Segment_LED_OBUF[2]_inst_i_3_n_0\
    );
\Seven_Segment_LED_OBUF[2]_inst_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => LED_SW_IBUF(0),
      I1 => SEL_IBUF(0),
      I2 => SEL_IBUF(1),
      I3 => curr_time0_carry_i_7_n_0,
      O => \Seven_Segment_LED_OBUF[2]_inst_i_4_n_0\
    );
\Seven_Segment_LED_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => Seven_Segment_LED_OBUF(3),
      O => Seven_Segment_LED(3)
    );
\Seven_Segment_LED_OBUF[3]_inst_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[3]_inst_i_8_n_0\,
      I1 => \Seven_Segment_LED_OBUF[3]_inst_i_9_n_0\,
      I2 => SEL_IBUF(0),
      I3 => SEL_IBUF(1),
      O => sel0(1)
    );
\Seven_Segment_LED_OBUF[3]_inst_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      O => \Seven_Segment_LED_OBUF[3]_inst_i_7_n_0\
    );
\Seven_Segment_LED_OBUF[3]_inst_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E8FF038380EE3F0"
    )
        port map (
      I0 => LED_SW_IBUF(2),
      I1 => LED_SW_IBUF(7),
      I2 => LED_SW_IBUF(6),
      I3 => LED_SW_IBUF(5),
      I4 => LED_SW_IBUF(4),
      I5 => LED_SW_IBUF(3),
      O => \Seven_Segment_LED_OBUF[3]_inst_i_8_n_0\
    );
\Seven_Segment_LED_OBUF[3]_inst_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF000F00EF030F0"
    )
        port map (
      I0 => LED_SW_IBUF(2),
      I1 => LED_SW_IBUF(4),
      I2 => LED_SW_IBUF(7),
      I3 => LED_SW_IBUF(6),
      I4 => LED_SW_IBUF(5),
      I5 => LED_SW_IBUF(3),
      O => \Seven_Segment_LED_OBUF[3]_inst_i_9_n_0\
    );
\Seven_Segment_LED_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => Seven_Segment_LED_OBUF(4),
      O => Seven_Segment_LED(4)
    );
\Seven_Segment_LED_OBUF[4]_inst_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B02C"
    )
        port map (
      I0 => LED_SW_IBUF(4),
      I1 => LED_SW_IBUF(7),
      I2 => LED_SW_IBUF(6),
      I3 => LED_SW_IBUF(5),
      O => \Seven_Segment_LED_OBUF[4]_inst_i_10_n_0\
    );
\Seven_Segment_LED_OBUF[4]_inst_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F03FEC3FF43FEC7F"
    )
        port map (
      I0 => LED_SW_IBUF(3),
      I1 => LED_SW_IBUF(5),
      I2 => LED_SW_IBUF(6),
      I3 => LED_SW_IBUF(7),
      I4 => LED_SW_IBUF(4),
      I5 => LED_SW_IBUF(2),
      O => \Seven_Segment_LED_OBUF[4]_inst_i_11_n_0\
    );
\Seven_Segment_LED_OBUF[4]_inst_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E6E6FFE6"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[4]_inst_i_9_n_0\,
      I1 => \Seven_Segment_LED_OBUF[4]_inst_i_10_n_0\,
      I2 => \Seven_Segment_LED_OBUF[4]_inst_i_11_n_0\,
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      O => \Seven_Segment_LED_OBUF[4]_inst_i_4_n_0\
    );
\Seven_Segment_LED_OBUF[4]_inst_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F0FEFFF"
    )
        port map (
      I0 => LED_SW_IBUF(4),
      I1 => LED_SW_IBUF(3),
      I2 => LED_SW_IBUF(7),
      I3 => LED_SW_IBUF(6),
      I4 => LED_SW_IBUF(5),
      O => \Seven_Segment_LED_OBUF[4]_inst_i_9_n_0\
    );
\Seven_Segment_LED_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => Seven_Segment_LED_OBUF(5),
      O => Seven_Segment_LED(5)
    );
\Seven_Segment_LED_OBUF[5]_inst_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => SEL_IBUF(0),
      I1 => SEL_IBUF(1),
      O => \Seven_Segment_LED_OBUF[5]_inst_i_11_n_0\
    );
\Seven_Segment_LED_OBUF[5]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151540400000000"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[6]_inst_i_8_n_0\,
      I1 => curr_time0_carry_i_7_n_0,
      I2 => \Seven_Segment_LED_OBUF[5]_inst_i_11_n_0\,
      I3 => LED_SW_IBUF(0),
      I4 => \Seven_Segment_LED_OBUF[6]_inst_i_10_n_0\,
      I5 => \Seven_Segment_LED_OBUF[6]_inst_i_9_n_0\,
      O => \Seven_Segment_LED_OBUF[5]_inst_i_5_n_0\
    );
\Seven_Segment_LED_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => Seven_Segment_LED_OBUF(6),
      O => Seven_Segment_LED(6)
    );
\Seven_Segment_LED_OBUF[6]_inst_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00AA2280"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[5]_inst_i_11_n_0\,
      I1 => \Seven_Segment_LED_OBUF[6]_inst_i_17_n_0\,
      I2 => \Seven_Segment_LED_OBUF[6]_inst_i_18_n_0\,
      I3 => LED_SW_IBUF(1),
      I4 => \Seven_Segment_LED_OBUF[6]_inst_i_19_n_0\,
      I5 => \Seven_Segment_LED_OBUF[6]_inst_i_22_n_0\,
      O => \Seven_Segment_LED_OBUF[6]_inst_i_10_n_0\
    );
\Seven_Segment_LED_OBUF[6]_inst_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F35100A2"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[3]_inst_i_9_n_0\,
      I1 => SEL_IBUF(1),
      I2 => SEL_IBUF(0),
      I3 => \Seven_Segment_LED_OBUF[3]_inst_i_8_n_0\,
      I4 => bcd1_out(4),
      O => sel0(2)
    );
\Seven_Segment_LED_OBUF[6]_inst_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A251"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[4]_inst_i_11_n_0\,
      I1 => SEL_IBUF(1),
      I2 => SEL_IBUF(0),
      I3 => bcd1_out(5),
      O => sel0(3)
    );
\Seven_Segment_LED_OBUF[6]_inst_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFEFFAAAAAAAAAA"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[6]_inst_i_25_n_0\,
      I1 => \Seven_Segment_LED_OBUF[6]_inst_i_18_n_0\,
      I2 => LED_SW_IBUF(1),
      I3 => \Seven_Segment_LED_OBUF[6]_inst_i_19_n_0\,
      I4 => \Seven_Segment_LED_OBUF[6]_inst_i_17_n_0\,
      I5 => \Seven_Segment_LED_OBUF[5]_inst_i_11_n_0\,
      O => sel0(0)
    );
\Seven_Segment_LED_OBUF[6]_inst_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FFFFF5F7FFFFF"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[5]_inst_i_11_n_0\,
      I1 => LED_SW_IBUF(3),
      I2 => LED_SW_IBUF(6),
      I3 => LED_SW_IBUF(5),
      I4 => LED_SW_IBUF(7),
      I5 => LED_SW_IBUF(4),
      O => word_number(20)
    );
\Seven_Segment_LED_OBUF[6]_inst_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"92C3492CC3492C34"
    )
        port map (
      I0 => LED_SW_IBUF(4),
      I1 => LED_SW_IBUF(7),
      I2 => LED_SW_IBUF(5),
      I3 => LED_SW_IBUF(6),
      I4 => LED_SW_IBUF(3),
      I5 => LED_SW_IBUF(2),
      O => \Seven_Segment_LED_OBUF[6]_inst_i_17_n_0\
    );
\Seven_Segment_LED_OBUF[6]_inst_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4255A9292A4495A"
    )
        port map (
      I0 => LED_SW_IBUF(2),
      I1 => LED_SW_IBUF(7),
      I2 => LED_SW_IBUF(6),
      I3 => LED_SW_IBUF(5),
      I4 => LED_SW_IBUF(4),
      I5 => LED_SW_IBUF(3),
      O => \Seven_Segment_LED_OBUF[6]_inst_i_18_n_0\
    );
\Seven_Segment_LED_OBUF[6]_inst_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0821104242088410"
    )
        port map (
      I0 => LED_SW_IBUF(2),
      I1 => LED_SW_IBUF(3),
      I2 => LED_SW_IBUF(4),
      I3 => LED_SW_IBUF(7),
      I4 => LED_SW_IBUF(6),
      I5 => LED_SW_IBUF(5),
      O => \Seven_Segment_LED_OBUF[6]_inst_i_19_n_0\
    );
\Seven_Segment_LED_OBUF[6]_inst_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => curr_time0_carry_i_8_n_0,
      I1 => curr_time0_carry_i_5_n_0,
      I2 => curr_time0_carry_i_6_n_0,
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      O => \Seven_Segment_LED_OBUF[6]_inst_i_20_n_0\
    );
\Seven_Segment_LED_OBUF[6]_inst_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008C00"
    )
        port map (
      I0 => curr_time0_carry_i_6_n_0,
      I1 => curr_time0_carry_i_5_n_0,
      I2 => curr_time0_carry_i_8_n_0,
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      O => \Seven_Segment_LED_OBUF[6]_inst_i_21_n_0\
    );
\Seven_Segment_LED_OBUF[6]_inst_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04044000"
    )
        port map (
      I0 => SEL_IBUF(0),
      I1 => SEL_IBUF(1),
      I2 => curr_time0_carry_i_8_n_0,
      I3 => curr_time0_carry_i_5_n_0,
      I4 => curr_time0_carry_i_6_n_0,
      O => \Seven_Segment_LED_OBUF[6]_inst_i_22_n_0\
    );
\Seven_Segment_LED_OBUF[6]_inst_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80E05F0"
    )
        port map (
      I0 => LED_SW_IBUF(4),
      I1 => LED_SW_IBUF(3),
      I2 => LED_SW_IBUF(7),
      I3 => LED_SW_IBUF(6),
      I4 => LED_SW_IBUF(5),
      O => bcd1_out(4)
    );
\Seven_Segment_LED_OBUF[6]_inst_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1C18"
    )
        port map (
      I0 => LED_SW_IBUF(5),
      I1 => LED_SW_IBUF(6),
      I2 => LED_SW_IBUF(7),
      I3 => LED_SW_IBUF(4),
      O => bcd1_out(5)
    );
\Seven_Segment_LED_OBUF[6]_inst_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400000"
    )
        port map (
      I0 => SEL_IBUF(0),
      I1 => SEL_IBUF(1),
      I2 => curr_time0_carry_i_6_n_0,
      I3 => curr_time0_carry_i_5_n_0,
      I4 => curr_time0_carry_i_8_n_0,
      O => \Seven_Segment_LED_OBUF[6]_inst_i_25_n_0\
    );
\Seven_Segment_LED_OBUF[6]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020022220222"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[6]_inst_i_9_n_0\,
      I1 => \Seven_Segment_LED_OBUF[6]_inst_i_10_n_0\,
      I2 => curr_time0_carry_i_7_n_0,
      I3 => SEL_IBUF(1),
      I4 => SEL_IBUF(0),
      I5 => LED_SW_IBUF(0),
      O => \Seven_Segment_LED_OBUF[6]_inst_i_3_n_0\
    );
\Seven_Segment_LED_OBUF[6]_inst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FB08"
    )
        port map (
      I0 => curr_time0_carry_i_7_n_0,
      I1 => SEL_IBUF(1),
      I2 => SEL_IBUF(0),
      I3 => LED_SW_IBUF(0),
      I4 => \Seven_Segment_LED_OBUF[6]_inst_i_10_n_0\,
      I5 => \Seven_Segment_LED_OBUF[6]_inst_i_9_n_0\,
      O => \Seven_Segment_LED_OBUF[6]_inst_i_6_n_0\
    );
\Seven_Segment_LED_OBUF[6]_inst_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22280008"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[5]_inst_i_11_n_0\,
      I1 => \Seven_Segment_LED_OBUF[6]_inst_i_17_n_0\,
      I2 => \Seven_Segment_LED_OBUF[6]_inst_i_18_n_0\,
      I3 => LED_SW_IBUF(1),
      I4 => \Seven_Segment_LED_OBUF[6]_inst_i_19_n_0\,
      I5 => \Seven_Segment_LED_OBUF[6]_inst_i_20_n_0\,
      O => \Seven_Segment_LED_OBUF[6]_inst_i_8_n_0\
    );
\Seven_Segment_LED_OBUF[6]_inst_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA008A208"
    )
        port map (
      I0 => \Seven_Segment_LED_OBUF[5]_inst_i_11_n_0\,
      I1 => \Seven_Segment_LED_OBUF[6]_inst_i_19_n_0\,
      I2 => LED_SW_IBUF(1),
      I3 => \Seven_Segment_LED_OBUF[6]_inst_i_18_n_0\,
      I4 => \Seven_Segment_LED_OBUF[6]_inst_i_17_n_0\,
      I5 => \Seven_Segment_LED_OBUF[6]_inst_i_21_n_0\,
      O => \Seven_Segment_LED_OBUF[6]_inst_i_9_n_0\
    );
curr_time0_carry_i_5: unisim.vcomponents.IBUF
     port map (
      I => time(2),
      O => curr_time0_carry_i_5_n_0
    );
curr_time0_carry_i_6: unisim.vcomponents.IBUF
     port map (
      I => time(1),
      O => curr_time0_carry_i_6_n_0
    );
curr_time0_carry_i_7: unisim.vcomponents.IBUF
     port map (
      I => time(0),
      O => curr_time0_carry_i_7_n_0
    );
curr_time0_carry_i_8: unisim.vcomponents.IBUF
     port map (
      I => time(3),
      O => curr_time0_carry_i_8_n_0
    );
label4: entity work.Counter
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => p_0_in,
      DI(3) => label4_n_9,
      DI(2) => label4_n_10,
      DI(1) => label4_n_11,
      DI(0) => label4_n_12,
      LED0_carry => label6_n_18,
      LED0_carry_0 => label6_n_19,
      LED0_carry_1 => label6_n_17,
      LED0_carry_2 => label6_n_21,
      LED0_carry_3 => label6_n_20,
      LED0_carry_4 => label6_n_23,
      LED0_carry_5 => label6_n_22,
      LED0_carry_6 => label6_n_25,
      LED0_carry_7 => label6_n_24,
      \LED0_carry__0\ => label6_n_32,
      \LED0_carry__0_0\ => label6_n_33,
      \LED0_carry__0_1\ => label6_n_30,
      \LED0_carry__0_2\ => label6_n_31,
      \LED0_carry__0_3\ => label6_n_27,
      \LED0_carry__0_4\ => label6_n_26,
      \LED0_carry__0_5\ => label6_n_29,
      \LED0_carry__0_6\ => label6_n_28,
      \LED0_carry__1\ => label6_n_42,
      \LED0_carry__1_0\ => label6_n_37,
      \LED0_carry__1_1\ => label6_n_40,
      \LED0_carry__1_2\ => label6_n_41,
      \LED0_carry__1_3\ => label6_n_38,
      \LED0_carry__1_4\ => label6_n_39,
      \LED0_carry__1_5\ => label6_n_34,
      \LED0_carry__1_6\ => label6_n_35,
      \LED0_carry__2\ => label6_n_49,
      \LED0_carry__2_0\ => label6_n_36,
      \LED0_carry__2_1\ => label6_n_48,
      \LED0_carry__2_2\ => label6_n_47,
      \LED0_carry__2_3\ => label6_n_46,
      \LED0_carry__2_4\ => label6_n_45,
      \LED0_carry__2_5\ => label6_n_43,
      \LED0_carry__2_6\ => label6_n_44,
      \LED_OBUF[15]_inst_i_1\ => \LED_OBUF[15]_inst_i_7_n_0\,
      LED_SW_IBUF(7 downto 0) => LED_SW_IBUF(7 downto 0),
      S(3) => label4_n_5,
      S(2) => label4_n_6,
      S(1) => label4_n_7,
      S(0) => label4_n_8,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \int_value_reg[0]_0\ => curr_time0_carry_i_5_n_0,
      \int_value_reg[0]_1\ => curr_time0_carry_i_8_n_0,
      \int_value_reg[0]_2\ => curr_time0_carry_i_7_n_0,
      \int_value_reg[0]_3\ => curr_time0_carry_i_6_n_0,
      \int_value_reg[12]_0\ => label4_n_4,
      \int_value_reg[14]_0\(3) => label4_n_25,
      \int_value_reg[14]_0\(2) => label4_n_26,
      \int_value_reg[14]_0\(1) => label4_n_27,
      \int_value_reg[14]_0\(0) => label4_n_28,
      \int_value_reg[15]_0\(3) => label4_n_21,
      \int_value_reg[15]_0\(2) => label4_n_22,
      \int_value_reg[15]_0\(1) => label4_n_23,
      \int_value_reg[15]_0\(0) => label4_n_24,
      \int_value_reg[22]_0\(3) => label4_n_17,
      \int_value_reg[22]_0\(2) => label4_n_18,
      \int_value_reg[22]_0\(1) => label4_n_19,
      \int_value_reg[22]_0\(0) => label4_n_20,
      \int_value_reg[23]_0\(3) => label4_n_13,
      \int_value_reg[23]_0\(2) => label4_n_14,
      \int_value_reg[23]_0\(1) => label4_n_15,
      \int_value_reg[23]_0\(0) => label4_n_16,
      \int_value_reg[6]_0\(3) => Duty_Cycle(6),
      \int_value_reg[6]_0\(2) => Duty_Cycle(4),
      \int_value_reg[6]_0\(1) => Duty_Cycle(2),
      \int_value_reg[6]_0\(0) => Duty_Cycle(0),
      \int_value_reg[7]_0\(3) => int_value_reg(7),
      \int_value_reg[7]_0\(2) => int_value_reg(5),
      \int_value_reg[7]_0\(1) => int_value_reg(3),
      \int_value_reg[7]_0\(0) => int_value_reg(1),
      \int_value_reg[7]_1\(3) => label4_n_33,
      \int_value_reg[7]_1\(2) => label4_n_34,
      \int_value_reg[7]_1\(1) => label4_n_35,
      \int_value_reg[7]_1\(0) => label4_n_36
    );
label6: entity work.PWM_Generator
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => p_0_in,
      DI(3) => label4_n_9,
      DI(2) => label4_n_10,
      DI(1) => label4_n_11,
      DI(0) => label4_n_12,
      LED0_carry_0(3) => Duty_Cycle(6),
      LED0_carry_0(2) => Duty_Cycle(4),
      LED0_carry_0(1) => Duty_Cycle(2),
      LED0_carry_0(0) => Duty_Cycle(0),
      LED0_carry_1(3) => int_value_reg(7),
      LED0_carry_1(2) => int_value_reg(5),
      LED0_carry_1(1) => int_value_reg(3),
      LED0_carry_1(0) => int_value_reg(1),
      \LED0_carry__0_0\(3) => label4_n_33,
      \LED0_carry__0_0\(2) => label4_n_34,
      \LED0_carry__0_0\(1) => label4_n_35,
      \LED0_carry__0_0\(0) => label4_n_36,
      \LED0_carry__1_0\(3) => label4_n_25,
      \LED0_carry__1_0\(2) => label4_n_26,
      \LED0_carry__1_0\(1) => label4_n_27,
      \LED0_carry__1_0\(0) => label4_n_28,
      \LED0_carry__1_1\(3) => label4_n_21,
      \LED0_carry__1_1\(2) => label4_n_22,
      \LED0_carry__1_1\(1) => label4_n_23,
      \LED0_carry__1_1\(0) => label4_n_24,
      \LED0_carry__2_0\(3) => label4_n_17,
      \LED0_carry__2_0\(2) => label4_n_18,
      \LED0_carry__2_0\(1) => label4_n_19,
      \LED0_carry__2_0\(0) => label4_n_20,
      \LED0_carry__2_1\(3) => label4_n_13,
      \LED0_carry__2_1\(2) => label4_n_14,
      \LED0_carry__2_1\(1) => label4_n_15,
      \LED0_carry__2_1\(0) => label4_n_16,
      \LED[7]\ => label4_n_4,
      LED_OBUF(15 downto 0) => LED_OBUF(15 downto 0),
      LED_SW_IBUF(3) => LED_SW_IBUF(7),
      LED_SW_IBUF(2) => LED_SW_IBUF(5),
      LED_SW_IBUF(1) => LED_SW_IBUF(3),
      LED_SW_IBUF(0) => LED_SW_IBUF(1),
      S(3) => label4_n_5,
      S(2) => label4_n_6,
      S(1) => label4_n_7,
      S(0) => label4_n_8,
      \SEL[0]\ => label6_n_18,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \count_reg[0]_0\ => label6_n_25,
      \count_reg[10]_0\ => label6_n_26,
      \count_reg[11]_0\ => label6_n_27,
      \count_reg[12]_0\ => label6_n_31,
      \count_reg[13]_0\ => label6_n_30,
      \count_reg[14]_0\ => label6_n_33,
      \count_reg[15]_0\ => label6_n_32,
      \count_reg[16]_0\ => label6_n_35,
      \count_reg[17]_0\ => label6_n_34,
      \count_reg[18]_0\ => label6_n_39,
      \count_reg[19]_0\ => label6_n_38,
      \count_reg[1]_0\ => label6_n_24,
      \count_reg[20]_0\ => label6_n_41,
      \count_reg[21]_0\ => label6_n_40,
      \count_reg[22]_0\ => label6_n_37,
      \count_reg[23]_0\ => label6_n_42,
      \count_reg[24]_0\ => label6_n_44,
      \count_reg[25]_0\ => label6_n_43,
      \count_reg[26]_0\ => label6_n_45,
      \count_reg[27]_0\ => label6_n_46,
      \count_reg[28]_0\ => label6_n_47,
      \count_reg[29]_0\ => label6_n_48,
      \count_reg[2]_0\ => label6_n_23,
      \count_reg[30]_0\ => label6_n_36,
      \count_reg[31]_0\ => label6_n_49,
      \count_reg[3]_0\ => label6_n_22,
      \count_reg[4]_0\ => label6_n_21,
      \count_reg[5]_0\ => label6_n_20,
      \count_reg[6]_0\ => label6_n_19,
      \count_reg[7]_0\ => label6_n_17,
      \count_reg[8]_0\ => label6_n_28,
      \count_reg[9]_0\ => label6_n_29
    );
label7: entity work.Seven_Segment_Generator
     port map (
      Anode_OBUF(3 downto 0) => Anode_OBUF(3 downto 0),
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CLR_IBUF => CLR_IBUF,
      SEL_IBUF(1 downto 0) => SEL_IBUF(1 downto 0),
      \Seven_Segment_LED[1]\ => \Seven_Segment_LED_OBUF[1]_inst_i_5_n_0\,
      \Seven_Segment_LED[2]\ => \Seven_Segment_LED_OBUF[2]_inst_i_4_n_0\,
      \Seven_Segment_LED[2]_0\ => \Seven_Segment_LED_OBUF[2]_inst_i_3_n_0\,
      \Seven_Segment_LED[3]\ => \Seven_Segment_LED_OBUF[3]_inst_i_7_n_0\,
      \Seven_Segment_LED[4]\ => \Seven_Segment_LED_OBUF[4]_inst_i_4_n_0\,
      \Seven_Segment_LED[5]\ => \Seven_Segment_LED_OBUF[5]_inst_i_5_n_0\,
      \Seven_Segment_LED[6]\ => \Seven_Segment_LED_OBUF[6]_inst_i_3_n_0\,
      \Seven_Segment_LED[6]_0\ => \Seven_Segment_LED_OBUF[6]_inst_i_6_n_0\,
      Seven_Segment_LED_OBUF(6 downto 0) => Seven_Segment_LED_OBUF(6 downto 0),
      \Seven_Segment_LED_OBUF[0]_inst_i_1\ => \Seven_Segment_LED_OBUF[6]_inst_i_10_n_0\,
      \Seven_Segment_LED_OBUF[0]_inst_i_1_0\ => \Seven_Segment_LED_OBUF[6]_inst_i_9_n_0\,
      \Seven_Segment_LED_OBUF[2]_inst_i_1\ => \LED_OBUF[15]_inst_i_7_n_0\,
      \Seven_Segment_LED_OBUF[3]_inst_i_5\ => \Seven_Segment_LED_OBUF[4]_inst_i_11_n_0\,
      \Seven_Segment_LED_OBUF[6]_inst_i_1\ => \Seven_Segment_LED_OBUF[6]_inst_i_8_n_0\,
      bcd1_out(0) => bcd1_out(5),
      sel0(3 downto 0) => sel0(3 downto 0),
      word_number(0) => word_number(20)
    );
end STRUCTURE;
