\doxysection{portmacro.\+h}
\hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source}{}\label{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source}\index{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/GCC/ARM7\_AT91FR40008/portmacro.h@{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/GCC/ARM7\_AT91FR40008/portmacro.h}}
\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00001}00001\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00002}00002\ \textcolor{comment}{\ *\ FreeRTOS\ Kernel\ <DEVELOPMENT\ BRANCH>}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00003}00003\ \textcolor{comment}{\ *\ Copyright\ (C)\ 2021\ Amazon.com,\ Inc.\ or\ its\ affiliates.\ All\ Rights\ Reserved.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00004}00004\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00005}00005\ \textcolor{comment}{\ *\ SPDX-\/License-\/Identifier:\ MIT}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00006}00006\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00007}00007\ \textcolor{comment}{\ *\ Permission\ is\ hereby\ granted,\ free\ of\ charge,\ to\ any\ person\ obtaining\ a\ copy\ of}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00008}00008\ \textcolor{comment}{\ *\ this\ software\ and\ associated\ documentation\ files\ (the\ "{}Software"{}),\ to\ deal\ in}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00009}00009\ \textcolor{comment}{\ *\ the\ Software\ without\ restriction,\ including\ without\ limitation\ the\ rights\ to}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00010}00010\ \textcolor{comment}{\ *\ use,\ copy,\ modify,\ merge,\ publish,\ distribute,\ sublicense,\ and/or\ sell\ copies\ of}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00011}00011\ \textcolor{comment}{\ *\ the\ Software,\ and\ to\ permit\ persons\ to\ whom\ the\ Software\ is\ furnished\ to\ do\ so,}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00012}00012\ \textcolor{comment}{\ *\ subject\ to\ the\ following\ conditions:}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00013}00013\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00014}00014\ \textcolor{comment}{\ *\ The\ above\ copyright\ notice\ and\ this\ permission\ notice\ shall\ be\ included\ in\ all}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00015}00015\ \textcolor{comment}{\ *\ copies\ or\ substantial\ portions\ of\ the\ Software.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00016}00016\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00017}00017\ \textcolor{comment}{\ *\ THE\ SOFTWARE\ IS\ PROVIDED\ "{}AS\ IS"{},\ WITHOUT\ WARRANTY\ OF\ ANY\ KIND,\ EXPRESS\ OR}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00018}00018\ \textcolor{comment}{\ *\ IMPLIED,\ INCLUDING\ BUT\ NOT\ LIMITED\ TO\ THE\ WARRANTIES\ OF\ MERCHANTABILITY,\ FITNESS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00019}00019\ \textcolor{comment}{\ *\ FOR\ A\ PARTICULAR\ PURPOSE\ AND\ NONINFRINGEMENT.\ IN\ NO\ EVENT\ SHALL\ THE\ AUTHORS\ OR}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00020}00020\ \textcolor{comment}{\ *\ COPYRIGHT\ HOLDERS\ BE\ LIABLE\ FOR\ ANY\ CLAIM,\ DAMAGES\ OR\ OTHER\ LIABILITY,\ WHETHER}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00021}00021\ \textcolor{comment}{\ *\ IN\ AN\ ACTION\ OF\ CONTRACT,\ TORT\ OR\ OTHERWISE,\ ARISING\ FROM,\ OUT\ OF\ OR\ IN}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00022}00022\ \textcolor{comment}{\ *\ CONNECTION\ WITH\ THE\ SOFTWARE\ OR\ THE\ USE\ OR\ OTHER\ DEALINGS\ IN\ THE\ SOFTWARE.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00023}00023\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00024}00024\ \textcolor{comment}{\ *\ https://www.FreeRTOS.org}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00025}00025\ \textcolor{comment}{\ *\ https://github.com/FreeRTOS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00026}00026\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00027}00027\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00029}00029\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00030}00030\ \textcolor{comment}{\ *\ \ Changes\ from\ V3.2.3}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00031}00031\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00032}00032\ \textcolor{comment}{\ +\ Modified\ portENTER\_SWITCHING\_ISR()\ to\ allow\ use\ with\ GCC\ V4.0.1.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00033}00033\ \textcolor{comment}{\ +}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00034}00034\ \textcolor{comment}{\ +\ \ Changes\ from\ V3.2.4}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00035}00035\ \textcolor{comment}{\ +}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00036}00036\ \textcolor{comment}{\ +\ Removed\ the\ use\ of\ the\ \%0\ parameter\ within\ the\ assembler\ macros\ and}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00037}00037\ \textcolor{comment}{\ +\ \ \ \ replaced\ them\ with\ hard\ coded\ registers.\ \ This\ will\ ensure\ the}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00038}00038\ \textcolor{comment}{\ +\ \ \ \ assembler\ does\ not\ select\ the\ link\ register\ as\ the\ temp\ register\ as}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00039}00039\ \textcolor{comment}{\ +\ \ \ \ was\ occasionally\ happening\ previously.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00040}00040\ \textcolor{comment}{\ +}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00041}00041\ \textcolor{comment}{\ +\ The\ assembler\ statements\ are\ now\ included\ in\ a\ single\ asm\ block\ rather}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00042}00042\ \textcolor{comment}{\ +\ \ \ \ than\ each\ line\ having\ its\ own\ asm\ block.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00043}00043\ \textcolor{comment}{\ +}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00044}00044\ \textcolor{comment}{\ +\ \ Changes\ from\ V4.5.0}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00045}00045\ \textcolor{comment}{\ +}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00046}00046\ \textcolor{comment}{\ +\ Removed\ the\ portENTER\_SWITCHING\_ISR()\ and\ portEXIT\_SWITCHING\_ISR()\ macros}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00047}00047\ \textcolor{comment}{\ +\ \ \ \ and\ replaced\ them\ with\ portYIELD\_FROM\_ISR()\ macro.\ \ Application\ code}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00048}00048\ \textcolor{comment}{\ +\ \ \ \ should\ now\ make\ use\ of\ the\ portSAVE\_CONTEXT()\ and\ portRESTORE\_CONTEXT()}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00049}00049\ \textcolor{comment}{\ +\ \ \ \ macros\ as\ per\ the\ V4.5.1\ demo\ code.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00050}00050\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00051}00051\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00052}00052\ \textcolor{preprocessor}{\#ifndef\ PORTMACRO\_H}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00053}00053\ \textcolor{preprocessor}{\#define\ PORTMACRO\_H}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00054}00054\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00055}00055\ \textcolor{comment}{/*\ *INDENT-\/OFF*\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00056}00056\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00057}00057\ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00058}00058\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00059}00059\ \textcolor{comment}{/*\ *INDENT-\/ON*\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00060}00060\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00061}00061\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00062}00062\ \textcolor{comment}{\ *\ Port\ specific\ definitions.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00063}00063\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00064}00064\ \textcolor{comment}{\ *\ The\ settings\ in\ this\ file\ configure\ FreeRTOS\ correctly\ for\ the}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00065}00065\ \textcolor{comment}{\ *\ given\ hardware\ and\ compiler.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00066}00066\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00067}00067\ \textcolor{comment}{\ *\ These\ settings\ should\ not\ be\ altered.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00068}00068\ \textcolor{comment}{\ *-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00069}00069\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00070}00070\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00071}00071\ \textcolor{comment}{/*\ Type\ definitions.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00072}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_add0bdbfef5abf241c7774f68bde42f1d}{00072}}\ \textcolor{preprocessor}{\#define\ portCHAR\ \ \ \ \ \ \ \ \ \ char}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00073}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_a1bbe1ef117ec274ef919e0a930c888ac}{00073}}\ \textcolor{preprocessor}{\#define\ portFLOAT\ \ \ \ \ \ \ \ \ float}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00074}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_a4711ce186a903a14bc8ea7c8650b4f61}{00074}}\ \textcolor{preprocessor}{\#define\ portDOUBLE\ \ \ \ \ \ \ \ double}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00075}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_a6bbebff6020ac333ab6ec2ffd7f77001}{00075}}\ \textcolor{preprocessor}{\#define\ portLONG\ \ \ \ \ \ \ \ \ \ long}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00076}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_a42e62d5881b12ff2a5c659576c64d003}{00076}}\ \textcolor{preprocessor}{\#define\ portSHORT\ \ \ \ \ \ \ \ \ short}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00077}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_ab0a294066ac7369b8f59a52d9491a92c}{00077}}\ \textcolor{preprocessor}{\#define\ portSTACK\_TYPE\ \ \ \ uint32\_t}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00078}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_a1ebe82d24d764ae4e352f7c3a9f92c01}{00078}}\ \textcolor{preprocessor}{\#define\ portBASE\_TYPE\ \ \ \ \ long}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00079}00079\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00080}00080\ \textcolor{keyword}{typedef}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_ab0a294066ac7369b8f59a52d9491a92c}{portSTACK\_TYPE}}\ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00081}00081\ \textcolor{keyword}{typedef}\ \textcolor{keywordtype}{long}\ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{BaseType\_t}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00082}00082\ \textcolor{keyword}{typedef}\ \textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{long}\ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a646f89d4298e4f5afd522202b11cb2e6}{UBaseType\_t}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00083}00083\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00084}00084\ \textcolor{preprocessor}{\#if\ (\ configTICK\_TYPE\_WIDTH\_IN\_BITS\ ==\ TICK\_TYPE\_WIDTH\_16\_BITS\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00085}00085\ \ \ \ \ \textcolor{keyword}{typedef}\ uint16\_t\ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a83586323ab175c3dfcbd7f4704e09743}{TickType\_t}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00086}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_a72723ba1e4a85ca14f25c2b9e066613d}{00086}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portMAX\_DELAY\ \ \ \ (\ TickType\_t\ )\ 0xffff}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00087}00087\ \textcolor{preprocessor}{\#elif\ (\ configTICK\_TYPE\_WIDTH\_IN\_BITS\ ==\ TICK\_TYPE\_WIDTH\_32\_BITS\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00088}00088\ \ \ \ \ \textcolor{keyword}{typedef}\ uint32\_t\ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a83586323ab175c3dfcbd7f4704e09743}{TickType\_t}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00089}00089\ \textcolor{preprocessor}{\ \ \ \ \#define\ portMAX\_DELAY\ \ \ \ (\ TickType\_t\ )\ (\ 0xFFFFFFFFUL\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00090}00090\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00091}00091\ \textcolor{preprocessor}{\ \ \ \ \#error\ configTICK\_TYPE\_WIDTH\_IN\_BITS\ set\ to\ unsupported\ tick\ type\ width.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00092}00092\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00093}00093\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00094}00094\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00095}00095\ \textcolor{comment}{/*\ Hardware\ specifics.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00096}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_a21adaab1601f6a0f35ba550a43060830}{00096}}\ \textcolor{preprocessor}{\#define\ portSTACK\_GROWTH\ \ \ \ \ \ (\ -\/1\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00097}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_a554d9322ce7f698a86a22b21234bd8cd}{00097}}\ \textcolor{preprocessor}{\#define\ portTICK\_PERIOD\_MS\ \ \ \ (\ (\ TickType\_t\ )\ 1000\ /\ configTICK\_RATE\_HZ\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00098}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_ab9091ce3940d8bd93ec850122a2c6a1c}{00098}}\ \textcolor{preprocessor}{\#define\ portBYTE\_ALIGNMENT\ \ \ \ 8}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00099}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_ae1ff06193615f5130b5a97dc9e708fc7}{00099}}\ \textcolor{preprocessor}{\#define\ portYIELD()\ \ \ \ asm\ volatile\ (\ "{}SWI\ 0"{}\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00100}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_a23c54dff0b50ff35563ef06c6d6d1835}{00100}}\ \textcolor{preprocessor}{\#define\ portNOP()\ \ \ \ \ \ asm\ volatile\ (\ "{}NOP"{}\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00101}00101\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00102}00102\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00103}00103\ \textcolor{comment}{\ *\ These\ define\ the\ timer\ to\ use\ for\ generating\ the\ tick\ interrupt.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00104}00104\ \textcolor{comment}{\ *\ They\ are\ put\ in\ this\ file\ so\ they\ can\ be\ shared\ between\ "{}port.c"{}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00105}00105\ \textcolor{comment}{\ *\ and\ "{}portisr.c"{}.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00106}00106\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00107}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_ae5022d6a3bf21f8872bc6171c827e4e2}{00107}}\ \textcolor{preprocessor}{\#define\ portTIMER\_REG\_BASE\_PTR\ \ \ \ \ \ AT91C\_BASE\_TC0}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00108}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_a3b6257b38d86c885a11d653ee1b6284f}{00108}}\ \textcolor{preprocessor}{\#define\ portTIMER\_CLK\_ENABLE\_BIT\ \ \ \ AT91C\_PS\_TC0}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00109}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_a7ea7e37540ea5f9a3690df008a5b1d1a}{00109}}\ \textcolor{preprocessor}{\#define\ portTIMER\_AIC\_CHANNEL\ \ \ \ \ \ \ (\ (\ uint32\_t\ )\ 4\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00110}00110\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00111}00111\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00112}00112\ \textcolor{comment}{/*\ Task\ utilities.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00113}00113\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00114}00114\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00115}00115\ \textcolor{comment}{\ *\ portRESTORE\_CONTEXT,\ portRESTORE\_CONTEXT,\ portENTER\_SWITCHING\_ISR}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00116}00116\ \textcolor{comment}{\ *\ and\ portEXIT\_SWITCHING\_ISR\ can\ only\ be\ called\ from\ ARM\ mode,\ but}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00117}00117\ \textcolor{comment}{\ *\ are\ included\ here\ for\ efficiency.\ \ An\ attempt\ to\ call\ one\ from}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00118}00118\ \textcolor{comment}{\ *\ THUMB\ mode\ code\ will\ result\ in\ a\ compile\ time\ error.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00119}00119\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00120}00120\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00121}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_a8d3a167375b5b57944a57df23d45b39e}{00121}}\ \textcolor{preprocessor}{\#define\ portRESTORE\_CONTEXT()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00122}00122\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00123}00123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ extern\ volatile\ void\ *\ volatile\ pxCurrentTCB;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00124}00124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ extern\ volatile\ uint32\_t\ ulCriticalNesting;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00125}00125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00126}00126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Set\ the\ LR\ to\ the\ task\ stack.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00127}00127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ asm\ volatile\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00128}00128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}LDR\ \ \ \ \ \ \ \ R0,\ =pxCurrentTCB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00129}00129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}LDR\ \ \ \ \ \ \ \ R0,\ [R0]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00130}00130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}LDR\ \ \ \ \ \ \ \ LR,\ [R0]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00131}00131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00132}00132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ The\ critical\ nesting\ depth\ is\ the\ first\ item\ on\ the\ stack.\ */}\textcolor{preprocessor}{\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00133}00133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Load\ it\ into\ the\ ulCriticalNesting\ variable.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00134}00134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}LDR\ \ \ \ \ \ \ \ R0,\ =ulCriticalNesting\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00135}00135\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}LDMFD\ \ LR!,\ \{R1\}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00136}00136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}STR\ \ \ \ \ \ \ \ R1,\ [R0]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00137}00137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00138}00138\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Get\ the\ SPSR\ from\ the\ stack.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00139}00139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}LDMFD\ \ LR!,\ \{R0\}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00140}00140\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}MSR\ \ \ \ \ \ \ \ SPSR,\ R0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00141}00141\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00142}00142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Restore\ all\ system\ mode\ registers\ for\ the\ task.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00143}00143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}LDMFD\ \ LR,\ \{R0-\/R14\}\string^\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00144}00144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}NOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00145}00145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00146}00146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Restore\ the\ return\ address.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00147}00147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}LDR\ \ \ \ \ \ \ \ LR,\ [LR,\ \#+60]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00148}00148\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00149}00149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ And\ return\ -\/\ correcting\ the\ offset\ in\ the\ LR\ to\ obtain\ the\ */}\textcolor{preprocessor}{\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00150}00150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ correct\ address.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00151}00151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}SUBS\ \ \ PC,\ LR,\ \#4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00152}00152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ );\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00153}00153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\ void\ )\ ulCriticalNesting;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00154}00154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\ void\ )\ pxCurrentTCB;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00155}00155\ \textcolor{preprocessor}{\ \ \ \ \}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00156}00156\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00157}00157\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00158}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_a798f37b250502b49763c54a56b3aa4b0}{00158}}\ \textcolor{preprocessor}{\#define\ portSAVE\_CONTEXT()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00159}00159\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00160}00160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ extern\ volatile\ void\ *\ volatile\ pxCurrentTCB;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00161}00161\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ extern\ volatile\ uint32\_t\ ulCriticalNesting;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00162}00162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00163}00163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Push\ R0\ as\ we\ are\ going\ to\ use\ the\ register.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00164}00164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ asm\ volatile\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00165}00165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}STMDB\ \ SP!,\ \{R0\}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00166}00166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00167}00167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Set\ R0\ to\ point\ to\ the\ task\ stack\ pointer.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00168}00168\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}STMDB\ \ SP,\{SP\}\string^\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00169}00169\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}NOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00170}00170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}SUB\ \ \ \ SP,\ SP,\ \#4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00171}00171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}LDMIA\ \ SP!,\{R0\}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00172}00172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00173}00173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Push\ the\ return\ address\ onto\ the\ stack.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00174}00174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}STMDB\ \ R0!,\ \{LR\}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00175}00175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00176}00176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Now\ we\ have\ saved\ LR\ we\ can\ use\ it\ instead\ of\ R0.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00177}00177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}MOV\ \ \ \ LR,\ R0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00178}00178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00179}00179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pop\ R0\ so\ we\ can\ save\ it\ onto\ the\ system\ mode\ stack.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00180}00180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}LDMIA\ \ SP!,\ \{R0\}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00181}00181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00182}00182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Push\ all\ the\ system\ mode\ registers\ onto\ the\ task\ stack.\ */}\textcolor{preprocessor}{\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00183}00183\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}STMDB\ \ LR,\{R0-\/LR\}\string^\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00184}00184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}NOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00185}00185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}SUB\ \ \ \ LR,\ LR,\ \#60\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00186}00186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00187}00187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Push\ the\ SPSR\ onto\ the\ task\ stack.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00188}00188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}MRS\ \ \ \ R0,\ SPSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00189}00189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}STMDB\ \ LR!,\ \{R0\}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00190}00190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00191}00191\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}LDR\ \ \ \ R0,\ =ulCriticalNesting\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00192}00192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}LDR\ \ \ \ R0,\ [R0]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00193}00193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}STMDB\ \ LR!,\ \{R0\}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00194}00194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00195}00195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Store\ the\ new\ top\ of\ stack\ for\ the\ task.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00196}00196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}LDR\ \ \ \ R0,\ =pxCurrentTCB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00197}00197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}LDR\ \ \ \ R0,\ [R0]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00198}00198\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ "{}STR\ \ \ \ LR,\ [R0]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00199}00199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ );\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00200}00200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\ void\ )\ ulCriticalNesting;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00201}00201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\ void\ )\ pxCurrentTCB;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00202}00202\ \textcolor{preprocessor}{\ \ \ \ \}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00203}00203\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00204}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_ab35c804254f390845581c29fe6bcb65a}{00204}}\ \textcolor{preprocessor}{\#define\ portYIELD\_FROM\_ISR()\ \ \ \ vTaskSwitchContext()}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00205}00205\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00206}00206\ \textcolor{comment}{/*\ Critical\ section\ handling.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00207}00207\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00208}00208\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00209}00209\ \textcolor{comment}{\ *\ The\ interrupt\ management\ utilities\ can\ only\ be\ called\ from\ ARM\ mode.\ \ When}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00210}00210\ \textcolor{comment}{\ *\ THUMB\_INTERWORK\ is\ defined\ the\ utilities\ are\ defined\ as\ functions\ in}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00211}00211\ \textcolor{comment}{\ *\ portISR.c\ to\ ensure\ a\ switch\ to\ ARM\ mode.\ \ When\ THUMB\_INTERWORK\ is\ not}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00212}00212\ \textcolor{comment}{\ *\ defined\ then\ the\ utilities\ are\ defined\ as\ macros\ here\ -\/\ as\ per\ other\ ports.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00213}00213\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00214}00214\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00215}00215\ \textcolor{preprocessor}{\#ifdef\ THUMB\_INTERWORK}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00216}00216\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00217}00217\ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2portmacro_8h_a067bc52f7ad7406a9f483104eb30e62c}{vPortDisableInterruptsFromThumb}}(\ \textcolor{keywordtype}{void}\ )\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_ab35b2424ac8c0625cfdbbcf916c5e1c3}{\_\_attribute\_\_}}(\ (\ naked\ )\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00218}00218\ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_a_r_m7___a_t91_s_a_m7_s_2port_i_s_r_8c_a553d05c982923484b86b7e34dc4f071f}{vPortEnableInterruptsFromThumb}}(\ \textcolor{keywordtype}{void}\ )\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_ab35b2424ac8c0625cfdbbcf916c5e1c3}{\_\_attribute\_\_}}(\ (\ naked\ )\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00219}00219\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00220}00220\ \textcolor{preprocessor}{\ \ \ \ \#define\ portDISABLE\_INTERRUPTS()\ \ \ \ vPortDisableInterruptsFromThumb()}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00221}00221\ \textcolor{preprocessor}{\ \ \ \ \#define\ portENABLE\_INTERRUPTS()\ \ \ \ \ vPortEnableInterruptsFromThumb()}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00222}00222\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00223}00223\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00224}00224\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00225}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}{00225}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portDISABLE\_INTERRUPTS()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00226}00226\ \textcolor{preprocessor}{\ \ \ \ asm\ volatile\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00227}00227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ "{}STMDB\ \ SP!,\ \{R0\}\ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \ \ }\textcolor{comment}{/*\ Push\ R0.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00228}00228\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ "{}MRS\ \ \ \ R0,\ CPSR\ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \ \ }\textcolor{comment}{/*\ Get\ CPSR.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00229}00229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ "{}ORR\ \ \ \ R0,\ R0,\ \#0xC0\ \ \ \(\backslash\)n\(\backslash\)t"{}\ \ \ }\textcolor{comment}{/*\ Disable\ IRQ,\ FIQ.\ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00230}00230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ "{}MSR\ \ \ \ CPSR,\ R0\ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \ \ }\textcolor{comment}{/*\ Write\ back\ modified\ value.\ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00231}00231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ "{}LDMIA\ \ SP!,\ \{R0\}\ \ \ \ \ \ \ \ \ \ \ "{}\ )\ }\textcolor{comment}{/*\ Pop\ R0.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00232}00232\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00233}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_abc47e85a6befbb47961ad5ee7aa57173}{00233}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portENABLE\_INTERRUPTS()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00234}00234\ \textcolor{preprocessor}{\ \ \ \ asm\ volatile\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00235}00235\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ "{}STMDB\ \ SP!,\ \{R0\}\ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \ \ }\textcolor{comment}{/*\ Push\ R0.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00236}00236\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ "{}MRS\ \ \ \ R0,\ CPSR\ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \ \ }\textcolor{comment}{/*\ Get\ CPSR.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00237}00237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ "{}BIC\ \ \ \ R0,\ R0,\ \#0xC0\ \ \ \(\backslash\)n\(\backslash\)t"{}\ \ \ }\textcolor{comment}{/*\ Enable\ IRQ,\ FIQ.\ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00238}00238\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ "{}MSR\ \ \ \ CPSR,\ R0\ \ \ \ \ \ \ \ \(\backslash\)n\(\backslash\)t"{}\ \ \ }\textcolor{comment}{/*\ Write\ back\ modified\ value.\ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00239}00239\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ "{}LDMIA\ \ SP!,\ \{R0\}\ \ \ \ \ \ \ \ \ \ \ "{}\ )\ }\textcolor{comment}{/*\ Pop\ R0.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00240}00240\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00241}00241\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ THUMB\_INTERWORK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00242}00242\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00243}00243\ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_c_c_s_2_a_r_m___c_m3_2portmacro_8h_a2ed3554a3de09a3bd09d396ee081ab69}{vPortEnterCritical}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00244}00244\ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_c_c_s_2_a_r_m___c_m3_2portmacro_8h_aed20ada05b957181a0de042802a82a5b}{vPortExitCritical}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00245}00245\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00246}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_a8a09321ad004019f3c8d0f2e4d7224c7}{00246}}\ \textcolor{preprocessor}{\#define\ portENTER\_CRITICAL()\ \ \ \ vPortEnterCritical();}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00247}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_a529358e6147881dd881c890ade21c9bd}{00247}}\ \textcolor{preprocessor}{\#define\ portEXIT\_CRITICAL()\ \ \ \ \ vPortExitCritical();}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00248}00248\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00249}00249\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00250}00250\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00251}00251\ \textcolor{comment}{/*\ Task\ function\ macros\ as\ described\ on\ the\ FreeRTOS.org\ WEB\ site.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00252}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_a2921e1c5a1f974dfa01ae44d1f665f14}{00252}}\ \textcolor{preprocessor}{\#define\ portTASK\_FUNCTION\_PROTO(\ vFunction,\ pvParameters\ )\ \ \ \ void\ vFunction(\ void\ *\ pvParameters\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00253}\mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_a3a289793652f505c538abea27045ccdf}{00253}}\ \textcolor{preprocessor}{\#define\ portTASK\_FUNCTION(\ vFunction,\ pvParameters\ )\ \ \ \ \ \ \ \ \ \ void\ vFunction(\ void\ *\ pvParameters\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00254}00254\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00255}00255\ \textcolor{comment}{/*\ *INDENT-\/OFF*\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00256}00256\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00257}00257\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00258}00258\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00259}00259\ \textcolor{comment}{/*\ *INDENT-\/ON*\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00260}00260\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m7___a_t91_f_r40008_2portmacro_8h_source_l00261}00261\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PORTMACRO\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
